
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.27+30 (git sha1 101075611fc, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Liberty frontend: ./designs/CARPSoC/macros/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib
Imported 1 cell types from liberty file.

2. Executing Verilog-2005 frontend: ./designs/CARPSoC/macros/sky130_sram_2kbyte_1rw1r_32x512_8.v
Parsing SystemVerilog input from `./designs/CARPSoC/macros/sky130_sram_2kbyte_1rw1r_32x512_8.v' to AST representation.
Replacing existing blackbox module `\sky130_sram_2kbyte_1rw1r_32x512_8' at ./designs/CARPSoC/macros/sky130_sram_2kbyte_1rw1r_32x512_8.v:6.1-114.10.
Generating RTLIL representation for module `\sky130_sram_2kbyte_1rw1r_32x512_8'.
./designs/CARPSoC/macros/sky130_sram_2kbyte_1rw1r_32x512_8.v:0: Warning: System task `$display' outside initial block is unsupported.
./designs/CARPSoC/macros/sky130_sram_2kbyte_1rw1r_32x512_8.v:0: Warning: System task `$display' outside initial block is unsupported.
./designs/CARPSoC/macros/sky130_sram_2kbyte_1rw1r_32x512_8.v:0: Warning: System task `$display' outside initial block is unsupported.
./designs/CARPSoC/macros/sky130_sram_2kbyte_1rw1r_32x512_8.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ./designs/CARPSoC/src/user_project_wrapper.v
Parsing SystemVerilog input from `./designs/CARPSoC/src/user_project_wrapper.v' to AST representation.
Generating RTLIL representation for module `\user_project_wrapper'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv' to AST representation.
Generating RTLIL representation for module `\obi_demux_1_to_4'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/carp-lib/obi/obi_mux_2_to_1.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/carp-lib/obi/obi_mux_2_to_1.sv' to AST representation.
Generating RTLIL representation for module `\obi_mux_2_to_1'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/carp-lib/obi/wb_to_obi.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/carp-lib/obi/wb_to_obi.sv' to AST representation.
Generating RTLIL representation for module `\wb_to_obi'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/carp-lib/obi_gpio/obi_gpio.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/carp-lib/obi_gpio/obi_gpio.sv' to AST representation.
Generating RTLIL representation for module `\obi_gpio'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/obi_qspi_controller.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/obi_qspi_controller.sv' to AST representation.
Generating RTLIL representation for module `\obi_qspi_controller'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v' to AST representation.
Generating RTLIL representation for module `\spimemio'.
Generating RTLIL representation for module `\spimemio_xfer'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/core/include/defs.svh
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/core/include/defs.svh' to AST representation.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/core/include/pipe_regs.svh
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/core/include/pipe_regs.svh' to AST representation.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/core/include/rvfi.svh
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/core/include/rvfi.svh' to AST representation.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/core/rtl/core/modules/alu.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/core/rtl/core/modules/alu.sv' to AST representation.
Generating RTLIL representation for module `\alu'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/core/rtl/core/modules/branch_gen.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/core/rtl/core/modules/branch_gen.sv' to AST representation.
Generating RTLIL representation for module `\branch_gen'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/core/rtl/core/modules/csr.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/core/rtl/core/modules/csr.sv' to AST representation.
Generating RTLIL representation for module `\csr'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv' to AST representation.
Generating RTLIL representation for module `\decoder'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/core/rtl/core/modules/fwd_unit.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/core/rtl/core/modules/fwd_unit.sv' to AST representation.
Generating RTLIL representation for module `\fwd_unit'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/core/rtl/core/modules/hazard_unit.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/core/rtl/core/modules/hazard_unit.sv' to AST representation.
Generating RTLIL representation for module `\hazard_unit'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/core/rtl/core/modules/immed_gen.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/core/rtl/core/modules/immed_gen.sv' to AST representation.
Generating RTLIL representation for module `\immed_gen'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/core/rtl/core/modules/mem_prep.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/core/rtl/core/modules/mem_prep.sv' to AST representation.
Generating RTLIL representation for module `\mem_prep'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv' to AST representation.
Generating RTLIL representation for module `\obi_req_driver'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/core/rtl/core/modules/prog_cntr.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/core/rtl/core/modules/prog_cntr.sv' to AST representation.
Generating RTLIL representation for module `\prog_cntr'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv' to AST representation.
Generating RTLIL representation for module `\reg_file'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_forwarder.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_forwarder.sv' to AST representation.
Generating RTLIL representation for module `\reg_forwarder'.
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/core/rtl/core/stages/decode_stage.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/core/rtl/core/stages/decode_stage.sv' to AST representation.
Generating RTLIL representation for module `\decode_stage'.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/core/rtl/core/stages/exec_stage.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/core/rtl/core/stages/exec_stage.sv' to AST representation.
Generating RTLIL representation for module `\exec_stage'.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/core/rtl/core/stages/fetch_stage.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/core/rtl/core/stages/fetch_stage.sv' to AST representation.
Generating RTLIL representation for module `\fetch_stage'.
Successfully finished Verilog frontend.

28. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv' to AST representation.
Generating RTLIL representation for module `\mem_slice_stage'.
Successfully finished Verilog frontend.

29. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/core/rtl/core/stages/wb_stage.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/core/rtl/core/stages/wb_stage.sv' to AST representation.
Generating RTLIL representation for module `\wb_stage'.
Successfully finished Verilog frontend.

30. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/core/rtl/core/core.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/core/rtl/core/core.sv' to AST representation.
Generating RTLIL representation for module `\core'.
Successfully finished Verilog frontend.

31. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/core/rtl/wrapper_modules/wrapper.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/core/rtl/wrapper_modules/wrapper.sv' to AST representation.
Generating RTLIL representation for module `\wrapper'.
Successfully finished Verilog frontend.

32. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/peripherals/include/Peripheral_Unit_Defs.svh
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/peripherals/include/Peripheral_Unit_Defs.svh' to AST representation.
Successfully finished Verilog frontend.

33. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv' to AST representation.
Generating RTLIL representation for module `\peripheral_interrupt_queue'.
Warning: Replacing memory \inter_queue with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:107, ./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:67, ./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:54
Successfully finished Verilog frontend.

34. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv' to AST representation.
Generating RTLIL representation for module `\BaudRateGenerator'.
Successfully finished Verilog frontend.

35. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/DeMux1_4.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/DeMux1_4.sv' to AST representation.
Generating RTLIL representation for module `\DeMux1_4'.
Successfully finished Verilog frontend.

36. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/GPIO.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/GPIO.sv' to AST representation.
Generating RTLIL representation for module `\GPIO'.
Successfully finished Verilog frontend.

37. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:126)
Warning: Yosys has only limited support for tri-state logic at the moment. (./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:127)
Generating RTLIL representation for module `\I2C_Master'.
Successfully finished Verilog frontend.

38. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Mux4_1.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Mux4_1.sv' to AST representation.
Generating RTLIL representation for module `\Mux4_1'.
Successfully finished Verilog frontend.

39. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv' to AST representation.
Generating RTLIL representation for module `\PWM_modulator'.
Successfully finished Verilog frontend.

40. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv' to AST representation.
Generating RTLIL representation for module `\PeriphControlRegFile'.
Warning: Replacing memory \P_I_EN_REG with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:1061
Successfully finished Verilog frontend.

41. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Pin_Mux.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Pin_Mux.sv' to AST representation.
Generating RTLIL representation for module `\Pin_Mux'.
Successfully finished Verilog frontend.

42. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv' to AST representation.
Generating RTLIL representation for module `\Quad_Enc_Man'.
Successfully finished Verilog frontend.

43. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv' to AST representation.
Generating RTLIL representation for module `\SPI_Master'.
Successfully finished Verilog frontend.

44. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv' to AST representation.
Generating RTLIL representation for module `\SPI_Master_With_Multiple_CS'.
Successfully finished Verilog frontend.

45. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv' to AST representation.
Generating RTLIL representation for module `\S_Curve_Gen'.
Successfully finished Verilog frontend.

46. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv' to AST representation.
Generating RTLIL representation for module `\Stepper_Driver'.
Successfully finished Verilog frontend.

47. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv' to AST representation.
Generating RTLIL representation for module `\Timer'.
Successfully finished Verilog frontend.

48. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv' to AST representation.
Generating RTLIL representation for module `\UART'.
Successfully finished Verilog frontend.

49. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv' to AST representation.
Generating RTLIL representation for module `\UART_Receiver'.
Successfully finished Verilog frontend.

50. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv' to AST representation.
Generating RTLIL representation for module `\UART_Transmitter'.
Successfully finished Verilog frontend.

51. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv' to AST representation.
Generating RTLIL representation for module `\clk_div_gen'.
Successfully finished Verilog frontend.

52. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_divider.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_divider.sv' to AST representation.
Generating RTLIL representation for module `\clk_divider'.
Successfully finished Verilog frontend.

53. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv' to AST representation.
Generating RTLIL representation for module `\peripheral_unit'.
Warning: Replacing memory \GPIO_MUX_IN with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \QEM_O_CNT with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \QEM_O_CNT_LATCH with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \QEM_SR with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:360
Warning: Replacing memory \SD_B_M with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \SD_B_P with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \SD_A_M with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \SD_A_P with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \SD_RDATA with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \SD_SR with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:296
Warning: Replacing memory \UART_TX with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \UART_RX_DATA with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:236
Warning: Replacing memory \UART_SR with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:235
Warning: Replacing memory \TIM_OUT_L with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \TIM_OUT_H with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \PWM_START_STROBE with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:167
Warning: Replacing memory \I2C_SR with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:125
Warning: Replacing memory \I2C_MISO_DATA with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:124
Warning: Replacing memory \SPI_CS with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \SPI_MOSI with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \SPI_CLK with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \SPI_RX_DATA with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:72
Warning: Replacing memory \SPI_SR with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:71
Warning: Replacing memory \ENC_B with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:634
Warning: Replacing memory \ENC_A with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:633
Warning: Replacing memory \ENC_IDX with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:631
Warning: Replacing memory \UART_RX with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:615
Warning: Replacing memory \SPI_MISO with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:607
Warning: Replacing memory \GPIO_MUX_OUT with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:514
Successfully finished Verilog frontend.

54. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv' to AST representation.
Generating RTLIL representation for module `\pulse_gen'.
Successfully finished Verilog frontend.

55. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/include/clam-defs.svh
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/include/clam-defs.svh' to AST representation.
Successfully finished Verilog frontend.

56. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/rtl/soc/soc.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/rtl/soc/soc.sv' to AST representation.
Generating RTLIL representation for module `\soc'.
Successfully finished Verilog frontend.

57. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv' to AST representation.
Generating RTLIL representation for module `\bootloader'.
Successfully finished Verilog frontend.

58. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/rtl/soc/modules/memory_interface_unit.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/rtl/soc/modules/memory_interface_unit.sv' to AST representation.
Generating RTLIL representation for module `\memory_interface_unit'.
Successfully finished Verilog frontend.

59. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/rtl/soc/modules/obi_xbar.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/rtl/soc/modules/obi_xbar.sv' to AST representation.
Generating RTLIL representation for module `\obi_xbar'.
Successfully finished Verilog frontend.

60. Executing Verilog-2005 frontend: ./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv
Parsing SystemVerilog input from `./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv' to AST representation.
Generating RTLIL representation for module `\sram_wrap'.
Successfully finished Verilog frontend.

61. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/CARPSoC/runs/RUN_2023.06.06_00.34.52/tmp/synthesis/hierarchy.dot'.
Dumping module user_project_wrapper to page 1.

62. Executing HIERARCHY pass (managing design hierarchy).

62.1. Analyzing design hierarchy..
Top module:  \user_project_wrapper
Used module:     \soc
Used module:         \peripheral_interrupt_queue
Used module:         \peripheral_unit
Used module:             \Quad_Enc_Man
Used module:             \Stepper_Driver
Used module:             \S_Curve_Gen
Used module:                 \clk_div_gen
Used module:             \UART
Used module:                 \UART_Transmitter
Used module:                 \UART_Receiver
Used module:                 \BaudRateGenerator
Used module:             \Timer
Used module:             \PWM_modulator
Used module:                 \pulse_gen
Used module:                 \clk_divider
Used module:             \I2C_Master
Used module:             \SPI_Master_With_Multiple_CS
Used module:                 \SPI_Master
Used module:             \PeriphControlRegFile
Used module:             \Pin_Mux
Used module:                 \GPIO
Used module:                     \DeMux1_4
Used module:                     \Mux4_1
Used module:         \obi_qspi_controller
Used module:             \spimemio
Used module:                 \spimemio_xfer
Used module:         \sram_wrap
Used module:         \obi_mux_2_to_1
Used module:         \wb_to_obi
Used module:         \memory_interface_unit
Used module:             \bootloader
Used module:             \obi_xbar
Used module:                 \obi_demux_1_to_4
Used module:         \reg_file
Used module:         \core
Used module:             \hazard_unit
Used module:             \obi_req_driver
Used module:             \fwd_unit
Used module:                 \reg_forwarder
Used module:             \csr
Used module:             \wb_stage
Used module:             \mem_slice_stage
Used module:             \exec_stage
Used module:                 \mem_prep
Used module:                 \branch_gen
Used module:                 \alu
Used module:             \decode_stage
Used module:                 \immed_gen
Used module:                 \decoder
Used module:             \fetch_stage
Used module:                 \prog_cntr
Parameter \NUM_INTER = 54

62.2. Executing AST frontend in derive mode using pre-parsed AST for module `\peripheral_interrupt_queue'.
Parameter \NUM_INTER = 54
Generating RTLIL representation for module `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110'.
Warning: Replacing memory \inter_queue with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:107, ./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:67, ./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:54
Parameter \CNTR_WIDTH = 9

62.3. Executing AST frontend in derive mode using pre-parsed AST for module `\pulse_gen'.
Parameter \CNTR_WIDTH = 9
Generating RTLIL representation for module `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001'.
Parameter \WIDTH = 32

62.4. Executing AST frontend in derive mode using pre-parsed AST for module `\clk_divider'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000'.
Parameter \MOD_WIDTH = 8

62.5. Executing AST frontend in derive mode using pre-parsed AST for module `\PWM_modulator'.
Parameter \MOD_WIDTH = 8
Generating RTLIL representation for module `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000'.
Parameter \MOD_WIDTH = 8
Found cached RTLIL representation for module `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000'.
Parameter \MOD_WIDTH = 8
Found cached RTLIL representation for module `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000'.
Parameter \MOD_WIDTH = 8
Found cached RTLIL representation for module `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000'.
Parameter \DATA_WIDTH = 8
Parameter \REG_WIDTH = 8
Parameter \ADDR_WIDTH = 7

62.6. Executing AST frontend in derive mode using pre-parsed AST for module `\I2C_Master'.
Parameter \DATA_WIDTH = 8
Parameter \REG_WIDTH = 8
Parameter \ADDR_WIDTH = 7
Generating RTLIL representation for module `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master'.
Parameter \DATA_WIDTH = 8
Parameter \REG_WIDTH = 8
Parameter \ADDR_WIDTH = 7
Found cached RTLIL representation for module `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master'.
Parameter \STARTING_ADDR = 268435456

62.7. Executing AST frontend in derive mode using pre-parsed AST for module `\PeriphControlRegFile'.
Parameter \STARTING_ADDR = 268435456
Generating RTLIL representation for module `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000'.
Warning: Replacing memory \P_I_EN_REG with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:1061
Reprocessing module peripheral_unit because instantiated module $paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000 has become available.
Generating RTLIL representation for module `\peripheral_unit'.
Warning: Replacing memory \GPIO_SEL with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \GPIO_MOD with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \QEM_THRESH with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \QEM_I_CNT with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \QEM_CR with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \SD_RADDR with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \SD_ACCEL_DUR with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \SD_JERK_DUR with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \SD_JERK with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \SD_TOT_STEPS with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \SD_STOP with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \SD_START with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \SD_CR with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \UART_TX_DATA with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \UART_RX_RATE_DIV with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \UART_TX_RATE_DIV with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \UART_CR with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \TIM_THRESH_L with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \TIM_THRESH_H with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \TIM_CTRL with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \PWM_EN with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \PWM_MOD_SETPOINT with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \PWM_PERIOD_DIV with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \I2C_DEV_ADDR with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \I2C_REG_ADDR with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \I2C_MOSI_DATA with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \I2C_CR with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \SPI_CR with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \SPI_TX_START with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \SPI_TX_DATA with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \GPIO_MUX_IN with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \QEM_O_CNT with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \QEM_O_CNT_LATCH with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \QEM_SR with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:360
Warning: Replacing memory \SD_B_M with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \SD_B_P with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \SD_A_M with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \SD_A_P with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \SD_RDATA with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \SD_SR with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:296
Warning: Replacing memory \UART_TX with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \UART_RX_DATA with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:236
Warning: Replacing memory \UART_SR with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:235
Warning: Replacing memory \TIM_OUT_L with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \TIM_OUT_H with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \PWM_OUT with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \PWM_START_STROBE with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:167
Warning: Replacing memory \I2C_SR with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:125
Warning: Replacing memory \I2C_MISO_DATA with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:124
Warning: Replacing memory \SPI_CS with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \SPI_MOSI with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \SPI_CLK with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0
Warning: Replacing memory \SPI_RX_DATA with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:72
Warning: Replacing memory \SPI_SR with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:71
Warning: Replacing memory \ENC_B with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:634
Warning: Replacing memory \ENC_A with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:633
Warning: Replacing memory \ENC_IDX with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:631
Warning: Replacing memory \UART_RX with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:615
Warning: Replacing memory \SPI_MISO with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:607
Warning: Replacing memory \GPIO_MUX_OUT with list of registers. See ./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:514
Parameter \BOOTLOADER_BASE_ADDR = 0
Parameter \BOOTLOADER_END_ADDR = 4095
Parameter \SRAM_BASE_ADDR = 32'10000000000000000000000000000000
Parameter \SRAM_END_ADDR = 32'10000000000000001111111111111111
Parameter \FLASH_BASE_ADDR = 536870912
Parameter \FLASH_END_ADDR = 1073741823
Parameter \PERIPHERAL_BASE_ADDR = 268435456
Parameter \PERIPHERAL_END_ADDR = 268443647

62.8. Executing AST frontend in derive mode using pre-parsed AST for module `\obi_xbar'.
Parameter \BOOTLOADER_BASE_ADDR = 0
Parameter \BOOTLOADER_END_ADDR = 4095
Parameter \SRAM_BASE_ADDR = 32'10000000000000000000000000000000
Parameter \SRAM_END_ADDR = 32'10000000000000001111111111111111
Parameter \FLASH_BASE_ADDR = 536870912
Parameter \FLASH_END_ADDR = 1073741823
Parameter \PERIPHERAL_BASE_ADDR = 268435456
Parameter \PERIPHERAL_END_ADDR = 268443647
Generating RTLIL representation for module `$paramod$44466acc15ae306ca80e89c3a6a87bc356abcfd6\obi_xbar'.
Parameter 1 (\PORT1_BASE_ADDR) = 4096
Parameter 2 (\PORT1_END_ADDR) = 8191
Parameter 3 (\PORT2_BASE_ADDR) = 32'10000000000000000000000000000000
Parameter 4 (\PORT2_END_ADDR) = 32'10000000000000001111111111111111
Parameter 5 (\PORT3_BASE_ADDR) = 536870912
Parameter 6 (\PORT3_END_ADDR) = 1073741823
Parameter 7 (\PORT4_BASE_ADDR) = 268435456
Parameter 8 (\PORT4_END_ADDR) = 268443647

62.9. Executing AST frontend in derive mode using pre-parsed AST for module `\obi_demux_1_to_4'.
Parameter 1 (\PORT1_BASE_ADDR) = 4096
Parameter 2 (\PORT1_END_ADDR) = 8191
Parameter 3 (\PORT2_BASE_ADDR) = 32'10000000000000000000000000000000
Parameter 4 (\PORT2_END_ADDR) = 32'10000000000000001111111111111111
Parameter 5 (\PORT3_BASE_ADDR) = 536870912
Parameter 6 (\PORT3_END_ADDR) = 1073741823
Parameter 7 (\PORT4_BASE_ADDR) = 268435456
Parameter 8 (\PORT4_END_ADDR) = 268443647
Generating RTLIL representation for module `$paramod$b18c19ef36ab9f4cdea55b40eb968464b1dad2e6\obi_demux_1_to_4'.
Parameter 1 (\PORT1_BASE_ADDR) = 4096
Parameter 2 (\PORT1_END_ADDR) = 8191
Parameter 3 (\PORT2_BASE_ADDR) = 32'10000000000000000000000000000000
Parameter 4 (\PORT2_END_ADDR) = 32'10000000000000001111111111111111
Parameter 5 (\PORT3_BASE_ADDR) = 536870912
Parameter 6 (\PORT3_END_ADDR) = 1073741823
Parameter 7 (\PORT4_BASE_ADDR) = 268435456
Parameter 8 (\PORT4_END_ADDR) = 268443647
Found cached RTLIL representation for module `$paramod$b18c19ef36ab9f4cdea55b40eb968464b1dad2e6\obi_demux_1_to_4'.

62.10. Analyzing design hierarchy..
Top module:  \user_project_wrapper
Used module:     \soc
Used module:         $paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110
Used module:         \peripheral_unit
Used module:             \Quad_Enc_Man
Used module:             \Stepper_Driver
Used module:             \S_Curve_Gen
Used module:                 \clk_div_gen
Used module:             \UART
Used module:                 \UART_Transmitter
Used module:                 \UART_Receiver
Used module:                 \BaudRateGenerator
Used module:             \Timer
Used module:             \PWM_modulator
Used module:                 $paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001
Used module:                 $paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000
Used module:             \I2C_Master
Used module:             \SPI_Master_With_Multiple_CS
Used module:                 \SPI_Master
Used module:             \PeriphControlRegFile
Used module:             \Pin_Mux
Used module:                 \GPIO
Used module:                     \DeMux1_4
Used module:                     \Mux4_1
Used module:         \obi_qspi_controller
Used module:             \spimemio
Used module:                 \spimemio_xfer
Used module:         \sram_wrap
Used module:         \obi_mux_2_to_1
Used module:         \wb_to_obi
Used module:         \memory_interface_unit
Used module:             \bootloader
Used module:             $paramod$44466acc15ae306ca80e89c3a6a87bc356abcfd6\obi_xbar
Used module:                 \obi_demux_1_to_4
Used module:         \reg_file
Used module:         \core
Used module:             \hazard_unit
Used module:             \obi_req_driver
Used module:             \fwd_unit
Used module:                 \reg_forwarder
Used module:             \csr
Used module:             \wb_stage
Used module:             \mem_slice_stage
Used module:             \exec_stage
Used module:                 \mem_prep
Used module:                 \branch_gen
Used module:                 \alu
Used module:             \decode_stage
Used module:                 \immed_gen
Used module:                 \decoder
Used module:             \fetch_stage
Used module:                 \prog_cntr
Parameter \MOD_WIDTH = 8
Found cached RTLIL representation for module `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000'.
Parameter \MOD_WIDTH = 8
Found cached RTLIL representation for module `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000'.
Parameter \MOD_WIDTH = 8
Found cached RTLIL representation for module `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000'.
Parameter \MOD_WIDTH = 8
Found cached RTLIL representation for module `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000'.
Parameter \DATA_WIDTH = 8
Parameter \REG_WIDTH = 8
Parameter \ADDR_WIDTH = 7
Found cached RTLIL representation for module `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master'.
Parameter \DATA_WIDTH = 8
Parameter \REG_WIDTH = 8
Parameter \ADDR_WIDTH = 7
Found cached RTLIL representation for module `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master'.
Parameter \STARTING_ADDR = 268435456
Found cached RTLIL representation for module `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000'.
Parameter 1 (\PORT1_BASE_ADDR) = 0
Parameter 2 (\PORT1_END_ADDR) = 4095
Parameter 3 (\PORT2_BASE_ADDR) = 32'10000000000000000000000000000000
Parameter 4 (\PORT2_END_ADDR) = 32'10000000000000001111111111111111
Parameter 5 (\PORT3_BASE_ADDR) = 536870912
Parameter 6 (\PORT3_END_ADDR) = 1073741823
Parameter 7 (\PORT4_BASE_ADDR) = 268435456
Parameter 8 (\PORT4_END_ADDR) = 268443647

62.11. Executing AST frontend in derive mode using pre-parsed AST for module `\obi_demux_1_to_4'.
Parameter 1 (\PORT1_BASE_ADDR) = 0
Parameter 2 (\PORT1_END_ADDR) = 4095
Parameter 3 (\PORT2_BASE_ADDR) = 32'10000000000000000000000000000000
Parameter 4 (\PORT2_END_ADDR) = 32'10000000000000001111111111111111
Parameter 5 (\PORT3_BASE_ADDR) = 536870912
Parameter 6 (\PORT3_END_ADDR) = 1073741823
Parameter 7 (\PORT4_BASE_ADDR) = 268435456
Parameter 8 (\PORT4_END_ADDR) = 268443647
Generating RTLIL representation for module `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4'.
Parameter 1 (\PORT1_BASE_ADDR) = 0
Parameter 2 (\PORT1_END_ADDR) = 4095
Parameter 3 (\PORT2_BASE_ADDR) = 32'10000000000000000000000000000000
Parameter 4 (\PORT2_END_ADDR) = 32'10000000000000001111111111111111
Parameter 5 (\PORT3_BASE_ADDR) = 536870912
Parameter 6 (\PORT3_END_ADDR) = 1073741823
Parameter 7 (\PORT4_BASE_ADDR) = 268435456
Parameter 8 (\PORT4_END_ADDR) = 268443647
Found cached RTLIL representation for module `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4'.

62.12. Analyzing design hierarchy..
Top module:  \user_project_wrapper
Used module:     \soc
Used module:         $paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110
Used module:         \peripheral_unit
Used module:             \Quad_Enc_Man
Used module:             \Stepper_Driver
Used module:             \S_Curve_Gen
Used module:                 \clk_div_gen
Used module:             \UART
Used module:                 \UART_Transmitter
Used module:                 \UART_Receiver
Used module:                 \BaudRateGenerator
Used module:             \Timer
Used module:             $paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000
Used module:                 \pulse_gen
Used module:                 \clk_divider
Used module:             $paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master
Used module:             \SPI_Master_With_Multiple_CS
Used module:                 \SPI_Master
Used module:             $paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000
Used module:             \Pin_Mux
Used module:                 \GPIO
Used module:                     \DeMux1_4
Used module:                     \Mux4_1
Used module:         \obi_qspi_controller
Used module:             \spimemio
Used module:                 \spimemio_xfer
Used module:         \sram_wrap
Used module:         \obi_mux_2_to_1
Used module:         \wb_to_obi
Used module:         \memory_interface_unit
Used module:             \bootloader
Used module:             $paramod$44466acc15ae306ca80e89c3a6a87bc356abcfd6\obi_xbar
Used module:                 $paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4
Used module:         \reg_file
Used module:         \core
Used module:             \hazard_unit
Used module:             \obi_req_driver
Used module:             \fwd_unit
Used module:                 \reg_forwarder
Used module:             \csr
Used module:             \wb_stage
Used module:             \mem_slice_stage
Used module:             \exec_stage
Used module:                 \mem_prep
Used module:                 \branch_gen
Used module:                 \alu
Used module:             \decode_stage
Used module:                 \immed_gen
Used module:                 \decoder
Used module:             \fetch_stage
Used module:                 \prog_cntr
Parameter \CNTR_WIDTH = 9
Found cached RTLIL representation for module `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000'.

62.13. Analyzing design hierarchy..
Top module:  \user_project_wrapper
Used module:     \soc
Used module:         $paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110
Used module:         \peripheral_unit
Used module:             \Quad_Enc_Man
Used module:             \Stepper_Driver
Used module:             \S_Curve_Gen
Used module:                 \clk_div_gen
Used module:             \UART
Used module:                 \UART_Transmitter
Used module:                 \UART_Receiver
Used module:                 \BaudRateGenerator
Used module:             \Timer
Used module:             $paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000
Used module:                 $paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001
Used module:                 $paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master
Used module:             \SPI_Master_With_Multiple_CS
Used module:                 \SPI_Master
Used module:             $paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000
Used module:             \Pin_Mux
Used module:                 \GPIO
Used module:                     \DeMux1_4
Used module:                     \Mux4_1
Used module:         \obi_qspi_controller
Used module:             \spimemio
Used module:                 \spimemio_xfer
Used module:         \sram_wrap
Used module:         \obi_mux_2_to_1
Used module:         \wb_to_obi
Used module:         \memory_interface_unit
Used module:             \bootloader
Used module:             $paramod$44466acc15ae306ca80e89c3a6a87bc356abcfd6\obi_xbar
Used module:                 $paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4
Used module:         \reg_file
Used module:         \core
Used module:             \hazard_unit
Used module:             \obi_req_driver
Used module:             \fwd_unit
Used module:                 \reg_forwarder
Used module:             \csr
Used module:             \wb_stage
Used module:             \mem_slice_stage
Used module:             \exec_stage
Used module:                 \mem_prep
Used module:                 \branch_gen
Used module:                 \alu
Used module:             \decode_stage
Used module:                 \immed_gen
Used module:                 \decoder
Used module:             \fetch_stage
Used module:                 \prog_cntr

62.14. Analyzing design hierarchy..
Top module:  \user_project_wrapper
Used module:     \soc
Used module:         $paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110
Used module:         \peripheral_unit
Used module:             \Quad_Enc_Man
Used module:             \Stepper_Driver
Used module:             \S_Curve_Gen
Used module:                 \clk_div_gen
Used module:             \UART
Used module:                 \UART_Transmitter
Used module:                 \UART_Receiver
Used module:                 \BaudRateGenerator
Used module:             \Timer
Used module:             $paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000
Used module:                 $paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001
Used module:                 $paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master
Used module:             \SPI_Master_With_Multiple_CS
Used module:                 \SPI_Master
Used module:             $paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000
Used module:             \Pin_Mux
Used module:                 \GPIO
Used module:                     \DeMux1_4
Used module:                     \Mux4_1
Used module:         \obi_qspi_controller
Used module:             \spimemio
Used module:                 \spimemio_xfer
Used module:         \sram_wrap
Used module:         \obi_mux_2_to_1
Used module:         \wb_to_obi
Used module:         \memory_interface_unit
Used module:             \bootloader
Used module:             $paramod$44466acc15ae306ca80e89c3a6a87bc356abcfd6\obi_xbar
Used module:                 $paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4
Used module:         \reg_file
Used module:         \core
Used module:             \hazard_unit
Used module:             \obi_req_driver
Used module:             \fwd_unit
Used module:                 \reg_forwarder
Used module:             \csr
Used module:             \wb_stage
Used module:             \mem_slice_stage
Used module:             \exec_stage
Used module:                 \mem_prep
Used module:                 \branch_gen
Used module:                 \alu
Used module:             \decode_stage
Used module:                 \immed_gen
Used module:                 \decoder
Used module:             \fetch_stage
Used module:                 \prog_cntr
Removing unused module `$paramod$b18c19ef36ab9f4cdea55b40eb968464b1dad2e6\obi_demux_1_to_4'.
Removing unused module `\obi_xbar'.
Removing unused module `\pulse_gen'.
Removing unused module `\clk_divider'.
Removing unused module `\PeriphControlRegFile'.
Removing unused module `\PWM_modulator'.
Removing unused module `\I2C_Master'.
Removing unused module `\peripheral_interrupt_queue'.
Removing unused module `\wrapper'.
Removing unused module `\obi_gpio'.
Removing unused module `\obi_demux_1_to_4'.
Removed 11 unused modules.
Mapping positional arguments of cell Pin_Mux.PIN_24 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_23 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_22 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_21 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_20 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_19 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_18 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_17 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_16 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_15 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_14 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_13 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_12 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_11 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_10 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_9 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_8 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_7 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_6 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_5 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_4 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_3 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_2 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_1 (GPIO).
Warning: Resizing cell port S_Curve_Gen.op_clk.count from 32 bits to 16 bits.
./designs/CARPSoC/macros/sky130_sram_2kbyte_1rw1r_32x512_8.v:0: Warning: System task `$display' outside initial block is unsupported.
./designs/CARPSoC/macros/sky130_sram_2kbyte_1rw1r_32x512_8.v:0: Warning: System task `$display' outside initial block is unsupported.
./designs/CARPSoC/macros/sky130_sram_2kbyte_1rw1r_32x512_8.v:0: Warning: System task `$display' outside initial block is unsupported.
./designs/CARPSoC/macros/sky130_sram_2kbyte_1rw1r_32x512_8.v:0: Warning: System task `$display' outside initial block is unsupported.
Warning: Resizing cell port user_project_wrapper.soc_i.caravel_wbs_sel_i from 1 bits to 4 bits.

63. Executing TRIBUF pass.

64. Executing HIERARCHY pass (managing design hierarchy).

64.1. Analyzing design hierarchy..
Top module:  \user_project_wrapper
Used module:     \soc
Used module:         $paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110
Used module:         \peripheral_unit
Used module:             \Quad_Enc_Man
Used module:             \Stepper_Driver
Used module:             \S_Curve_Gen
Used module:                 \clk_div_gen
Used module:             \UART
Used module:                 \UART_Transmitter
Used module:                 \UART_Receiver
Used module:                 \BaudRateGenerator
Used module:             \Timer
Used module:             $paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000
Used module:                 $paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001
Used module:                 $paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master
Used module:             \SPI_Master_With_Multiple_CS
Used module:                 \SPI_Master
Used module:             $paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000
Used module:             \Pin_Mux
Used module:                 \GPIO
Used module:                     \DeMux1_4
Used module:                     \Mux4_1
Used module:         \obi_qspi_controller
Used module:             \spimemio
Used module:                 \spimemio_xfer
Used module:         \sram_wrap
Used module:         \obi_mux_2_to_1
Used module:         \wb_to_obi
Used module:         \memory_interface_unit
Used module:             \bootloader
Used module:             $paramod$44466acc15ae306ca80e89c3a6a87bc356abcfd6\obi_xbar
Used module:                 $paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4
Used module:         \reg_file
Used module:         \core
Used module:             \hazard_unit
Used module:             \obi_req_driver
Used module:             \fwd_unit
Used module:                 \reg_forwarder
Used module:             \csr
Used module:             \wb_stage
Used module:             \mem_slice_stage
Used module:             \exec_stage
Used module:                 \mem_prep
Used module:                 \branch_gen
Used module:                 \alu
Used module:             \decode_stage
Used module:                 \immed_gen
Used module:                 \decoder
Used module:             \fetch_stage
Used module:                 \prog_cntr

64.2. Analyzing design hierarchy..
Top module:  \user_project_wrapper
Used module:     \soc
Used module:         $paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110
Used module:         \peripheral_unit
Used module:             \Quad_Enc_Man
Used module:             \Stepper_Driver
Used module:             \S_Curve_Gen
Used module:                 \clk_div_gen
Used module:             \UART
Used module:                 \UART_Transmitter
Used module:                 \UART_Receiver
Used module:                 \BaudRateGenerator
Used module:             \Timer
Used module:             $paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000
Used module:                 $paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001
Used module:                 $paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master
Used module:             \SPI_Master_With_Multiple_CS
Used module:                 \SPI_Master
Used module:             $paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000
Used module:             \Pin_Mux
Used module:                 \GPIO
Used module:                     \DeMux1_4
Used module:                     \Mux4_1
Used module:         \obi_qspi_controller
Used module:             \spimemio
Used module:                 \spimemio_xfer
Used module:         \sram_wrap
Used module:         \obi_mux_2_to_1
Used module:         \wb_to_obi
Used module:         \memory_interface_unit
Used module:             \bootloader
Used module:             $paramod$44466acc15ae306ca80e89c3a6a87bc356abcfd6\obi_xbar
Used module:                 $paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4
Used module:         \reg_file
Used module:         \core
Used module:             \hazard_unit
Used module:             \obi_req_driver
Used module:             \fwd_unit
Used module:                 \reg_forwarder
Used module:             \csr
Used module:             \wb_stage
Used module:             \mem_slice_stage
Used module:             \exec_stage
Used module:                 \mem_prep
Used module:                 \branch_gen
Used module:                 \alu
Used module:             \decode_stage
Used module:                 \immed_gen
Used module:                 \decoder
Used module:             \fetch_stage
Used module:                 \prog_cntr
Removed 0 unused modules.
./designs/CARPSoC/macros/sky130_sram_2kbyte_1rw1r_32x512_8.v:0: Warning: System task `$display' outside initial block is unsupported.
./designs/CARPSoC/macros/sky130_sram_2kbyte_1rw1r_32x512_8.v:0: Warning: System task `$display' outside initial block is unsupported.
./designs/CARPSoC/macros/sky130_sram_2kbyte_1rw1r_32x512_8.v:0: Warning: System task `$display' outside initial block is unsupported.
./designs/CARPSoC/macros/sky130_sram_2kbyte_1rw1r_32x512_8.v:0: Warning: System task `$display' outside initial block is unsupported.

65. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 24 empty switches in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
Found and cleaned up 264 empty switches in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:693$5980'.
Found and cleaned up 2 empty switches in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:150$5831'.
Found and cleaned up 1 empty switch in `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
Cleaned up 291 empty switches.

66. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4140 in module bootloader.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/rtl/soc/soc.sv:0$4025 in module soc.
Marked 29 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983 in module $paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:693$5980 in module $paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:630$5959 in module $paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:0$7363 in module $paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:0$7362 in module $paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:152$7360 in module $paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:0$7347 in module $paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.
Marked 4 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:0$7334 in module $paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:8$2882 in module clk_div_gen.
Marked 2 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:36$2873 in module UART_Transmitter.
Marked 5 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:36$2821 in module UART_Receiver.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:53$2782 in module Timer.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:536$2701 in module S_Curve_Gen.
Marked 2 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:523$2697 in module S_Curve_Gen.
Marked 2 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:509$2691 in module S_Curve_Gen.
Marked 3 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:485$2688 in module S_Curve_Gen.
Marked 4 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:437$2678 in module S_Curve_Gen.
Marked 4 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:414$2672 in module S_Curve_Gen.
Marked 13 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:290$2654 in module S_Curve_Gen.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:273$2645 in module S_Curve_Gen.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:254$2644 in module S_Curve_Gen.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:246$2641 in module S_Curve_Gen.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:226$2637 in module S_Curve_Gen.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:194$2591 in module SPI_Master_With_Multiple_CS.
Marked 5 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:120$2577 in module SPI_Master_With_Multiple_CS.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:253$2566 in module SPI_Master.
Marked 3 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:221$2532 in module SPI_Master.
Marked 3 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:191$2519 in module SPI_Master.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:171$2517 in module SPI_Master.
Marked 5 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:101$2501 in module SPI_Master.
Marked 4 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:155$2464 in module Quad_Enc_Man.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:145$2462 in module Quad_Enc_Man.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:108$2460 in module Quad_Enc_Man.
Removed 2 dead cases from process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:150$5831 in module $paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.
Marked 26 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:150$5831 in module $paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.
Marked 2 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:134$5826 in module $paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.
Removed 1 dead cases from process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Mux4_1.sv:0$1800 in module Mux4_1.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Mux4_1.sv:0$1800 in module Mux4_1.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_divider.sv:34$5772 in module $paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000.
Marked 2 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/GPIO.sv:88$1624 in module GPIO.
Removed 1 dead cases from process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/DeMux1_4.sv:0$1617 in module DeMux1_4.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/DeMux1_4.sv:0$1617 in module DeMux1_4.
Marked 2 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:24$1607 in module BaudRateGenerator.
Marked 3 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:0$5764 in module $paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.
Marked 2 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:99$5759 in module $paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:81$5755 in module $paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.
Marked 172 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728 in module $paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.
Removed 1 dead cases from process $proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/wb_stage.sv:0$502 in module wb_stage.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:108$496 in module mem_slice_stage.
Removed 4 dead cases from process $proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:0$471 in module mem_slice_stage.
Marked 4 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:0$471 in module mem_slice_stage.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/fetch_stage.sv:98$463 in module fetch_stage.
Marked 2 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/fetch_stage.sv:66$458 in module fetch_stage.
Removed 1 dead cases from process $proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/fetch_stage.sv:0$457 in module fetch_stage.
Removed 1 dead cases from process $proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/fetch_stage.sv:0$456 in module fetch_stage.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/exec_stage.sv:153$448 in module exec_stage.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/exec_stage.sv:132$441 in module exec_stage.
Removed 1 dead cases from process $proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/exec_stage.sv:0$431 in module exec_stage.
Removed 1 dead cases from process $proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/exec_stage.sv:0$430 in module exec_stage.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/decode_stage.sv:109$422 in module decode_stage.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:44$401 in module reg_file.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/prog_cntr.sv:49$390 in module prog_cntr.
Removed 1 dead cases from process $proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:0$370 in module obi_req_driver.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:0$370 in module obi_req_driver.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:80$368 in module obi_req_driver.
Removed 1 dead cases from process $proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:0$361 in module obi_req_driver.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:0$361 in module obi_req_driver.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/mem_prep.sv:0$353 in module mem_prep.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/hazard_unit.sv:110$343 in module hazard_unit.
Marked 2 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/hazard_unit.sv:0$340 in module hazard_unit.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:0$307 in module decoder.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/csr.sv:0$284 in module csr.
Marked 5 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/csr.sv:128$252 in module csr.
Marked 4 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/csr.sv:0$247 in module csr.
Marked 2 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:543$210 in module spimemio_xfer.
Marked 5 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:455$186 in module spimemio_xfer.
Marked 3 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:215$156 in module spimemio.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:107$134 in module spimemio.
Marked 4 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/obi_qspi_controller.sv:79$116 in module obi_qspi_controller.
Marked 2 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/obi_qspi_controller.sv:49$97 in module obi_qspi_controller.
Marked 96 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:0$4357 in module sram_wrap.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/carp-lib/obi/wb_to_obi.sv:34$68 in module wb_to_obi.
Marked 1 switch rules as full_case in process $proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_mux_2_to_1.sv:130$60 in module obi_mux_2_to_1.
Removed a total of 15 dead cases.

67. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 152 redundant assignments.
Promoted 1221 assignments to connections.

68. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:569$6579'.
  Set init value: \sd_done_buf2 = 4'0000
Found init rule in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:568$6578'.
  Set init value: \sd_done_buf1 = 4'0000
Found init rule in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:566$6577'.
  Set init value: \uart_rx_done_buf2 = 4'0000
Found init rule in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:565$6576'.
  Set init value: \uart_rx_done_buf1 = 4'0000
Found init rule in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:563$6575'.
  Set init value: \uart_tx_done_buf2 = 4'0000
Found init rule in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:562$6574'.
  Set init value: \uart_tx_done_buf1 = 4'0000
Found init rule in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:560$6573'.
  Set init value: \i2c_done_buf2 = 2'00
Found init rule in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:559$6572'.
  Set init value: \i2c_done_buf1 = 2'00
Found init rule in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:557$6571'.
  Set init value: \spi_rx_done_buf2 = 2'00
Found init rule in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:556$6570'.
  Set init value: \spi_rx_done_buf1 = 2'00
Found init rule in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:554$6569'.
  Set init value: \spi_tx_ready_buf2 = 2'00
Found init rule in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:553$6568'.
  Set init value: \spi_tx_ready_buf1 = 2'00
Found init rule in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:552$6567'.
  Set init value: \mem_access_err_buf2 = 1'0
Found init rule in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:551$6566'.
  Set init value: \mem_access_err_buf1 = 1'0
Found init rule in `\clk_div_gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:7$2887'.
  Set init value: \div_cnt = 16'0000000000000000
Found init rule in `\clk_div_gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:0$2886'.
  Set init value: \sclk = 1'0
Found init rule in `\UART_Transmitter.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:0$2881'.
  Set init value: \start_1 = 1'0
  Set init value: \start_2 = 1'0
Found init rule in `\UART_Transmitter.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:23$2880'.
  Set init value: \bitIdx = 3'000
Found init rule in `\UART_Transmitter.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:22$2879'.
  Set init value: \data = 8'00000000
Found init rule in `\UART_Transmitter.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:21$2878'.
  Set init value: \state = 3'001
Found init rule in `\UART_Receiver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2870'.
  Set init value: \busy = 1'0
  Set init value: \out = 8'00000000
  Set init value: \done = 1'0
  Set init value: \err = 1'0
Found init rule in `\UART_Receiver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:27$2869'.
  Set init value: \receivedData = 8'00000000
Found init rule in `\UART_Receiver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:26$2868'.
  Set init value: \clockCount = 4'0000
Found init rule in `\UART_Receiver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:25$2867'.
  Set init value: \inputSw = 2'00
Found init rule in `\UART_Receiver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:24$2866'.
  Set init value: \bitIdx = 3'000
Found init rule in `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:43$2816'.
  Set init value: \max_rate_tx_r = 0
Found init rule in `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:42$2815'.
  Set init value: \max_rate_rx_r = 0
Found init rule in `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:41$2814'.
  Set init value: \data = 8'00000000
Found init rule in `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:40$2813'.
  Set init value: \rxEn_r = 1'0
Found init rule in `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:40$2812'.
  Set init value: \txStart_r = 1'0
Found init rule in `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:40$2811'.
  Set init value: \txEn_r = 1'0
Found init rule in `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:39$2810'.
  Set init value: \wr_data_r2 = 1'0
Found init rule in `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:39$2809'.
  Set init value: \wr_data_r1 = 1'0
Found init rule in `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:38$2808'.
  Set init value: \wr_max_rate_tx_r2 = 1'0
Found init rule in `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:38$2807'.
  Set init value: \wr_max_rate_tx_r1 = 1'0
Found init rule in `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:37$2806'.
  Set init value: \wr_max_rate_rx_r2 = 1'0
Found init rule in `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:37$2805'.
  Set init value: \wr_max_rate_rx_r1 = 1'0
Found init rule in `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:36$2804'.
  Set init value: \wr_cr_r2 = 1'0
Found init rule in `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:36$2803'.
  Set init value: \wr_cr_r1 = 1'0
Found init rule in `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:40$2793'.
  Set init value: \wr_mtimecmp_in_l_r2 = 1'0
Found init rule in `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:40$2792'.
  Set init value: \wr_mtimecmp_in_l_r1 = 1'0
Found init rule in `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:39$2791'.
  Set init value: \wr_mtimecmp_in_h_r2 = 1'0
Found init rule in `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:39$2790'.
  Set init value: \wr_mtimecmp_in_h_r1 = 1'0
Found init rule in `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:38$2789'.
  Set init value: \wr_en_r2 = 1'0
Found init rule in `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:38$2788'.
  Set init value: \wr_en_r1 = 1'0
Found init rule in `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:37$2787'.
  Set init value: \en_r = 1'0
Found init rule in `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:35$2786'.
  Set init value: \mtimecmp = 64'1111111111111111111111111111111111111111111111111111111111111111
Found init rule in `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:34$2785'.
  Set init value: \mtime = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\Stepper_Driver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:29$2772'.
  Set init value: \state = 2'00
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:519$2754'.
  Set init value: \step_timer = 9'000000000
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:272$2753'.
  Set init value: \was_busy = 1'0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:224$2752'.
  Set init value: \state = 4'0000
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:147$2751'.
  Set init value: \step_accum = 22'0000000000000000000000
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:142$2750'.
  Set init value: \motor_stopped = 1'0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:129$2749'.
  Set init value: \move_done = 1'0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:127$2748'.
  Set init value: \phase_count = 0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:124$2747'.
  Set init value: \cur_speed = 47'00000000000000000000000000000000000000000000000
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:123$2746'.
  Set init value: \cur_accel = 47'00000000000000000000000000000000000000000000000
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:121$2745'.
  Set init value: \wr_raddr_r2 = 1'0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:121$2744'.
  Set init value: \wr_raddr_r1 = 1'0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:120$2743'.
  Set init value: \wr_c_accel_dur_r2 = 1'0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:120$2742'.
  Set init value: \wr_c_accel_dur_r1 = 1'0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:119$2741'.
  Set init value: \wr_c_jerk_dur_r2 = 1'0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:119$2740'.
  Set init value: \wr_c_jerk_dur_r1 = 1'0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:118$2739'.
  Set init value: \wr_jerk_r2 = 1'0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:118$2738'.
  Set init value: \wr_jerk_r1 = 1'0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:117$2737'.
  Set init value: \wr_total_steps_r2 = 1'0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:117$2736'.
  Set init value: \wr_total_steps_r1 = 1'0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:116$2735'.
  Set init value: \wr_stop_r2 = 1'0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:116$2734'.
  Set init value: \wr_stop_r1 = 1'0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:115$2733'.
  Set init value: \wr_start_r2 = 1'0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:115$2732'.
  Set init value: \wr_start_r1 = 1'0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:114$2731'.
  Set init value: \wr_cr_r2 = 1'0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:114$2730'.
  Set init value: \wr_cr_r1 = 1'0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:86$2729'.
  Set init value: \steps_left = 0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:80$2728'.
  Set init value: \swstop = 1'0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:79$2727'.
  Set init value: \estop = 1'0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:78$2726'.
  Set init value: \start = 1'0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:74$2725'.
  Set init value: \did_last_step = 1'0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:73$2724'.
  Set init value: \stop = 1'0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:67$2723'.
  Set init value: \do_move = 1'0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:66$2722'.
  Set init value: \zero_stop = 1'0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:65$2721'.
  Set init value: \zero_clear = 1'0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:64$2720'.
  Set init value: \clk_div = 16'0000000000000010
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:0$2719'.
  Set init value: \drv_step = 1'0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:0$2718'.
  Set init value: \drv_dir = 1'0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:0$2717'.
  Set init value: \drv_bypass = 1'0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:0$2716'.
  Set init value: \rdata = 0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:0$2715'.
  Set init value: \busy = 1'0
Found init rule in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:0$2714'.
  Set init value: \done = 1'0
Found init rule in `\SPI_Master_With_Multiple_CS.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:0$2603'.
  Set init value: \TX_DV_1 = 1'0
  Set init value: \TX_DV_2 = 1'0
Found init rule in `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:67$2572'.
  Set init value: \r_spi_mode = 2'00
Found init rule in `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:66$2571'.
  Set init value: \r2_wr_data = 1'0
Found init rule in `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:66$2570'.
  Set init value: \r1_wr_data = 1'0
Found init rule in `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:65$2569'.
  Set init value: \r2_wr_cr = 1'0
Found init rule in `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:65$2568'.
  Set init value: \r1_wr_cr = 1'0
Found init rule in `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:76$2487'.
  Set init value: \calib_state = 2'00
Found init rule in `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:75$2486'.
  Set init value: \calib_pos = 0
Found init rule in `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:74$2485'.
  Set init value: \count_thresh_reg = 32'11111111111111111111111111111111
Found init rule in `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:73$2484'.
  Set init value: \calib_motor_stopped_reg = 1'0
Found init rule in `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:72$2483'.
  Set init value: \calib_mode_reg = 1'0
Found init rule in `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:70$2482'.
  Set init value: \cr_wr_reg2 = 1'0
Found init rule in `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:69$2481'.
  Set init value: \cr_wr_reg1 = 1'0
Found init rule in `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:67$2480'.
  Set init value: \thresh_wr_reg2 = 1'0
Found init rule in `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:66$2479'.
  Set init value: \thresh_wr_reg1 = 1'0
Found init rule in `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:64$2478'.
  Set init value: \count_wr_reg2 = 1'0
Found init rule in `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:63$2477'.
  Set init value: \count_wr_reg1 = 1'0
Found init rule in `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:56$2476'.
  Set init value: \quadB_delayed = 1'0
Found init rule in `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:56$2475'.
  Set init value: \quadA_delayed = 1'0
Found init rule in `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:55$2474'.
  Set init value: \clk_div = 16'0000000000000010
Found init rule in `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:0$2473'.
  Set init value: \count = 0
Found init rule in `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:0$2472'.
  Set init value: \latched_count = 0
Found init rule in `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:0$2471'.
  Set init value: \thresh_reached = 1'0
Found init rule in `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:0$2470'.
  Set init value: \calib_finished = 1'0
Found init rule in `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:0$2469'.
  Set init value: \calib_stop_motor = 1'0
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:129$5958'.
  Set init value: \divider_counter = 16'0000000000000000
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:115$5957'.
  Set init value: \clk_div = 16'1111111111111111
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:114$5956'.
  Set init value: \rw = 1'0
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:113$5955'.
  Set init value: \enable = 1'0
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:112$5954'.
  Set init value: \ack_recieved = 1'0
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:111$5953'.
  Set init value: \post_sda_out = 1'0
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:110$5952'.
  Set init value: \sda_out = 1'0
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:108$5951'.
  Set init value: \bit_counter = 8'00000000
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:107$5950'.
  Set init value: \proc_counter = 2'00
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:106$5949'.
  Set init value: \post_state = 8'00000000
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:105$5948'.
  Set init value: \state = 8'00000000
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:104$5947'.
  Set init value: \saved_mosi_data = 8'00000000
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:103$5946'.
  Set init value: \saved_reg_addr = 8'00000000
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:102$5945'.
  Set init value: \saved_device_addr = 8'00000000
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:101$5944'.
  Set init value: \scl_out = 1'0
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:83$5943'.
  Set init value: \r2_wr_dev_addr = 1'0
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:83$5942'.
  Set init value: \r1_wr_dev_addr = 1'0
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:82$5941'.
  Set init value: \r2_wr_reg_addr = 1'0
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:82$5940'.
  Set init value: \r1_wr_reg_addr = 1'0
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:81$5939'.
  Set init value: \r2_wr_mosi_data = 1'0
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:81$5938'.
  Set init value: \r1_wr_mosi_data = 1'0
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:80$5937'.
  Set init value: \r2_wr_cr = 1'0
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:80$5936'.
  Set init value: \r1_wr_cr = 1'0
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:0$5935'.
  Set init value: \o_busy = 1'0
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:0$5934'.
  Set init value: \o_miso_data = 8'00000000
Found init rule in `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:59$5794'.
  Set init value: \wr_mod_setpoint_r2 = 1'0
Found init rule in `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:59$5793'.
  Set init value: \wr_mod_setpoint_r1 = 1'0
Found init rule in `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:58$5792'.
  Set init value: \wr_pwm_period_div_r2 = 1'0
Found init rule in `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:58$5791'.
  Set init value: \wr_pwm_period_div_r1 = 1'0
Found init rule in `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:57$5790'.
  Set init value: \wr_en_r2 = 1'0
Found init rule in `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:57$5789'.
  Set init value: \wr_en_r1 = 1'0
Found init rule in `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:55$5788'.
  Set init value: \mod_setpoint_r = 8'00000000
Found init rule in `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:54$5787'.
  Set init value: \pwm_period_div_r = 8'00000000
Found init rule in `$paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_divider.sv:0$5775'.
  Set init value: \out = 0
Found init rule in `\GPIO.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/GPIO.sv:86$1635'.
  Set init value: \IN_last = 1'0
Found init rule in `\GPIO.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/GPIO.sv:44$1634'.
  Set init value: \INTR = 1'0
Found init rule in `\BaudRateGenerator.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:0$1616'.
  Set init value: \rxClk = 1'0
  Set init value: \txClk = 1'0
Found init rule in `\BaudRateGenerator.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:17$1615'.
  Set init value: \txCounter = 0
Found init rule in `\BaudRateGenerator.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:16$1614'.
  Set init value: \rxCounter = 0
Found init rule in `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:98$5771'.
  Set init value: \cntr_low_buf = 9'000000000
Found init rule in `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:74$5770'.
  Set init value: \seq_cntr = 9'000000000
Found init rule in `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:72$5769'.
  Set init value: \en_r = 1'0
Found init rule in `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:0$5768'.
  Set init value: \start_strobe = 1'0
Found init rule in `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:0$5752'.
  Set init value: \state = 2'01
  Set init value: \start_ind = 6'000000
  Set init value: \end_ind = 6'000000
  Set init value: \queue_full = 1'0
  Set init value: \inter_queue[0] = 0
  Set init value: \inter_queue[1] = 0
  Set init value: \inter_queue[2] = 0
  Set init value: \inter_queue[3] = 0
  Set init value: \inter_queue[4] = 0
  Set init value: \inter_queue[5] = 0
  Set init value: \inter_queue[6] = 0
  Set init value: \inter_queue[7] = 0
  Set init value: \inter_queue[8] = 0
  Set init value: \inter_queue[9] = 0
  Set init value: \inter_queue[10] = 0
  Set init value: \inter_queue[11] = 0
  Set init value: \inter_queue[12] = 0
  Set init value: \inter_queue[13] = 0
  Set init value: \inter_queue[14] = 0
  Set init value: \inter_queue[15] = 0
  Set init value: \inter_queue[16] = 0
  Set init value: \inter_queue[17] = 0
  Set init value: \inter_queue[18] = 0
  Set init value: \inter_queue[19] = 0
  Set init value: \inter_queue[20] = 0
  Set init value: \inter_queue[21] = 0
  Set init value: \inter_queue[22] = 0
  Set init value: \inter_queue[23] = 0
  Set init value: \inter_queue[24] = 0
  Set init value: \inter_queue[25] = 0
  Set init value: \inter_queue[26] = 0
  Set init value: \inter_queue[27] = 0
  Set init value: \inter_queue[28] = 0
  Set init value: \inter_queue[29] = 0
  Set init value: \inter_queue[30] = 0
  Set init value: \inter_queue[31] = 0
  Set init value: \inter_queue[32] = 0
  Set init value: \inter_queue[33] = 0
  Set init value: \inter_queue[34] = 0
  Set init value: \inter_queue[35] = 0
  Set init value: \inter_queue[36] = 0
  Set init value: \inter_queue[37] = 0
  Set init value: \inter_queue[38] = 0
  Set init value: \inter_queue[39] = 0
  Set init value: \inter_queue[40] = 0
  Set init value: \inter_queue[41] = 0
  Set init value: \inter_queue[42] = 0
  Set init value: \inter_queue[43] = 0
  Set init value: \inter_queue[44] = 0
  Set init value: \inter_queue[45] = 0
  Set init value: \inter_queue[46] = 0
  Set init value: \inter_queue[47] = 0
  Set init value: \inter_queue[48] = 0
  Set init value: \inter_queue[49] = 0
  Set init value: \inter_queue[50] = 0
  Set init value: \inter_queue[51] = 0
  Set init value: \inter_queue[52] = 0
  Set init value: \inter_queue[53] = 0
Found init rule in `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:0$5751'.
  Set init value: \p_mcause = 0
Found init rule in `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:0$5750'.
  Set init value: \p_int = 1'0
Found init rule in `\csr.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/csr.sv:82$285'.
  Set init value: \int_state = 5'00000

69. Executing PROC_ARST pass (detect async resets in processes).

70. Executing PROC_ROM pass (convert switches to ROMs).
Converted 2 switches.
<suppressed ~655 debug messages>

71. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
Creating decoders for process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:150$4151'.
Creating decoders for process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4140'.
     1/4: $1\dmem_response[31:0]
     2/4: $2\illegal_access_o[0:0]
     3/4: $1\imem_response[31:0]
     4/4: $1\illegal_access_o[0:0]
Creating decoders for process `\soc.$proc$./designs/CARPSoC/clam-soc/rtl/soc/soc.sv:0$4032'.
Creating decoders for process `\soc.$proc$./designs/CARPSoC/clam-soc/rtl/soc/soc.sv:0$4030'.
Creating decoders for process `\soc.$proc$./designs/CARPSoC/clam-soc/rtl/soc/soc.sv:0$4025'.
     1/1: $1\caravel_addr_updated[31:0]
Creating decoders for process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
Creating decoders for process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7272'.
Creating decoders for process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7270'.
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:569$6579'.
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:568$6578'.
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:566$6577'.
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:565$6576'.
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:563$6575'.
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:562$6574'.
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:560$6573'.
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:559$6572'.
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:557$6571'.
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:556$6570'.
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:554$6569'.
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:553$6568'.
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:552$6567'.
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:551$6566'.
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
     1/271: $0\DOUT[31:0] [31:26]
     2/271: $0\DOUT[31:0] [15:10]
     3/271: $0\DOUT[31:0] [17]
     4/271: $0\DOUT[31:0] [18]
     5/271: $0\DOUT[31:0] [19]
     6/271: $0\DOUT[31:0] [20]
     7/271: $0\DOUT[31:0] [16]
     8/271: $0\DOUT[31:0] [0]
     9/271: $0\DOUT[31:0] [1]
    10/271: $0\DOUT[31:0] [2]
    11/271: $0\DOUT[31:0] [3]
    12/271: $0\DOUT[31:0] [21]
    13/271: $0\DOUT[31:0] [9:8]
    14/271: $0\DOUT[31:0] [5]
    15/271: $0\DOUT[31:0] [4]
    16/271: $0\DOUT[31:0] [25:24]
    17/271: $0\DOUT[31:0] [7:6]
    18/271: $0\DOUT[31:0] [23:22]
    19/271: $0\GPIO_OUT[23:0] [22]
    20/271: $0\GPIO_IRQRES[23:0] [22]
    21/271: $0\GPIO_IRQPOL[23:0] [22]
    22/271: $0\GPIO_IRQEN[23:0] [22]
    23/271: $0\GPIO_OUT[23:0] [21]
    24/271: $0\GPIO_IRQRES[23:0] [21]
    25/271: $0\GPIO_IRQPOL[23:0] [21]
    26/271: $0\GPIO_IRQEN[23:0] [21]
    27/271: $0\GPIO_OUT[23:0] [20]
    28/271: $0\GPIO_IRQRES[23:0] [20]
    29/271: $0\GPIO_IRQPOL[23:0] [20]
    30/271: $0\GPIO_IRQEN[23:0] [20]
    31/271: $0\GPIO_OUT[23:0] [19]
    32/271: $0\GPIO_IRQRES[23:0] [19]
    33/271: $0\GPIO_IRQPOL[23:0] [19]
    34/271: $0\GPIO_IRQEN[23:0] [19]
    35/271: $0\GPIO_OUT[23:0] [18]
    36/271: $0\GPIO_IRQRES[23:0] [18]
    37/271: $0\GPIO_IRQPOL[23:0] [18]
    38/271: $0\GPIO_IRQEN[23:0] [18]
    39/271: $0\GPIO_OUT[23:0] [17]
    40/271: $0\GPIO_IRQRES[23:0] [17]
    41/271: $0\GPIO_IRQPOL[23:0] [17]
    42/271: $0\GPIO_IRQEN[23:0] [17]
    43/271: $0\GPIO_OUT[23:0] [16]
    44/271: $0\GPIO_IRQRES[23:0] [16]
    45/271: $0\GPIO_IRQPOL[23:0] [16]
    46/271: $0\GPIO_IRQEN[23:0] [16]
    47/271: $0\GPIO_OUT[23:0] [15]
    48/271: $0\GPIO_IRQRES[23:0] [15]
    49/271: $0\GPIO_IRQPOL[23:0] [15]
    50/271: $0\GPIO_IRQEN[23:0] [15]
    51/271: $0\GPIO_OUT[23:0] [14]
    52/271: $0\GPIO_IRQRES[23:0] [14]
    53/271: $0\GPIO_IRQPOL[23:0] [14]
    54/271: $0\GPIO_IRQEN[23:0] [14]
    55/271: $0\GPIO_OUT[23:0] [13]
    56/271: $0\GPIO_IRQRES[23:0] [13]
    57/271: $0\GPIO_IRQPOL[23:0] [13]
    58/271: $0\GPIO_IRQEN[23:0] [13]
    59/271: $0\GPIO_OUT[23:0] [12]
    60/271: $0\GPIO_IRQRES[23:0] [12]
    61/271: $0\GPIO_IRQPOL[23:0] [12]
    62/271: $0\GPIO_IRQEN[23:0] [12]
    63/271: $0\GPIO_OUT[23:0] [11]
    64/271: $0\GPIO_IRQRES[23:0] [11]
    65/271: $0\GPIO_IRQPOL[23:0] [11]
    66/271: $0\GPIO_IRQEN[23:0] [11]
    67/271: $0\GPIO_OUT[23:0] [10]
    68/271: $0\GPIO_IRQRES[23:0] [10]
    69/271: $0\GPIO_IRQPOL[23:0] [10]
    70/271: $0\GPIO_IRQEN[23:0] [10]
    71/271: $0\GPIO_OUT[23:0] [9]
    72/271: $0\GPIO_IRQRES[23:0] [9]
    73/271: $0\GPIO_IRQPOL[23:0] [9]
    74/271: $0\GPIO_IRQEN[23:0] [9]
    75/271: $0\GPIO_OUT[23:0] [8]
    76/271: $0\GPIO_IRQRES[23:0] [8]
    77/271: $0\GPIO_IRQPOL[23:0] [8]
    78/271: $0\GPIO_IRQEN[23:0] [8]
    79/271: $0\GPIO_OUT[23:0] [7]
    80/271: $0\GPIO_IRQRES[23:0] [7]
    81/271: $0\GPIO_IRQPOL[23:0] [7]
    82/271: $0\GPIO_IRQEN[23:0] [7]
    83/271: $0\GPIO_OUT[23:0] [6]
    84/271: $0\GPIO_IRQRES[23:0] [6]
    85/271: $0\GPIO_IRQPOL[23:0] [6]
    86/271: $0\GPIO_IRQEN[23:0] [6]
    87/271: $0\GPIO_OUT[23:0] [5]
    88/271: $0\GPIO_IRQRES[23:0] [5]
    89/271: $0\GPIO_IRQPOL[23:0] [5]
    90/271: $0\GPIO_IRQEN[23:0] [5]
    91/271: $0\GPIO_OUT[23:0] [4]
    92/271: $0\GPIO_IRQRES[23:0] [4]
    93/271: $0\GPIO_IRQPOL[23:0] [4]
    94/271: $0\GPIO_IRQEN[23:0] [4]
    95/271: $0\GPIO_OUT[23:0] [3]
    96/271: $0\GPIO_IRQRES[23:0] [3]
    97/271: $0\GPIO_IRQPOL[23:0] [3]
    98/271: $0\GPIO_IRQEN[23:0] [3]
    99/271: $0\GPIO_OUT[23:0] [2]
   100/271: $0\GPIO_IRQRES[23:0] [2]
   101/271: $0\GPIO_IRQPOL[23:0] [2]
   102/271: $0\GPIO_IRQEN[23:0] [2]
   103/271: $0\GPIO_OUT[23:0] [1]
   104/271: $0\GPIO_IRQRES[23:0] [1]
   105/271: $0\GPIO_IRQPOL[23:0] [1]
   106/271: $0\GPIO_IRQEN[23:0] [1]
   107/271: $0\GPIO_OUT[23:0] [0]
   108/271: $0\GPIO_IRQRES[23:0] [0]
   109/271: $0\GPIO_IRQPOL[23:0] [0]
   110/271: $0\GPIO_IRQEN[23:0] [0]
   111/271: $4\j[31:0]
   112/271: $3\j[31:0]
   113/271: $5\i[31:0]
   114/271: $2\j[31:0]
   115/271: $4\i[31:0]
   116/271: $1\j[31:0]
   117/271: $3\i[31:0]
   118/271: $0\P_I_EN_REG[1][31:0]
   119/271: $0\P_I_EN_REG[0][31:0]
   120/271: $0\GPIO_IRQPOL[23:0] [23]
   121/271: $0\GPIO_IRQEN[23:0] [23]
   122/271: $0\GPIO_IRQRES[23:0] [23]
   123/271: $6\i[31:0]
   124/271: $0\GPIO_SEL_24[1:0]
   125/271: $0\GPIO_MOD_24[1:0]
   126/271: $0\GPIO_SEL_23[1:0]
   127/271: $0\GPIO_MOD_23[1:0]
   128/271: $0\GPIO_SEL_22[1:0]
   129/271: $0\GPIO_MOD_22[1:0]
   130/271: $0\GPIO_SEL_21[1:0]
   131/271: $0\GPIO_MOD_21[1:0]
   132/271: $0\GPIO_SEL_20[1:0]
   133/271: $0\GPIO_MOD_20[1:0]
   134/271: $0\GPIO_SEL_19[1:0]
   135/271: $0\GPIO_MOD_19[1:0]
   136/271: $0\GPIO_SEL_18[1:0]
   137/271: $0\GPIO_MOD_18[1:0]
   138/271: $0\GPIO_SEL_17[1:0]
   139/271: $0\GPIO_MOD_17[1:0]
   140/271: $0\GPIO_SEL_16[1:0]
   141/271: $0\GPIO_MOD_16[1:0]
   142/271: $0\GPIO_SEL_15[1:0]
   143/271: $0\GPIO_MOD_15[1:0]
   144/271: $0\GPIO_SEL_14[1:0]
   145/271: $0\GPIO_MOD_14[1:0]
   146/271: $0\GPIO_SEL_13[1:0]
   147/271: $0\GPIO_MOD_13[1:0]
   148/271: $0\GPIO_SEL_12[1:0]
   149/271: $0\GPIO_MOD_12[1:0]
   150/271: $0\GPIO_SEL_11[1:0]
   151/271: $0\GPIO_MOD_11[1:0]
   152/271: $0\GPIO_SEL_10[1:0]
   153/271: $0\GPIO_MOD_10[1:0]
   154/271: $0\GPIO_SEL_9[1:0]
   155/271: $0\GPIO_MOD_9[1:0]
   156/271: $0\GPIO_SEL_8[1:0]
   157/271: $0\GPIO_MOD_8[1:0]
   158/271: $0\GPIO_SEL_7[1:0]
   159/271: $0\GPIO_MOD_7[1:0]
   160/271: $0\GPIO_SEL_6[1:0]
   161/271: $0\GPIO_MOD_6[1:0]
   162/271: $0\GPIO_SEL_5[1:0]
   163/271: $0\GPIO_MOD_5[1:0]
   164/271: $0\GPIO_SEL_4[1:0]
   165/271: $0\GPIO_MOD_4[1:0]
   166/271: $0\GPIO_SEL_3[1:0]
   167/271: $0\GPIO_MOD_3[1:0]
   168/271: $0\GPIO_SEL_2[1:0]
   169/271: $0\GPIO_MOD_2[1:0]
   170/271: $0\GPIO_SEL_1[1:0]
   171/271: $0\GPIO_MOD_1[1:0]
   172/271: $0\QEM_THRESH_4[31:0]
   173/271: $0\QEM_I_CNT_4[31:0]
   174/271: $0\QEM_CR_4[31:0]
   175/271: $0\QEM_THRESH_3[31:0]
   176/271: $0\QEM_I_CNT_3[31:0]
   177/271: $0\QEM_CR_3[31:0]
   178/271: $0\QEM_THRESH_2[31:0]
   179/271: $0\QEM_I_CNT_2[31:0]
   180/271: $0\QEM_CR_2[31:0]
   181/271: $0\QEM_THRESH_1[31:0]
   182/271: $0\QEM_I_CNT_1[31:0]
   183/271: $0\QEM_CR_1[31:0]
   184/271: $0\SD_RADDR_4[31:0]
   185/271: $0\SD_ACCEL_DUR_4[31:0]
   186/271: $0\SD_JERK_DUR_4[31:0]
   187/271: $0\SD_JERK_4[31:0]
   188/271: $0\SD_TOT_STEPS_4[31:0]
   189/271: $0\SD_STOP_4[31:0]
   190/271: $0\SD_START_4[31:0]
   191/271: $0\SD_CR_4[31:0]
   192/271: $0\SD_RADDR_3[31:0]
   193/271: $0\SD_ACCEL_DUR_3[31:0]
   194/271: $0\SD_JERK_DUR_3[31:0]
   195/271: $0\SD_JERK_3[31:0]
   196/271: $0\SD_TOT_STEPS_3[31:0]
   197/271: $0\SD_STOP_3[31:0]
   198/271: $0\SD_START_3[31:0]
   199/271: $0\SD_CR_3[31:0]
   200/271: $0\SD_RADDR_2[31:0]
   201/271: $0\SD_ACCEL_DUR_2[31:0]
   202/271: $0\SD_JERK_DUR_2[31:0]
   203/271: $0\SD_JERK_2[31:0]
   204/271: $0\SD_TOT_STEPS_2[31:0]
   205/271: $0\SD_STOP_2[31:0]
   206/271: $0\SD_START_2[31:0]
   207/271: $0\SD_CR_2[31:0]
   208/271: $0\SD_RADDR_1[31:0]
   209/271: $0\SD_ACCEL_DUR_1[31:0]
   210/271: $0\SD_JERK_DUR_1[31:0]
   211/271: $0\SD_JERK_1[31:0]
   212/271: $0\SD_TOT_STEPS_1[31:0]
   213/271: $0\SD_STOP_1[31:0]
   214/271: $0\SD_START_1[31:0]
   215/271: $0\SD_CR_1[31:0]
   216/271: $0\UART_TX_DATA_4[31:0]
   217/271: $0\UART_RX_RATE_DIV_4[31:0]
   218/271: $0\UART_TX_RATE_DIV_4[31:0]
   219/271: $0\UART_CR_4[31:0]
   220/271: $0\UART_TX_DATA_3[31:0]
   221/271: $0\UART_RX_RATE_DIV_3[31:0]
   222/271: $0\UART_TX_RATE_DIV_3[31:0]
   223/271: $0\UART_CR_3[31:0]
   224/271: $0\UART_TX_DATA_2[31:0]
   225/271: $0\UART_RX_RATE_DIV_2[31:0]
   226/271: $0\UART_TX_RATE_DIV_2[31:0]
   227/271: $0\UART_CR_2[31:0]
   228/271: $0\UART_TX_DATA_1[31:0]
   229/271: $0\UART_RX_RATE_DIV_1[31:0]
   230/271: $0\UART_TX_RATE_DIV_1[31:0]
   231/271: $0\UART_CR_1[31:0]
   232/271: $0\TIM_THRESH_L_4[31:0]
   233/271: $0\TIM_THRESH_H_4[31:0]
   234/271: $0\TIM_CTRL_4[31:0]
   235/271: $0\TIM_THRESH_L_3[31:0]
   236/271: $0\TIM_THRESH_H_3[31:0]
   237/271: $0\TIM_CTRL_3[31:0]
   238/271: $0\TIM_THRESH_L_2[31:0]
   239/271: $0\TIM_THRESH_H_2[31:0]
   240/271: $0\TIM_CTRL_2[31:0]
   241/271: $0\TIM_THRESH_L_1[31:0]
   242/271: $0\TIM_THRESH_H_1[31:0]
   243/271: $0\TIM_CTRL_1[31:0]
   244/271: $0\PWM_EN_4[31:0]
   245/271: $0\PWM_MOD_SETPOINT_4[31:0]
   246/271: $0\PWM_PERIOD_DIV_4[31:0]
   247/271: $0\PWM_EN_3[31:0]
   248/271: $0\PWM_MOD_SETPOINT_3[31:0]
   249/271: $0\PWM_PERIOD_DIV_3[31:0]
   250/271: $0\PWM_EN_2[31:0]
   251/271: $0\PWM_MOD_SETPOINT_2[31:0]
   252/271: $0\PWM_PERIOD_DIV_2[31:0]
   253/271: $0\PWM_EN_1[31:0]
   254/271: $0\PWM_MOD_SETPOINT_1[31:0]
   255/271: $0\PWM_PERIOD_DIV_1[31:0]
   256/271: $0\I2C_DEV_ADDR_2[31:0]
   257/271: $0\I2C_REG_ADDR_2[31:0]
   258/271: $0\I2C_MOSI_DATA_2[31:0]
   259/271: $0\I2C_CR_2[31:0]
   260/271: $0\I2C_DEV_ADDR_1[31:0]
   261/271: $0\I2C_REG_ADDR_1[31:0]
   262/271: $0\I2C_MOSI_DATA_1[31:0]
   263/271: $0\I2C_CR_1[31:0]
   264/271: $0\SPI_CR_2[31:0]
   265/271: $0\SPI_TX_START_2[31:0]
   266/271: $0\SPI_TX_DATA_2[31:0]
   267/271: $0\SPI_CR_1[31:0]
   268/271: $0\SPI_TX_START_1[31:0]
   269/271: $0\SPI_TX_DATA_1[31:0]
   270/271: $0\ME_I_EN[0:0]
   271/271: $0\GPIO_OUT[23:0] [23]
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:693$5980'.
     1/56: $0\INTERRUPTS[53:0] [53]
     2/56: $0\INTERRUPTS[53:0] [52]
     3/56: $0\INTERRUPTS[53:0] [51]
     4/56: $0\INTERRUPTS[53:0] [50]
     5/56: $0\INTERRUPTS[53:0] [49]
     6/56: $0\INTERRUPTS[53:0] [48]
     7/56: $0\INTERRUPTS[53:0] [47]
     8/56: $0\INTERRUPTS[53:0] [46]
     9/56: $0\INTERRUPTS[53:0] [45]
    10/56: $0\INTERRUPTS[53:0] [44]
    11/56: $0\INTERRUPTS[53:0] [43]
    12/56: $0\INTERRUPTS[53:0] [42]
    13/56: $0\INTERRUPTS[53:0] [41]
    14/56: $0\INTERRUPTS[53:0] [40]
    15/56: $0\INTERRUPTS[53:0] [39]
    16/56: $0\INTERRUPTS[53:0] [38]
    17/56: $0\INTERRUPTS[53:0] [37]
    18/56: $0\INTERRUPTS[53:0] [36]
    19/56: $0\INTERRUPTS[53:0] [35]
    20/56: $0\INTERRUPTS[53:0] [34]
    21/56: $0\INTERRUPTS[53:0] [33]
    22/56: $0\INTERRUPTS[53:0] [32]
    23/56: $0\INTERRUPTS[53:0] [31]
    24/56: $0\INTERRUPTS[53:0] [30]
    25/56: $0\INTERRUPTS[53:0] [29]
    26/56: $0\INTERRUPTS[53:0] [28]
    27/56: $0\INTERRUPTS[53:0] [27]
    28/56: $0\INTERRUPTS[53:0] [26]
    29/56: $0\INTERRUPTS[53:0] [25]
    30/56: $0\INTERRUPTS[53:0] [24]
    31/56: $0\INTERRUPTS[53:0] [23]
    32/56: $0\INTERRUPTS[53:0] [22]
    33/56: $0\INTERRUPTS[53:0] [21]
    34/56: $0\INTERRUPTS[53:0] [20]
    35/56: $0\INTERRUPTS[53:0] [19]
    36/56: $0\INTERRUPTS[53:0] [18]
    37/56: $0\INTERRUPTS[53:0] [17]
    38/56: $0\INTERRUPTS[53:0] [16]
    39/56: $0\INTERRUPTS[53:0] [15]
    40/56: $0\INTERRUPTS[53:0] [14]
    41/56: $0\INTERRUPTS[53:0] [13]
    42/56: $0\INTERRUPTS[53:0] [12]
    43/56: $0\INTERRUPTS[53:0] [11]
    44/56: $0\INTERRUPTS[53:0] [10]
    45/56: $0\INTERRUPTS[53:0] [9]
    46/56: $0\INTERRUPTS[53:0] [8]
    47/56: $0\INTERRUPTS[53:0] [7]
    48/56: $0\INTERRUPTS[53:0] [6]
    49/56: $0\INTERRUPTS[53:0] [5]
    50/56: $0\INTERRUPTS[53:0] [4]
    51/56: $0\INTERRUPTS[53:0] [3]
    52/56: $0\INTERRUPTS[53:0] [2]
    53/56: $0\INTERRUPTS[53:0] [1]
    54/56: $0\INTERRUPTS[53:0] [0]
    55/56: $1\i[31:0]
    56/56: $0\MEM_ERR_INT[0:0]
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:630$5959'.
     1/62: $1$fordecl_block$1820.i[31:0]$5961
     2/62: $0\gpio_intr_buf1[23:0] [23]
     3/62: $0\gpio_intr_buf1[23:0] [22]
     4/62: $0\gpio_intr_buf1[23:0] [21]
     5/62: $0\gpio_intr_buf1[23:0] [20]
     6/62: $0\gpio_intr_buf1[23:0] [19]
     7/62: $0\gpio_intr_buf1[23:0] [18]
     8/62: $0\gpio_intr_buf1[23:0] [17]
     9/62: $0\gpio_intr_buf1[23:0] [16]
    10/62: $0\gpio_intr_buf1[23:0] [15]
    11/62: $0\gpio_intr_buf1[23:0] [14]
    12/62: $0\gpio_intr_buf1[23:0] [13]
    13/62: $0\gpio_intr_buf1[23:0] [12]
    14/62: $0\gpio_intr_buf1[23:0] [11]
    15/62: $0\gpio_intr_buf1[23:0] [10]
    16/62: $0\gpio_intr_buf1[23:0] [9]
    17/62: $0\gpio_intr_buf1[23:0] [8]
    18/62: $0\gpio_intr_buf1[23:0] [7]
    19/62: $0\gpio_intr_buf1[23:0] [6]
    20/62: $0\gpio_intr_buf1[23:0] [5]
    21/62: $0\gpio_intr_buf1[23:0] [4]
    22/62: $0\gpio_intr_buf1[23:0] [3]
    23/62: $0\gpio_intr_buf1[23:0] [2]
    24/62: $0\gpio_intr_buf1[23:0] [1]
    25/62: $0\gpio_intr_buf1[23:0] [0]
    26/62: $0\qem_thresh_reached_buf1[3:0] [2]
    27/62: $0\qem_calib_done_buf1[3:0] [2]
    28/62: $0\qem_thresh_reached_buf1[3:0] [1]
    29/62: $0\qem_calib_done_buf1[3:0] [1]
    30/62: $0\qem_thresh_reached_buf1[3:0] [0]
    31/62: $0\qem_calib_done_buf1[3:0] [0]
    32/62: $0\sd_done_buf1[3:0] [2]
    33/62: $0\sd_done_buf1[3:0] [1]
    34/62: $0\sd_done_buf1[3:0] [0]
    35/62: $0\uart_rx_done_buf1[3:0] [2]
    36/62: $0\uart_tx_done_buf1[3:0] [2]
    37/62: $0\uart_rx_done_buf1[3:0] [1]
    38/62: $0\uart_tx_done_buf1[3:0] [1]
    39/62: $0\uart_rx_done_buf1[3:0] [0]
    40/62: $0\uart_tx_done_buf1[3:0] [0]
    41/62: $0\i2c_done_buf1[1:0] [0]
    42/62: $0\spi_rx_done_buf1[1:0] [0]
    43/62: $0\spi_tx_ready_buf1[1:0] [0]
    44/62: $0\qem_thresh_reached_buf1[3:0] [3]
    45/62: $0\qem_thresh_reached_buf2[3:0]
    46/62: $0\qem_calib_done_buf1[3:0] [3]
    47/62: $0\qem_calib_done_buf2[3:0]
    48/62: $0\sd_done_buf1[3:0] [3]
    49/62: $0\sd_done_buf2[3:0]
    50/62: $0\uart_rx_done_buf1[3:0] [3]
    51/62: $0\uart_rx_done_buf2[3:0]
    52/62: $0\uart_tx_done_buf1[3:0] [3]
    53/62: $0\uart_tx_done_buf2[3:0]
    54/62: $0\i2c_done_buf1[1:0] [1]
    55/62: $0\i2c_done_buf2[1:0]
    56/62: $0\spi_rx_done_buf1[1:0] [1]
    57/62: $0\spi_rx_done_buf2[1:0]
    58/62: $0\spi_tx_ready_buf1[1:0] [1]
    59/62: $0\spi_tx_ready_buf2[1:0]
    60/62: $0\gpio_intr_buf2[23:0]
    61/62: $0\mem_access_err_buf2[0:0]
    62/62: $0\mem_access_err_buf1[0:0]
Creating decoders for process `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:0$7363'.
     1/1: $1\ctrl_rdata_o[31:0]
Creating decoders for process `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:0$7362'.
     1/1: $1\ctrl_rvalid_o[0:0]
Creating decoders for process `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:152$7360'.
     1/1: $0\resp_sel[2:0]
Creating decoders for process `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:0$7348'.
Creating decoders for process `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:0$7347'.
     1/1: $1\ctrl_gnt_o[0:0]
Creating decoders for process `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:0$7334'.
     1/4: $4\addr_sel[2:0]
     2/4: $3\addr_sel[2:0]
     3/4: $2\addr_sel[2:0]
     4/4: $1\addr_sel[2:0]
Creating decoders for process `\clk_div_gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:7$2887'.
Creating decoders for process `\clk_div_gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:0$2886'.
Creating decoders for process `\clk_div_gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:8$2882'.
     1/2: $1\div_cnt[15:0]
     2/2: $1\sclk[0:0]
Creating decoders for process `\UART_Transmitter.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:0$2881'.
Creating decoders for process `\UART_Transmitter.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:23$2880'.
Creating decoders for process `\UART_Transmitter.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:22$2879'.
Creating decoders for process `\UART_Transmitter.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:21$2878'.
Creating decoders for process `\UART_Transmitter.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:36$2873'.
     1/6: $0\bitIdx[2:0]
     2/6: $0\data[7:0]
     3/6: $0\done[0:0]
     4/6: $0\out[0:0]
     5/6: $0\busy[0:0]
     6/6: $0\state[2:0]
Creating decoders for process `\UART_Receiver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2870'.
Creating decoders for process `\UART_Receiver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:27$2869'.
Creating decoders for process `\UART_Receiver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:26$2868'.
Creating decoders for process `\UART_Receiver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:25$2867'.
Creating decoders for process `\UART_Receiver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:24$2866'.
Creating decoders for process `\UART_Receiver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:36$2821'.
     1/16: $3$lookahead\receivedData$2820[7:0]$2843
     2/16: $2$bitselwrite$data$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:83$2818[7:0]$2841
     3/16: $2$bitselwrite$mask$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:83$2817[7:0]$2840
     4/16: $2$bitselwrite$sel$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:83$2819[2:0]$2842
     5/16: $2$lookahead\receivedData$2820[7:0]$2832
     6/16: $1$lookahead\receivedData$2820[7:0]$2830
     7/16: $1$bitselwrite$sel$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:83$2819[2:0]$2829
     8/16: $1$bitselwrite$data$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:83$2818[7:0]$2828
     9/16: $1$bitselwrite$mask$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:83$2817[7:0]$2827
    10/16: $0\clockCount[3:0]
    11/16: $0\bitIdx[2:0]
    12/16: $0\err[0:0]
    13/16: $0\done[0:0]
    14/16: $0\out[7:0]
    15/16: $0\busy[0:0]
    16/16: $0\state[2:0]
Creating decoders for process `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:43$2816'.
Creating decoders for process `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:42$2815'.
Creating decoders for process `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:41$2814'.
Creating decoders for process `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:40$2813'.
Creating decoders for process `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:40$2812'.
Creating decoders for process `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:40$2811'.
Creating decoders for process `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:39$2810'.
Creating decoders for process `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:39$2809'.
Creating decoders for process `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:38$2808'.
Creating decoders for process `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:38$2807'.
Creating decoders for process `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:37$2806'.
Creating decoders for process `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:37$2805'.
Creating decoders for process `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:36$2804'.
Creating decoders for process `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:36$2803'.
Creating decoders for process `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:50$2802'.
     1/6: $0\max_rate_tx_r[31:0]
     2/6: $0\max_rate_rx_r[31:0]
     3/6: $0\data[7:0]
     4/6: $0\rxEn_r[0:0]
     5/6: $0\txStart_r[0:0]
     6/6: $0\txEn_r[0:0]
Creating decoders for process `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:40$2793'.
Creating decoders for process `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:40$2792'.
Creating decoders for process `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:39$2791'.
Creating decoders for process `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:39$2790'.
Creating decoders for process `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:38$2789'.
Creating decoders for process `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:38$2788'.
Creating decoders for process `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:37$2787'.
Creating decoders for process `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:35$2786'.
Creating decoders for process `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:34$2785'.
Creating decoders for process `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:53$2782'.
     1/10: $0\mtimecmp[63:0] [63:32]
     2/10: $0\mtimecmp[63:0] [31:0]
     3/10: $0\wr_mtimecmp_in_l_r1[0:0]
     4/10: $0\wr_mtimecmp_in_h_r2[0:0]
     5/10: $0\wr_mtimecmp_in_h_r1[0:0]
     6/10: $0\wr_mtimecmp_in_l_r2[0:0]
     7/10: $0\mtime[63:0]
     8/10: $0\wr_en_r2[0:0]
     9/10: $0\wr_en_r1[0:0]
    10/10: $0\en_r[0:0]
Creating decoders for process `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:0$2779'.
Creating decoders for process `\Stepper_Driver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:29$2772'.
Creating decoders for process `\Stepper_Driver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:37$2769'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:519$2754'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:272$2753'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:224$2752'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:147$2751'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:142$2750'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:129$2749'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:127$2748'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:124$2747'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:123$2746'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:121$2745'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:121$2744'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:120$2743'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:120$2742'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:119$2741'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:119$2740'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:118$2739'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:118$2738'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:117$2737'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:117$2736'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:116$2735'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:116$2734'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:115$2733'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:115$2732'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:114$2731'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:114$2730'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:86$2729'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:80$2728'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:79$2727'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:78$2726'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:74$2725'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:73$2724'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:67$2723'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:66$2722'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:65$2721'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:64$2720'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:0$2719'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:0$2718'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:0$2717'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:0$2716'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:0$2715'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:0$2714'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:108$2705'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:536$2701'.
     1/2: $0\drv_bypass[0:0]
     2/2: $0\drv_dir[0:0]
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:533$2700'.
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:523$2697'.
     1/1: $0\step_timer[8:0]
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:509$2691'.
     1/1: $0\steps_left[31:0]
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:485$2688'.
     1/1: $0\step_accum[21:0]
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:437$2678'.
     1/2: $0\motor_stopped[0:0]
     2/2: $0\cur_speed[46:0]
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:414$2672'.
     1/1: $0\cur_accel[46:0]
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:290$2654'.
     1/2: $0\phase_count[31:0]
     2/2: $0\state[3:0]
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:273$2645'.
     1/1: $0\busy[0:0]
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:254$2644'.
     1/1: $0\rdata[31:0]
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:246$2641'.
     1/1: $0\done[0:0]
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:226$2637'.
     1/8: $1\c_accel_dur[31:0]
     2/8: $1\c_jerk_dur[31:0]
     3/8: $1\jerk[31:0]
     4/8: $1\total_steps[31:0]
     5/8: $1\bypass[0:0]
     6/8: $1\dir[0:0]
     7/8: $0\zero_stop[0:0]
     8/8: $0\zero_clear[0:0]
Creating decoders for process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:161$2632'.
     1/11: $0\raddr[3:0]
     2/11: $0\c_accel_dur[31:0]
     3/11: $0\c_jerk_dur[31:0]
     4/11: $0\jerk[31:0]
     5/11: $0\total_steps[31:0]
     6/11: $0\swstop[0:0]
     7/11: $0\estop[0:0]
     8/11: $0\bypass[0:0]
     9/11: $0\dir[0:0]
    10/11: $0\start[0:0]
    11/11: $0\clk_div[15:0]
Creating decoders for process `\SPI_Master_With_Multiple_CS.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:0$2603'.
Creating decoders for process `\SPI_Master_With_Multiple_CS.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:194$2591'.
     1/1: $0\o_RX_Count[2:0]
Creating decoders for process `\SPI_Master_With_Multiple_CS.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:120$2577'.
     1/13: $0\r_CS_n[3:0] [3]
     2/13: $0\r_CS_n[3:0] [0]
     3/13: $0\r_CS_n[3:0] [2]
     4/13: $0\r_CS_n[3:0] [1]
     5/13: $2$fordecl_block$2573.i[31:0]$2581
     6/13: $0\TX_DV_2[0:0]
     7/13: $0\TX_DV_1[0:0]
     8/13: $1$fordecl_block$2573.i[31:0]$2580
     9/13: $0\r_TX_Count[2:0]
    10/13: $0\r_CS_Inactive_Count[1:0]
    11/13: $0\r_SPI_CS_en[3:0]
    12/13: $3$fordecl_block$2573.i[31:0]$2585
    13/13: $0\r_SM_CS[1:0]
Creating decoders for process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:67$2572'.
Creating decoders for process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:66$2571'.
Creating decoders for process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:66$2570'.
Creating decoders for process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:65$2569'.
Creating decoders for process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:65$2568'.
Creating decoders for process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:253$2566'.
     1/1: $0\o_SPI_Clk[0:0]
Creating decoders for process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:221$2532'.
     1/14: $3$lookahead\o_RX_Data$2531[15:0]$2553
     2/14: $3$bitselwrite$data$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:241$2489[15:0]$2551
     3/14: $3$bitselwrite$mask$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:241$2488[15:0]$2550
     4/14: $3$bitselwrite$sel$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:241$2490[3:0]$2552
     5/14: $2$lookahead\o_RX_Data$2531[15:0]$2545
     6/14: $2$bitselwrite$sel$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:241$2490[3:0]$2544
     7/14: $2$bitselwrite$data$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:241$2489[15:0]$2543
     8/14: $2$bitselwrite$mask$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:241$2488[15:0]$2542
     9/14: $0\o_RX_DV[0:0]
    10/14: $1$lookahead\o_RX_Data$2531[15:0]$2541
    11/14: $1$bitselwrite$sel$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:241$2490[3:0]$2540
    12/14: $1$bitselwrite$data$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:241$2489[15:0]$2539
    13/14: $1$bitselwrite$mask$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:241$2488[15:0]$2538
    14/14: $0\r_RX_Bit_Count[3:0]
Creating decoders for process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:191$2519'.
     1/2: $0\r_TX_Bit_Count[3:0]
     2/2: $0\o_SPI_MOSI[0:0]
Creating decoders for process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:171$2517'.
     1/2: $0\r_TX_DV[0:0]
     2/2: $0\r_TX_Data[15:0]
Creating decoders for process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:101$2501'.
     1/14: $0\r_Trailing_Edge[0:0]
     2/14: $0\r_Leading_Edge[0:0]
     3/14: $0\o_TX_Ready[0:0]
     4/14: $0\r_RX_data_length[3:0]
     5/14: $0\r_TX_data_length[3:0]
     6/14: $0\r_SPI_Clk_Edges[5:0]
     7/14: $0\r_SPI_Clk[0:0]
     8/14: $0\r_SPI_Clk_Count[15:0]
     9/14: $0\r_ticks_per_half_bit[15:0]
    10/14: $0\r_spi_mode[1:0]
    11/14: $0\r2_wr_data[0:0]
    12/14: $0\r1_wr_data[0:0]
    13/14: $0\r2_wr_cr[0:0]
    14/14: $0\r1_wr_cr[0:0]
Creating decoders for process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:76$2487'.
Creating decoders for process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:75$2486'.
Creating decoders for process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:74$2485'.
Creating decoders for process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:73$2484'.
Creating decoders for process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:72$2483'.
Creating decoders for process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:70$2482'.
Creating decoders for process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:69$2481'.
Creating decoders for process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:67$2480'.
Creating decoders for process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:66$2479'.
Creating decoders for process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:64$2478'.
Creating decoders for process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:63$2477'.
Creating decoders for process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:56$2476'.
Creating decoders for process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:56$2475'.
Creating decoders for process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:55$2474'.
Creating decoders for process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:0$2473'.
Creating decoders for process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:0$2472'.
Creating decoders for process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:0$2471'.
Creating decoders for process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:0$2470'.
Creating decoders for process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:0$2469'.
Creating decoders for process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:155$2464'.
     1/7: $1\calib_state[1:0]
     2/7: $0\count_wr_reg2[0:0]
     3/7: $0\count_wr_reg1[0:0]
     4/7: $1\thresh_reached[0:0]
     5/7: $1\calib_finished[0:0]
     6/7: $1\calib_stop_motor[0:0]
     7/7: $0\count[31:0]
Creating decoders for process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:145$2462'.
     1/1: $0\thresh_reached[0:0]
Creating decoders for process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:108$2460'.
     1/6: $0\calib_state[1:0]
     2/6: $0\calib_pos[31:0]
     3/6: $1\calib_mode_reg[0:0]
     4/6: $0\latched_count[31:0]
     5/6: $0\calib_finished[0:0]
     6/6: $0\calib_stop_motor[0:0]
Creating decoders for process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:98$2459'.
     1/2: $0\quadB_delayed[0:0]
     2/2: $0\quadA_delayed[0:0]
Creating decoders for process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:83$2456'.
     1/4: $0\count_thresh_reg[31:0]
     2/4: $0\calib_motor_stopped_reg[0:0]
     3/4: $0\calib_mode_reg[0:0]
     4/4: $0\clk_div[15:0]
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:129$5958'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:115$5957'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:114$5956'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:113$5955'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:112$5954'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:111$5953'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:110$5952'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:108$5951'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:107$5950'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:106$5949'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:105$5948'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:104$5947'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:103$5946'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:102$5945'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:101$5944'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:83$5943'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:83$5942'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:82$5941'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:82$5940'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:81$5939'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:81$5938'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:80$5937'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:80$5936'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:0$5935'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:0$5934'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:150$5831'.
     1/45: $5$lookahead\o_miso_data$5830[7:0]$5916
     2/45: $4$bitselwrite$sel$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:539$5800[31:0]$5915
     3/45: $4$bitselwrite$data$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:539$5799[7:0]$5914
     4/45: $4$bitselwrite$mask$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:539$5798[7:0]$5913
     5/45: $4$lookahead\o_miso_data$5830[7:0]$5898
     6/45: $4$bitselwrite$sel$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:508$5797[31:0]$5897
     7/45: $4$bitselwrite$data$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:508$5796[7:0]$5896
     8/45: $4$bitselwrite$mask$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:508$5795[7:0]$5895
     9/45: $3$lookahead\o_miso_data$5830[7:0]$5861
    10/45: $3$bitselwrite$sel$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:539$5800[31:0]$5860
    11/45: $3$bitselwrite$data$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:539$5799[7:0]$5859
    12/45: $3$bitselwrite$mask$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:539$5798[7:0]$5858
    13/45: $3$bitselwrite$sel$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:508$5797[31:0]$5857
    14/45: $3$bitselwrite$data$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:508$5796[7:0]$5856
    15/45: $3$bitselwrite$mask$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:508$5795[7:0]$5855
    16/45: $2$lookahead\o_miso_data$5830[7:0]$5854
    17/45: $2$bitselwrite$sel$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:539$5800[31:0]$5853
    18/45: $2$bitselwrite$data$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:539$5799[7:0]$5852
    19/45: $2$bitselwrite$mask$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:539$5798[7:0]$5851
    20/45: $2$bitselwrite$sel$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:508$5797[31:0]$5850
    21/45: $2$bitselwrite$data$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:508$5796[7:0]$5849
    22/45: $2$bitselwrite$mask$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:508$5795[7:0]$5848
    23/45: $0\saved_device_addr[7:0] [7:1]
    24/45: $0\saved_device_addr[7:0] [0]
    25/45: $1$bitselwrite$sel$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:539$5800[31:0]$5845
    26/45: $1$bitselwrite$data$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:539$5799[7:0]$5844
    27/45: $1$bitselwrite$mask$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:539$5798[7:0]$5843
    28/45: $1$bitselwrite$sel$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:508$5797[31:0]$5842
    29/45: $1$bitselwrite$data$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:508$5796[7:0]$5841
    30/45: $1$bitselwrite$mask$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:508$5795[7:0]$5840
    31/45: $0\clk_div[15:0]
    32/45: $0\rw[0:0]
    33/45: $0\enable[0:0]
    34/45: $0\ack_recieved[0:0]
    35/45: $0\post_sda_out[0:0]
    36/45: $0\sda_out[0:0]
    37/45: $0\bit_counter[7:0]
    38/45: $0\proc_counter[1:0]
    39/45: $0\post_state[7:0]
    40/45: $0\saved_mosi_data[7:0]
    41/45: $0\saved_reg_addr[7:0]
    42/45: $1$lookahead\o_miso_data$5830[7:0]$5846
    43/45: $0\scl_out[0:0]
    44/45: $0\o_busy[0:0]
    45/45: $0\state[7:0]
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:134$5826'.
     1/1: $0\divider_counter[15:0]
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:85$5801'.
Creating decoders for process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:59$5794'.
Creating decoders for process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:59$5793'.
Creating decoders for process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:58$5792'.
Creating decoders for process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:58$5791'.
Creating decoders for process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:57$5790'.
Creating decoders for process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:57$5789'.
Creating decoders for process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:55$5788'.
Creating decoders for process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:54$5787'.
Creating decoders for process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:76$5782'.
     1/3: $0\en_r[0:0]
     2/3: $0\mod_setpoint_r[7:0]
     3/3: $0\pwm_period_div_r[7:0]
Creating decoders for process `\Mux4_1.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Mux4_1.sv:0$1800'.
     1/1: $1\MUX_OUT[0:0]
Creating decoders for process `$paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_divider.sv:0$5775'.
Creating decoders for process `$paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_divider.sv:34$5772'.
     1/1: $0\out[31:0]
Creating decoders for process `\GPIO.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/GPIO.sv:86$1635'.
Creating decoders for process `\GPIO.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/GPIO.sv:44$1634'.
Creating decoders for process `\GPIO.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/GPIO.sv:88$1624'.
     1/1: $0\INTR[0:0]
Creating decoders for process `\GPIO.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/GPIO.sv:79$1621'.
Creating decoders for process `\DeMux1_4.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/DeMux1_4.sv:0$1617'.
     1/4: $1\D[0:0]
     2/4: $1\C[0:0]
     3/4: $1\B[0:0]
     4/4: $1\A[0:0]
Creating decoders for process `\BaudRateGenerator.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:0$1616'.
Creating decoders for process `\BaudRateGenerator.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:17$1615'.
Creating decoders for process `\BaudRateGenerator.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:16$1614'.
Creating decoders for process `\BaudRateGenerator.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:24$1607'.
     1/4: $0\txCounter[31:0]
     2/4: $0\rxCounter[31:0]
     3/4: $0\txClk[0:0]
     4/4: $0\rxClk[0:0]
Creating decoders for process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:98$5771'.
Creating decoders for process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:74$5770'.
Creating decoders for process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:72$5769'.
Creating decoders for process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:0$5768'.
Creating decoders for process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:0$5764'.
     1/3: $3\pulse_out[0:0]
     2/3: $2\pulse_out[0:0]
     3/3: $1\pulse_out[0:0]
Creating decoders for process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:99$5759'.
     1/3: $0\cntr_low_buf[8:0]
     2/3: $0\seq_cntr[8:0]
     3/3: $0\start_strobe[0:0]
Creating decoders for process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:81$5755'.
     1/2: $0\seq_cntr_0_d1[0:0]
     2/2: $0\en_r[0:0]
Creating decoders for process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:0$5752'.
Creating decoders for process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:0$5751'.
Creating decoders for process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:0$5750'.
Creating decoders for process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
     1/6623: $4$mem2reg_rd$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:107$4727_DATA[31:0]$5746
     2/6623: $3$mem2reg_rd$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:107$4727_DATA[31:0]$5745
     3/6623: $3$mem2reg_rd$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:107$4727_ADDR[5:0]$5744
     4/6623: $2$mem2reg_rd$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:107$4727_DATA[31:0]$5737
     5/6623: $2$mem2reg_rd$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:107$4727_ADDR[5:0]$5736
     6/6623: $113\full_q[0:0]
     7/6623: $111\inter_queue[0][31:0]
     8/6623: $111\inter_queue[53][31:0]
     9/6623: $111\inter_queue[52][31:0]
    10/6623: $111\inter_queue[51][31:0]
    11/6623: $111\inter_queue[50][31:0]
    12/6623: $111\inter_queue[49][31:0]
    13/6623: $111\inter_queue[48][31:0]
    14/6623: $111\inter_queue[47][31:0]
    15/6623: $111\inter_queue[46][31:0]
    16/6623: $111\inter_queue[45][31:0]
    17/6623: $111\inter_queue[44][31:0]
    18/6623: $111\inter_queue[43][31:0]
    19/6623: $111\inter_queue[42][31:0]
    20/6623: $111\inter_queue[41][31:0]
    21/6623: $111\inter_queue[40][31:0]
    22/6623: $111\inter_queue[39][31:0]
    23/6623: $111\inter_queue[38][31:0]
    24/6623: $111\inter_queue[37][31:0]
    25/6623: $111\inter_queue[36][31:0]
    26/6623: $111\inter_queue[35][31:0]
    27/6623: $111\inter_queue[34][31:0]
    28/6623: $111\inter_queue[33][31:0]
    29/6623: $111\inter_queue[32][31:0]
    30/6623: $111\inter_queue[31][31:0]
    31/6623: $111\inter_queue[30][31:0]
    32/6623: $111\inter_queue[29][31:0]
    33/6623: $111\inter_queue[28][31:0]
    34/6623: $111\inter_queue[27][31:0]
    35/6623: $111\inter_queue[26][31:0]
    36/6623: $111\inter_queue[25][31:0]
    37/6623: $111\inter_queue[24][31:0]
    38/6623: $111\inter_queue[23][31:0]
    39/6623: $111\inter_queue[22][31:0]
    40/6623: $111\inter_queue[21][31:0]
    41/6623: $111\inter_queue[20][31:0]
    42/6623: $111\inter_queue[19][31:0]
    43/6623: $111\inter_queue[18][31:0]
    44/6623: $111\inter_queue[17][31:0]
    45/6623: $111\inter_queue[16][31:0]
    46/6623: $111\inter_queue[15][31:0]
    47/6623: $111\inter_queue[14][31:0]
    48/6623: $111\inter_queue[13][31:0]
    49/6623: $111\inter_queue[12][31:0]
    50/6623: $111\inter_queue[11][31:0]
    51/6623: $111\inter_queue[10][31:0]
    52/6623: $111\inter_queue[9][31:0]
    53/6623: $111\inter_queue[8][31:0]
    54/6623: $111\inter_queue[7][31:0]
    55/6623: $111\inter_queue[6][31:0]
    56/6623: $111\inter_queue[5][31:0]
    57/6623: $111\inter_queue[4][31:0]
    58/6623: $111\inter_queue[3][31:0]
    59/6623: $111\inter_queue[2][31:0]
    60/6623: $111\inter_queue[1][31:0]
    61/6623: $112\full_q[0:0]
    62/6623: $58\cnt[5:0]
    63/6623: $110\inter_queue[53][31:0]
    64/6623: $110\inter_queue[52][31:0]
    65/6623: $110\inter_queue[51][31:0]
    66/6623: $110\inter_queue[50][31:0]
    67/6623: $110\inter_queue[49][31:0]
    68/6623: $110\inter_queue[48][31:0]
    69/6623: $110\inter_queue[47][31:0]
    70/6623: $110\inter_queue[46][31:0]
    71/6623: $110\inter_queue[45][31:0]
    72/6623: $110\inter_queue[44][31:0]
    73/6623: $110\inter_queue[43][31:0]
    74/6623: $110\inter_queue[42][31:0]
    75/6623: $110\inter_queue[41][31:0]
    76/6623: $110\inter_queue[40][31:0]
    77/6623: $110\inter_queue[39][31:0]
    78/6623: $110\inter_queue[38][31:0]
    79/6623: $110\inter_queue[37][31:0]
    80/6623: $110\inter_queue[36][31:0]
    81/6623: $110\inter_queue[35][31:0]
    82/6623: $110\inter_queue[34][31:0]
    83/6623: $110\inter_queue[33][31:0]
    84/6623: $110\inter_queue[32][31:0]
    85/6623: $110\inter_queue[31][31:0]
    86/6623: $110\inter_queue[30][31:0]
    87/6623: $110\inter_queue[29][31:0]
    88/6623: $110\inter_queue[28][31:0]
    89/6623: $110\inter_queue[27][31:0]
    90/6623: $110\inter_queue[26][31:0]
    91/6623: $110\inter_queue[25][31:0]
    92/6623: $110\inter_queue[24][31:0]
    93/6623: $110\inter_queue[23][31:0]
    94/6623: $110\inter_queue[22][31:0]
    95/6623: $110\inter_queue[21][31:0]
    96/6623: $110\inter_queue[20][31:0]
    97/6623: $110\inter_queue[19][31:0]
    98/6623: $110\inter_queue[18][31:0]
    99/6623: $110\inter_queue[17][31:0]
   100/6623: $110\inter_queue[16][31:0]
   101/6623: $110\inter_queue[15][31:0]
   102/6623: $110\inter_queue[14][31:0]
   103/6623: $110\inter_queue[13][31:0]
   104/6623: $110\inter_queue[12][31:0]
   105/6623: $110\inter_queue[11][31:0]
   106/6623: $110\inter_queue[10][31:0]
   107/6623: $110\inter_queue[9][31:0]
   108/6623: $110\inter_queue[8][31:0]
   109/6623: $110\inter_queue[7][31:0]
   110/6623: $110\inter_queue[6][31:0]
   111/6623: $110\inter_queue[5][31:0]
   112/6623: $110\inter_queue[4][31:0]
   113/6623: $110\inter_queue[3][31:0]
   114/6623: $110\inter_queue[2][31:0]
   115/6623: $110\inter_queue[1][31:0]
   116/6623: $110\inter_queue[0][31:0]
   117/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4726_ADDR[5:0]$5728
   118/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4726_DATA[31:0]$5729
   119/6623: $111\full_q[0:0]
   120/6623: $109\inter_queue[0][31:0]
   121/6623: $109\inter_queue[53][31:0]
   122/6623: $109\inter_queue[52][31:0]
   123/6623: $109\inter_queue[51][31:0]
   124/6623: $109\inter_queue[50][31:0]
   125/6623: $109\inter_queue[49][31:0]
   126/6623: $109\inter_queue[48][31:0]
   127/6623: $109\inter_queue[47][31:0]
   128/6623: $109\inter_queue[46][31:0]
   129/6623: $109\inter_queue[45][31:0]
   130/6623: $109\inter_queue[44][31:0]
   131/6623: $109\inter_queue[43][31:0]
   132/6623: $109\inter_queue[42][31:0]
   133/6623: $109\inter_queue[41][31:0]
   134/6623: $109\inter_queue[40][31:0]
   135/6623: $109\inter_queue[39][31:0]
   136/6623: $109\inter_queue[38][31:0]
   137/6623: $109\inter_queue[37][31:0]
   138/6623: $109\inter_queue[36][31:0]
   139/6623: $109\inter_queue[35][31:0]
   140/6623: $109\inter_queue[34][31:0]
   141/6623: $109\inter_queue[33][31:0]
   142/6623: $109\inter_queue[32][31:0]
   143/6623: $109\inter_queue[31][31:0]
   144/6623: $109\inter_queue[30][31:0]
   145/6623: $109\inter_queue[29][31:0]
   146/6623: $109\inter_queue[28][31:0]
   147/6623: $109\inter_queue[27][31:0]
   148/6623: $109\inter_queue[26][31:0]
   149/6623: $109\inter_queue[25][31:0]
   150/6623: $109\inter_queue[24][31:0]
   151/6623: $109\inter_queue[23][31:0]
   152/6623: $109\inter_queue[22][31:0]
   153/6623: $109\inter_queue[21][31:0]
   154/6623: $109\inter_queue[20][31:0]
   155/6623: $109\inter_queue[19][31:0]
   156/6623: $109\inter_queue[18][31:0]
   157/6623: $109\inter_queue[17][31:0]
   158/6623: $109\inter_queue[16][31:0]
   159/6623: $109\inter_queue[15][31:0]
   160/6623: $109\inter_queue[14][31:0]
   161/6623: $109\inter_queue[13][31:0]
   162/6623: $109\inter_queue[12][31:0]
   163/6623: $109\inter_queue[11][31:0]
   164/6623: $109\inter_queue[10][31:0]
   165/6623: $109\inter_queue[9][31:0]
   166/6623: $109\inter_queue[8][31:0]
   167/6623: $109\inter_queue[7][31:0]
   168/6623: $109\inter_queue[6][31:0]
   169/6623: $109\inter_queue[5][31:0]
   170/6623: $109\inter_queue[4][31:0]
   171/6623: $109\inter_queue[3][31:0]
   172/6623: $109\inter_queue[2][31:0]
   173/6623: $109\inter_queue[1][31:0]
   174/6623: $110\full_q[0:0]
   175/6623: $57\cnt[5:0]
   176/6623: $108\inter_queue[53][31:0]
   177/6623: $108\inter_queue[52][31:0]
   178/6623: $108\inter_queue[51][31:0]
   179/6623: $108\inter_queue[50][31:0]
   180/6623: $108\inter_queue[49][31:0]
   181/6623: $108\inter_queue[48][31:0]
   182/6623: $108\inter_queue[47][31:0]
   183/6623: $108\inter_queue[46][31:0]
   184/6623: $108\inter_queue[45][31:0]
   185/6623: $108\inter_queue[44][31:0]
   186/6623: $108\inter_queue[43][31:0]
   187/6623: $108\inter_queue[42][31:0]
   188/6623: $108\inter_queue[41][31:0]
   189/6623: $108\inter_queue[40][31:0]
   190/6623: $108\inter_queue[39][31:0]
   191/6623: $108\inter_queue[38][31:0]
   192/6623: $108\inter_queue[37][31:0]
   193/6623: $108\inter_queue[36][31:0]
   194/6623: $108\inter_queue[35][31:0]
   195/6623: $108\inter_queue[34][31:0]
   196/6623: $108\inter_queue[33][31:0]
   197/6623: $108\inter_queue[32][31:0]
   198/6623: $108\inter_queue[31][31:0]
   199/6623: $108\inter_queue[30][31:0]
   200/6623: $108\inter_queue[29][31:0]
   201/6623: $108\inter_queue[28][31:0]
   202/6623: $108\inter_queue[27][31:0]
   203/6623: $108\inter_queue[26][31:0]
   204/6623: $108\inter_queue[25][31:0]
   205/6623: $108\inter_queue[24][31:0]
   206/6623: $108\inter_queue[23][31:0]
   207/6623: $108\inter_queue[22][31:0]
   208/6623: $108\inter_queue[21][31:0]
   209/6623: $108\inter_queue[20][31:0]
   210/6623: $108\inter_queue[19][31:0]
   211/6623: $108\inter_queue[18][31:0]
   212/6623: $108\inter_queue[17][31:0]
   213/6623: $108\inter_queue[16][31:0]
   214/6623: $108\inter_queue[15][31:0]
   215/6623: $108\inter_queue[14][31:0]
   216/6623: $108\inter_queue[13][31:0]
   217/6623: $108\inter_queue[12][31:0]
   218/6623: $108\inter_queue[11][31:0]
   219/6623: $108\inter_queue[10][31:0]
   220/6623: $108\inter_queue[9][31:0]
   221/6623: $108\inter_queue[8][31:0]
   222/6623: $108\inter_queue[7][31:0]
   223/6623: $108\inter_queue[6][31:0]
   224/6623: $108\inter_queue[5][31:0]
   225/6623: $108\inter_queue[4][31:0]
   226/6623: $108\inter_queue[3][31:0]
   227/6623: $108\inter_queue[2][31:0]
   228/6623: $108\inter_queue[1][31:0]
   229/6623: $108\inter_queue[0][31:0]
   230/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4725_ADDR[5:0]$5718
   231/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4725_DATA[31:0]$5719
   232/6623: $109\full_q[0:0]
   233/6623: $107\inter_queue[0][31:0]
   234/6623: $107\inter_queue[53][31:0]
   235/6623: $107\inter_queue[52][31:0]
   236/6623: $107\inter_queue[51][31:0]
   237/6623: $107\inter_queue[50][31:0]
   238/6623: $107\inter_queue[49][31:0]
   239/6623: $107\inter_queue[48][31:0]
   240/6623: $107\inter_queue[47][31:0]
   241/6623: $107\inter_queue[46][31:0]
   242/6623: $107\inter_queue[45][31:0]
   243/6623: $107\inter_queue[44][31:0]
   244/6623: $107\inter_queue[43][31:0]
   245/6623: $107\inter_queue[42][31:0]
   246/6623: $107\inter_queue[41][31:0]
   247/6623: $107\inter_queue[40][31:0]
   248/6623: $107\inter_queue[39][31:0]
   249/6623: $107\inter_queue[38][31:0]
   250/6623: $107\inter_queue[37][31:0]
   251/6623: $107\inter_queue[36][31:0]
   252/6623: $107\inter_queue[35][31:0]
   253/6623: $107\inter_queue[34][31:0]
   254/6623: $107\inter_queue[33][31:0]
   255/6623: $107\inter_queue[32][31:0]
   256/6623: $107\inter_queue[31][31:0]
   257/6623: $107\inter_queue[30][31:0]
   258/6623: $107\inter_queue[29][31:0]
   259/6623: $107\inter_queue[28][31:0]
   260/6623: $107\inter_queue[27][31:0]
   261/6623: $107\inter_queue[26][31:0]
   262/6623: $107\inter_queue[25][31:0]
   263/6623: $107\inter_queue[24][31:0]
   264/6623: $107\inter_queue[23][31:0]
   265/6623: $107\inter_queue[22][31:0]
   266/6623: $107\inter_queue[21][31:0]
   267/6623: $107\inter_queue[20][31:0]
   268/6623: $107\inter_queue[19][31:0]
   269/6623: $107\inter_queue[18][31:0]
   270/6623: $107\inter_queue[17][31:0]
   271/6623: $107\inter_queue[16][31:0]
   272/6623: $107\inter_queue[15][31:0]
   273/6623: $107\inter_queue[14][31:0]
   274/6623: $107\inter_queue[13][31:0]
   275/6623: $107\inter_queue[12][31:0]
   276/6623: $107\inter_queue[11][31:0]
   277/6623: $107\inter_queue[10][31:0]
   278/6623: $107\inter_queue[9][31:0]
   279/6623: $107\inter_queue[8][31:0]
   280/6623: $107\inter_queue[7][31:0]
   281/6623: $107\inter_queue[6][31:0]
   282/6623: $107\inter_queue[5][31:0]
   283/6623: $107\inter_queue[4][31:0]
   284/6623: $107\inter_queue[3][31:0]
   285/6623: $107\inter_queue[2][31:0]
   286/6623: $107\inter_queue[1][31:0]
   287/6623: $108\full_q[0:0]
   288/6623: $56\cnt[5:0]
   289/6623: $106\inter_queue[53][31:0]
   290/6623: $106\inter_queue[52][31:0]
   291/6623: $106\inter_queue[51][31:0]
   292/6623: $106\inter_queue[50][31:0]
   293/6623: $106\inter_queue[49][31:0]
   294/6623: $106\inter_queue[48][31:0]
   295/6623: $106\inter_queue[47][31:0]
   296/6623: $106\inter_queue[46][31:0]
   297/6623: $106\inter_queue[45][31:0]
   298/6623: $106\inter_queue[44][31:0]
   299/6623: $106\inter_queue[43][31:0]
   300/6623: $106\inter_queue[42][31:0]
   301/6623: $106\inter_queue[41][31:0]
   302/6623: $106\inter_queue[40][31:0]
   303/6623: $106\inter_queue[39][31:0]
   304/6623: $106\inter_queue[38][31:0]
   305/6623: $106\inter_queue[37][31:0]
   306/6623: $106\inter_queue[36][31:0]
   307/6623: $106\inter_queue[35][31:0]
   308/6623: $106\inter_queue[34][31:0]
   309/6623: $106\inter_queue[33][31:0]
   310/6623: $106\inter_queue[32][31:0]
   311/6623: $106\inter_queue[31][31:0]
   312/6623: $106\inter_queue[30][31:0]
   313/6623: $106\inter_queue[29][31:0]
   314/6623: $106\inter_queue[28][31:0]
   315/6623: $106\inter_queue[27][31:0]
   316/6623: $106\inter_queue[26][31:0]
   317/6623: $106\inter_queue[25][31:0]
   318/6623: $106\inter_queue[24][31:0]
   319/6623: $106\inter_queue[23][31:0]
   320/6623: $106\inter_queue[22][31:0]
   321/6623: $106\inter_queue[21][31:0]
   322/6623: $106\inter_queue[20][31:0]
   323/6623: $106\inter_queue[19][31:0]
   324/6623: $106\inter_queue[18][31:0]
   325/6623: $106\inter_queue[17][31:0]
   326/6623: $106\inter_queue[16][31:0]
   327/6623: $106\inter_queue[15][31:0]
   328/6623: $106\inter_queue[14][31:0]
   329/6623: $106\inter_queue[13][31:0]
   330/6623: $106\inter_queue[12][31:0]
   331/6623: $106\inter_queue[11][31:0]
   332/6623: $106\inter_queue[10][31:0]
   333/6623: $106\inter_queue[9][31:0]
   334/6623: $106\inter_queue[8][31:0]
   335/6623: $106\inter_queue[7][31:0]
   336/6623: $106\inter_queue[6][31:0]
   337/6623: $106\inter_queue[5][31:0]
   338/6623: $106\inter_queue[4][31:0]
   339/6623: $106\inter_queue[3][31:0]
   340/6623: $106\inter_queue[2][31:0]
   341/6623: $106\inter_queue[1][31:0]
   342/6623: $106\inter_queue[0][31:0]
   343/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4724_ADDR[5:0]$5708
   344/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4724_DATA[31:0]$5709
   345/6623: $107\full_q[0:0]
   346/6623: $105\inter_queue[0][31:0]
   347/6623: $105\inter_queue[53][31:0]
   348/6623: $105\inter_queue[52][31:0]
   349/6623: $105\inter_queue[51][31:0]
   350/6623: $105\inter_queue[50][31:0]
   351/6623: $105\inter_queue[49][31:0]
   352/6623: $105\inter_queue[48][31:0]
   353/6623: $105\inter_queue[47][31:0]
   354/6623: $105\inter_queue[46][31:0]
   355/6623: $105\inter_queue[45][31:0]
   356/6623: $105\inter_queue[44][31:0]
   357/6623: $105\inter_queue[43][31:0]
   358/6623: $105\inter_queue[42][31:0]
   359/6623: $105\inter_queue[41][31:0]
   360/6623: $105\inter_queue[40][31:0]
   361/6623: $105\inter_queue[39][31:0]
   362/6623: $105\inter_queue[38][31:0]
   363/6623: $105\inter_queue[37][31:0]
   364/6623: $105\inter_queue[36][31:0]
   365/6623: $105\inter_queue[35][31:0]
   366/6623: $105\inter_queue[34][31:0]
   367/6623: $105\inter_queue[33][31:0]
   368/6623: $105\inter_queue[32][31:0]
   369/6623: $105\inter_queue[31][31:0]
   370/6623: $105\inter_queue[30][31:0]
   371/6623: $105\inter_queue[29][31:0]
   372/6623: $105\inter_queue[28][31:0]
   373/6623: $105\inter_queue[27][31:0]
   374/6623: $105\inter_queue[26][31:0]
   375/6623: $105\inter_queue[25][31:0]
   376/6623: $105\inter_queue[24][31:0]
   377/6623: $105\inter_queue[23][31:0]
   378/6623: $105\inter_queue[22][31:0]
   379/6623: $105\inter_queue[21][31:0]
   380/6623: $105\inter_queue[20][31:0]
   381/6623: $105\inter_queue[19][31:0]
   382/6623: $105\inter_queue[18][31:0]
   383/6623: $105\inter_queue[17][31:0]
   384/6623: $105\inter_queue[16][31:0]
   385/6623: $105\inter_queue[15][31:0]
   386/6623: $105\inter_queue[14][31:0]
   387/6623: $105\inter_queue[13][31:0]
   388/6623: $105\inter_queue[12][31:0]
   389/6623: $105\inter_queue[11][31:0]
   390/6623: $105\inter_queue[10][31:0]
   391/6623: $105\inter_queue[9][31:0]
   392/6623: $105\inter_queue[8][31:0]
   393/6623: $105\inter_queue[7][31:0]
   394/6623: $105\inter_queue[6][31:0]
   395/6623: $105\inter_queue[5][31:0]
   396/6623: $105\inter_queue[4][31:0]
   397/6623: $105\inter_queue[3][31:0]
   398/6623: $105\inter_queue[2][31:0]
   399/6623: $105\inter_queue[1][31:0]
   400/6623: $106\full_q[0:0]
   401/6623: $55\cnt[5:0]
   402/6623: $104\inter_queue[53][31:0]
   403/6623: $104\inter_queue[52][31:0]
   404/6623: $104\inter_queue[51][31:0]
   405/6623: $104\inter_queue[50][31:0]
   406/6623: $104\inter_queue[49][31:0]
   407/6623: $104\inter_queue[48][31:0]
   408/6623: $104\inter_queue[47][31:0]
   409/6623: $104\inter_queue[46][31:0]
   410/6623: $104\inter_queue[45][31:0]
   411/6623: $104\inter_queue[44][31:0]
   412/6623: $104\inter_queue[43][31:0]
   413/6623: $104\inter_queue[42][31:0]
   414/6623: $104\inter_queue[41][31:0]
   415/6623: $104\inter_queue[40][31:0]
   416/6623: $104\inter_queue[39][31:0]
   417/6623: $104\inter_queue[38][31:0]
   418/6623: $104\inter_queue[37][31:0]
   419/6623: $104\inter_queue[36][31:0]
   420/6623: $104\inter_queue[35][31:0]
   421/6623: $104\inter_queue[34][31:0]
   422/6623: $104\inter_queue[33][31:0]
   423/6623: $104\inter_queue[32][31:0]
   424/6623: $104\inter_queue[31][31:0]
   425/6623: $104\inter_queue[30][31:0]
   426/6623: $104\inter_queue[29][31:0]
   427/6623: $104\inter_queue[28][31:0]
   428/6623: $104\inter_queue[27][31:0]
   429/6623: $104\inter_queue[26][31:0]
   430/6623: $104\inter_queue[25][31:0]
   431/6623: $104\inter_queue[24][31:0]
   432/6623: $104\inter_queue[23][31:0]
   433/6623: $104\inter_queue[22][31:0]
   434/6623: $104\inter_queue[21][31:0]
   435/6623: $104\inter_queue[20][31:0]
   436/6623: $104\inter_queue[19][31:0]
   437/6623: $104\inter_queue[18][31:0]
   438/6623: $104\inter_queue[17][31:0]
   439/6623: $104\inter_queue[16][31:0]
   440/6623: $104\inter_queue[15][31:0]
   441/6623: $104\inter_queue[14][31:0]
   442/6623: $104\inter_queue[13][31:0]
   443/6623: $104\inter_queue[12][31:0]
   444/6623: $104\inter_queue[11][31:0]
   445/6623: $104\inter_queue[10][31:0]
   446/6623: $104\inter_queue[9][31:0]
   447/6623: $104\inter_queue[8][31:0]
   448/6623: $104\inter_queue[7][31:0]
   449/6623: $104\inter_queue[6][31:0]
   450/6623: $104\inter_queue[5][31:0]
   451/6623: $104\inter_queue[4][31:0]
   452/6623: $104\inter_queue[3][31:0]
   453/6623: $104\inter_queue[2][31:0]
   454/6623: $104\inter_queue[1][31:0]
   455/6623: $104\inter_queue[0][31:0]
   456/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4723_ADDR[5:0]$5698
   457/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4723_DATA[31:0]$5699
   458/6623: $105\full_q[0:0]
   459/6623: $103\inter_queue[0][31:0]
   460/6623: $103\inter_queue[53][31:0]
   461/6623: $103\inter_queue[52][31:0]
   462/6623: $103\inter_queue[51][31:0]
   463/6623: $103\inter_queue[50][31:0]
   464/6623: $103\inter_queue[49][31:0]
   465/6623: $103\inter_queue[48][31:0]
   466/6623: $103\inter_queue[47][31:0]
   467/6623: $103\inter_queue[46][31:0]
   468/6623: $103\inter_queue[45][31:0]
   469/6623: $103\inter_queue[44][31:0]
   470/6623: $103\inter_queue[43][31:0]
   471/6623: $103\inter_queue[42][31:0]
   472/6623: $103\inter_queue[41][31:0]
   473/6623: $103\inter_queue[40][31:0]
   474/6623: $103\inter_queue[39][31:0]
   475/6623: $103\inter_queue[38][31:0]
   476/6623: $103\inter_queue[37][31:0]
   477/6623: $103\inter_queue[36][31:0]
   478/6623: $103\inter_queue[35][31:0]
   479/6623: $103\inter_queue[34][31:0]
   480/6623: $103\inter_queue[33][31:0]
   481/6623: $103\inter_queue[32][31:0]
   482/6623: $103\inter_queue[31][31:0]
   483/6623: $103\inter_queue[30][31:0]
   484/6623: $103\inter_queue[29][31:0]
   485/6623: $103\inter_queue[28][31:0]
   486/6623: $103\inter_queue[27][31:0]
   487/6623: $103\inter_queue[26][31:0]
   488/6623: $103\inter_queue[25][31:0]
   489/6623: $103\inter_queue[24][31:0]
   490/6623: $103\inter_queue[23][31:0]
   491/6623: $103\inter_queue[22][31:0]
   492/6623: $103\inter_queue[21][31:0]
   493/6623: $103\inter_queue[20][31:0]
   494/6623: $103\inter_queue[19][31:0]
   495/6623: $103\inter_queue[18][31:0]
   496/6623: $103\inter_queue[17][31:0]
   497/6623: $103\inter_queue[16][31:0]
   498/6623: $103\inter_queue[15][31:0]
   499/6623: $103\inter_queue[14][31:0]
   500/6623: $103\inter_queue[13][31:0]
   501/6623: $103\inter_queue[12][31:0]
   502/6623: $103\inter_queue[11][31:0]
   503/6623: $103\inter_queue[10][31:0]
   504/6623: $103\inter_queue[9][31:0]
   505/6623: $103\inter_queue[8][31:0]
   506/6623: $103\inter_queue[7][31:0]
   507/6623: $103\inter_queue[6][31:0]
   508/6623: $103\inter_queue[5][31:0]
   509/6623: $103\inter_queue[4][31:0]
   510/6623: $103\inter_queue[3][31:0]
   511/6623: $103\inter_queue[2][31:0]
   512/6623: $103\inter_queue[1][31:0]
   513/6623: $104\full_q[0:0]
   514/6623: $54\cnt[5:0]
   515/6623: $102\inter_queue[53][31:0]
   516/6623: $102\inter_queue[52][31:0]
   517/6623: $102\inter_queue[51][31:0]
   518/6623: $102\inter_queue[50][31:0]
   519/6623: $102\inter_queue[49][31:0]
   520/6623: $102\inter_queue[48][31:0]
   521/6623: $102\inter_queue[47][31:0]
   522/6623: $102\inter_queue[46][31:0]
   523/6623: $102\inter_queue[45][31:0]
   524/6623: $102\inter_queue[44][31:0]
   525/6623: $102\inter_queue[43][31:0]
   526/6623: $102\inter_queue[42][31:0]
   527/6623: $102\inter_queue[41][31:0]
   528/6623: $102\inter_queue[40][31:0]
   529/6623: $102\inter_queue[39][31:0]
   530/6623: $102\inter_queue[38][31:0]
   531/6623: $102\inter_queue[37][31:0]
   532/6623: $102\inter_queue[36][31:0]
   533/6623: $102\inter_queue[35][31:0]
   534/6623: $102\inter_queue[34][31:0]
   535/6623: $102\inter_queue[33][31:0]
   536/6623: $102\inter_queue[32][31:0]
   537/6623: $102\inter_queue[31][31:0]
   538/6623: $102\inter_queue[30][31:0]
   539/6623: $102\inter_queue[29][31:0]
   540/6623: $102\inter_queue[28][31:0]
   541/6623: $102\inter_queue[27][31:0]
   542/6623: $102\inter_queue[26][31:0]
   543/6623: $102\inter_queue[25][31:0]
   544/6623: $102\inter_queue[24][31:0]
   545/6623: $102\inter_queue[23][31:0]
   546/6623: $102\inter_queue[22][31:0]
   547/6623: $102\inter_queue[21][31:0]
   548/6623: $102\inter_queue[20][31:0]
   549/6623: $102\inter_queue[19][31:0]
   550/6623: $102\inter_queue[18][31:0]
   551/6623: $102\inter_queue[17][31:0]
   552/6623: $102\inter_queue[16][31:0]
   553/6623: $102\inter_queue[15][31:0]
   554/6623: $102\inter_queue[14][31:0]
   555/6623: $102\inter_queue[13][31:0]
   556/6623: $102\inter_queue[12][31:0]
   557/6623: $102\inter_queue[11][31:0]
   558/6623: $102\inter_queue[10][31:0]
   559/6623: $102\inter_queue[9][31:0]
   560/6623: $102\inter_queue[8][31:0]
   561/6623: $102\inter_queue[7][31:0]
   562/6623: $102\inter_queue[6][31:0]
   563/6623: $102\inter_queue[5][31:0]
   564/6623: $102\inter_queue[4][31:0]
   565/6623: $102\inter_queue[3][31:0]
   566/6623: $102\inter_queue[2][31:0]
   567/6623: $102\inter_queue[1][31:0]
   568/6623: $102\inter_queue[0][31:0]
   569/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4722_ADDR[5:0]$5688
   570/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4722_DATA[31:0]$5689
   571/6623: $103\full_q[0:0]
   572/6623: $101\inter_queue[0][31:0]
   573/6623: $101\inter_queue[53][31:0]
   574/6623: $101\inter_queue[52][31:0]
   575/6623: $101\inter_queue[51][31:0]
   576/6623: $101\inter_queue[50][31:0]
   577/6623: $101\inter_queue[49][31:0]
   578/6623: $101\inter_queue[48][31:0]
   579/6623: $101\inter_queue[47][31:0]
   580/6623: $101\inter_queue[46][31:0]
   581/6623: $101\inter_queue[45][31:0]
   582/6623: $101\inter_queue[44][31:0]
   583/6623: $101\inter_queue[43][31:0]
   584/6623: $101\inter_queue[42][31:0]
   585/6623: $101\inter_queue[41][31:0]
   586/6623: $101\inter_queue[40][31:0]
   587/6623: $101\inter_queue[39][31:0]
   588/6623: $101\inter_queue[38][31:0]
   589/6623: $101\inter_queue[37][31:0]
   590/6623: $101\inter_queue[36][31:0]
   591/6623: $101\inter_queue[35][31:0]
   592/6623: $101\inter_queue[34][31:0]
   593/6623: $101\inter_queue[33][31:0]
   594/6623: $101\inter_queue[32][31:0]
   595/6623: $101\inter_queue[31][31:0]
   596/6623: $101\inter_queue[30][31:0]
   597/6623: $101\inter_queue[29][31:0]
   598/6623: $101\inter_queue[28][31:0]
   599/6623: $101\inter_queue[27][31:0]
   600/6623: $101\inter_queue[26][31:0]
   601/6623: $101\inter_queue[25][31:0]
   602/6623: $101\inter_queue[24][31:0]
   603/6623: $101\inter_queue[23][31:0]
   604/6623: $101\inter_queue[22][31:0]
   605/6623: $101\inter_queue[21][31:0]
   606/6623: $101\inter_queue[20][31:0]
   607/6623: $101\inter_queue[19][31:0]
   608/6623: $101\inter_queue[18][31:0]
   609/6623: $101\inter_queue[17][31:0]
   610/6623: $101\inter_queue[16][31:0]
   611/6623: $101\inter_queue[15][31:0]
   612/6623: $101\inter_queue[14][31:0]
   613/6623: $101\inter_queue[13][31:0]
   614/6623: $101\inter_queue[12][31:0]
   615/6623: $101\inter_queue[11][31:0]
   616/6623: $101\inter_queue[10][31:0]
   617/6623: $101\inter_queue[9][31:0]
   618/6623: $101\inter_queue[8][31:0]
   619/6623: $101\inter_queue[7][31:0]
   620/6623: $101\inter_queue[6][31:0]
   621/6623: $101\inter_queue[5][31:0]
   622/6623: $101\inter_queue[4][31:0]
   623/6623: $101\inter_queue[3][31:0]
   624/6623: $101\inter_queue[2][31:0]
   625/6623: $101\inter_queue[1][31:0]
   626/6623: $102\full_q[0:0]
   627/6623: $53\cnt[5:0]
   628/6623: $100\inter_queue[53][31:0]
   629/6623: $100\inter_queue[52][31:0]
   630/6623: $100\inter_queue[51][31:0]
   631/6623: $100\inter_queue[50][31:0]
   632/6623: $100\inter_queue[49][31:0]
   633/6623: $100\inter_queue[48][31:0]
   634/6623: $100\inter_queue[47][31:0]
   635/6623: $100\inter_queue[46][31:0]
   636/6623: $100\inter_queue[45][31:0]
   637/6623: $100\inter_queue[44][31:0]
   638/6623: $100\inter_queue[43][31:0]
   639/6623: $100\inter_queue[42][31:0]
   640/6623: $100\inter_queue[41][31:0]
   641/6623: $100\inter_queue[40][31:0]
   642/6623: $100\inter_queue[39][31:0]
   643/6623: $100\inter_queue[38][31:0]
   644/6623: $100\inter_queue[37][31:0]
   645/6623: $100\inter_queue[36][31:0]
   646/6623: $100\inter_queue[35][31:0]
   647/6623: $100\inter_queue[34][31:0]
   648/6623: $100\inter_queue[33][31:0]
   649/6623: $100\inter_queue[32][31:0]
   650/6623: $100\inter_queue[31][31:0]
   651/6623: $100\inter_queue[30][31:0]
   652/6623: $100\inter_queue[29][31:0]
   653/6623: $100\inter_queue[28][31:0]
   654/6623: $100\inter_queue[27][31:0]
   655/6623: $100\inter_queue[26][31:0]
   656/6623: $100\inter_queue[25][31:0]
   657/6623: $100\inter_queue[24][31:0]
   658/6623: $100\inter_queue[23][31:0]
   659/6623: $100\inter_queue[22][31:0]
   660/6623: $100\inter_queue[21][31:0]
   661/6623: $100\inter_queue[20][31:0]
   662/6623: $100\inter_queue[19][31:0]
   663/6623: $100\inter_queue[18][31:0]
   664/6623: $100\inter_queue[17][31:0]
   665/6623: $100\inter_queue[16][31:0]
   666/6623: $100\inter_queue[15][31:0]
   667/6623: $100\inter_queue[14][31:0]
   668/6623: $100\inter_queue[13][31:0]
   669/6623: $100\inter_queue[12][31:0]
   670/6623: $100\inter_queue[11][31:0]
   671/6623: $100\inter_queue[10][31:0]
   672/6623: $100\inter_queue[9][31:0]
   673/6623: $100\inter_queue[8][31:0]
   674/6623: $100\inter_queue[7][31:0]
   675/6623: $100\inter_queue[6][31:0]
   676/6623: $100\inter_queue[5][31:0]
   677/6623: $100\inter_queue[4][31:0]
   678/6623: $100\inter_queue[3][31:0]
   679/6623: $100\inter_queue[2][31:0]
   680/6623: $100\inter_queue[1][31:0]
   681/6623: $100\inter_queue[0][31:0]
   682/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4721_ADDR[5:0]$5678
   683/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4721_DATA[31:0]$5679
   684/6623: $101\full_q[0:0]
   685/6623: $99\inter_queue[0][31:0]
   686/6623: $99\inter_queue[53][31:0]
   687/6623: $99\inter_queue[52][31:0]
   688/6623: $99\inter_queue[51][31:0]
   689/6623: $99\inter_queue[50][31:0]
   690/6623: $99\inter_queue[49][31:0]
   691/6623: $99\inter_queue[48][31:0]
   692/6623: $99\inter_queue[47][31:0]
   693/6623: $99\inter_queue[46][31:0]
   694/6623: $99\inter_queue[45][31:0]
   695/6623: $99\inter_queue[44][31:0]
   696/6623: $99\inter_queue[43][31:0]
   697/6623: $99\inter_queue[42][31:0]
   698/6623: $99\inter_queue[41][31:0]
   699/6623: $99\inter_queue[40][31:0]
   700/6623: $99\inter_queue[39][31:0]
   701/6623: $99\inter_queue[38][31:0]
   702/6623: $99\inter_queue[37][31:0]
   703/6623: $99\inter_queue[36][31:0]
   704/6623: $99\inter_queue[35][31:0]
   705/6623: $99\inter_queue[34][31:0]
   706/6623: $99\inter_queue[33][31:0]
   707/6623: $99\inter_queue[32][31:0]
   708/6623: $99\inter_queue[31][31:0]
   709/6623: $99\inter_queue[30][31:0]
   710/6623: $99\inter_queue[29][31:0]
   711/6623: $99\inter_queue[28][31:0]
   712/6623: $99\inter_queue[27][31:0]
   713/6623: $99\inter_queue[26][31:0]
   714/6623: $99\inter_queue[25][31:0]
   715/6623: $99\inter_queue[24][31:0]
   716/6623: $99\inter_queue[23][31:0]
   717/6623: $99\inter_queue[22][31:0]
   718/6623: $99\inter_queue[21][31:0]
   719/6623: $99\inter_queue[20][31:0]
   720/6623: $99\inter_queue[19][31:0]
   721/6623: $99\inter_queue[18][31:0]
   722/6623: $99\inter_queue[17][31:0]
   723/6623: $99\inter_queue[16][31:0]
   724/6623: $99\inter_queue[15][31:0]
   725/6623: $99\inter_queue[14][31:0]
   726/6623: $99\inter_queue[13][31:0]
   727/6623: $99\inter_queue[12][31:0]
   728/6623: $99\inter_queue[11][31:0]
   729/6623: $99\inter_queue[10][31:0]
   730/6623: $99\inter_queue[9][31:0]
   731/6623: $99\inter_queue[8][31:0]
   732/6623: $99\inter_queue[7][31:0]
   733/6623: $99\inter_queue[6][31:0]
   734/6623: $99\inter_queue[5][31:0]
   735/6623: $99\inter_queue[4][31:0]
   736/6623: $99\inter_queue[3][31:0]
   737/6623: $99\inter_queue[2][31:0]
   738/6623: $99\inter_queue[1][31:0]
   739/6623: $100\full_q[0:0]
   740/6623: $52\cnt[5:0]
   741/6623: $98\inter_queue[53][31:0]
   742/6623: $98\inter_queue[52][31:0]
   743/6623: $98\inter_queue[51][31:0]
   744/6623: $98\inter_queue[50][31:0]
   745/6623: $98\inter_queue[49][31:0]
   746/6623: $98\inter_queue[48][31:0]
   747/6623: $98\inter_queue[47][31:0]
   748/6623: $98\inter_queue[46][31:0]
   749/6623: $98\inter_queue[45][31:0]
   750/6623: $98\inter_queue[44][31:0]
   751/6623: $98\inter_queue[43][31:0]
   752/6623: $98\inter_queue[42][31:0]
   753/6623: $98\inter_queue[41][31:0]
   754/6623: $98\inter_queue[40][31:0]
   755/6623: $98\inter_queue[39][31:0]
   756/6623: $98\inter_queue[38][31:0]
   757/6623: $98\inter_queue[37][31:0]
   758/6623: $98\inter_queue[36][31:0]
   759/6623: $98\inter_queue[35][31:0]
   760/6623: $98\inter_queue[34][31:0]
   761/6623: $98\inter_queue[33][31:0]
   762/6623: $98\inter_queue[32][31:0]
   763/6623: $98\inter_queue[31][31:0]
   764/6623: $98\inter_queue[30][31:0]
   765/6623: $98\inter_queue[29][31:0]
   766/6623: $98\inter_queue[28][31:0]
   767/6623: $98\inter_queue[27][31:0]
   768/6623: $98\inter_queue[26][31:0]
   769/6623: $98\inter_queue[25][31:0]
   770/6623: $98\inter_queue[24][31:0]
   771/6623: $98\inter_queue[23][31:0]
   772/6623: $98\inter_queue[22][31:0]
   773/6623: $98\inter_queue[21][31:0]
   774/6623: $98\inter_queue[20][31:0]
   775/6623: $98\inter_queue[19][31:0]
   776/6623: $98\inter_queue[18][31:0]
   777/6623: $98\inter_queue[17][31:0]
   778/6623: $98\inter_queue[16][31:0]
   779/6623: $98\inter_queue[15][31:0]
   780/6623: $98\inter_queue[14][31:0]
   781/6623: $98\inter_queue[13][31:0]
   782/6623: $98\inter_queue[12][31:0]
   783/6623: $98\inter_queue[11][31:0]
   784/6623: $98\inter_queue[10][31:0]
   785/6623: $98\inter_queue[9][31:0]
   786/6623: $98\inter_queue[8][31:0]
   787/6623: $98\inter_queue[7][31:0]
   788/6623: $98\inter_queue[6][31:0]
   789/6623: $98\inter_queue[5][31:0]
   790/6623: $98\inter_queue[4][31:0]
   791/6623: $98\inter_queue[3][31:0]
   792/6623: $98\inter_queue[2][31:0]
   793/6623: $98\inter_queue[1][31:0]
   794/6623: $98\inter_queue[0][31:0]
   795/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4720_ADDR[5:0]$5668
   796/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4720_DATA[31:0]$5669
   797/6623: $99\full_q[0:0]
   798/6623: $97\inter_queue[0][31:0]
   799/6623: $97\inter_queue[53][31:0]
   800/6623: $97\inter_queue[52][31:0]
   801/6623: $97\inter_queue[51][31:0]
   802/6623: $97\inter_queue[50][31:0]
   803/6623: $97\inter_queue[49][31:0]
   804/6623: $97\inter_queue[48][31:0]
   805/6623: $97\inter_queue[47][31:0]
   806/6623: $97\inter_queue[46][31:0]
   807/6623: $97\inter_queue[45][31:0]
   808/6623: $97\inter_queue[44][31:0]
   809/6623: $97\inter_queue[43][31:0]
   810/6623: $97\inter_queue[42][31:0]
   811/6623: $97\inter_queue[41][31:0]
   812/6623: $97\inter_queue[40][31:0]
   813/6623: $97\inter_queue[39][31:0]
   814/6623: $97\inter_queue[38][31:0]
   815/6623: $97\inter_queue[37][31:0]
   816/6623: $97\inter_queue[36][31:0]
   817/6623: $97\inter_queue[35][31:0]
   818/6623: $97\inter_queue[34][31:0]
   819/6623: $97\inter_queue[33][31:0]
   820/6623: $97\inter_queue[32][31:0]
   821/6623: $97\inter_queue[31][31:0]
   822/6623: $97\inter_queue[30][31:0]
   823/6623: $97\inter_queue[29][31:0]
   824/6623: $97\inter_queue[28][31:0]
   825/6623: $97\inter_queue[27][31:0]
   826/6623: $97\inter_queue[26][31:0]
   827/6623: $97\inter_queue[25][31:0]
   828/6623: $97\inter_queue[24][31:0]
   829/6623: $97\inter_queue[23][31:0]
   830/6623: $97\inter_queue[22][31:0]
   831/6623: $97\inter_queue[21][31:0]
   832/6623: $97\inter_queue[20][31:0]
   833/6623: $97\inter_queue[19][31:0]
   834/6623: $97\inter_queue[18][31:0]
   835/6623: $97\inter_queue[17][31:0]
   836/6623: $97\inter_queue[16][31:0]
   837/6623: $97\inter_queue[15][31:0]
   838/6623: $97\inter_queue[14][31:0]
   839/6623: $97\inter_queue[13][31:0]
   840/6623: $97\inter_queue[12][31:0]
   841/6623: $97\inter_queue[11][31:0]
   842/6623: $97\inter_queue[10][31:0]
   843/6623: $97\inter_queue[9][31:0]
   844/6623: $97\inter_queue[8][31:0]
   845/6623: $97\inter_queue[7][31:0]
   846/6623: $97\inter_queue[6][31:0]
   847/6623: $97\inter_queue[5][31:0]
   848/6623: $97\inter_queue[4][31:0]
   849/6623: $97\inter_queue[3][31:0]
   850/6623: $97\inter_queue[2][31:0]
   851/6623: $97\inter_queue[1][31:0]
   852/6623: $98\full_q[0:0]
   853/6623: $51\cnt[5:0]
   854/6623: $96\inter_queue[53][31:0]
   855/6623: $96\inter_queue[52][31:0]
   856/6623: $96\inter_queue[51][31:0]
   857/6623: $96\inter_queue[50][31:0]
   858/6623: $96\inter_queue[49][31:0]
   859/6623: $96\inter_queue[48][31:0]
   860/6623: $96\inter_queue[47][31:0]
   861/6623: $96\inter_queue[46][31:0]
   862/6623: $96\inter_queue[45][31:0]
   863/6623: $96\inter_queue[44][31:0]
   864/6623: $96\inter_queue[43][31:0]
   865/6623: $96\inter_queue[42][31:0]
   866/6623: $96\inter_queue[41][31:0]
   867/6623: $96\inter_queue[40][31:0]
   868/6623: $96\inter_queue[39][31:0]
   869/6623: $96\inter_queue[38][31:0]
   870/6623: $96\inter_queue[37][31:0]
   871/6623: $96\inter_queue[36][31:0]
   872/6623: $96\inter_queue[35][31:0]
   873/6623: $96\inter_queue[34][31:0]
   874/6623: $96\inter_queue[33][31:0]
   875/6623: $96\inter_queue[32][31:0]
   876/6623: $96\inter_queue[31][31:0]
   877/6623: $96\inter_queue[30][31:0]
   878/6623: $96\inter_queue[29][31:0]
   879/6623: $96\inter_queue[28][31:0]
   880/6623: $96\inter_queue[27][31:0]
   881/6623: $96\inter_queue[26][31:0]
   882/6623: $96\inter_queue[25][31:0]
   883/6623: $96\inter_queue[24][31:0]
   884/6623: $96\inter_queue[23][31:0]
   885/6623: $96\inter_queue[22][31:0]
   886/6623: $96\inter_queue[21][31:0]
   887/6623: $96\inter_queue[20][31:0]
   888/6623: $96\inter_queue[19][31:0]
   889/6623: $96\inter_queue[18][31:0]
   890/6623: $96\inter_queue[17][31:0]
   891/6623: $96\inter_queue[16][31:0]
   892/6623: $96\inter_queue[15][31:0]
   893/6623: $96\inter_queue[14][31:0]
   894/6623: $96\inter_queue[13][31:0]
   895/6623: $96\inter_queue[12][31:0]
   896/6623: $96\inter_queue[11][31:0]
   897/6623: $96\inter_queue[10][31:0]
   898/6623: $96\inter_queue[9][31:0]
   899/6623: $96\inter_queue[8][31:0]
   900/6623: $96\inter_queue[7][31:0]
   901/6623: $96\inter_queue[6][31:0]
   902/6623: $96\inter_queue[5][31:0]
   903/6623: $96\inter_queue[4][31:0]
   904/6623: $96\inter_queue[3][31:0]
   905/6623: $96\inter_queue[2][31:0]
   906/6623: $96\inter_queue[1][31:0]
   907/6623: $96\inter_queue[0][31:0]
   908/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4719_ADDR[5:0]$5658
   909/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4719_DATA[31:0]$5659
   910/6623: $97\full_q[0:0]
   911/6623: $95\inter_queue[0][31:0]
   912/6623: $95\inter_queue[53][31:0]
   913/6623: $95\inter_queue[52][31:0]
   914/6623: $95\inter_queue[51][31:0]
   915/6623: $95\inter_queue[50][31:0]
   916/6623: $95\inter_queue[49][31:0]
   917/6623: $95\inter_queue[48][31:0]
   918/6623: $95\inter_queue[47][31:0]
   919/6623: $95\inter_queue[46][31:0]
   920/6623: $95\inter_queue[45][31:0]
   921/6623: $95\inter_queue[44][31:0]
   922/6623: $95\inter_queue[43][31:0]
   923/6623: $95\inter_queue[42][31:0]
   924/6623: $95\inter_queue[41][31:0]
   925/6623: $95\inter_queue[40][31:0]
   926/6623: $95\inter_queue[39][31:0]
   927/6623: $95\inter_queue[38][31:0]
   928/6623: $95\inter_queue[37][31:0]
   929/6623: $95\inter_queue[36][31:0]
   930/6623: $95\inter_queue[35][31:0]
   931/6623: $95\inter_queue[34][31:0]
   932/6623: $95\inter_queue[33][31:0]
   933/6623: $95\inter_queue[32][31:0]
   934/6623: $95\inter_queue[31][31:0]
   935/6623: $95\inter_queue[30][31:0]
   936/6623: $95\inter_queue[29][31:0]
   937/6623: $95\inter_queue[28][31:0]
   938/6623: $95\inter_queue[27][31:0]
   939/6623: $95\inter_queue[26][31:0]
   940/6623: $95\inter_queue[25][31:0]
   941/6623: $95\inter_queue[24][31:0]
   942/6623: $95\inter_queue[23][31:0]
   943/6623: $95\inter_queue[22][31:0]
   944/6623: $95\inter_queue[21][31:0]
   945/6623: $95\inter_queue[20][31:0]
   946/6623: $95\inter_queue[19][31:0]
   947/6623: $95\inter_queue[18][31:0]
   948/6623: $95\inter_queue[17][31:0]
   949/6623: $95\inter_queue[16][31:0]
   950/6623: $95\inter_queue[15][31:0]
   951/6623: $95\inter_queue[14][31:0]
   952/6623: $95\inter_queue[13][31:0]
   953/6623: $95\inter_queue[12][31:0]
   954/6623: $95\inter_queue[11][31:0]
   955/6623: $95\inter_queue[10][31:0]
   956/6623: $95\inter_queue[9][31:0]
   957/6623: $95\inter_queue[8][31:0]
   958/6623: $95\inter_queue[7][31:0]
   959/6623: $95\inter_queue[6][31:0]
   960/6623: $95\inter_queue[5][31:0]
   961/6623: $95\inter_queue[4][31:0]
   962/6623: $95\inter_queue[3][31:0]
   963/6623: $95\inter_queue[2][31:0]
   964/6623: $95\inter_queue[1][31:0]
   965/6623: $96\full_q[0:0]
   966/6623: $50\cnt[5:0]
   967/6623: $94\inter_queue[53][31:0]
   968/6623: $94\inter_queue[52][31:0]
   969/6623: $94\inter_queue[51][31:0]
   970/6623: $94\inter_queue[50][31:0]
   971/6623: $94\inter_queue[49][31:0]
   972/6623: $94\inter_queue[48][31:0]
   973/6623: $94\inter_queue[47][31:0]
   974/6623: $94\inter_queue[46][31:0]
   975/6623: $94\inter_queue[45][31:0]
   976/6623: $94\inter_queue[44][31:0]
   977/6623: $94\inter_queue[43][31:0]
   978/6623: $94\inter_queue[42][31:0]
   979/6623: $94\inter_queue[41][31:0]
   980/6623: $94\inter_queue[40][31:0]
   981/6623: $94\inter_queue[39][31:0]
   982/6623: $94\inter_queue[38][31:0]
   983/6623: $94\inter_queue[37][31:0]
   984/6623: $94\inter_queue[36][31:0]
   985/6623: $94\inter_queue[35][31:0]
   986/6623: $94\inter_queue[34][31:0]
   987/6623: $94\inter_queue[33][31:0]
   988/6623: $94\inter_queue[32][31:0]
   989/6623: $94\inter_queue[31][31:0]
   990/6623: $94\inter_queue[30][31:0]
   991/6623: $94\inter_queue[29][31:0]
   992/6623: $94\inter_queue[28][31:0]
   993/6623: $94\inter_queue[27][31:0]
   994/6623: $94\inter_queue[26][31:0]
   995/6623: $94\inter_queue[25][31:0]
   996/6623: $94\inter_queue[24][31:0]
   997/6623: $94\inter_queue[23][31:0]
   998/6623: $94\inter_queue[22][31:0]
   999/6623: $94\inter_queue[21][31:0]
  1000/6623: $94\inter_queue[20][31:0]
  1001/6623: $94\inter_queue[19][31:0]
  1002/6623: $94\inter_queue[18][31:0]
  1003/6623: $94\inter_queue[17][31:0]
  1004/6623: $94\inter_queue[16][31:0]
  1005/6623: $94\inter_queue[15][31:0]
  1006/6623: $94\inter_queue[14][31:0]
  1007/6623: $94\inter_queue[13][31:0]
  1008/6623: $94\inter_queue[12][31:0]
  1009/6623: $94\inter_queue[11][31:0]
  1010/6623: $94\inter_queue[10][31:0]
  1011/6623: $94\inter_queue[9][31:0]
  1012/6623: $94\inter_queue[8][31:0]
  1013/6623: $94\inter_queue[7][31:0]
  1014/6623: $94\inter_queue[6][31:0]
  1015/6623: $94\inter_queue[5][31:0]
  1016/6623: $94\inter_queue[4][31:0]
  1017/6623: $94\inter_queue[3][31:0]
  1018/6623: $94\inter_queue[2][31:0]
  1019/6623: $94\inter_queue[1][31:0]
  1020/6623: $94\inter_queue[0][31:0]
  1021/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4718_ADDR[5:0]$5648
  1022/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4718_DATA[31:0]$5649
  1023/6623: $95\full_q[0:0]
  1024/6623: $93\inter_queue[0][31:0]
  1025/6623: $93\inter_queue[53][31:0]
  1026/6623: $93\inter_queue[52][31:0]
  1027/6623: $93\inter_queue[51][31:0]
  1028/6623: $93\inter_queue[50][31:0]
  1029/6623: $93\inter_queue[49][31:0]
  1030/6623: $93\inter_queue[48][31:0]
  1031/6623: $93\inter_queue[47][31:0]
  1032/6623: $93\inter_queue[46][31:0]
  1033/6623: $93\inter_queue[45][31:0]
  1034/6623: $93\inter_queue[44][31:0]
  1035/6623: $93\inter_queue[43][31:0]
  1036/6623: $93\inter_queue[42][31:0]
  1037/6623: $93\inter_queue[41][31:0]
  1038/6623: $93\inter_queue[40][31:0]
  1039/6623: $93\inter_queue[39][31:0]
  1040/6623: $93\inter_queue[38][31:0]
  1041/6623: $93\inter_queue[37][31:0]
  1042/6623: $93\inter_queue[36][31:0]
  1043/6623: $93\inter_queue[35][31:0]
  1044/6623: $93\inter_queue[34][31:0]
  1045/6623: $93\inter_queue[33][31:0]
  1046/6623: $93\inter_queue[32][31:0]
  1047/6623: $93\inter_queue[31][31:0]
  1048/6623: $93\inter_queue[30][31:0]
  1049/6623: $93\inter_queue[29][31:0]
  1050/6623: $93\inter_queue[28][31:0]
  1051/6623: $93\inter_queue[27][31:0]
  1052/6623: $93\inter_queue[26][31:0]
  1053/6623: $93\inter_queue[25][31:0]
  1054/6623: $93\inter_queue[24][31:0]
  1055/6623: $93\inter_queue[23][31:0]
  1056/6623: $93\inter_queue[22][31:0]
  1057/6623: $93\inter_queue[21][31:0]
  1058/6623: $93\inter_queue[20][31:0]
  1059/6623: $93\inter_queue[19][31:0]
  1060/6623: $93\inter_queue[18][31:0]
  1061/6623: $93\inter_queue[17][31:0]
  1062/6623: $93\inter_queue[16][31:0]
  1063/6623: $93\inter_queue[15][31:0]
  1064/6623: $93\inter_queue[14][31:0]
  1065/6623: $93\inter_queue[13][31:0]
  1066/6623: $93\inter_queue[12][31:0]
  1067/6623: $93\inter_queue[11][31:0]
  1068/6623: $93\inter_queue[10][31:0]
  1069/6623: $93\inter_queue[9][31:0]
  1070/6623: $93\inter_queue[8][31:0]
  1071/6623: $93\inter_queue[7][31:0]
  1072/6623: $93\inter_queue[6][31:0]
  1073/6623: $93\inter_queue[5][31:0]
  1074/6623: $93\inter_queue[4][31:0]
  1075/6623: $93\inter_queue[3][31:0]
  1076/6623: $93\inter_queue[2][31:0]
  1077/6623: $93\inter_queue[1][31:0]
  1078/6623: $94\full_q[0:0]
  1079/6623: $49\cnt[5:0]
  1080/6623: $92\inter_queue[53][31:0]
  1081/6623: $92\inter_queue[52][31:0]
  1082/6623: $92\inter_queue[51][31:0]
  1083/6623: $92\inter_queue[50][31:0]
  1084/6623: $92\inter_queue[49][31:0]
  1085/6623: $92\inter_queue[48][31:0]
  1086/6623: $92\inter_queue[47][31:0]
  1087/6623: $92\inter_queue[46][31:0]
  1088/6623: $92\inter_queue[45][31:0]
  1089/6623: $92\inter_queue[44][31:0]
  1090/6623: $92\inter_queue[43][31:0]
  1091/6623: $92\inter_queue[42][31:0]
  1092/6623: $92\inter_queue[41][31:0]
  1093/6623: $92\inter_queue[40][31:0]
  1094/6623: $92\inter_queue[39][31:0]
  1095/6623: $92\inter_queue[38][31:0]
  1096/6623: $92\inter_queue[37][31:0]
  1097/6623: $92\inter_queue[36][31:0]
  1098/6623: $92\inter_queue[35][31:0]
  1099/6623: $92\inter_queue[34][31:0]
  1100/6623: $92\inter_queue[33][31:0]
  1101/6623: $92\inter_queue[32][31:0]
  1102/6623: $92\inter_queue[31][31:0]
  1103/6623: $92\inter_queue[30][31:0]
  1104/6623: $92\inter_queue[29][31:0]
  1105/6623: $92\inter_queue[28][31:0]
  1106/6623: $92\inter_queue[27][31:0]
  1107/6623: $92\inter_queue[26][31:0]
  1108/6623: $92\inter_queue[25][31:0]
  1109/6623: $92\inter_queue[24][31:0]
  1110/6623: $92\inter_queue[23][31:0]
  1111/6623: $92\inter_queue[22][31:0]
  1112/6623: $92\inter_queue[21][31:0]
  1113/6623: $92\inter_queue[20][31:0]
  1114/6623: $92\inter_queue[19][31:0]
  1115/6623: $92\inter_queue[18][31:0]
  1116/6623: $92\inter_queue[17][31:0]
  1117/6623: $92\inter_queue[16][31:0]
  1118/6623: $92\inter_queue[15][31:0]
  1119/6623: $92\inter_queue[14][31:0]
  1120/6623: $92\inter_queue[13][31:0]
  1121/6623: $92\inter_queue[12][31:0]
  1122/6623: $92\inter_queue[11][31:0]
  1123/6623: $92\inter_queue[10][31:0]
  1124/6623: $92\inter_queue[9][31:0]
  1125/6623: $92\inter_queue[8][31:0]
  1126/6623: $92\inter_queue[7][31:0]
  1127/6623: $92\inter_queue[6][31:0]
  1128/6623: $92\inter_queue[5][31:0]
  1129/6623: $92\inter_queue[4][31:0]
  1130/6623: $92\inter_queue[3][31:0]
  1131/6623: $92\inter_queue[2][31:0]
  1132/6623: $92\inter_queue[1][31:0]
  1133/6623: $92\inter_queue[0][31:0]
  1134/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4717_ADDR[5:0]$5638
  1135/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4717_DATA[31:0]$5639
  1136/6623: $93\full_q[0:0]
  1137/6623: $91\inter_queue[0][31:0]
  1138/6623: $91\inter_queue[53][31:0]
  1139/6623: $91\inter_queue[52][31:0]
  1140/6623: $91\inter_queue[51][31:0]
  1141/6623: $91\inter_queue[50][31:0]
  1142/6623: $91\inter_queue[49][31:0]
  1143/6623: $91\inter_queue[48][31:0]
  1144/6623: $91\inter_queue[47][31:0]
  1145/6623: $91\inter_queue[46][31:0]
  1146/6623: $91\inter_queue[45][31:0]
  1147/6623: $91\inter_queue[44][31:0]
  1148/6623: $91\inter_queue[43][31:0]
  1149/6623: $91\inter_queue[42][31:0]
  1150/6623: $91\inter_queue[41][31:0]
  1151/6623: $91\inter_queue[40][31:0]
  1152/6623: $91\inter_queue[39][31:0]
  1153/6623: $91\inter_queue[38][31:0]
  1154/6623: $91\inter_queue[37][31:0]
  1155/6623: $91\inter_queue[36][31:0]
  1156/6623: $91\inter_queue[35][31:0]
  1157/6623: $91\inter_queue[34][31:0]
  1158/6623: $91\inter_queue[33][31:0]
  1159/6623: $91\inter_queue[32][31:0]
  1160/6623: $91\inter_queue[31][31:0]
  1161/6623: $91\inter_queue[30][31:0]
  1162/6623: $91\inter_queue[29][31:0]
  1163/6623: $91\inter_queue[28][31:0]
  1164/6623: $91\inter_queue[27][31:0]
  1165/6623: $91\inter_queue[26][31:0]
  1166/6623: $91\inter_queue[25][31:0]
  1167/6623: $91\inter_queue[24][31:0]
  1168/6623: $91\inter_queue[23][31:0]
  1169/6623: $91\inter_queue[22][31:0]
  1170/6623: $91\inter_queue[21][31:0]
  1171/6623: $91\inter_queue[20][31:0]
  1172/6623: $91\inter_queue[19][31:0]
  1173/6623: $91\inter_queue[18][31:0]
  1174/6623: $91\inter_queue[17][31:0]
  1175/6623: $91\inter_queue[16][31:0]
  1176/6623: $91\inter_queue[15][31:0]
  1177/6623: $91\inter_queue[14][31:0]
  1178/6623: $91\inter_queue[13][31:0]
  1179/6623: $91\inter_queue[12][31:0]
  1180/6623: $91\inter_queue[11][31:0]
  1181/6623: $91\inter_queue[10][31:0]
  1182/6623: $91\inter_queue[9][31:0]
  1183/6623: $91\inter_queue[8][31:0]
  1184/6623: $91\inter_queue[7][31:0]
  1185/6623: $91\inter_queue[6][31:0]
  1186/6623: $91\inter_queue[5][31:0]
  1187/6623: $91\inter_queue[4][31:0]
  1188/6623: $91\inter_queue[3][31:0]
  1189/6623: $91\inter_queue[2][31:0]
  1190/6623: $91\inter_queue[1][31:0]
  1191/6623: $92\full_q[0:0]
  1192/6623: $48\cnt[5:0]
  1193/6623: $90\inter_queue[53][31:0]
  1194/6623: $90\inter_queue[52][31:0]
  1195/6623: $90\inter_queue[51][31:0]
  1196/6623: $90\inter_queue[50][31:0]
  1197/6623: $90\inter_queue[49][31:0]
  1198/6623: $90\inter_queue[48][31:0]
  1199/6623: $90\inter_queue[47][31:0]
  1200/6623: $90\inter_queue[46][31:0]
  1201/6623: $90\inter_queue[45][31:0]
  1202/6623: $90\inter_queue[44][31:0]
  1203/6623: $90\inter_queue[43][31:0]
  1204/6623: $90\inter_queue[42][31:0]
  1205/6623: $90\inter_queue[41][31:0]
  1206/6623: $90\inter_queue[40][31:0]
  1207/6623: $90\inter_queue[39][31:0]
  1208/6623: $90\inter_queue[38][31:0]
  1209/6623: $90\inter_queue[37][31:0]
  1210/6623: $90\inter_queue[36][31:0]
  1211/6623: $90\inter_queue[35][31:0]
  1212/6623: $90\inter_queue[34][31:0]
  1213/6623: $90\inter_queue[33][31:0]
  1214/6623: $90\inter_queue[32][31:0]
  1215/6623: $90\inter_queue[31][31:0]
  1216/6623: $90\inter_queue[30][31:0]
  1217/6623: $90\inter_queue[29][31:0]
  1218/6623: $90\inter_queue[28][31:0]
  1219/6623: $90\inter_queue[27][31:0]
  1220/6623: $90\inter_queue[26][31:0]
  1221/6623: $90\inter_queue[25][31:0]
  1222/6623: $90\inter_queue[24][31:0]
  1223/6623: $90\inter_queue[23][31:0]
  1224/6623: $90\inter_queue[22][31:0]
  1225/6623: $90\inter_queue[21][31:0]
  1226/6623: $90\inter_queue[20][31:0]
  1227/6623: $90\inter_queue[19][31:0]
  1228/6623: $90\inter_queue[18][31:0]
  1229/6623: $90\inter_queue[17][31:0]
  1230/6623: $90\inter_queue[16][31:0]
  1231/6623: $90\inter_queue[15][31:0]
  1232/6623: $90\inter_queue[14][31:0]
  1233/6623: $90\inter_queue[13][31:0]
  1234/6623: $90\inter_queue[12][31:0]
  1235/6623: $90\inter_queue[11][31:0]
  1236/6623: $90\inter_queue[10][31:0]
  1237/6623: $90\inter_queue[9][31:0]
  1238/6623: $90\inter_queue[8][31:0]
  1239/6623: $90\inter_queue[7][31:0]
  1240/6623: $90\inter_queue[6][31:0]
  1241/6623: $90\inter_queue[5][31:0]
  1242/6623: $90\inter_queue[4][31:0]
  1243/6623: $90\inter_queue[3][31:0]
  1244/6623: $90\inter_queue[2][31:0]
  1245/6623: $90\inter_queue[1][31:0]
  1246/6623: $90\inter_queue[0][31:0]
  1247/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4716_ADDR[5:0]$5628
  1248/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4716_DATA[31:0]$5629
  1249/6623: $91\full_q[0:0]
  1250/6623: $89\inter_queue[0][31:0]
  1251/6623: $89\inter_queue[53][31:0]
  1252/6623: $89\inter_queue[52][31:0]
  1253/6623: $89\inter_queue[51][31:0]
  1254/6623: $89\inter_queue[50][31:0]
  1255/6623: $89\inter_queue[49][31:0]
  1256/6623: $89\inter_queue[48][31:0]
  1257/6623: $89\inter_queue[47][31:0]
  1258/6623: $89\inter_queue[46][31:0]
  1259/6623: $89\inter_queue[45][31:0]
  1260/6623: $89\inter_queue[44][31:0]
  1261/6623: $89\inter_queue[43][31:0]
  1262/6623: $89\inter_queue[42][31:0]
  1263/6623: $89\inter_queue[41][31:0]
  1264/6623: $89\inter_queue[40][31:0]
  1265/6623: $89\inter_queue[39][31:0]
  1266/6623: $89\inter_queue[38][31:0]
  1267/6623: $89\inter_queue[37][31:0]
  1268/6623: $89\inter_queue[36][31:0]
  1269/6623: $89\inter_queue[35][31:0]
  1270/6623: $89\inter_queue[34][31:0]
  1271/6623: $89\inter_queue[33][31:0]
  1272/6623: $89\inter_queue[32][31:0]
  1273/6623: $89\inter_queue[31][31:0]
  1274/6623: $89\inter_queue[30][31:0]
  1275/6623: $89\inter_queue[29][31:0]
  1276/6623: $89\inter_queue[28][31:0]
  1277/6623: $89\inter_queue[27][31:0]
  1278/6623: $89\inter_queue[26][31:0]
  1279/6623: $89\inter_queue[25][31:0]
  1280/6623: $89\inter_queue[24][31:0]
  1281/6623: $89\inter_queue[23][31:0]
  1282/6623: $89\inter_queue[22][31:0]
  1283/6623: $89\inter_queue[21][31:0]
  1284/6623: $89\inter_queue[20][31:0]
  1285/6623: $89\inter_queue[19][31:0]
  1286/6623: $89\inter_queue[18][31:0]
  1287/6623: $89\inter_queue[17][31:0]
  1288/6623: $89\inter_queue[16][31:0]
  1289/6623: $89\inter_queue[15][31:0]
  1290/6623: $89\inter_queue[14][31:0]
  1291/6623: $89\inter_queue[13][31:0]
  1292/6623: $89\inter_queue[12][31:0]
  1293/6623: $89\inter_queue[11][31:0]
  1294/6623: $89\inter_queue[10][31:0]
  1295/6623: $89\inter_queue[9][31:0]
  1296/6623: $89\inter_queue[8][31:0]
  1297/6623: $89\inter_queue[7][31:0]
  1298/6623: $89\inter_queue[6][31:0]
  1299/6623: $89\inter_queue[5][31:0]
  1300/6623: $89\inter_queue[4][31:0]
  1301/6623: $89\inter_queue[3][31:0]
  1302/6623: $89\inter_queue[2][31:0]
  1303/6623: $89\inter_queue[1][31:0]
  1304/6623: $90\full_q[0:0]
  1305/6623: $47\cnt[5:0]
  1306/6623: $88\inter_queue[53][31:0]
  1307/6623: $88\inter_queue[52][31:0]
  1308/6623: $88\inter_queue[51][31:0]
  1309/6623: $88\inter_queue[50][31:0]
  1310/6623: $88\inter_queue[49][31:0]
  1311/6623: $88\inter_queue[48][31:0]
  1312/6623: $88\inter_queue[47][31:0]
  1313/6623: $88\inter_queue[46][31:0]
  1314/6623: $88\inter_queue[45][31:0]
  1315/6623: $88\inter_queue[44][31:0]
  1316/6623: $88\inter_queue[43][31:0]
  1317/6623: $88\inter_queue[42][31:0]
  1318/6623: $88\inter_queue[41][31:0]
  1319/6623: $88\inter_queue[40][31:0]
  1320/6623: $88\inter_queue[39][31:0]
  1321/6623: $88\inter_queue[38][31:0]
  1322/6623: $88\inter_queue[37][31:0]
  1323/6623: $88\inter_queue[36][31:0]
  1324/6623: $88\inter_queue[35][31:0]
  1325/6623: $88\inter_queue[34][31:0]
  1326/6623: $88\inter_queue[33][31:0]
  1327/6623: $88\inter_queue[32][31:0]
  1328/6623: $88\inter_queue[31][31:0]
  1329/6623: $88\inter_queue[30][31:0]
  1330/6623: $88\inter_queue[29][31:0]
  1331/6623: $88\inter_queue[28][31:0]
  1332/6623: $88\inter_queue[27][31:0]
  1333/6623: $88\inter_queue[26][31:0]
  1334/6623: $88\inter_queue[25][31:0]
  1335/6623: $88\inter_queue[24][31:0]
  1336/6623: $88\inter_queue[23][31:0]
  1337/6623: $88\inter_queue[22][31:0]
  1338/6623: $88\inter_queue[21][31:0]
  1339/6623: $88\inter_queue[20][31:0]
  1340/6623: $88\inter_queue[19][31:0]
  1341/6623: $88\inter_queue[18][31:0]
  1342/6623: $88\inter_queue[17][31:0]
  1343/6623: $88\inter_queue[16][31:0]
  1344/6623: $88\inter_queue[15][31:0]
  1345/6623: $88\inter_queue[14][31:0]
  1346/6623: $88\inter_queue[13][31:0]
  1347/6623: $88\inter_queue[12][31:0]
  1348/6623: $88\inter_queue[11][31:0]
  1349/6623: $88\inter_queue[10][31:0]
  1350/6623: $88\inter_queue[9][31:0]
  1351/6623: $88\inter_queue[8][31:0]
  1352/6623: $88\inter_queue[7][31:0]
  1353/6623: $88\inter_queue[6][31:0]
  1354/6623: $88\inter_queue[5][31:0]
  1355/6623: $88\inter_queue[4][31:0]
  1356/6623: $88\inter_queue[3][31:0]
  1357/6623: $88\inter_queue[2][31:0]
  1358/6623: $88\inter_queue[1][31:0]
  1359/6623: $88\inter_queue[0][31:0]
  1360/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4715_ADDR[5:0]$5618
  1361/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4715_DATA[31:0]$5619
  1362/6623: $89\full_q[0:0]
  1363/6623: $87\inter_queue[0][31:0]
  1364/6623: $87\inter_queue[53][31:0]
  1365/6623: $87\inter_queue[52][31:0]
  1366/6623: $87\inter_queue[51][31:0]
  1367/6623: $87\inter_queue[50][31:0]
  1368/6623: $87\inter_queue[49][31:0]
  1369/6623: $87\inter_queue[48][31:0]
  1370/6623: $87\inter_queue[47][31:0]
  1371/6623: $87\inter_queue[46][31:0]
  1372/6623: $87\inter_queue[45][31:0]
  1373/6623: $87\inter_queue[44][31:0]
  1374/6623: $87\inter_queue[43][31:0]
  1375/6623: $87\inter_queue[42][31:0]
  1376/6623: $87\inter_queue[41][31:0]
  1377/6623: $87\inter_queue[40][31:0]
  1378/6623: $87\inter_queue[39][31:0]
  1379/6623: $87\inter_queue[38][31:0]
  1380/6623: $87\inter_queue[37][31:0]
  1381/6623: $87\inter_queue[36][31:0]
  1382/6623: $87\inter_queue[35][31:0]
  1383/6623: $87\inter_queue[34][31:0]
  1384/6623: $87\inter_queue[33][31:0]
  1385/6623: $87\inter_queue[32][31:0]
  1386/6623: $87\inter_queue[31][31:0]
  1387/6623: $87\inter_queue[30][31:0]
  1388/6623: $87\inter_queue[29][31:0]
  1389/6623: $87\inter_queue[28][31:0]
  1390/6623: $87\inter_queue[27][31:0]
  1391/6623: $87\inter_queue[26][31:0]
  1392/6623: $87\inter_queue[25][31:0]
  1393/6623: $87\inter_queue[24][31:0]
  1394/6623: $87\inter_queue[23][31:0]
  1395/6623: $87\inter_queue[22][31:0]
  1396/6623: $87\inter_queue[21][31:0]
  1397/6623: $87\inter_queue[20][31:0]
  1398/6623: $87\inter_queue[19][31:0]
  1399/6623: $87\inter_queue[18][31:0]
  1400/6623: $87\inter_queue[17][31:0]
  1401/6623: $87\inter_queue[16][31:0]
  1402/6623: $87\inter_queue[15][31:0]
  1403/6623: $87\inter_queue[14][31:0]
  1404/6623: $87\inter_queue[13][31:0]
  1405/6623: $87\inter_queue[12][31:0]
  1406/6623: $87\inter_queue[11][31:0]
  1407/6623: $87\inter_queue[10][31:0]
  1408/6623: $87\inter_queue[9][31:0]
  1409/6623: $87\inter_queue[8][31:0]
  1410/6623: $87\inter_queue[7][31:0]
  1411/6623: $87\inter_queue[6][31:0]
  1412/6623: $87\inter_queue[5][31:0]
  1413/6623: $87\inter_queue[4][31:0]
  1414/6623: $87\inter_queue[3][31:0]
  1415/6623: $87\inter_queue[2][31:0]
  1416/6623: $87\inter_queue[1][31:0]
  1417/6623: $88\full_q[0:0]
  1418/6623: $46\cnt[5:0]
  1419/6623: $86\inter_queue[53][31:0]
  1420/6623: $86\inter_queue[52][31:0]
  1421/6623: $86\inter_queue[51][31:0]
  1422/6623: $86\inter_queue[50][31:0]
  1423/6623: $86\inter_queue[49][31:0]
  1424/6623: $86\inter_queue[48][31:0]
  1425/6623: $86\inter_queue[47][31:0]
  1426/6623: $86\inter_queue[46][31:0]
  1427/6623: $86\inter_queue[45][31:0]
  1428/6623: $86\inter_queue[44][31:0]
  1429/6623: $86\inter_queue[43][31:0]
  1430/6623: $86\inter_queue[42][31:0]
  1431/6623: $86\inter_queue[41][31:0]
  1432/6623: $86\inter_queue[40][31:0]
  1433/6623: $86\inter_queue[39][31:0]
  1434/6623: $86\inter_queue[38][31:0]
  1435/6623: $86\inter_queue[37][31:0]
  1436/6623: $86\inter_queue[36][31:0]
  1437/6623: $86\inter_queue[35][31:0]
  1438/6623: $86\inter_queue[34][31:0]
  1439/6623: $86\inter_queue[33][31:0]
  1440/6623: $86\inter_queue[32][31:0]
  1441/6623: $86\inter_queue[31][31:0]
  1442/6623: $86\inter_queue[30][31:0]
  1443/6623: $86\inter_queue[29][31:0]
  1444/6623: $86\inter_queue[28][31:0]
  1445/6623: $86\inter_queue[27][31:0]
  1446/6623: $86\inter_queue[26][31:0]
  1447/6623: $86\inter_queue[25][31:0]
  1448/6623: $86\inter_queue[24][31:0]
  1449/6623: $86\inter_queue[23][31:0]
  1450/6623: $86\inter_queue[22][31:0]
  1451/6623: $86\inter_queue[21][31:0]
  1452/6623: $86\inter_queue[20][31:0]
  1453/6623: $86\inter_queue[19][31:0]
  1454/6623: $86\inter_queue[18][31:0]
  1455/6623: $86\inter_queue[17][31:0]
  1456/6623: $86\inter_queue[16][31:0]
  1457/6623: $86\inter_queue[15][31:0]
  1458/6623: $86\inter_queue[14][31:0]
  1459/6623: $86\inter_queue[13][31:0]
  1460/6623: $86\inter_queue[12][31:0]
  1461/6623: $86\inter_queue[11][31:0]
  1462/6623: $86\inter_queue[10][31:0]
  1463/6623: $86\inter_queue[9][31:0]
  1464/6623: $86\inter_queue[8][31:0]
  1465/6623: $86\inter_queue[7][31:0]
  1466/6623: $86\inter_queue[6][31:0]
  1467/6623: $86\inter_queue[5][31:0]
  1468/6623: $86\inter_queue[4][31:0]
  1469/6623: $86\inter_queue[3][31:0]
  1470/6623: $86\inter_queue[2][31:0]
  1471/6623: $86\inter_queue[1][31:0]
  1472/6623: $86\inter_queue[0][31:0]
  1473/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4714_ADDR[5:0]$5608
  1474/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4714_DATA[31:0]$5609
  1475/6623: $87\full_q[0:0]
  1476/6623: $85\inter_queue[0][31:0]
  1477/6623: $85\inter_queue[53][31:0]
  1478/6623: $85\inter_queue[52][31:0]
  1479/6623: $85\inter_queue[51][31:0]
  1480/6623: $85\inter_queue[50][31:0]
  1481/6623: $85\inter_queue[49][31:0]
  1482/6623: $85\inter_queue[48][31:0]
  1483/6623: $85\inter_queue[47][31:0]
  1484/6623: $85\inter_queue[46][31:0]
  1485/6623: $85\inter_queue[45][31:0]
  1486/6623: $85\inter_queue[44][31:0]
  1487/6623: $85\inter_queue[43][31:0]
  1488/6623: $85\inter_queue[42][31:0]
  1489/6623: $85\inter_queue[41][31:0]
  1490/6623: $85\inter_queue[40][31:0]
  1491/6623: $85\inter_queue[39][31:0]
  1492/6623: $85\inter_queue[38][31:0]
  1493/6623: $85\inter_queue[37][31:0]
  1494/6623: $85\inter_queue[36][31:0]
  1495/6623: $85\inter_queue[35][31:0]
  1496/6623: $85\inter_queue[34][31:0]
  1497/6623: $85\inter_queue[33][31:0]
  1498/6623: $85\inter_queue[32][31:0]
  1499/6623: $85\inter_queue[31][31:0]
  1500/6623: $85\inter_queue[30][31:0]
  1501/6623: $85\inter_queue[29][31:0]
  1502/6623: $85\inter_queue[28][31:0]
  1503/6623: $85\inter_queue[27][31:0]
  1504/6623: $85\inter_queue[26][31:0]
  1505/6623: $85\inter_queue[25][31:0]
  1506/6623: $85\inter_queue[24][31:0]
  1507/6623: $85\inter_queue[23][31:0]
  1508/6623: $85\inter_queue[22][31:0]
  1509/6623: $85\inter_queue[21][31:0]
  1510/6623: $85\inter_queue[20][31:0]
  1511/6623: $85\inter_queue[19][31:0]
  1512/6623: $85\inter_queue[18][31:0]
  1513/6623: $85\inter_queue[17][31:0]
  1514/6623: $85\inter_queue[16][31:0]
  1515/6623: $85\inter_queue[15][31:0]
  1516/6623: $85\inter_queue[14][31:0]
  1517/6623: $85\inter_queue[13][31:0]
  1518/6623: $85\inter_queue[12][31:0]
  1519/6623: $85\inter_queue[11][31:0]
  1520/6623: $85\inter_queue[10][31:0]
  1521/6623: $85\inter_queue[9][31:0]
  1522/6623: $85\inter_queue[8][31:0]
  1523/6623: $85\inter_queue[7][31:0]
  1524/6623: $85\inter_queue[6][31:0]
  1525/6623: $85\inter_queue[5][31:0]
  1526/6623: $85\inter_queue[4][31:0]
  1527/6623: $85\inter_queue[3][31:0]
  1528/6623: $85\inter_queue[2][31:0]
  1529/6623: $85\inter_queue[1][31:0]
  1530/6623: $86\full_q[0:0]
  1531/6623: $45\cnt[5:0]
  1532/6623: $84\inter_queue[53][31:0]
  1533/6623: $84\inter_queue[52][31:0]
  1534/6623: $84\inter_queue[51][31:0]
  1535/6623: $84\inter_queue[50][31:0]
  1536/6623: $84\inter_queue[49][31:0]
  1537/6623: $84\inter_queue[48][31:0]
  1538/6623: $84\inter_queue[47][31:0]
  1539/6623: $84\inter_queue[46][31:0]
  1540/6623: $84\inter_queue[45][31:0]
  1541/6623: $84\inter_queue[44][31:0]
  1542/6623: $84\inter_queue[43][31:0]
  1543/6623: $84\inter_queue[42][31:0]
  1544/6623: $84\inter_queue[41][31:0]
  1545/6623: $84\inter_queue[40][31:0]
  1546/6623: $84\inter_queue[39][31:0]
  1547/6623: $84\inter_queue[38][31:0]
  1548/6623: $84\inter_queue[37][31:0]
  1549/6623: $84\inter_queue[36][31:0]
  1550/6623: $84\inter_queue[35][31:0]
  1551/6623: $84\inter_queue[34][31:0]
  1552/6623: $84\inter_queue[33][31:0]
  1553/6623: $84\inter_queue[32][31:0]
  1554/6623: $84\inter_queue[31][31:0]
  1555/6623: $84\inter_queue[30][31:0]
  1556/6623: $84\inter_queue[29][31:0]
  1557/6623: $84\inter_queue[28][31:0]
  1558/6623: $84\inter_queue[27][31:0]
  1559/6623: $84\inter_queue[26][31:0]
  1560/6623: $84\inter_queue[25][31:0]
  1561/6623: $84\inter_queue[24][31:0]
  1562/6623: $84\inter_queue[23][31:0]
  1563/6623: $84\inter_queue[22][31:0]
  1564/6623: $84\inter_queue[21][31:0]
  1565/6623: $84\inter_queue[20][31:0]
  1566/6623: $84\inter_queue[19][31:0]
  1567/6623: $84\inter_queue[18][31:0]
  1568/6623: $84\inter_queue[17][31:0]
  1569/6623: $84\inter_queue[16][31:0]
  1570/6623: $84\inter_queue[15][31:0]
  1571/6623: $84\inter_queue[14][31:0]
  1572/6623: $84\inter_queue[13][31:0]
  1573/6623: $84\inter_queue[12][31:0]
  1574/6623: $84\inter_queue[11][31:0]
  1575/6623: $84\inter_queue[10][31:0]
  1576/6623: $84\inter_queue[9][31:0]
  1577/6623: $84\inter_queue[8][31:0]
  1578/6623: $84\inter_queue[7][31:0]
  1579/6623: $84\inter_queue[6][31:0]
  1580/6623: $84\inter_queue[5][31:0]
  1581/6623: $84\inter_queue[4][31:0]
  1582/6623: $84\inter_queue[3][31:0]
  1583/6623: $84\inter_queue[2][31:0]
  1584/6623: $84\inter_queue[1][31:0]
  1585/6623: $84\inter_queue[0][31:0]
  1586/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4713_ADDR[5:0]$5598
  1587/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4713_DATA[31:0]$5599
  1588/6623: $85\full_q[0:0]
  1589/6623: $83\inter_queue[0][31:0]
  1590/6623: $83\inter_queue[53][31:0]
  1591/6623: $83\inter_queue[52][31:0]
  1592/6623: $83\inter_queue[51][31:0]
  1593/6623: $83\inter_queue[50][31:0]
  1594/6623: $83\inter_queue[49][31:0]
  1595/6623: $83\inter_queue[48][31:0]
  1596/6623: $83\inter_queue[47][31:0]
  1597/6623: $83\inter_queue[46][31:0]
  1598/6623: $83\inter_queue[45][31:0]
  1599/6623: $83\inter_queue[44][31:0]
  1600/6623: $83\inter_queue[43][31:0]
  1601/6623: $83\inter_queue[42][31:0]
  1602/6623: $83\inter_queue[41][31:0]
  1603/6623: $83\inter_queue[40][31:0]
  1604/6623: $83\inter_queue[39][31:0]
  1605/6623: $83\inter_queue[38][31:0]
  1606/6623: $83\inter_queue[37][31:0]
  1607/6623: $83\inter_queue[36][31:0]
  1608/6623: $83\inter_queue[35][31:0]
  1609/6623: $83\inter_queue[34][31:0]
  1610/6623: $83\inter_queue[33][31:0]
  1611/6623: $83\inter_queue[32][31:0]
  1612/6623: $83\inter_queue[31][31:0]
  1613/6623: $83\inter_queue[30][31:0]
  1614/6623: $83\inter_queue[29][31:0]
  1615/6623: $83\inter_queue[28][31:0]
  1616/6623: $83\inter_queue[27][31:0]
  1617/6623: $83\inter_queue[26][31:0]
  1618/6623: $83\inter_queue[25][31:0]
  1619/6623: $83\inter_queue[24][31:0]
  1620/6623: $83\inter_queue[23][31:0]
  1621/6623: $83\inter_queue[22][31:0]
  1622/6623: $83\inter_queue[21][31:0]
  1623/6623: $83\inter_queue[20][31:0]
  1624/6623: $83\inter_queue[19][31:0]
  1625/6623: $83\inter_queue[18][31:0]
  1626/6623: $83\inter_queue[17][31:0]
  1627/6623: $83\inter_queue[16][31:0]
  1628/6623: $83\inter_queue[15][31:0]
  1629/6623: $83\inter_queue[14][31:0]
  1630/6623: $83\inter_queue[13][31:0]
  1631/6623: $83\inter_queue[12][31:0]
  1632/6623: $83\inter_queue[11][31:0]
  1633/6623: $83\inter_queue[10][31:0]
  1634/6623: $83\inter_queue[9][31:0]
  1635/6623: $83\inter_queue[8][31:0]
  1636/6623: $83\inter_queue[7][31:0]
  1637/6623: $83\inter_queue[6][31:0]
  1638/6623: $83\inter_queue[5][31:0]
  1639/6623: $83\inter_queue[4][31:0]
  1640/6623: $83\inter_queue[3][31:0]
  1641/6623: $83\inter_queue[2][31:0]
  1642/6623: $83\inter_queue[1][31:0]
  1643/6623: $84\full_q[0:0]
  1644/6623: $44\cnt[5:0]
  1645/6623: $82\inter_queue[53][31:0]
  1646/6623: $82\inter_queue[52][31:0]
  1647/6623: $82\inter_queue[51][31:0]
  1648/6623: $82\inter_queue[50][31:0]
  1649/6623: $82\inter_queue[49][31:0]
  1650/6623: $82\inter_queue[48][31:0]
  1651/6623: $82\inter_queue[47][31:0]
  1652/6623: $82\inter_queue[46][31:0]
  1653/6623: $82\inter_queue[45][31:0]
  1654/6623: $82\inter_queue[44][31:0]
  1655/6623: $82\inter_queue[43][31:0]
  1656/6623: $82\inter_queue[42][31:0]
  1657/6623: $82\inter_queue[41][31:0]
  1658/6623: $82\inter_queue[40][31:0]
  1659/6623: $82\inter_queue[39][31:0]
  1660/6623: $82\inter_queue[38][31:0]
  1661/6623: $82\inter_queue[37][31:0]
  1662/6623: $82\inter_queue[36][31:0]
  1663/6623: $82\inter_queue[35][31:0]
  1664/6623: $82\inter_queue[34][31:0]
  1665/6623: $82\inter_queue[33][31:0]
  1666/6623: $82\inter_queue[32][31:0]
  1667/6623: $82\inter_queue[31][31:0]
  1668/6623: $82\inter_queue[30][31:0]
  1669/6623: $82\inter_queue[29][31:0]
  1670/6623: $82\inter_queue[28][31:0]
  1671/6623: $82\inter_queue[27][31:0]
  1672/6623: $82\inter_queue[26][31:0]
  1673/6623: $82\inter_queue[25][31:0]
  1674/6623: $82\inter_queue[24][31:0]
  1675/6623: $82\inter_queue[23][31:0]
  1676/6623: $82\inter_queue[22][31:0]
  1677/6623: $82\inter_queue[21][31:0]
  1678/6623: $82\inter_queue[20][31:0]
  1679/6623: $82\inter_queue[19][31:0]
  1680/6623: $82\inter_queue[18][31:0]
  1681/6623: $82\inter_queue[17][31:0]
  1682/6623: $82\inter_queue[16][31:0]
  1683/6623: $82\inter_queue[15][31:0]
  1684/6623: $82\inter_queue[14][31:0]
  1685/6623: $82\inter_queue[13][31:0]
  1686/6623: $82\inter_queue[12][31:0]
  1687/6623: $82\inter_queue[11][31:0]
  1688/6623: $82\inter_queue[10][31:0]
  1689/6623: $82\inter_queue[9][31:0]
  1690/6623: $82\inter_queue[8][31:0]
  1691/6623: $82\inter_queue[7][31:0]
  1692/6623: $82\inter_queue[6][31:0]
  1693/6623: $82\inter_queue[5][31:0]
  1694/6623: $82\inter_queue[4][31:0]
  1695/6623: $82\inter_queue[3][31:0]
  1696/6623: $82\inter_queue[2][31:0]
  1697/6623: $82\inter_queue[1][31:0]
  1698/6623: $82\inter_queue[0][31:0]
  1699/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4712_ADDR[5:0]$5588
  1700/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4712_DATA[31:0]$5589
  1701/6623: $83\full_q[0:0]
  1702/6623: $81\inter_queue[0][31:0]
  1703/6623: $81\inter_queue[53][31:0]
  1704/6623: $81\inter_queue[52][31:0]
  1705/6623: $81\inter_queue[51][31:0]
  1706/6623: $81\inter_queue[50][31:0]
  1707/6623: $81\inter_queue[49][31:0]
  1708/6623: $81\inter_queue[48][31:0]
  1709/6623: $81\inter_queue[47][31:0]
  1710/6623: $81\inter_queue[46][31:0]
  1711/6623: $81\inter_queue[45][31:0]
  1712/6623: $81\inter_queue[44][31:0]
  1713/6623: $81\inter_queue[43][31:0]
  1714/6623: $81\inter_queue[42][31:0]
  1715/6623: $81\inter_queue[41][31:0]
  1716/6623: $81\inter_queue[40][31:0]
  1717/6623: $81\inter_queue[39][31:0]
  1718/6623: $81\inter_queue[38][31:0]
  1719/6623: $81\inter_queue[37][31:0]
  1720/6623: $81\inter_queue[36][31:0]
  1721/6623: $81\inter_queue[35][31:0]
  1722/6623: $81\inter_queue[34][31:0]
  1723/6623: $81\inter_queue[33][31:0]
  1724/6623: $81\inter_queue[32][31:0]
  1725/6623: $81\inter_queue[31][31:0]
  1726/6623: $81\inter_queue[30][31:0]
  1727/6623: $81\inter_queue[29][31:0]
  1728/6623: $81\inter_queue[28][31:0]
  1729/6623: $81\inter_queue[27][31:0]
  1730/6623: $81\inter_queue[26][31:0]
  1731/6623: $81\inter_queue[25][31:0]
  1732/6623: $81\inter_queue[24][31:0]
  1733/6623: $81\inter_queue[23][31:0]
  1734/6623: $81\inter_queue[22][31:0]
  1735/6623: $81\inter_queue[21][31:0]
  1736/6623: $81\inter_queue[20][31:0]
  1737/6623: $81\inter_queue[19][31:0]
  1738/6623: $81\inter_queue[18][31:0]
  1739/6623: $81\inter_queue[17][31:0]
  1740/6623: $81\inter_queue[16][31:0]
  1741/6623: $81\inter_queue[15][31:0]
  1742/6623: $81\inter_queue[14][31:0]
  1743/6623: $81\inter_queue[13][31:0]
  1744/6623: $81\inter_queue[12][31:0]
  1745/6623: $81\inter_queue[11][31:0]
  1746/6623: $81\inter_queue[10][31:0]
  1747/6623: $81\inter_queue[9][31:0]
  1748/6623: $81\inter_queue[8][31:0]
  1749/6623: $81\inter_queue[7][31:0]
  1750/6623: $81\inter_queue[6][31:0]
  1751/6623: $81\inter_queue[5][31:0]
  1752/6623: $81\inter_queue[4][31:0]
  1753/6623: $81\inter_queue[3][31:0]
  1754/6623: $81\inter_queue[2][31:0]
  1755/6623: $81\inter_queue[1][31:0]
  1756/6623: $82\full_q[0:0]
  1757/6623: $43\cnt[5:0]
  1758/6623: $80\inter_queue[53][31:0]
  1759/6623: $80\inter_queue[52][31:0]
  1760/6623: $80\inter_queue[51][31:0]
  1761/6623: $80\inter_queue[50][31:0]
  1762/6623: $80\inter_queue[49][31:0]
  1763/6623: $80\inter_queue[48][31:0]
  1764/6623: $80\inter_queue[47][31:0]
  1765/6623: $80\inter_queue[46][31:0]
  1766/6623: $80\inter_queue[45][31:0]
  1767/6623: $80\inter_queue[44][31:0]
  1768/6623: $80\inter_queue[43][31:0]
  1769/6623: $80\inter_queue[42][31:0]
  1770/6623: $80\inter_queue[41][31:0]
  1771/6623: $80\inter_queue[40][31:0]
  1772/6623: $80\inter_queue[39][31:0]
  1773/6623: $80\inter_queue[38][31:0]
  1774/6623: $80\inter_queue[37][31:0]
  1775/6623: $80\inter_queue[36][31:0]
  1776/6623: $80\inter_queue[35][31:0]
  1777/6623: $80\inter_queue[34][31:0]
  1778/6623: $80\inter_queue[33][31:0]
  1779/6623: $80\inter_queue[32][31:0]
  1780/6623: $80\inter_queue[31][31:0]
  1781/6623: $80\inter_queue[30][31:0]
  1782/6623: $80\inter_queue[29][31:0]
  1783/6623: $80\inter_queue[28][31:0]
  1784/6623: $80\inter_queue[27][31:0]
  1785/6623: $80\inter_queue[26][31:0]
  1786/6623: $80\inter_queue[25][31:0]
  1787/6623: $80\inter_queue[24][31:0]
  1788/6623: $80\inter_queue[23][31:0]
  1789/6623: $80\inter_queue[22][31:0]
  1790/6623: $80\inter_queue[21][31:0]
  1791/6623: $80\inter_queue[20][31:0]
  1792/6623: $80\inter_queue[19][31:0]
  1793/6623: $80\inter_queue[18][31:0]
  1794/6623: $80\inter_queue[17][31:0]
  1795/6623: $80\inter_queue[16][31:0]
  1796/6623: $80\inter_queue[15][31:0]
  1797/6623: $80\inter_queue[14][31:0]
  1798/6623: $80\inter_queue[13][31:0]
  1799/6623: $80\inter_queue[12][31:0]
  1800/6623: $80\inter_queue[11][31:0]
  1801/6623: $80\inter_queue[10][31:0]
  1802/6623: $80\inter_queue[9][31:0]
  1803/6623: $80\inter_queue[8][31:0]
  1804/6623: $80\inter_queue[7][31:0]
  1805/6623: $80\inter_queue[6][31:0]
  1806/6623: $80\inter_queue[5][31:0]
  1807/6623: $80\inter_queue[4][31:0]
  1808/6623: $80\inter_queue[3][31:0]
  1809/6623: $80\inter_queue[2][31:0]
  1810/6623: $80\inter_queue[1][31:0]
  1811/6623: $80\inter_queue[0][31:0]
  1812/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4711_ADDR[5:0]$5578
  1813/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4711_DATA[31:0]$5579
  1814/6623: $81\full_q[0:0]
  1815/6623: $79\inter_queue[0][31:0]
  1816/6623: $79\inter_queue[53][31:0]
  1817/6623: $79\inter_queue[52][31:0]
  1818/6623: $79\inter_queue[51][31:0]
  1819/6623: $79\inter_queue[50][31:0]
  1820/6623: $79\inter_queue[49][31:0]
  1821/6623: $79\inter_queue[48][31:0]
  1822/6623: $79\inter_queue[47][31:0]
  1823/6623: $79\inter_queue[46][31:0]
  1824/6623: $79\inter_queue[45][31:0]
  1825/6623: $79\inter_queue[44][31:0]
  1826/6623: $79\inter_queue[43][31:0]
  1827/6623: $79\inter_queue[42][31:0]
  1828/6623: $79\inter_queue[41][31:0]
  1829/6623: $79\inter_queue[40][31:0]
  1830/6623: $79\inter_queue[39][31:0]
  1831/6623: $79\inter_queue[38][31:0]
  1832/6623: $79\inter_queue[37][31:0]
  1833/6623: $79\inter_queue[36][31:0]
  1834/6623: $79\inter_queue[35][31:0]
  1835/6623: $79\inter_queue[34][31:0]
  1836/6623: $79\inter_queue[33][31:0]
  1837/6623: $79\inter_queue[32][31:0]
  1838/6623: $79\inter_queue[31][31:0]
  1839/6623: $79\inter_queue[30][31:0]
  1840/6623: $79\inter_queue[29][31:0]
  1841/6623: $79\inter_queue[28][31:0]
  1842/6623: $79\inter_queue[27][31:0]
  1843/6623: $79\inter_queue[26][31:0]
  1844/6623: $79\inter_queue[25][31:0]
  1845/6623: $79\inter_queue[24][31:0]
  1846/6623: $79\inter_queue[23][31:0]
  1847/6623: $79\inter_queue[22][31:0]
  1848/6623: $79\inter_queue[21][31:0]
  1849/6623: $79\inter_queue[20][31:0]
  1850/6623: $79\inter_queue[19][31:0]
  1851/6623: $79\inter_queue[18][31:0]
  1852/6623: $79\inter_queue[17][31:0]
  1853/6623: $79\inter_queue[16][31:0]
  1854/6623: $79\inter_queue[15][31:0]
  1855/6623: $79\inter_queue[14][31:0]
  1856/6623: $79\inter_queue[13][31:0]
  1857/6623: $79\inter_queue[12][31:0]
  1858/6623: $79\inter_queue[11][31:0]
  1859/6623: $79\inter_queue[10][31:0]
  1860/6623: $79\inter_queue[9][31:0]
  1861/6623: $79\inter_queue[8][31:0]
  1862/6623: $79\inter_queue[7][31:0]
  1863/6623: $79\inter_queue[6][31:0]
  1864/6623: $79\inter_queue[5][31:0]
  1865/6623: $79\inter_queue[4][31:0]
  1866/6623: $79\inter_queue[3][31:0]
  1867/6623: $79\inter_queue[2][31:0]
  1868/6623: $79\inter_queue[1][31:0]
  1869/6623: $80\full_q[0:0]
  1870/6623: $42\cnt[5:0]
  1871/6623: $78\inter_queue[53][31:0]
  1872/6623: $78\inter_queue[52][31:0]
  1873/6623: $78\inter_queue[51][31:0]
  1874/6623: $78\inter_queue[50][31:0]
  1875/6623: $78\inter_queue[49][31:0]
  1876/6623: $78\inter_queue[48][31:0]
  1877/6623: $78\inter_queue[47][31:0]
  1878/6623: $78\inter_queue[46][31:0]
  1879/6623: $78\inter_queue[45][31:0]
  1880/6623: $78\inter_queue[44][31:0]
  1881/6623: $78\inter_queue[43][31:0]
  1882/6623: $78\inter_queue[42][31:0]
  1883/6623: $78\inter_queue[41][31:0]
  1884/6623: $78\inter_queue[40][31:0]
  1885/6623: $78\inter_queue[39][31:0]
  1886/6623: $78\inter_queue[38][31:0]
  1887/6623: $78\inter_queue[37][31:0]
  1888/6623: $78\inter_queue[36][31:0]
  1889/6623: $78\inter_queue[35][31:0]
  1890/6623: $78\inter_queue[34][31:0]
  1891/6623: $78\inter_queue[33][31:0]
  1892/6623: $78\inter_queue[32][31:0]
  1893/6623: $78\inter_queue[31][31:0]
  1894/6623: $78\inter_queue[30][31:0]
  1895/6623: $78\inter_queue[29][31:0]
  1896/6623: $78\inter_queue[28][31:0]
  1897/6623: $78\inter_queue[27][31:0]
  1898/6623: $78\inter_queue[26][31:0]
  1899/6623: $78\inter_queue[25][31:0]
  1900/6623: $78\inter_queue[24][31:0]
  1901/6623: $78\inter_queue[23][31:0]
  1902/6623: $78\inter_queue[22][31:0]
  1903/6623: $78\inter_queue[21][31:0]
  1904/6623: $78\inter_queue[20][31:0]
  1905/6623: $78\inter_queue[19][31:0]
  1906/6623: $78\inter_queue[18][31:0]
  1907/6623: $78\inter_queue[17][31:0]
  1908/6623: $78\inter_queue[16][31:0]
  1909/6623: $78\inter_queue[15][31:0]
  1910/6623: $78\inter_queue[14][31:0]
  1911/6623: $78\inter_queue[13][31:0]
  1912/6623: $78\inter_queue[12][31:0]
  1913/6623: $78\inter_queue[11][31:0]
  1914/6623: $78\inter_queue[10][31:0]
  1915/6623: $78\inter_queue[9][31:0]
  1916/6623: $78\inter_queue[8][31:0]
  1917/6623: $78\inter_queue[7][31:0]
  1918/6623: $78\inter_queue[6][31:0]
  1919/6623: $78\inter_queue[5][31:0]
  1920/6623: $78\inter_queue[4][31:0]
  1921/6623: $78\inter_queue[3][31:0]
  1922/6623: $78\inter_queue[2][31:0]
  1923/6623: $78\inter_queue[1][31:0]
  1924/6623: $78\inter_queue[0][31:0]
  1925/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4710_ADDR[5:0]$5568
  1926/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4710_DATA[31:0]$5569
  1927/6623: $79\full_q[0:0]
  1928/6623: $77\inter_queue[0][31:0]
  1929/6623: $77\inter_queue[53][31:0]
  1930/6623: $77\inter_queue[52][31:0]
  1931/6623: $77\inter_queue[51][31:0]
  1932/6623: $77\inter_queue[50][31:0]
  1933/6623: $77\inter_queue[49][31:0]
  1934/6623: $77\inter_queue[48][31:0]
  1935/6623: $77\inter_queue[47][31:0]
  1936/6623: $77\inter_queue[46][31:0]
  1937/6623: $77\inter_queue[45][31:0]
  1938/6623: $77\inter_queue[44][31:0]
  1939/6623: $77\inter_queue[43][31:0]
  1940/6623: $77\inter_queue[42][31:0]
  1941/6623: $77\inter_queue[41][31:0]
  1942/6623: $77\inter_queue[40][31:0]
  1943/6623: $77\inter_queue[39][31:0]
  1944/6623: $77\inter_queue[38][31:0]
  1945/6623: $77\inter_queue[37][31:0]
  1946/6623: $77\inter_queue[36][31:0]
  1947/6623: $77\inter_queue[35][31:0]
  1948/6623: $77\inter_queue[34][31:0]
  1949/6623: $77\inter_queue[33][31:0]
  1950/6623: $77\inter_queue[32][31:0]
  1951/6623: $77\inter_queue[31][31:0]
  1952/6623: $77\inter_queue[30][31:0]
  1953/6623: $77\inter_queue[29][31:0]
  1954/6623: $77\inter_queue[28][31:0]
  1955/6623: $77\inter_queue[27][31:0]
  1956/6623: $77\inter_queue[26][31:0]
  1957/6623: $77\inter_queue[25][31:0]
  1958/6623: $77\inter_queue[24][31:0]
  1959/6623: $77\inter_queue[23][31:0]
  1960/6623: $77\inter_queue[22][31:0]
  1961/6623: $77\inter_queue[21][31:0]
  1962/6623: $77\inter_queue[20][31:0]
  1963/6623: $77\inter_queue[19][31:0]
  1964/6623: $77\inter_queue[18][31:0]
  1965/6623: $77\inter_queue[17][31:0]
  1966/6623: $77\inter_queue[16][31:0]
  1967/6623: $77\inter_queue[15][31:0]
  1968/6623: $77\inter_queue[14][31:0]
  1969/6623: $77\inter_queue[13][31:0]
  1970/6623: $77\inter_queue[12][31:0]
  1971/6623: $77\inter_queue[11][31:0]
  1972/6623: $77\inter_queue[10][31:0]
  1973/6623: $77\inter_queue[9][31:0]
  1974/6623: $77\inter_queue[8][31:0]
  1975/6623: $77\inter_queue[7][31:0]
  1976/6623: $77\inter_queue[6][31:0]
  1977/6623: $77\inter_queue[5][31:0]
  1978/6623: $77\inter_queue[4][31:0]
  1979/6623: $77\inter_queue[3][31:0]
  1980/6623: $77\inter_queue[2][31:0]
  1981/6623: $77\inter_queue[1][31:0]
  1982/6623: $78\full_q[0:0]
  1983/6623: $41\cnt[5:0]
  1984/6623: $76\inter_queue[53][31:0]
  1985/6623: $76\inter_queue[52][31:0]
  1986/6623: $76\inter_queue[51][31:0]
  1987/6623: $76\inter_queue[50][31:0]
  1988/6623: $76\inter_queue[49][31:0]
  1989/6623: $76\inter_queue[48][31:0]
  1990/6623: $76\inter_queue[47][31:0]
  1991/6623: $76\inter_queue[46][31:0]
  1992/6623: $76\inter_queue[45][31:0]
  1993/6623: $76\inter_queue[44][31:0]
  1994/6623: $76\inter_queue[43][31:0]
  1995/6623: $76\inter_queue[42][31:0]
  1996/6623: $76\inter_queue[41][31:0]
  1997/6623: $76\inter_queue[40][31:0]
  1998/6623: $76\inter_queue[39][31:0]
  1999/6623: $76\inter_queue[38][31:0]
  2000/6623: $76\inter_queue[37][31:0]
  2001/6623: $76\inter_queue[36][31:0]
  2002/6623: $76\inter_queue[35][31:0]
  2003/6623: $76\inter_queue[34][31:0]
  2004/6623: $76\inter_queue[33][31:0]
  2005/6623: $76\inter_queue[32][31:0]
  2006/6623: $76\inter_queue[31][31:0]
  2007/6623: $76\inter_queue[30][31:0]
  2008/6623: $76\inter_queue[29][31:0]
  2009/6623: $76\inter_queue[28][31:0]
  2010/6623: $76\inter_queue[27][31:0]
  2011/6623: $76\inter_queue[26][31:0]
  2012/6623: $76\inter_queue[25][31:0]
  2013/6623: $76\inter_queue[24][31:0]
  2014/6623: $76\inter_queue[23][31:0]
  2015/6623: $76\inter_queue[22][31:0]
  2016/6623: $76\inter_queue[21][31:0]
  2017/6623: $76\inter_queue[20][31:0]
  2018/6623: $76\inter_queue[19][31:0]
  2019/6623: $76\inter_queue[18][31:0]
  2020/6623: $76\inter_queue[17][31:0]
  2021/6623: $76\inter_queue[16][31:0]
  2022/6623: $76\inter_queue[15][31:0]
  2023/6623: $76\inter_queue[14][31:0]
  2024/6623: $76\inter_queue[13][31:0]
  2025/6623: $76\inter_queue[12][31:0]
  2026/6623: $76\inter_queue[11][31:0]
  2027/6623: $76\inter_queue[10][31:0]
  2028/6623: $76\inter_queue[9][31:0]
  2029/6623: $76\inter_queue[8][31:0]
  2030/6623: $76\inter_queue[7][31:0]
  2031/6623: $76\inter_queue[6][31:0]
  2032/6623: $76\inter_queue[5][31:0]
  2033/6623: $76\inter_queue[4][31:0]
  2034/6623: $76\inter_queue[3][31:0]
  2035/6623: $76\inter_queue[2][31:0]
  2036/6623: $76\inter_queue[1][31:0]
  2037/6623: $76\inter_queue[0][31:0]
  2038/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4709_ADDR[5:0]$5558
  2039/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4709_DATA[31:0]$5559
  2040/6623: $77\full_q[0:0]
  2041/6623: $75\inter_queue[0][31:0]
  2042/6623: $75\inter_queue[53][31:0]
  2043/6623: $75\inter_queue[52][31:0]
  2044/6623: $75\inter_queue[51][31:0]
  2045/6623: $75\inter_queue[50][31:0]
  2046/6623: $75\inter_queue[49][31:0]
  2047/6623: $75\inter_queue[48][31:0]
  2048/6623: $75\inter_queue[47][31:0]
  2049/6623: $75\inter_queue[46][31:0]
  2050/6623: $75\inter_queue[45][31:0]
  2051/6623: $75\inter_queue[44][31:0]
  2052/6623: $75\inter_queue[43][31:0]
  2053/6623: $75\inter_queue[42][31:0]
  2054/6623: $75\inter_queue[41][31:0]
  2055/6623: $75\inter_queue[40][31:0]
  2056/6623: $75\inter_queue[39][31:0]
  2057/6623: $75\inter_queue[38][31:0]
  2058/6623: $75\inter_queue[37][31:0]
  2059/6623: $75\inter_queue[36][31:0]
  2060/6623: $75\inter_queue[35][31:0]
  2061/6623: $75\inter_queue[34][31:0]
  2062/6623: $75\inter_queue[33][31:0]
  2063/6623: $75\inter_queue[32][31:0]
  2064/6623: $75\inter_queue[31][31:0]
  2065/6623: $75\inter_queue[30][31:0]
  2066/6623: $75\inter_queue[29][31:0]
  2067/6623: $75\inter_queue[28][31:0]
  2068/6623: $75\inter_queue[27][31:0]
  2069/6623: $75\inter_queue[26][31:0]
  2070/6623: $75\inter_queue[25][31:0]
  2071/6623: $75\inter_queue[24][31:0]
  2072/6623: $75\inter_queue[23][31:0]
  2073/6623: $75\inter_queue[22][31:0]
  2074/6623: $75\inter_queue[21][31:0]
  2075/6623: $75\inter_queue[20][31:0]
  2076/6623: $75\inter_queue[19][31:0]
  2077/6623: $75\inter_queue[18][31:0]
  2078/6623: $75\inter_queue[17][31:0]
  2079/6623: $75\inter_queue[16][31:0]
  2080/6623: $75\inter_queue[15][31:0]
  2081/6623: $75\inter_queue[14][31:0]
  2082/6623: $75\inter_queue[13][31:0]
  2083/6623: $75\inter_queue[12][31:0]
  2084/6623: $75\inter_queue[11][31:0]
  2085/6623: $75\inter_queue[10][31:0]
  2086/6623: $75\inter_queue[9][31:0]
  2087/6623: $75\inter_queue[8][31:0]
  2088/6623: $75\inter_queue[7][31:0]
  2089/6623: $75\inter_queue[6][31:0]
  2090/6623: $75\inter_queue[5][31:0]
  2091/6623: $75\inter_queue[4][31:0]
  2092/6623: $75\inter_queue[3][31:0]
  2093/6623: $75\inter_queue[2][31:0]
  2094/6623: $75\inter_queue[1][31:0]
  2095/6623: $76\full_q[0:0]
  2096/6623: $40\cnt[5:0]
  2097/6623: $74\inter_queue[53][31:0]
  2098/6623: $74\inter_queue[52][31:0]
  2099/6623: $74\inter_queue[51][31:0]
  2100/6623: $74\inter_queue[50][31:0]
  2101/6623: $74\inter_queue[49][31:0]
  2102/6623: $74\inter_queue[48][31:0]
  2103/6623: $74\inter_queue[47][31:0]
  2104/6623: $74\inter_queue[46][31:0]
  2105/6623: $74\inter_queue[45][31:0]
  2106/6623: $74\inter_queue[44][31:0]
  2107/6623: $74\inter_queue[43][31:0]
  2108/6623: $74\inter_queue[42][31:0]
  2109/6623: $74\inter_queue[41][31:0]
  2110/6623: $74\inter_queue[40][31:0]
  2111/6623: $74\inter_queue[39][31:0]
  2112/6623: $74\inter_queue[38][31:0]
  2113/6623: $74\inter_queue[37][31:0]
  2114/6623: $74\inter_queue[36][31:0]
  2115/6623: $74\inter_queue[35][31:0]
  2116/6623: $74\inter_queue[34][31:0]
  2117/6623: $74\inter_queue[33][31:0]
  2118/6623: $74\inter_queue[32][31:0]
  2119/6623: $74\inter_queue[31][31:0]
  2120/6623: $74\inter_queue[30][31:0]
  2121/6623: $74\inter_queue[29][31:0]
  2122/6623: $74\inter_queue[28][31:0]
  2123/6623: $74\inter_queue[27][31:0]
  2124/6623: $74\inter_queue[26][31:0]
  2125/6623: $74\inter_queue[25][31:0]
  2126/6623: $74\inter_queue[24][31:0]
  2127/6623: $74\inter_queue[23][31:0]
  2128/6623: $74\inter_queue[22][31:0]
  2129/6623: $74\inter_queue[21][31:0]
  2130/6623: $74\inter_queue[20][31:0]
  2131/6623: $74\inter_queue[19][31:0]
  2132/6623: $74\inter_queue[18][31:0]
  2133/6623: $74\inter_queue[17][31:0]
  2134/6623: $74\inter_queue[16][31:0]
  2135/6623: $74\inter_queue[15][31:0]
  2136/6623: $74\inter_queue[14][31:0]
  2137/6623: $74\inter_queue[13][31:0]
  2138/6623: $74\inter_queue[12][31:0]
  2139/6623: $74\inter_queue[11][31:0]
  2140/6623: $74\inter_queue[10][31:0]
  2141/6623: $74\inter_queue[9][31:0]
  2142/6623: $74\inter_queue[8][31:0]
  2143/6623: $74\inter_queue[7][31:0]
  2144/6623: $74\inter_queue[6][31:0]
  2145/6623: $74\inter_queue[5][31:0]
  2146/6623: $74\inter_queue[4][31:0]
  2147/6623: $74\inter_queue[3][31:0]
  2148/6623: $74\inter_queue[2][31:0]
  2149/6623: $74\inter_queue[1][31:0]
  2150/6623: $74\inter_queue[0][31:0]
  2151/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4708_ADDR[5:0]$5548
  2152/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4708_DATA[31:0]$5549
  2153/6623: $75\full_q[0:0]
  2154/6623: $73\inter_queue[0][31:0]
  2155/6623: $73\inter_queue[53][31:0]
  2156/6623: $73\inter_queue[52][31:0]
  2157/6623: $73\inter_queue[51][31:0]
  2158/6623: $73\inter_queue[50][31:0]
  2159/6623: $73\inter_queue[49][31:0]
  2160/6623: $73\inter_queue[48][31:0]
  2161/6623: $73\inter_queue[47][31:0]
  2162/6623: $73\inter_queue[46][31:0]
  2163/6623: $73\inter_queue[45][31:0]
  2164/6623: $73\inter_queue[44][31:0]
  2165/6623: $73\inter_queue[43][31:0]
  2166/6623: $73\inter_queue[42][31:0]
  2167/6623: $73\inter_queue[41][31:0]
  2168/6623: $73\inter_queue[40][31:0]
  2169/6623: $73\inter_queue[39][31:0]
  2170/6623: $73\inter_queue[38][31:0]
  2171/6623: $73\inter_queue[37][31:0]
  2172/6623: $73\inter_queue[36][31:0]
  2173/6623: $73\inter_queue[35][31:0]
  2174/6623: $73\inter_queue[34][31:0]
  2175/6623: $73\inter_queue[33][31:0]
  2176/6623: $73\inter_queue[32][31:0]
  2177/6623: $73\inter_queue[31][31:0]
  2178/6623: $73\inter_queue[30][31:0]
  2179/6623: $73\inter_queue[29][31:0]
  2180/6623: $73\inter_queue[28][31:0]
  2181/6623: $73\inter_queue[27][31:0]
  2182/6623: $73\inter_queue[26][31:0]
  2183/6623: $73\inter_queue[25][31:0]
  2184/6623: $73\inter_queue[24][31:0]
  2185/6623: $73\inter_queue[23][31:0]
  2186/6623: $73\inter_queue[22][31:0]
  2187/6623: $73\inter_queue[21][31:0]
  2188/6623: $73\inter_queue[20][31:0]
  2189/6623: $73\inter_queue[19][31:0]
  2190/6623: $73\inter_queue[18][31:0]
  2191/6623: $73\inter_queue[17][31:0]
  2192/6623: $73\inter_queue[16][31:0]
  2193/6623: $73\inter_queue[15][31:0]
  2194/6623: $73\inter_queue[14][31:0]
  2195/6623: $73\inter_queue[13][31:0]
  2196/6623: $73\inter_queue[12][31:0]
  2197/6623: $73\inter_queue[11][31:0]
  2198/6623: $73\inter_queue[10][31:0]
  2199/6623: $73\inter_queue[9][31:0]
  2200/6623: $73\inter_queue[8][31:0]
  2201/6623: $73\inter_queue[7][31:0]
  2202/6623: $73\inter_queue[6][31:0]
  2203/6623: $73\inter_queue[5][31:0]
  2204/6623: $73\inter_queue[4][31:0]
  2205/6623: $73\inter_queue[3][31:0]
  2206/6623: $73\inter_queue[2][31:0]
  2207/6623: $73\inter_queue[1][31:0]
  2208/6623: $74\full_q[0:0]
  2209/6623: $39\cnt[5:0]
  2210/6623: $72\inter_queue[53][31:0]
  2211/6623: $72\inter_queue[52][31:0]
  2212/6623: $72\inter_queue[51][31:0]
  2213/6623: $72\inter_queue[50][31:0]
  2214/6623: $72\inter_queue[49][31:0]
  2215/6623: $72\inter_queue[48][31:0]
  2216/6623: $72\inter_queue[47][31:0]
  2217/6623: $72\inter_queue[46][31:0]
  2218/6623: $72\inter_queue[45][31:0]
  2219/6623: $72\inter_queue[44][31:0]
  2220/6623: $72\inter_queue[43][31:0]
  2221/6623: $72\inter_queue[42][31:0]
  2222/6623: $72\inter_queue[41][31:0]
  2223/6623: $72\inter_queue[40][31:0]
  2224/6623: $72\inter_queue[39][31:0]
  2225/6623: $72\inter_queue[38][31:0]
  2226/6623: $72\inter_queue[37][31:0]
  2227/6623: $72\inter_queue[36][31:0]
  2228/6623: $72\inter_queue[35][31:0]
  2229/6623: $72\inter_queue[34][31:0]
  2230/6623: $72\inter_queue[33][31:0]
  2231/6623: $72\inter_queue[32][31:0]
  2232/6623: $72\inter_queue[31][31:0]
  2233/6623: $72\inter_queue[30][31:0]
  2234/6623: $72\inter_queue[29][31:0]
  2235/6623: $72\inter_queue[28][31:0]
  2236/6623: $72\inter_queue[27][31:0]
  2237/6623: $72\inter_queue[26][31:0]
  2238/6623: $72\inter_queue[25][31:0]
  2239/6623: $72\inter_queue[24][31:0]
  2240/6623: $72\inter_queue[23][31:0]
  2241/6623: $72\inter_queue[22][31:0]
  2242/6623: $72\inter_queue[21][31:0]
  2243/6623: $72\inter_queue[20][31:0]
  2244/6623: $72\inter_queue[19][31:0]
  2245/6623: $72\inter_queue[18][31:0]
  2246/6623: $72\inter_queue[17][31:0]
  2247/6623: $72\inter_queue[16][31:0]
  2248/6623: $72\inter_queue[15][31:0]
  2249/6623: $72\inter_queue[14][31:0]
  2250/6623: $72\inter_queue[13][31:0]
  2251/6623: $72\inter_queue[12][31:0]
  2252/6623: $72\inter_queue[11][31:0]
  2253/6623: $72\inter_queue[10][31:0]
  2254/6623: $72\inter_queue[9][31:0]
  2255/6623: $72\inter_queue[8][31:0]
  2256/6623: $72\inter_queue[7][31:0]
  2257/6623: $72\inter_queue[6][31:0]
  2258/6623: $72\inter_queue[5][31:0]
  2259/6623: $72\inter_queue[4][31:0]
  2260/6623: $72\inter_queue[3][31:0]
  2261/6623: $72\inter_queue[2][31:0]
  2262/6623: $72\inter_queue[1][31:0]
  2263/6623: $72\inter_queue[0][31:0]
  2264/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4707_ADDR[5:0]$5538
  2265/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4707_DATA[31:0]$5539
  2266/6623: $73\full_q[0:0]
  2267/6623: $71\inter_queue[0][31:0]
  2268/6623: $71\inter_queue[53][31:0]
  2269/6623: $71\inter_queue[52][31:0]
  2270/6623: $71\inter_queue[51][31:0]
  2271/6623: $71\inter_queue[50][31:0]
  2272/6623: $71\inter_queue[49][31:0]
  2273/6623: $71\inter_queue[48][31:0]
  2274/6623: $71\inter_queue[47][31:0]
  2275/6623: $71\inter_queue[46][31:0]
  2276/6623: $71\inter_queue[45][31:0]
  2277/6623: $71\inter_queue[44][31:0]
  2278/6623: $71\inter_queue[43][31:0]
  2279/6623: $71\inter_queue[42][31:0]
  2280/6623: $71\inter_queue[41][31:0]
  2281/6623: $71\inter_queue[40][31:0]
  2282/6623: $71\inter_queue[39][31:0]
  2283/6623: $71\inter_queue[38][31:0]
  2284/6623: $71\inter_queue[37][31:0]
  2285/6623: $71\inter_queue[36][31:0]
  2286/6623: $71\inter_queue[35][31:0]
  2287/6623: $71\inter_queue[34][31:0]
  2288/6623: $71\inter_queue[33][31:0]
  2289/6623: $71\inter_queue[32][31:0]
  2290/6623: $71\inter_queue[31][31:0]
  2291/6623: $71\inter_queue[30][31:0]
  2292/6623: $71\inter_queue[29][31:0]
  2293/6623: $71\inter_queue[28][31:0]
  2294/6623: $71\inter_queue[27][31:0]
  2295/6623: $71\inter_queue[26][31:0]
  2296/6623: $71\inter_queue[25][31:0]
  2297/6623: $71\inter_queue[24][31:0]
  2298/6623: $71\inter_queue[23][31:0]
  2299/6623: $71\inter_queue[22][31:0]
  2300/6623: $71\inter_queue[21][31:0]
  2301/6623: $71\inter_queue[20][31:0]
  2302/6623: $71\inter_queue[19][31:0]
  2303/6623: $71\inter_queue[18][31:0]
  2304/6623: $71\inter_queue[17][31:0]
  2305/6623: $71\inter_queue[16][31:0]
  2306/6623: $71\inter_queue[15][31:0]
  2307/6623: $71\inter_queue[14][31:0]
  2308/6623: $71\inter_queue[13][31:0]
  2309/6623: $71\inter_queue[12][31:0]
  2310/6623: $71\inter_queue[11][31:0]
  2311/6623: $71\inter_queue[10][31:0]
  2312/6623: $71\inter_queue[9][31:0]
  2313/6623: $71\inter_queue[8][31:0]
  2314/6623: $71\inter_queue[7][31:0]
  2315/6623: $71\inter_queue[6][31:0]
  2316/6623: $71\inter_queue[5][31:0]
  2317/6623: $71\inter_queue[4][31:0]
  2318/6623: $71\inter_queue[3][31:0]
  2319/6623: $71\inter_queue[2][31:0]
  2320/6623: $71\inter_queue[1][31:0]
  2321/6623: $72\full_q[0:0]
  2322/6623: $38\cnt[5:0]
  2323/6623: $70\inter_queue[53][31:0]
  2324/6623: $70\inter_queue[52][31:0]
  2325/6623: $70\inter_queue[51][31:0]
  2326/6623: $70\inter_queue[50][31:0]
  2327/6623: $70\inter_queue[49][31:0]
  2328/6623: $70\inter_queue[48][31:0]
  2329/6623: $70\inter_queue[47][31:0]
  2330/6623: $70\inter_queue[46][31:0]
  2331/6623: $70\inter_queue[45][31:0]
  2332/6623: $70\inter_queue[44][31:0]
  2333/6623: $70\inter_queue[43][31:0]
  2334/6623: $70\inter_queue[42][31:0]
  2335/6623: $70\inter_queue[41][31:0]
  2336/6623: $70\inter_queue[40][31:0]
  2337/6623: $70\inter_queue[39][31:0]
  2338/6623: $70\inter_queue[38][31:0]
  2339/6623: $70\inter_queue[37][31:0]
  2340/6623: $70\inter_queue[36][31:0]
  2341/6623: $70\inter_queue[35][31:0]
  2342/6623: $70\inter_queue[34][31:0]
  2343/6623: $70\inter_queue[33][31:0]
  2344/6623: $70\inter_queue[32][31:0]
  2345/6623: $70\inter_queue[31][31:0]
  2346/6623: $70\inter_queue[30][31:0]
  2347/6623: $70\inter_queue[29][31:0]
  2348/6623: $70\inter_queue[28][31:0]
  2349/6623: $70\inter_queue[27][31:0]
  2350/6623: $70\inter_queue[26][31:0]
  2351/6623: $70\inter_queue[25][31:0]
  2352/6623: $70\inter_queue[24][31:0]
  2353/6623: $70\inter_queue[23][31:0]
  2354/6623: $70\inter_queue[22][31:0]
  2355/6623: $70\inter_queue[21][31:0]
  2356/6623: $70\inter_queue[20][31:0]
  2357/6623: $70\inter_queue[19][31:0]
  2358/6623: $70\inter_queue[18][31:0]
  2359/6623: $70\inter_queue[17][31:0]
  2360/6623: $70\inter_queue[16][31:0]
  2361/6623: $70\inter_queue[15][31:0]
  2362/6623: $70\inter_queue[14][31:0]
  2363/6623: $70\inter_queue[13][31:0]
  2364/6623: $70\inter_queue[12][31:0]
  2365/6623: $70\inter_queue[11][31:0]
  2366/6623: $70\inter_queue[10][31:0]
  2367/6623: $70\inter_queue[9][31:0]
  2368/6623: $70\inter_queue[8][31:0]
  2369/6623: $70\inter_queue[7][31:0]
  2370/6623: $70\inter_queue[6][31:0]
  2371/6623: $70\inter_queue[5][31:0]
  2372/6623: $70\inter_queue[4][31:0]
  2373/6623: $70\inter_queue[3][31:0]
  2374/6623: $70\inter_queue[2][31:0]
  2375/6623: $70\inter_queue[1][31:0]
  2376/6623: $70\inter_queue[0][31:0]
  2377/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4706_ADDR[5:0]$5528
  2378/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4706_DATA[31:0]$5529
  2379/6623: $71\full_q[0:0]
  2380/6623: $69\inter_queue[0][31:0]
  2381/6623: $69\inter_queue[53][31:0]
  2382/6623: $69\inter_queue[52][31:0]
  2383/6623: $69\inter_queue[51][31:0]
  2384/6623: $69\inter_queue[50][31:0]
  2385/6623: $69\inter_queue[49][31:0]
  2386/6623: $69\inter_queue[48][31:0]
  2387/6623: $69\inter_queue[47][31:0]
  2388/6623: $69\inter_queue[46][31:0]
  2389/6623: $69\inter_queue[45][31:0]
  2390/6623: $69\inter_queue[44][31:0]
  2391/6623: $69\inter_queue[43][31:0]
  2392/6623: $69\inter_queue[42][31:0]
  2393/6623: $69\inter_queue[41][31:0]
  2394/6623: $69\inter_queue[40][31:0]
  2395/6623: $69\inter_queue[39][31:0]
  2396/6623: $69\inter_queue[38][31:0]
  2397/6623: $69\inter_queue[37][31:0]
  2398/6623: $69\inter_queue[36][31:0]
  2399/6623: $69\inter_queue[35][31:0]
  2400/6623: $69\inter_queue[34][31:0]
  2401/6623: $69\inter_queue[33][31:0]
  2402/6623: $69\inter_queue[32][31:0]
  2403/6623: $69\inter_queue[31][31:0]
  2404/6623: $69\inter_queue[30][31:0]
  2405/6623: $69\inter_queue[29][31:0]
  2406/6623: $69\inter_queue[28][31:0]
  2407/6623: $69\inter_queue[27][31:0]
  2408/6623: $69\inter_queue[26][31:0]
  2409/6623: $69\inter_queue[25][31:0]
  2410/6623: $69\inter_queue[24][31:0]
  2411/6623: $69\inter_queue[23][31:0]
  2412/6623: $69\inter_queue[22][31:0]
  2413/6623: $69\inter_queue[21][31:0]
  2414/6623: $69\inter_queue[20][31:0]
  2415/6623: $69\inter_queue[19][31:0]
  2416/6623: $69\inter_queue[18][31:0]
  2417/6623: $69\inter_queue[17][31:0]
  2418/6623: $69\inter_queue[16][31:0]
  2419/6623: $69\inter_queue[15][31:0]
  2420/6623: $69\inter_queue[14][31:0]
  2421/6623: $69\inter_queue[13][31:0]
  2422/6623: $69\inter_queue[12][31:0]
  2423/6623: $69\inter_queue[11][31:0]
  2424/6623: $69\inter_queue[10][31:0]
  2425/6623: $69\inter_queue[9][31:0]
  2426/6623: $69\inter_queue[8][31:0]
  2427/6623: $69\inter_queue[7][31:0]
  2428/6623: $69\inter_queue[6][31:0]
  2429/6623: $69\inter_queue[5][31:0]
  2430/6623: $69\inter_queue[4][31:0]
  2431/6623: $69\inter_queue[3][31:0]
  2432/6623: $69\inter_queue[2][31:0]
  2433/6623: $69\inter_queue[1][31:0]
  2434/6623: $70\full_q[0:0]
  2435/6623: $37\cnt[5:0]
  2436/6623: $68\inter_queue[53][31:0]
  2437/6623: $68\inter_queue[52][31:0]
  2438/6623: $68\inter_queue[51][31:0]
  2439/6623: $68\inter_queue[50][31:0]
  2440/6623: $68\inter_queue[49][31:0]
  2441/6623: $68\inter_queue[48][31:0]
  2442/6623: $68\inter_queue[47][31:0]
  2443/6623: $68\inter_queue[46][31:0]
  2444/6623: $68\inter_queue[45][31:0]
  2445/6623: $68\inter_queue[44][31:0]
  2446/6623: $68\inter_queue[43][31:0]
  2447/6623: $68\inter_queue[42][31:0]
  2448/6623: $68\inter_queue[41][31:0]
  2449/6623: $68\inter_queue[40][31:0]
  2450/6623: $68\inter_queue[39][31:0]
  2451/6623: $68\inter_queue[38][31:0]
  2452/6623: $68\inter_queue[37][31:0]
  2453/6623: $68\inter_queue[36][31:0]
  2454/6623: $68\inter_queue[35][31:0]
  2455/6623: $68\inter_queue[34][31:0]
  2456/6623: $68\inter_queue[33][31:0]
  2457/6623: $68\inter_queue[32][31:0]
  2458/6623: $68\inter_queue[31][31:0]
  2459/6623: $68\inter_queue[30][31:0]
  2460/6623: $68\inter_queue[29][31:0]
  2461/6623: $68\inter_queue[28][31:0]
  2462/6623: $68\inter_queue[27][31:0]
  2463/6623: $68\inter_queue[26][31:0]
  2464/6623: $68\inter_queue[25][31:0]
  2465/6623: $68\inter_queue[24][31:0]
  2466/6623: $68\inter_queue[23][31:0]
  2467/6623: $68\inter_queue[22][31:0]
  2468/6623: $68\inter_queue[21][31:0]
  2469/6623: $68\inter_queue[20][31:0]
  2470/6623: $68\inter_queue[19][31:0]
  2471/6623: $68\inter_queue[18][31:0]
  2472/6623: $68\inter_queue[17][31:0]
  2473/6623: $68\inter_queue[16][31:0]
  2474/6623: $68\inter_queue[15][31:0]
  2475/6623: $68\inter_queue[14][31:0]
  2476/6623: $68\inter_queue[13][31:0]
  2477/6623: $68\inter_queue[12][31:0]
  2478/6623: $68\inter_queue[11][31:0]
  2479/6623: $68\inter_queue[10][31:0]
  2480/6623: $68\inter_queue[9][31:0]
  2481/6623: $68\inter_queue[8][31:0]
  2482/6623: $68\inter_queue[7][31:0]
  2483/6623: $68\inter_queue[6][31:0]
  2484/6623: $68\inter_queue[5][31:0]
  2485/6623: $68\inter_queue[4][31:0]
  2486/6623: $68\inter_queue[3][31:0]
  2487/6623: $68\inter_queue[2][31:0]
  2488/6623: $68\inter_queue[1][31:0]
  2489/6623: $68\inter_queue[0][31:0]
  2490/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4705_ADDR[5:0]$5518
  2491/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4705_DATA[31:0]$5519
  2492/6623: $69\full_q[0:0]
  2493/6623: $67\inter_queue[0][31:0]
  2494/6623: $67\inter_queue[53][31:0]
  2495/6623: $67\inter_queue[52][31:0]
  2496/6623: $67\inter_queue[51][31:0]
  2497/6623: $67\inter_queue[50][31:0]
  2498/6623: $67\inter_queue[49][31:0]
  2499/6623: $67\inter_queue[48][31:0]
  2500/6623: $67\inter_queue[47][31:0]
  2501/6623: $67\inter_queue[46][31:0]
  2502/6623: $67\inter_queue[45][31:0]
  2503/6623: $67\inter_queue[44][31:0]
  2504/6623: $67\inter_queue[43][31:0]
  2505/6623: $67\inter_queue[42][31:0]
  2506/6623: $67\inter_queue[41][31:0]
  2507/6623: $67\inter_queue[40][31:0]
  2508/6623: $67\inter_queue[39][31:0]
  2509/6623: $67\inter_queue[38][31:0]
  2510/6623: $67\inter_queue[37][31:0]
  2511/6623: $67\inter_queue[36][31:0]
  2512/6623: $67\inter_queue[35][31:0]
  2513/6623: $67\inter_queue[34][31:0]
  2514/6623: $67\inter_queue[33][31:0]
  2515/6623: $67\inter_queue[32][31:0]
  2516/6623: $67\inter_queue[31][31:0]
  2517/6623: $67\inter_queue[30][31:0]
  2518/6623: $67\inter_queue[29][31:0]
  2519/6623: $67\inter_queue[28][31:0]
  2520/6623: $67\inter_queue[27][31:0]
  2521/6623: $67\inter_queue[26][31:0]
  2522/6623: $67\inter_queue[25][31:0]
  2523/6623: $67\inter_queue[24][31:0]
  2524/6623: $67\inter_queue[23][31:0]
  2525/6623: $67\inter_queue[22][31:0]
  2526/6623: $67\inter_queue[21][31:0]
  2527/6623: $67\inter_queue[20][31:0]
  2528/6623: $67\inter_queue[19][31:0]
  2529/6623: $67\inter_queue[18][31:0]
  2530/6623: $67\inter_queue[17][31:0]
  2531/6623: $67\inter_queue[16][31:0]
  2532/6623: $67\inter_queue[15][31:0]
  2533/6623: $67\inter_queue[14][31:0]
  2534/6623: $67\inter_queue[13][31:0]
  2535/6623: $67\inter_queue[12][31:0]
  2536/6623: $67\inter_queue[11][31:0]
  2537/6623: $67\inter_queue[10][31:0]
  2538/6623: $67\inter_queue[9][31:0]
  2539/6623: $67\inter_queue[8][31:0]
  2540/6623: $67\inter_queue[7][31:0]
  2541/6623: $67\inter_queue[6][31:0]
  2542/6623: $67\inter_queue[5][31:0]
  2543/6623: $67\inter_queue[4][31:0]
  2544/6623: $67\inter_queue[3][31:0]
  2545/6623: $67\inter_queue[2][31:0]
  2546/6623: $67\inter_queue[1][31:0]
  2547/6623: $68\full_q[0:0]
  2548/6623: $36\cnt[5:0]
  2549/6623: $66\inter_queue[53][31:0]
  2550/6623: $66\inter_queue[52][31:0]
  2551/6623: $66\inter_queue[51][31:0]
  2552/6623: $66\inter_queue[50][31:0]
  2553/6623: $66\inter_queue[49][31:0]
  2554/6623: $66\inter_queue[48][31:0]
  2555/6623: $66\inter_queue[47][31:0]
  2556/6623: $66\inter_queue[46][31:0]
  2557/6623: $66\inter_queue[45][31:0]
  2558/6623: $66\inter_queue[44][31:0]
  2559/6623: $66\inter_queue[43][31:0]
  2560/6623: $66\inter_queue[42][31:0]
  2561/6623: $66\inter_queue[41][31:0]
  2562/6623: $66\inter_queue[40][31:0]
  2563/6623: $66\inter_queue[39][31:0]
  2564/6623: $66\inter_queue[38][31:0]
  2565/6623: $66\inter_queue[37][31:0]
  2566/6623: $66\inter_queue[36][31:0]
  2567/6623: $66\inter_queue[35][31:0]
  2568/6623: $66\inter_queue[34][31:0]
  2569/6623: $66\inter_queue[33][31:0]
  2570/6623: $66\inter_queue[32][31:0]
  2571/6623: $66\inter_queue[31][31:0]
  2572/6623: $66\inter_queue[30][31:0]
  2573/6623: $66\inter_queue[29][31:0]
  2574/6623: $66\inter_queue[28][31:0]
  2575/6623: $66\inter_queue[27][31:0]
  2576/6623: $66\inter_queue[26][31:0]
  2577/6623: $66\inter_queue[25][31:0]
  2578/6623: $66\inter_queue[24][31:0]
  2579/6623: $66\inter_queue[23][31:0]
  2580/6623: $66\inter_queue[22][31:0]
  2581/6623: $66\inter_queue[21][31:0]
  2582/6623: $66\inter_queue[20][31:0]
  2583/6623: $66\inter_queue[19][31:0]
  2584/6623: $66\inter_queue[18][31:0]
  2585/6623: $66\inter_queue[17][31:0]
  2586/6623: $66\inter_queue[16][31:0]
  2587/6623: $66\inter_queue[15][31:0]
  2588/6623: $66\inter_queue[14][31:0]
  2589/6623: $66\inter_queue[13][31:0]
  2590/6623: $66\inter_queue[12][31:0]
  2591/6623: $66\inter_queue[11][31:0]
  2592/6623: $66\inter_queue[10][31:0]
  2593/6623: $66\inter_queue[9][31:0]
  2594/6623: $66\inter_queue[8][31:0]
  2595/6623: $66\inter_queue[7][31:0]
  2596/6623: $66\inter_queue[6][31:0]
  2597/6623: $66\inter_queue[5][31:0]
  2598/6623: $66\inter_queue[4][31:0]
  2599/6623: $66\inter_queue[3][31:0]
  2600/6623: $66\inter_queue[2][31:0]
  2601/6623: $66\inter_queue[1][31:0]
  2602/6623: $66\inter_queue[0][31:0]
  2603/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4704_ADDR[5:0]$5508
  2604/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4704_DATA[31:0]$5509
  2605/6623: $67\full_q[0:0]
  2606/6623: $65\inter_queue[0][31:0]
  2607/6623: $65\inter_queue[53][31:0]
  2608/6623: $65\inter_queue[52][31:0]
  2609/6623: $65\inter_queue[51][31:0]
  2610/6623: $65\inter_queue[50][31:0]
  2611/6623: $65\inter_queue[49][31:0]
  2612/6623: $65\inter_queue[48][31:0]
  2613/6623: $65\inter_queue[47][31:0]
  2614/6623: $65\inter_queue[46][31:0]
  2615/6623: $65\inter_queue[45][31:0]
  2616/6623: $65\inter_queue[44][31:0]
  2617/6623: $65\inter_queue[43][31:0]
  2618/6623: $65\inter_queue[42][31:0]
  2619/6623: $65\inter_queue[41][31:0]
  2620/6623: $65\inter_queue[40][31:0]
  2621/6623: $65\inter_queue[39][31:0]
  2622/6623: $65\inter_queue[38][31:0]
  2623/6623: $65\inter_queue[37][31:0]
  2624/6623: $65\inter_queue[36][31:0]
  2625/6623: $65\inter_queue[35][31:0]
  2626/6623: $65\inter_queue[34][31:0]
  2627/6623: $65\inter_queue[33][31:0]
  2628/6623: $65\inter_queue[32][31:0]
  2629/6623: $65\inter_queue[31][31:0]
  2630/6623: $65\inter_queue[30][31:0]
  2631/6623: $65\inter_queue[29][31:0]
  2632/6623: $65\inter_queue[28][31:0]
  2633/6623: $65\inter_queue[27][31:0]
  2634/6623: $65\inter_queue[26][31:0]
  2635/6623: $65\inter_queue[25][31:0]
  2636/6623: $65\inter_queue[24][31:0]
  2637/6623: $65\inter_queue[23][31:0]
  2638/6623: $65\inter_queue[22][31:0]
  2639/6623: $65\inter_queue[21][31:0]
  2640/6623: $65\inter_queue[20][31:0]
  2641/6623: $65\inter_queue[19][31:0]
  2642/6623: $65\inter_queue[18][31:0]
  2643/6623: $65\inter_queue[17][31:0]
  2644/6623: $65\inter_queue[16][31:0]
  2645/6623: $65\inter_queue[15][31:0]
  2646/6623: $65\inter_queue[14][31:0]
  2647/6623: $65\inter_queue[13][31:0]
  2648/6623: $65\inter_queue[12][31:0]
  2649/6623: $65\inter_queue[11][31:0]
  2650/6623: $65\inter_queue[10][31:0]
  2651/6623: $65\inter_queue[9][31:0]
  2652/6623: $65\inter_queue[8][31:0]
  2653/6623: $65\inter_queue[7][31:0]
  2654/6623: $65\inter_queue[6][31:0]
  2655/6623: $65\inter_queue[5][31:0]
  2656/6623: $65\inter_queue[4][31:0]
  2657/6623: $65\inter_queue[3][31:0]
  2658/6623: $65\inter_queue[2][31:0]
  2659/6623: $65\inter_queue[1][31:0]
  2660/6623: $66\full_q[0:0]
  2661/6623: $35\cnt[5:0]
  2662/6623: $64\inter_queue[53][31:0]
  2663/6623: $64\inter_queue[52][31:0]
  2664/6623: $64\inter_queue[51][31:0]
  2665/6623: $64\inter_queue[50][31:0]
  2666/6623: $64\inter_queue[49][31:0]
  2667/6623: $64\inter_queue[48][31:0]
  2668/6623: $64\inter_queue[47][31:0]
  2669/6623: $64\inter_queue[46][31:0]
  2670/6623: $64\inter_queue[45][31:0]
  2671/6623: $64\inter_queue[44][31:0]
  2672/6623: $64\inter_queue[43][31:0]
  2673/6623: $64\inter_queue[42][31:0]
  2674/6623: $64\inter_queue[41][31:0]
  2675/6623: $64\inter_queue[40][31:0]
  2676/6623: $64\inter_queue[39][31:0]
  2677/6623: $64\inter_queue[38][31:0]
  2678/6623: $64\inter_queue[37][31:0]
  2679/6623: $64\inter_queue[36][31:0]
  2680/6623: $64\inter_queue[35][31:0]
  2681/6623: $64\inter_queue[34][31:0]
  2682/6623: $64\inter_queue[33][31:0]
  2683/6623: $64\inter_queue[32][31:0]
  2684/6623: $64\inter_queue[31][31:0]
  2685/6623: $64\inter_queue[30][31:0]
  2686/6623: $64\inter_queue[29][31:0]
  2687/6623: $64\inter_queue[28][31:0]
  2688/6623: $64\inter_queue[27][31:0]
  2689/6623: $64\inter_queue[26][31:0]
  2690/6623: $64\inter_queue[25][31:0]
  2691/6623: $64\inter_queue[24][31:0]
  2692/6623: $64\inter_queue[23][31:0]
  2693/6623: $64\inter_queue[22][31:0]
  2694/6623: $64\inter_queue[21][31:0]
  2695/6623: $64\inter_queue[20][31:0]
  2696/6623: $64\inter_queue[19][31:0]
  2697/6623: $64\inter_queue[18][31:0]
  2698/6623: $64\inter_queue[17][31:0]
  2699/6623: $64\inter_queue[16][31:0]
  2700/6623: $64\inter_queue[15][31:0]
  2701/6623: $64\inter_queue[14][31:0]
  2702/6623: $64\inter_queue[13][31:0]
  2703/6623: $64\inter_queue[12][31:0]
  2704/6623: $64\inter_queue[11][31:0]
  2705/6623: $64\inter_queue[10][31:0]
  2706/6623: $64\inter_queue[9][31:0]
  2707/6623: $64\inter_queue[8][31:0]
  2708/6623: $64\inter_queue[7][31:0]
  2709/6623: $64\inter_queue[6][31:0]
  2710/6623: $64\inter_queue[5][31:0]
  2711/6623: $64\inter_queue[4][31:0]
  2712/6623: $64\inter_queue[3][31:0]
  2713/6623: $64\inter_queue[2][31:0]
  2714/6623: $64\inter_queue[1][31:0]
  2715/6623: $64\inter_queue[0][31:0]
  2716/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4703_ADDR[5:0]$5498
  2717/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4703_DATA[31:0]$5499
  2718/6623: $65\full_q[0:0]
  2719/6623: $63\inter_queue[0][31:0]
  2720/6623: $63\inter_queue[53][31:0]
  2721/6623: $63\inter_queue[52][31:0]
  2722/6623: $63\inter_queue[51][31:0]
  2723/6623: $63\inter_queue[50][31:0]
  2724/6623: $63\inter_queue[49][31:0]
  2725/6623: $63\inter_queue[48][31:0]
  2726/6623: $63\inter_queue[47][31:0]
  2727/6623: $63\inter_queue[46][31:0]
  2728/6623: $63\inter_queue[45][31:0]
  2729/6623: $63\inter_queue[44][31:0]
  2730/6623: $63\inter_queue[43][31:0]
  2731/6623: $63\inter_queue[42][31:0]
  2732/6623: $63\inter_queue[41][31:0]
  2733/6623: $63\inter_queue[40][31:0]
  2734/6623: $63\inter_queue[39][31:0]
  2735/6623: $63\inter_queue[38][31:0]
  2736/6623: $63\inter_queue[37][31:0]
  2737/6623: $63\inter_queue[36][31:0]
  2738/6623: $63\inter_queue[35][31:0]
  2739/6623: $63\inter_queue[34][31:0]
  2740/6623: $63\inter_queue[33][31:0]
  2741/6623: $63\inter_queue[32][31:0]
  2742/6623: $63\inter_queue[31][31:0]
  2743/6623: $63\inter_queue[30][31:0]
  2744/6623: $63\inter_queue[29][31:0]
  2745/6623: $63\inter_queue[28][31:0]
  2746/6623: $63\inter_queue[27][31:0]
  2747/6623: $63\inter_queue[26][31:0]
  2748/6623: $63\inter_queue[25][31:0]
  2749/6623: $63\inter_queue[24][31:0]
  2750/6623: $63\inter_queue[23][31:0]
  2751/6623: $63\inter_queue[22][31:0]
  2752/6623: $63\inter_queue[21][31:0]
  2753/6623: $63\inter_queue[20][31:0]
  2754/6623: $63\inter_queue[19][31:0]
  2755/6623: $63\inter_queue[18][31:0]
  2756/6623: $63\inter_queue[17][31:0]
  2757/6623: $63\inter_queue[16][31:0]
  2758/6623: $63\inter_queue[15][31:0]
  2759/6623: $63\inter_queue[14][31:0]
  2760/6623: $63\inter_queue[13][31:0]
  2761/6623: $63\inter_queue[12][31:0]
  2762/6623: $63\inter_queue[11][31:0]
  2763/6623: $63\inter_queue[10][31:0]
  2764/6623: $63\inter_queue[9][31:0]
  2765/6623: $63\inter_queue[8][31:0]
  2766/6623: $63\inter_queue[7][31:0]
  2767/6623: $63\inter_queue[6][31:0]
  2768/6623: $63\inter_queue[5][31:0]
  2769/6623: $63\inter_queue[4][31:0]
  2770/6623: $63\inter_queue[3][31:0]
  2771/6623: $63\inter_queue[2][31:0]
  2772/6623: $63\inter_queue[1][31:0]
  2773/6623: $64\full_q[0:0]
  2774/6623: $34\cnt[5:0]
  2775/6623: $62\inter_queue[53][31:0]
  2776/6623: $62\inter_queue[52][31:0]
  2777/6623: $62\inter_queue[51][31:0]
  2778/6623: $62\inter_queue[50][31:0]
  2779/6623: $62\inter_queue[49][31:0]
  2780/6623: $62\inter_queue[48][31:0]
  2781/6623: $62\inter_queue[47][31:0]
  2782/6623: $62\inter_queue[46][31:0]
  2783/6623: $62\inter_queue[45][31:0]
  2784/6623: $62\inter_queue[44][31:0]
  2785/6623: $62\inter_queue[43][31:0]
  2786/6623: $62\inter_queue[42][31:0]
  2787/6623: $62\inter_queue[41][31:0]
  2788/6623: $62\inter_queue[40][31:0]
  2789/6623: $62\inter_queue[39][31:0]
  2790/6623: $62\inter_queue[38][31:0]
  2791/6623: $62\inter_queue[37][31:0]
  2792/6623: $62\inter_queue[36][31:0]
  2793/6623: $62\inter_queue[35][31:0]
  2794/6623: $62\inter_queue[34][31:0]
  2795/6623: $62\inter_queue[33][31:0]
  2796/6623: $62\inter_queue[32][31:0]
  2797/6623: $62\inter_queue[31][31:0]
  2798/6623: $62\inter_queue[30][31:0]
  2799/6623: $62\inter_queue[29][31:0]
  2800/6623: $62\inter_queue[28][31:0]
  2801/6623: $62\inter_queue[27][31:0]
  2802/6623: $62\inter_queue[26][31:0]
  2803/6623: $62\inter_queue[25][31:0]
  2804/6623: $62\inter_queue[24][31:0]
  2805/6623: $62\inter_queue[23][31:0]
  2806/6623: $62\inter_queue[22][31:0]
  2807/6623: $62\inter_queue[21][31:0]
  2808/6623: $62\inter_queue[20][31:0]
  2809/6623: $62\inter_queue[19][31:0]
  2810/6623: $62\inter_queue[18][31:0]
  2811/6623: $62\inter_queue[17][31:0]
  2812/6623: $62\inter_queue[16][31:0]
  2813/6623: $62\inter_queue[15][31:0]
  2814/6623: $62\inter_queue[14][31:0]
  2815/6623: $62\inter_queue[13][31:0]
  2816/6623: $62\inter_queue[12][31:0]
  2817/6623: $62\inter_queue[11][31:0]
  2818/6623: $62\inter_queue[10][31:0]
  2819/6623: $62\inter_queue[9][31:0]
  2820/6623: $62\inter_queue[8][31:0]
  2821/6623: $62\inter_queue[7][31:0]
  2822/6623: $62\inter_queue[6][31:0]
  2823/6623: $62\inter_queue[5][31:0]
  2824/6623: $62\inter_queue[4][31:0]
  2825/6623: $62\inter_queue[3][31:0]
  2826/6623: $62\inter_queue[2][31:0]
  2827/6623: $62\inter_queue[1][31:0]
  2828/6623: $62\inter_queue[0][31:0]
  2829/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4702_ADDR[5:0]$5488
  2830/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4702_DATA[31:0]$5489
  2831/6623: $63\full_q[0:0]
  2832/6623: $61\inter_queue[0][31:0]
  2833/6623: $61\inter_queue[53][31:0]
  2834/6623: $61\inter_queue[52][31:0]
  2835/6623: $61\inter_queue[51][31:0]
  2836/6623: $61\inter_queue[50][31:0]
  2837/6623: $61\inter_queue[49][31:0]
  2838/6623: $61\inter_queue[48][31:0]
  2839/6623: $61\inter_queue[47][31:0]
  2840/6623: $61\inter_queue[46][31:0]
  2841/6623: $61\inter_queue[45][31:0]
  2842/6623: $61\inter_queue[44][31:0]
  2843/6623: $61\inter_queue[43][31:0]
  2844/6623: $61\inter_queue[42][31:0]
  2845/6623: $61\inter_queue[41][31:0]
  2846/6623: $61\inter_queue[40][31:0]
  2847/6623: $61\inter_queue[39][31:0]
  2848/6623: $61\inter_queue[38][31:0]
  2849/6623: $61\inter_queue[37][31:0]
  2850/6623: $61\inter_queue[36][31:0]
  2851/6623: $61\inter_queue[35][31:0]
  2852/6623: $61\inter_queue[34][31:0]
  2853/6623: $61\inter_queue[33][31:0]
  2854/6623: $61\inter_queue[32][31:0]
  2855/6623: $61\inter_queue[31][31:0]
  2856/6623: $61\inter_queue[30][31:0]
  2857/6623: $61\inter_queue[29][31:0]
  2858/6623: $61\inter_queue[28][31:0]
  2859/6623: $61\inter_queue[27][31:0]
  2860/6623: $61\inter_queue[26][31:0]
  2861/6623: $61\inter_queue[25][31:0]
  2862/6623: $61\inter_queue[24][31:0]
  2863/6623: $61\inter_queue[23][31:0]
  2864/6623: $61\inter_queue[22][31:0]
  2865/6623: $61\inter_queue[21][31:0]
  2866/6623: $61\inter_queue[20][31:0]
  2867/6623: $61\inter_queue[19][31:0]
  2868/6623: $61\inter_queue[18][31:0]
  2869/6623: $61\inter_queue[17][31:0]
  2870/6623: $61\inter_queue[16][31:0]
  2871/6623: $61\inter_queue[15][31:0]
  2872/6623: $61\inter_queue[14][31:0]
  2873/6623: $61\inter_queue[13][31:0]
  2874/6623: $61\inter_queue[12][31:0]
  2875/6623: $61\inter_queue[11][31:0]
  2876/6623: $61\inter_queue[10][31:0]
  2877/6623: $61\inter_queue[9][31:0]
  2878/6623: $61\inter_queue[8][31:0]
  2879/6623: $61\inter_queue[7][31:0]
  2880/6623: $61\inter_queue[6][31:0]
  2881/6623: $61\inter_queue[5][31:0]
  2882/6623: $61\inter_queue[4][31:0]
  2883/6623: $61\inter_queue[3][31:0]
  2884/6623: $61\inter_queue[2][31:0]
  2885/6623: $61\inter_queue[1][31:0]
  2886/6623: $62\full_q[0:0]
  2887/6623: $33\cnt[5:0]
  2888/6623: $60\inter_queue[53][31:0]
  2889/6623: $60\inter_queue[52][31:0]
  2890/6623: $60\inter_queue[51][31:0]
  2891/6623: $60\inter_queue[50][31:0]
  2892/6623: $60\inter_queue[49][31:0]
  2893/6623: $60\inter_queue[48][31:0]
  2894/6623: $60\inter_queue[47][31:0]
  2895/6623: $60\inter_queue[46][31:0]
  2896/6623: $60\inter_queue[45][31:0]
  2897/6623: $60\inter_queue[44][31:0]
  2898/6623: $60\inter_queue[43][31:0]
  2899/6623: $60\inter_queue[42][31:0]
  2900/6623: $60\inter_queue[41][31:0]
  2901/6623: $60\inter_queue[40][31:0]
  2902/6623: $60\inter_queue[39][31:0]
  2903/6623: $60\inter_queue[38][31:0]
  2904/6623: $60\inter_queue[37][31:0]
  2905/6623: $60\inter_queue[36][31:0]
  2906/6623: $60\inter_queue[35][31:0]
  2907/6623: $60\inter_queue[34][31:0]
  2908/6623: $60\inter_queue[33][31:0]
  2909/6623: $60\inter_queue[32][31:0]
  2910/6623: $60\inter_queue[31][31:0]
  2911/6623: $60\inter_queue[30][31:0]
  2912/6623: $60\inter_queue[29][31:0]
  2913/6623: $60\inter_queue[28][31:0]
  2914/6623: $60\inter_queue[27][31:0]
  2915/6623: $60\inter_queue[26][31:0]
  2916/6623: $60\inter_queue[25][31:0]
  2917/6623: $60\inter_queue[24][31:0]
  2918/6623: $60\inter_queue[23][31:0]
  2919/6623: $60\inter_queue[22][31:0]
  2920/6623: $60\inter_queue[21][31:0]
  2921/6623: $60\inter_queue[20][31:0]
  2922/6623: $60\inter_queue[19][31:0]
  2923/6623: $60\inter_queue[18][31:0]
  2924/6623: $60\inter_queue[17][31:0]
  2925/6623: $60\inter_queue[16][31:0]
  2926/6623: $60\inter_queue[15][31:0]
  2927/6623: $60\inter_queue[14][31:0]
  2928/6623: $60\inter_queue[13][31:0]
  2929/6623: $60\inter_queue[12][31:0]
  2930/6623: $60\inter_queue[11][31:0]
  2931/6623: $60\inter_queue[10][31:0]
  2932/6623: $60\inter_queue[9][31:0]
  2933/6623: $60\inter_queue[8][31:0]
  2934/6623: $60\inter_queue[7][31:0]
  2935/6623: $60\inter_queue[6][31:0]
  2936/6623: $60\inter_queue[5][31:0]
  2937/6623: $60\inter_queue[4][31:0]
  2938/6623: $60\inter_queue[3][31:0]
  2939/6623: $60\inter_queue[2][31:0]
  2940/6623: $60\inter_queue[1][31:0]
  2941/6623: $60\inter_queue[0][31:0]
  2942/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4701_ADDR[5:0]$5478
  2943/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4701_DATA[31:0]$5479
  2944/6623: $61\full_q[0:0]
  2945/6623: $59\inter_queue[0][31:0]
  2946/6623: $59\inter_queue[53][31:0]
  2947/6623: $59\inter_queue[52][31:0]
  2948/6623: $59\inter_queue[51][31:0]
  2949/6623: $59\inter_queue[50][31:0]
  2950/6623: $59\inter_queue[49][31:0]
  2951/6623: $59\inter_queue[48][31:0]
  2952/6623: $59\inter_queue[47][31:0]
  2953/6623: $59\inter_queue[46][31:0]
  2954/6623: $59\inter_queue[45][31:0]
  2955/6623: $59\inter_queue[44][31:0]
  2956/6623: $59\inter_queue[43][31:0]
  2957/6623: $59\inter_queue[42][31:0]
  2958/6623: $59\inter_queue[41][31:0]
  2959/6623: $59\inter_queue[40][31:0]
  2960/6623: $59\inter_queue[39][31:0]
  2961/6623: $59\inter_queue[38][31:0]
  2962/6623: $59\inter_queue[37][31:0]
  2963/6623: $59\inter_queue[36][31:0]
  2964/6623: $59\inter_queue[35][31:0]
  2965/6623: $59\inter_queue[34][31:0]
  2966/6623: $59\inter_queue[33][31:0]
  2967/6623: $59\inter_queue[32][31:0]
  2968/6623: $59\inter_queue[31][31:0]
  2969/6623: $59\inter_queue[30][31:0]
  2970/6623: $59\inter_queue[29][31:0]
  2971/6623: $59\inter_queue[28][31:0]
  2972/6623: $59\inter_queue[27][31:0]
  2973/6623: $59\inter_queue[26][31:0]
  2974/6623: $59\inter_queue[25][31:0]
  2975/6623: $59\inter_queue[24][31:0]
  2976/6623: $59\inter_queue[23][31:0]
  2977/6623: $59\inter_queue[22][31:0]
  2978/6623: $59\inter_queue[21][31:0]
  2979/6623: $59\inter_queue[20][31:0]
  2980/6623: $59\inter_queue[19][31:0]
  2981/6623: $59\inter_queue[18][31:0]
  2982/6623: $59\inter_queue[17][31:0]
  2983/6623: $59\inter_queue[16][31:0]
  2984/6623: $59\inter_queue[15][31:0]
  2985/6623: $59\inter_queue[14][31:0]
  2986/6623: $59\inter_queue[13][31:0]
  2987/6623: $59\inter_queue[12][31:0]
  2988/6623: $59\inter_queue[11][31:0]
  2989/6623: $59\inter_queue[10][31:0]
  2990/6623: $59\inter_queue[9][31:0]
  2991/6623: $59\inter_queue[8][31:0]
  2992/6623: $59\inter_queue[7][31:0]
  2993/6623: $59\inter_queue[6][31:0]
  2994/6623: $59\inter_queue[5][31:0]
  2995/6623: $59\inter_queue[4][31:0]
  2996/6623: $59\inter_queue[3][31:0]
  2997/6623: $59\inter_queue[2][31:0]
  2998/6623: $59\inter_queue[1][31:0]
  2999/6623: $60\full_q[0:0]
  3000/6623: $32\cnt[5:0]
  3001/6623: $58\inter_queue[53][31:0]
  3002/6623: $58\inter_queue[52][31:0]
  3003/6623: $58\inter_queue[51][31:0]
  3004/6623: $58\inter_queue[50][31:0]
  3005/6623: $58\inter_queue[49][31:0]
  3006/6623: $58\inter_queue[48][31:0]
  3007/6623: $58\inter_queue[47][31:0]
  3008/6623: $58\inter_queue[46][31:0]
  3009/6623: $58\inter_queue[45][31:0]
  3010/6623: $58\inter_queue[44][31:0]
  3011/6623: $58\inter_queue[43][31:0]
  3012/6623: $58\inter_queue[42][31:0]
  3013/6623: $58\inter_queue[41][31:0]
  3014/6623: $58\inter_queue[40][31:0]
  3015/6623: $58\inter_queue[39][31:0]
  3016/6623: $58\inter_queue[38][31:0]
  3017/6623: $58\inter_queue[37][31:0]
  3018/6623: $58\inter_queue[36][31:0]
  3019/6623: $58\inter_queue[35][31:0]
  3020/6623: $58\inter_queue[34][31:0]
  3021/6623: $58\inter_queue[33][31:0]
  3022/6623: $58\inter_queue[32][31:0]
  3023/6623: $58\inter_queue[31][31:0]
  3024/6623: $58\inter_queue[30][31:0]
  3025/6623: $58\inter_queue[29][31:0]
  3026/6623: $58\inter_queue[28][31:0]
  3027/6623: $58\inter_queue[27][31:0]
  3028/6623: $58\inter_queue[26][31:0]
  3029/6623: $58\inter_queue[25][31:0]
  3030/6623: $58\inter_queue[24][31:0]
  3031/6623: $58\inter_queue[23][31:0]
  3032/6623: $58\inter_queue[22][31:0]
  3033/6623: $58\inter_queue[21][31:0]
  3034/6623: $58\inter_queue[20][31:0]
  3035/6623: $58\inter_queue[19][31:0]
  3036/6623: $58\inter_queue[18][31:0]
  3037/6623: $58\inter_queue[17][31:0]
  3038/6623: $58\inter_queue[16][31:0]
  3039/6623: $58\inter_queue[15][31:0]
  3040/6623: $58\inter_queue[14][31:0]
  3041/6623: $58\inter_queue[13][31:0]
  3042/6623: $58\inter_queue[12][31:0]
  3043/6623: $58\inter_queue[11][31:0]
  3044/6623: $58\inter_queue[10][31:0]
  3045/6623: $58\inter_queue[9][31:0]
  3046/6623: $58\inter_queue[8][31:0]
  3047/6623: $58\inter_queue[7][31:0]
  3048/6623: $58\inter_queue[6][31:0]
  3049/6623: $58\inter_queue[5][31:0]
  3050/6623: $58\inter_queue[4][31:0]
  3051/6623: $58\inter_queue[3][31:0]
  3052/6623: $58\inter_queue[2][31:0]
  3053/6623: $58\inter_queue[1][31:0]
  3054/6623: $58\inter_queue[0][31:0]
  3055/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4700_ADDR[5:0]$5468
  3056/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4700_DATA[31:0]$5469
  3057/6623: $59\full_q[0:0]
  3058/6623: $57\inter_queue[0][31:0]
  3059/6623: $57\inter_queue[53][31:0]
  3060/6623: $57\inter_queue[52][31:0]
  3061/6623: $57\inter_queue[51][31:0]
  3062/6623: $57\inter_queue[50][31:0]
  3063/6623: $57\inter_queue[49][31:0]
  3064/6623: $57\inter_queue[48][31:0]
  3065/6623: $57\inter_queue[47][31:0]
  3066/6623: $57\inter_queue[46][31:0]
  3067/6623: $57\inter_queue[45][31:0]
  3068/6623: $57\inter_queue[44][31:0]
  3069/6623: $57\inter_queue[43][31:0]
  3070/6623: $57\inter_queue[42][31:0]
  3071/6623: $57\inter_queue[41][31:0]
  3072/6623: $57\inter_queue[40][31:0]
  3073/6623: $57\inter_queue[39][31:0]
  3074/6623: $57\inter_queue[38][31:0]
  3075/6623: $57\inter_queue[37][31:0]
  3076/6623: $57\inter_queue[36][31:0]
  3077/6623: $57\inter_queue[35][31:0]
  3078/6623: $57\inter_queue[34][31:0]
  3079/6623: $57\inter_queue[33][31:0]
  3080/6623: $57\inter_queue[32][31:0]
  3081/6623: $57\inter_queue[31][31:0]
  3082/6623: $57\inter_queue[30][31:0]
  3083/6623: $57\inter_queue[29][31:0]
  3084/6623: $57\inter_queue[28][31:0]
  3085/6623: $57\inter_queue[27][31:0]
  3086/6623: $57\inter_queue[26][31:0]
  3087/6623: $57\inter_queue[25][31:0]
  3088/6623: $57\inter_queue[24][31:0]
  3089/6623: $57\inter_queue[23][31:0]
  3090/6623: $57\inter_queue[22][31:0]
  3091/6623: $57\inter_queue[21][31:0]
  3092/6623: $57\inter_queue[20][31:0]
  3093/6623: $57\inter_queue[19][31:0]
  3094/6623: $57\inter_queue[18][31:0]
  3095/6623: $57\inter_queue[17][31:0]
  3096/6623: $57\inter_queue[16][31:0]
  3097/6623: $57\inter_queue[15][31:0]
  3098/6623: $57\inter_queue[14][31:0]
  3099/6623: $57\inter_queue[13][31:0]
  3100/6623: $57\inter_queue[12][31:0]
  3101/6623: $57\inter_queue[11][31:0]
  3102/6623: $57\inter_queue[10][31:0]
  3103/6623: $57\inter_queue[9][31:0]
  3104/6623: $57\inter_queue[8][31:0]
  3105/6623: $57\inter_queue[7][31:0]
  3106/6623: $57\inter_queue[6][31:0]
  3107/6623: $57\inter_queue[5][31:0]
  3108/6623: $57\inter_queue[4][31:0]
  3109/6623: $57\inter_queue[3][31:0]
  3110/6623: $57\inter_queue[2][31:0]
  3111/6623: $57\inter_queue[1][31:0]
  3112/6623: $58\full_q[0:0]
  3113/6623: $31\cnt[5:0]
  3114/6623: $56\inter_queue[53][31:0]
  3115/6623: $56\inter_queue[52][31:0]
  3116/6623: $56\inter_queue[51][31:0]
  3117/6623: $56\inter_queue[50][31:0]
  3118/6623: $56\inter_queue[49][31:0]
  3119/6623: $56\inter_queue[48][31:0]
  3120/6623: $56\inter_queue[47][31:0]
  3121/6623: $56\inter_queue[46][31:0]
  3122/6623: $56\inter_queue[45][31:0]
  3123/6623: $56\inter_queue[44][31:0]
  3124/6623: $56\inter_queue[43][31:0]
  3125/6623: $56\inter_queue[42][31:0]
  3126/6623: $56\inter_queue[41][31:0]
  3127/6623: $56\inter_queue[40][31:0]
  3128/6623: $56\inter_queue[39][31:0]
  3129/6623: $56\inter_queue[38][31:0]
  3130/6623: $56\inter_queue[37][31:0]
  3131/6623: $56\inter_queue[36][31:0]
  3132/6623: $56\inter_queue[35][31:0]
  3133/6623: $56\inter_queue[34][31:0]
  3134/6623: $56\inter_queue[33][31:0]
  3135/6623: $56\inter_queue[32][31:0]
  3136/6623: $56\inter_queue[31][31:0]
  3137/6623: $56\inter_queue[30][31:0]
  3138/6623: $56\inter_queue[29][31:0]
  3139/6623: $56\inter_queue[28][31:0]
  3140/6623: $56\inter_queue[27][31:0]
  3141/6623: $56\inter_queue[26][31:0]
  3142/6623: $56\inter_queue[25][31:0]
  3143/6623: $56\inter_queue[24][31:0]
  3144/6623: $56\inter_queue[23][31:0]
  3145/6623: $56\inter_queue[22][31:0]
  3146/6623: $56\inter_queue[21][31:0]
  3147/6623: $56\inter_queue[20][31:0]
  3148/6623: $56\inter_queue[19][31:0]
  3149/6623: $56\inter_queue[18][31:0]
  3150/6623: $56\inter_queue[17][31:0]
  3151/6623: $56\inter_queue[16][31:0]
  3152/6623: $56\inter_queue[15][31:0]
  3153/6623: $56\inter_queue[14][31:0]
  3154/6623: $56\inter_queue[13][31:0]
  3155/6623: $56\inter_queue[12][31:0]
  3156/6623: $56\inter_queue[11][31:0]
  3157/6623: $56\inter_queue[10][31:0]
  3158/6623: $56\inter_queue[9][31:0]
  3159/6623: $56\inter_queue[8][31:0]
  3160/6623: $56\inter_queue[7][31:0]
  3161/6623: $56\inter_queue[6][31:0]
  3162/6623: $56\inter_queue[5][31:0]
  3163/6623: $56\inter_queue[4][31:0]
  3164/6623: $56\inter_queue[3][31:0]
  3165/6623: $56\inter_queue[2][31:0]
  3166/6623: $56\inter_queue[1][31:0]
  3167/6623: $56\inter_queue[0][31:0]
  3168/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4699_ADDR[5:0]$5458
  3169/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4699_DATA[31:0]$5459
  3170/6623: $57\full_q[0:0]
  3171/6623: $55\inter_queue[0][31:0]
  3172/6623: $55\inter_queue[53][31:0]
  3173/6623: $55\inter_queue[52][31:0]
  3174/6623: $55\inter_queue[51][31:0]
  3175/6623: $55\inter_queue[50][31:0]
  3176/6623: $55\inter_queue[49][31:0]
  3177/6623: $55\inter_queue[48][31:0]
  3178/6623: $55\inter_queue[47][31:0]
  3179/6623: $55\inter_queue[46][31:0]
  3180/6623: $55\inter_queue[45][31:0]
  3181/6623: $55\inter_queue[44][31:0]
  3182/6623: $55\inter_queue[43][31:0]
  3183/6623: $55\inter_queue[42][31:0]
  3184/6623: $55\inter_queue[41][31:0]
  3185/6623: $55\inter_queue[40][31:0]
  3186/6623: $55\inter_queue[39][31:0]
  3187/6623: $55\inter_queue[38][31:0]
  3188/6623: $55\inter_queue[37][31:0]
  3189/6623: $55\inter_queue[36][31:0]
  3190/6623: $55\inter_queue[35][31:0]
  3191/6623: $55\inter_queue[34][31:0]
  3192/6623: $55\inter_queue[33][31:0]
  3193/6623: $55\inter_queue[32][31:0]
  3194/6623: $55\inter_queue[31][31:0]
  3195/6623: $55\inter_queue[30][31:0]
  3196/6623: $55\inter_queue[29][31:0]
  3197/6623: $55\inter_queue[28][31:0]
  3198/6623: $55\inter_queue[27][31:0]
  3199/6623: $55\inter_queue[26][31:0]
  3200/6623: $55\inter_queue[25][31:0]
  3201/6623: $55\inter_queue[24][31:0]
  3202/6623: $55\inter_queue[23][31:0]
  3203/6623: $55\inter_queue[22][31:0]
  3204/6623: $55\inter_queue[21][31:0]
  3205/6623: $55\inter_queue[20][31:0]
  3206/6623: $55\inter_queue[19][31:0]
  3207/6623: $55\inter_queue[18][31:0]
  3208/6623: $55\inter_queue[17][31:0]
  3209/6623: $55\inter_queue[16][31:0]
  3210/6623: $55\inter_queue[15][31:0]
  3211/6623: $55\inter_queue[14][31:0]
  3212/6623: $55\inter_queue[13][31:0]
  3213/6623: $55\inter_queue[12][31:0]
  3214/6623: $55\inter_queue[11][31:0]
  3215/6623: $55\inter_queue[10][31:0]
  3216/6623: $55\inter_queue[9][31:0]
  3217/6623: $55\inter_queue[8][31:0]
  3218/6623: $55\inter_queue[7][31:0]
  3219/6623: $55\inter_queue[6][31:0]
  3220/6623: $55\inter_queue[5][31:0]
  3221/6623: $55\inter_queue[4][31:0]
  3222/6623: $55\inter_queue[3][31:0]
  3223/6623: $55\inter_queue[2][31:0]
  3224/6623: $55\inter_queue[1][31:0]
  3225/6623: $56\full_q[0:0]
  3226/6623: $30\cnt[5:0]
  3227/6623: $54\inter_queue[53][31:0]
  3228/6623: $54\inter_queue[52][31:0]
  3229/6623: $54\inter_queue[51][31:0]
  3230/6623: $54\inter_queue[50][31:0]
  3231/6623: $54\inter_queue[49][31:0]
  3232/6623: $54\inter_queue[48][31:0]
  3233/6623: $54\inter_queue[47][31:0]
  3234/6623: $54\inter_queue[46][31:0]
  3235/6623: $54\inter_queue[45][31:0]
  3236/6623: $54\inter_queue[44][31:0]
  3237/6623: $54\inter_queue[43][31:0]
  3238/6623: $54\inter_queue[42][31:0]
  3239/6623: $54\inter_queue[41][31:0]
  3240/6623: $54\inter_queue[40][31:0]
  3241/6623: $54\inter_queue[39][31:0]
  3242/6623: $54\inter_queue[38][31:0]
  3243/6623: $54\inter_queue[37][31:0]
  3244/6623: $54\inter_queue[36][31:0]
  3245/6623: $54\inter_queue[35][31:0]
  3246/6623: $54\inter_queue[34][31:0]
  3247/6623: $54\inter_queue[33][31:0]
  3248/6623: $54\inter_queue[32][31:0]
  3249/6623: $54\inter_queue[31][31:0]
  3250/6623: $54\inter_queue[30][31:0]
  3251/6623: $54\inter_queue[29][31:0]
  3252/6623: $54\inter_queue[28][31:0]
  3253/6623: $54\inter_queue[27][31:0]
  3254/6623: $54\inter_queue[26][31:0]
  3255/6623: $54\inter_queue[25][31:0]
  3256/6623: $54\inter_queue[24][31:0]
  3257/6623: $54\inter_queue[23][31:0]
  3258/6623: $54\inter_queue[22][31:0]
  3259/6623: $54\inter_queue[21][31:0]
  3260/6623: $54\inter_queue[20][31:0]
  3261/6623: $54\inter_queue[19][31:0]
  3262/6623: $54\inter_queue[18][31:0]
  3263/6623: $54\inter_queue[17][31:0]
  3264/6623: $54\inter_queue[16][31:0]
  3265/6623: $54\inter_queue[15][31:0]
  3266/6623: $54\inter_queue[14][31:0]
  3267/6623: $54\inter_queue[13][31:0]
  3268/6623: $54\inter_queue[12][31:0]
  3269/6623: $54\inter_queue[11][31:0]
  3270/6623: $54\inter_queue[10][31:0]
  3271/6623: $54\inter_queue[9][31:0]
  3272/6623: $54\inter_queue[8][31:0]
  3273/6623: $54\inter_queue[7][31:0]
  3274/6623: $54\inter_queue[6][31:0]
  3275/6623: $54\inter_queue[5][31:0]
  3276/6623: $54\inter_queue[4][31:0]
  3277/6623: $54\inter_queue[3][31:0]
  3278/6623: $54\inter_queue[2][31:0]
  3279/6623: $54\inter_queue[1][31:0]
  3280/6623: $54\inter_queue[0][31:0]
  3281/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4698_ADDR[5:0]$5448
  3282/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4698_DATA[31:0]$5449
  3283/6623: $55\full_q[0:0]
  3284/6623: $53\inter_queue[0][31:0]
  3285/6623: $53\inter_queue[53][31:0]
  3286/6623: $53\inter_queue[52][31:0]
  3287/6623: $53\inter_queue[51][31:0]
  3288/6623: $53\inter_queue[50][31:0]
  3289/6623: $53\inter_queue[49][31:0]
  3290/6623: $53\inter_queue[48][31:0]
  3291/6623: $53\inter_queue[47][31:0]
  3292/6623: $53\inter_queue[46][31:0]
  3293/6623: $53\inter_queue[45][31:0]
  3294/6623: $53\inter_queue[44][31:0]
  3295/6623: $53\inter_queue[43][31:0]
  3296/6623: $53\inter_queue[42][31:0]
  3297/6623: $53\inter_queue[41][31:0]
  3298/6623: $53\inter_queue[40][31:0]
  3299/6623: $53\inter_queue[39][31:0]
  3300/6623: $53\inter_queue[38][31:0]
  3301/6623: $53\inter_queue[37][31:0]
  3302/6623: $53\inter_queue[36][31:0]
  3303/6623: $53\inter_queue[35][31:0]
  3304/6623: $53\inter_queue[34][31:0]
  3305/6623: $53\inter_queue[33][31:0]
  3306/6623: $53\inter_queue[32][31:0]
  3307/6623: $53\inter_queue[31][31:0]
  3308/6623: $53\inter_queue[30][31:0]
  3309/6623: $53\inter_queue[29][31:0]
  3310/6623: $53\inter_queue[28][31:0]
  3311/6623: $53\inter_queue[27][31:0]
  3312/6623: $53\inter_queue[26][31:0]
  3313/6623: $53\inter_queue[25][31:0]
  3314/6623: $53\inter_queue[24][31:0]
  3315/6623: $53\inter_queue[23][31:0]
  3316/6623: $53\inter_queue[22][31:0]
  3317/6623: $53\inter_queue[21][31:0]
  3318/6623: $53\inter_queue[20][31:0]
  3319/6623: $53\inter_queue[19][31:0]
  3320/6623: $53\inter_queue[18][31:0]
  3321/6623: $53\inter_queue[17][31:0]
  3322/6623: $53\inter_queue[16][31:0]
  3323/6623: $53\inter_queue[15][31:0]
  3324/6623: $53\inter_queue[14][31:0]
  3325/6623: $53\inter_queue[13][31:0]
  3326/6623: $53\inter_queue[12][31:0]
  3327/6623: $53\inter_queue[11][31:0]
  3328/6623: $53\inter_queue[10][31:0]
  3329/6623: $53\inter_queue[9][31:0]
  3330/6623: $53\inter_queue[8][31:0]
  3331/6623: $53\inter_queue[7][31:0]
  3332/6623: $53\inter_queue[6][31:0]
  3333/6623: $53\inter_queue[5][31:0]
  3334/6623: $53\inter_queue[4][31:0]
  3335/6623: $53\inter_queue[3][31:0]
  3336/6623: $53\inter_queue[2][31:0]
  3337/6623: $53\inter_queue[1][31:0]
  3338/6623: $54\full_q[0:0]
  3339/6623: $29\cnt[5:0]
  3340/6623: $52\inter_queue[53][31:0]
  3341/6623: $52\inter_queue[52][31:0]
  3342/6623: $52\inter_queue[51][31:0]
  3343/6623: $52\inter_queue[50][31:0]
  3344/6623: $52\inter_queue[49][31:0]
  3345/6623: $52\inter_queue[48][31:0]
  3346/6623: $52\inter_queue[47][31:0]
  3347/6623: $52\inter_queue[46][31:0]
  3348/6623: $52\inter_queue[45][31:0]
  3349/6623: $52\inter_queue[44][31:0]
  3350/6623: $52\inter_queue[43][31:0]
  3351/6623: $52\inter_queue[42][31:0]
  3352/6623: $52\inter_queue[41][31:0]
  3353/6623: $52\inter_queue[40][31:0]
  3354/6623: $52\inter_queue[39][31:0]
  3355/6623: $52\inter_queue[38][31:0]
  3356/6623: $52\inter_queue[37][31:0]
  3357/6623: $52\inter_queue[36][31:0]
  3358/6623: $52\inter_queue[35][31:0]
  3359/6623: $52\inter_queue[34][31:0]
  3360/6623: $52\inter_queue[33][31:0]
  3361/6623: $52\inter_queue[32][31:0]
  3362/6623: $52\inter_queue[31][31:0]
  3363/6623: $52\inter_queue[30][31:0]
  3364/6623: $52\inter_queue[29][31:0]
  3365/6623: $52\inter_queue[28][31:0]
  3366/6623: $52\inter_queue[27][31:0]
  3367/6623: $52\inter_queue[26][31:0]
  3368/6623: $52\inter_queue[25][31:0]
  3369/6623: $52\inter_queue[24][31:0]
  3370/6623: $52\inter_queue[23][31:0]
  3371/6623: $52\inter_queue[22][31:0]
  3372/6623: $52\inter_queue[21][31:0]
  3373/6623: $52\inter_queue[20][31:0]
  3374/6623: $52\inter_queue[19][31:0]
  3375/6623: $52\inter_queue[18][31:0]
  3376/6623: $52\inter_queue[17][31:0]
  3377/6623: $52\inter_queue[16][31:0]
  3378/6623: $52\inter_queue[15][31:0]
  3379/6623: $52\inter_queue[14][31:0]
  3380/6623: $52\inter_queue[13][31:0]
  3381/6623: $52\inter_queue[12][31:0]
  3382/6623: $52\inter_queue[11][31:0]
  3383/6623: $52\inter_queue[10][31:0]
  3384/6623: $52\inter_queue[9][31:0]
  3385/6623: $52\inter_queue[8][31:0]
  3386/6623: $52\inter_queue[7][31:0]
  3387/6623: $52\inter_queue[6][31:0]
  3388/6623: $52\inter_queue[5][31:0]
  3389/6623: $52\inter_queue[4][31:0]
  3390/6623: $52\inter_queue[3][31:0]
  3391/6623: $52\inter_queue[2][31:0]
  3392/6623: $52\inter_queue[1][31:0]
  3393/6623: $52\inter_queue[0][31:0]
  3394/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4697_ADDR[5:0]$5438
  3395/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4697_DATA[31:0]$5439
  3396/6623: $53\full_q[0:0]
  3397/6623: $51\inter_queue[0][31:0]
  3398/6623: $51\inter_queue[53][31:0]
  3399/6623: $51\inter_queue[52][31:0]
  3400/6623: $51\inter_queue[51][31:0]
  3401/6623: $51\inter_queue[50][31:0]
  3402/6623: $51\inter_queue[49][31:0]
  3403/6623: $51\inter_queue[48][31:0]
  3404/6623: $51\inter_queue[47][31:0]
  3405/6623: $51\inter_queue[46][31:0]
  3406/6623: $51\inter_queue[45][31:0]
  3407/6623: $51\inter_queue[44][31:0]
  3408/6623: $51\inter_queue[43][31:0]
  3409/6623: $51\inter_queue[42][31:0]
  3410/6623: $51\inter_queue[41][31:0]
  3411/6623: $51\inter_queue[40][31:0]
  3412/6623: $51\inter_queue[39][31:0]
  3413/6623: $51\inter_queue[38][31:0]
  3414/6623: $51\inter_queue[37][31:0]
  3415/6623: $51\inter_queue[36][31:0]
  3416/6623: $51\inter_queue[35][31:0]
  3417/6623: $51\inter_queue[34][31:0]
  3418/6623: $51\inter_queue[33][31:0]
  3419/6623: $51\inter_queue[32][31:0]
  3420/6623: $51\inter_queue[31][31:0]
  3421/6623: $51\inter_queue[30][31:0]
  3422/6623: $51\inter_queue[29][31:0]
  3423/6623: $51\inter_queue[28][31:0]
  3424/6623: $51\inter_queue[27][31:0]
  3425/6623: $51\inter_queue[26][31:0]
  3426/6623: $51\inter_queue[25][31:0]
  3427/6623: $51\inter_queue[24][31:0]
  3428/6623: $51\inter_queue[23][31:0]
  3429/6623: $51\inter_queue[22][31:0]
  3430/6623: $51\inter_queue[21][31:0]
  3431/6623: $51\inter_queue[20][31:0]
  3432/6623: $51\inter_queue[19][31:0]
  3433/6623: $51\inter_queue[18][31:0]
  3434/6623: $51\inter_queue[17][31:0]
  3435/6623: $51\inter_queue[16][31:0]
  3436/6623: $51\inter_queue[15][31:0]
  3437/6623: $51\inter_queue[14][31:0]
  3438/6623: $51\inter_queue[13][31:0]
  3439/6623: $51\inter_queue[12][31:0]
  3440/6623: $51\inter_queue[11][31:0]
  3441/6623: $51\inter_queue[10][31:0]
  3442/6623: $51\inter_queue[9][31:0]
  3443/6623: $51\inter_queue[8][31:0]
  3444/6623: $51\inter_queue[7][31:0]
  3445/6623: $51\inter_queue[6][31:0]
  3446/6623: $51\inter_queue[5][31:0]
  3447/6623: $51\inter_queue[4][31:0]
  3448/6623: $51\inter_queue[3][31:0]
  3449/6623: $51\inter_queue[2][31:0]
  3450/6623: $51\inter_queue[1][31:0]
  3451/6623: $52\full_q[0:0]
  3452/6623: $28\cnt[5:0]
  3453/6623: $50\inter_queue[53][31:0]
  3454/6623: $50\inter_queue[52][31:0]
  3455/6623: $50\inter_queue[51][31:0]
  3456/6623: $50\inter_queue[50][31:0]
  3457/6623: $50\inter_queue[49][31:0]
  3458/6623: $50\inter_queue[48][31:0]
  3459/6623: $50\inter_queue[47][31:0]
  3460/6623: $50\inter_queue[46][31:0]
  3461/6623: $50\inter_queue[45][31:0]
  3462/6623: $50\inter_queue[44][31:0]
  3463/6623: $50\inter_queue[43][31:0]
  3464/6623: $50\inter_queue[42][31:0]
  3465/6623: $50\inter_queue[41][31:0]
  3466/6623: $50\inter_queue[40][31:0]
  3467/6623: $50\inter_queue[39][31:0]
  3468/6623: $50\inter_queue[38][31:0]
  3469/6623: $50\inter_queue[37][31:0]
  3470/6623: $50\inter_queue[36][31:0]
  3471/6623: $50\inter_queue[35][31:0]
  3472/6623: $50\inter_queue[34][31:0]
  3473/6623: $50\inter_queue[33][31:0]
  3474/6623: $50\inter_queue[32][31:0]
  3475/6623: $50\inter_queue[31][31:0]
  3476/6623: $50\inter_queue[30][31:0]
  3477/6623: $50\inter_queue[29][31:0]
  3478/6623: $50\inter_queue[28][31:0]
  3479/6623: $50\inter_queue[27][31:0]
  3480/6623: $50\inter_queue[26][31:0]
  3481/6623: $50\inter_queue[25][31:0]
  3482/6623: $50\inter_queue[24][31:0]
  3483/6623: $50\inter_queue[23][31:0]
  3484/6623: $50\inter_queue[22][31:0]
  3485/6623: $50\inter_queue[21][31:0]
  3486/6623: $50\inter_queue[20][31:0]
  3487/6623: $50\inter_queue[19][31:0]
  3488/6623: $50\inter_queue[18][31:0]
  3489/6623: $50\inter_queue[17][31:0]
  3490/6623: $50\inter_queue[16][31:0]
  3491/6623: $50\inter_queue[15][31:0]
  3492/6623: $50\inter_queue[14][31:0]
  3493/6623: $50\inter_queue[13][31:0]
  3494/6623: $50\inter_queue[12][31:0]
  3495/6623: $50\inter_queue[11][31:0]
  3496/6623: $50\inter_queue[10][31:0]
  3497/6623: $50\inter_queue[9][31:0]
  3498/6623: $50\inter_queue[8][31:0]
  3499/6623: $50\inter_queue[7][31:0]
  3500/6623: $50\inter_queue[6][31:0]
  3501/6623: $50\inter_queue[5][31:0]
  3502/6623: $50\inter_queue[4][31:0]
  3503/6623: $50\inter_queue[3][31:0]
  3504/6623: $50\inter_queue[2][31:0]
  3505/6623: $50\inter_queue[1][31:0]
  3506/6623: $50\inter_queue[0][31:0]
  3507/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4696_ADDR[5:0]$5428
  3508/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4696_DATA[31:0]$5429
  3509/6623: $51\full_q[0:0]
  3510/6623: $49\inter_queue[0][31:0]
  3511/6623: $49\inter_queue[53][31:0]
  3512/6623: $49\inter_queue[52][31:0]
  3513/6623: $49\inter_queue[51][31:0]
  3514/6623: $49\inter_queue[50][31:0]
  3515/6623: $49\inter_queue[49][31:0]
  3516/6623: $49\inter_queue[48][31:0]
  3517/6623: $49\inter_queue[47][31:0]
  3518/6623: $49\inter_queue[46][31:0]
  3519/6623: $49\inter_queue[45][31:0]
  3520/6623: $49\inter_queue[44][31:0]
  3521/6623: $49\inter_queue[43][31:0]
  3522/6623: $49\inter_queue[42][31:0]
  3523/6623: $49\inter_queue[41][31:0]
  3524/6623: $49\inter_queue[40][31:0]
  3525/6623: $49\inter_queue[39][31:0]
  3526/6623: $49\inter_queue[38][31:0]
  3527/6623: $49\inter_queue[37][31:0]
  3528/6623: $49\inter_queue[36][31:0]
  3529/6623: $49\inter_queue[35][31:0]
  3530/6623: $49\inter_queue[34][31:0]
  3531/6623: $49\inter_queue[33][31:0]
  3532/6623: $49\inter_queue[32][31:0]
  3533/6623: $49\inter_queue[31][31:0]
  3534/6623: $49\inter_queue[30][31:0]
  3535/6623: $49\inter_queue[29][31:0]
  3536/6623: $49\inter_queue[28][31:0]
  3537/6623: $49\inter_queue[27][31:0]
  3538/6623: $49\inter_queue[26][31:0]
  3539/6623: $49\inter_queue[25][31:0]
  3540/6623: $49\inter_queue[24][31:0]
  3541/6623: $49\inter_queue[23][31:0]
  3542/6623: $49\inter_queue[22][31:0]
  3543/6623: $49\inter_queue[21][31:0]
  3544/6623: $49\inter_queue[20][31:0]
  3545/6623: $49\inter_queue[19][31:0]
  3546/6623: $49\inter_queue[18][31:0]
  3547/6623: $49\inter_queue[17][31:0]
  3548/6623: $49\inter_queue[16][31:0]
  3549/6623: $49\inter_queue[15][31:0]
  3550/6623: $49\inter_queue[14][31:0]
  3551/6623: $49\inter_queue[13][31:0]
  3552/6623: $49\inter_queue[12][31:0]
  3553/6623: $49\inter_queue[11][31:0]
  3554/6623: $49\inter_queue[10][31:0]
  3555/6623: $49\inter_queue[9][31:0]
  3556/6623: $49\inter_queue[8][31:0]
  3557/6623: $49\inter_queue[7][31:0]
  3558/6623: $49\inter_queue[6][31:0]
  3559/6623: $49\inter_queue[5][31:0]
  3560/6623: $49\inter_queue[4][31:0]
  3561/6623: $49\inter_queue[3][31:0]
  3562/6623: $49\inter_queue[2][31:0]
  3563/6623: $49\inter_queue[1][31:0]
  3564/6623: $50\full_q[0:0]
  3565/6623: $27\cnt[5:0]
  3566/6623: $48\inter_queue[53][31:0]
  3567/6623: $48\inter_queue[52][31:0]
  3568/6623: $48\inter_queue[51][31:0]
  3569/6623: $48\inter_queue[50][31:0]
  3570/6623: $48\inter_queue[49][31:0]
  3571/6623: $48\inter_queue[48][31:0]
  3572/6623: $48\inter_queue[47][31:0]
  3573/6623: $48\inter_queue[46][31:0]
  3574/6623: $48\inter_queue[45][31:0]
  3575/6623: $48\inter_queue[44][31:0]
  3576/6623: $48\inter_queue[43][31:0]
  3577/6623: $48\inter_queue[42][31:0]
  3578/6623: $48\inter_queue[41][31:0]
  3579/6623: $48\inter_queue[40][31:0]
  3580/6623: $48\inter_queue[39][31:0]
  3581/6623: $48\inter_queue[38][31:0]
  3582/6623: $48\inter_queue[37][31:0]
  3583/6623: $48\inter_queue[36][31:0]
  3584/6623: $48\inter_queue[35][31:0]
  3585/6623: $48\inter_queue[34][31:0]
  3586/6623: $48\inter_queue[33][31:0]
  3587/6623: $48\inter_queue[32][31:0]
  3588/6623: $48\inter_queue[31][31:0]
  3589/6623: $48\inter_queue[30][31:0]
  3590/6623: $48\inter_queue[29][31:0]
  3591/6623: $48\inter_queue[28][31:0]
  3592/6623: $48\inter_queue[27][31:0]
  3593/6623: $48\inter_queue[26][31:0]
  3594/6623: $48\inter_queue[25][31:0]
  3595/6623: $48\inter_queue[24][31:0]
  3596/6623: $48\inter_queue[23][31:0]
  3597/6623: $48\inter_queue[22][31:0]
  3598/6623: $48\inter_queue[21][31:0]
  3599/6623: $48\inter_queue[20][31:0]
  3600/6623: $48\inter_queue[19][31:0]
  3601/6623: $48\inter_queue[18][31:0]
  3602/6623: $48\inter_queue[17][31:0]
  3603/6623: $48\inter_queue[16][31:0]
  3604/6623: $48\inter_queue[15][31:0]
  3605/6623: $48\inter_queue[14][31:0]
  3606/6623: $48\inter_queue[13][31:0]
  3607/6623: $48\inter_queue[12][31:0]
  3608/6623: $48\inter_queue[11][31:0]
  3609/6623: $48\inter_queue[10][31:0]
  3610/6623: $48\inter_queue[9][31:0]
  3611/6623: $48\inter_queue[8][31:0]
  3612/6623: $48\inter_queue[7][31:0]
  3613/6623: $48\inter_queue[6][31:0]
  3614/6623: $48\inter_queue[5][31:0]
  3615/6623: $48\inter_queue[4][31:0]
  3616/6623: $48\inter_queue[3][31:0]
  3617/6623: $48\inter_queue[2][31:0]
  3618/6623: $48\inter_queue[1][31:0]
  3619/6623: $48\inter_queue[0][31:0]
  3620/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4695_ADDR[5:0]$5418
  3621/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4695_DATA[31:0]$5419
  3622/6623: $49\full_q[0:0]
  3623/6623: $47\inter_queue[0][31:0]
  3624/6623: $47\inter_queue[53][31:0]
  3625/6623: $47\inter_queue[52][31:0]
  3626/6623: $47\inter_queue[51][31:0]
  3627/6623: $47\inter_queue[50][31:0]
  3628/6623: $47\inter_queue[49][31:0]
  3629/6623: $47\inter_queue[48][31:0]
  3630/6623: $47\inter_queue[47][31:0]
  3631/6623: $47\inter_queue[46][31:0]
  3632/6623: $47\inter_queue[45][31:0]
  3633/6623: $47\inter_queue[44][31:0]
  3634/6623: $47\inter_queue[43][31:0]
  3635/6623: $47\inter_queue[42][31:0]
  3636/6623: $47\inter_queue[41][31:0]
  3637/6623: $47\inter_queue[40][31:0]
  3638/6623: $47\inter_queue[39][31:0]
  3639/6623: $47\inter_queue[38][31:0]
  3640/6623: $47\inter_queue[37][31:0]
  3641/6623: $47\inter_queue[36][31:0]
  3642/6623: $47\inter_queue[35][31:0]
  3643/6623: $47\inter_queue[34][31:0]
  3644/6623: $47\inter_queue[33][31:0]
  3645/6623: $47\inter_queue[32][31:0]
  3646/6623: $47\inter_queue[31][31:0]
  3647/6623: $47\inter_queue[30][31:0]
  3648/6623: $47\inter_queue[29][31:0]
  3649/6623: $47\inter_queue[28][31:0]
  3650/6623: $47\inter_queue[27][31:0]
  3651/6623: $47\inter_queue[26][31:0]
  3652/6623: $47\inter_queue[25][31:0]
  3653/6623: $47\inter_queue[24][31:0]
  3654/6623: $47\inter_queue[23][31:0]
  3655/6623: $47\inter_queue[22][31:0]
  3656/6623: $47\inter_queue[21][31:0]
  3657/6623: $47\inter_queue[20][31:0]
  3658/6623: $47\inter_queue[19][31:0]
  3659/6623: $47\inter_queue[18][31:0]
  3660/6623: $47\inter_queue[17][31:0]
  3661/6623: $47\inter_queue[16][31:0]
  3662/6623: $47\inter_queue[15][31:0]
  3663/6623: $47\inter_queue[14][31:0]
  3664/6623: $47\inter_queue[13][31:0]
  3665/6623: $47\inter_queue[12][31:0]
  3666/6623: $47\inter_queue[11][31:0]
  3667/6623: $47\inter_queue[10][31:0]
  3668/6623: $47\inter_queue[9][31:0]
  3669/6623: $47\inter_queue[8][31:0]
  3670/6623: $47\inter_queue[7][31:0]
  3671/6623: $47\inter_queue[6][31:0]
  3672/6623: $47\inter_queue[5][31:0]
  3673/6623: $47\inter_queue[4][31:0]
  3674/6623: $47\inter_queue[3][31:0]
  3675/6623: $47\inter_queue[2][31:0]
  3676/6623: $47\inter_queue[1][31:0]
  3677/6623: $48\full_q[0:0]
  3678/6623: $26\cnt[5:0]
  3679/6623: $46\inter_queue[53][31:0]
  3680/6623: $46\inter_queue[52][31:0]
  3681/6623: $46\inter_queue[51][31:0]
  3682/6623: $46\inter_queue[50][31:0]
  3683/6623: $46\inter_queue[49][31:0]
  3684/6623: $46\inter_queue[48][31:0]
  3685/6623: $46\inter_queue[47][31:0]
  3686/6623: $46\inter_queue[46][31:0]
  3687/6623: $46\inter_queue[45][31:0]
  3688/6623: $46\inter_queue[44][31:0]
  3689/6623: $46\inter_queue[43][31:0]
  3690/6623: $46\inter_queue[42][31:0]
  3691/6623: $46\inter_queue[41][31:0]
  3692/6623: $46\inter_queue[40][31:0]
  3693/6623: $46\inter_queue[39][31:0]
  3694/6623: $46\inter_queue[38][31:0]
  3695/6623: $46\inter_queue[37][31:0]
  3696/6623: $46\inter_queue[36][31:0]
  3697/6623: $46\inter_queue[35][31:0]
  3698/6623: $46\inter_queue[34][31:0]
  3699/6623: $46\inter_queue[33][31:0]
  3700/6623: $46\inter_queue[32][31:0]
  3701/6623: $46\inter_queue[31][31:0]
  3702/6623: $46\inter_queue[30][31:0]
  3703/6623: $46\inter_queue[29][31:0]
  3704/6623: $46\inter_queue[28][31:0]
  3705/6623: $46\inter_queue[27][31:0]
  3706/6623: $46\inter_queue[26][31:0]
  3707/6623: $46\inter_queue[25][31:0]
  3708/6623: $46\inter_queue[24][31:0]
  3709/6623: $46\inter_queue[23][31:0]
  3710/6623: $46\inter_queue[22][31:0]
  3711/6623: $46\inter_queue[21][31:0]
  3712/6623: $46\inter_queue[20][31:0]
  3713/6623: $46\inter_queue[19][31:0]
  3714/6623: $46\inter_queue[18][31:0]
  3715/6623: $46\inter_queue[17][31:0]
  3716/6623: $46\inter_queue[16][31:0]
  3717/6623: $46\inter_queue[15][31:0]
  3718/6623: $46\inter_queue[14][31:0]
  3719/6623: $46\inter_queue[13][31:0]
  3720/6623: $46\inter_queue[12][31:0]
  3721/6623: $46\inter_queue[11][31:0]
  3722/6623: $46\inter_queue[10][31:0]
  3723/6623: $46\inter_queue[9][31:0]
  3724/6623: $46\inter_queue[8][31:0]
  3725/6623: $46\inter_queue[7][31:0]
  3726/6623: $46\inter_queue[6][31:0]
  3727/6623: $46\inter_queue[5][31:0]
  3728/6623: $46\inter_queue[4][31:0]
  3729/6623: $46\inter_queue[3][31:0]
  3730/6623: $46\inter_queue[2][31:0]
  3731/6623: $46\inter_queue[1][31:0]
  3732/6623: $46\inter_queue[0][31:0]
  3733/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4694_ADDR[5:0]$5408
  3734/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4694_DATA[31:0]$5409
  3735/6623: $47\full_q[0:0]
  3736/6623: $45\inter_queue[0][31:0]
  3737/6623: $45\inter_queue[53][31:0]
  3738/6623: $45\inter_queue[52][31:0]
  3739/6623: $45\inter_queue[51][31:0]
  3740/6623: $45\inter_queue[50][31:0]
  3741/6623: $45\inter_queue[49][31:0]
  3742/6623: $45\inter_queue[48][31:0]
  3743/6623: $45\inter_queue[47][31:0]
  3744/6623: $45\inter_queue[46][31:0]
  3745/6623: $45\inter_queue[45][31:0]
  3746/6623: $45\inter_queue[44][31:0]
  3747/6623: $45\inter_queue[43][31:0]
  3748/6623: $45\inter_queue[42][31:0]
  3749/6623: $45\inter_queue[41][31:0]
  3750/6623: $45\inter_queue[40][31:0]
  3751/6623: $45\inter_queue[39][31:0]
  3752/6623: $45\inter_queue[38][31:0]
  3753/6623: $45\inter_queue[37][31:0]
  3754/6623: $45\inter_queue[36][31:0]
  3755/6623: $45\inter_queue[35][31:0]
  3756/6623: $45\inter_queue[34][31:0]
  3757/6623: $45\inter_queue[33][31:0]
  3758/6623: $45\inter_queue[32][31:0]
  3759/6623: $45\inter_queue[31][31:0]
  3760/6623: $45\inter_queue[30][31:0]
  3761/6623: $45\inter_queue[29][31:0]
  3762/6623: $45\inter_queue[28][31:0]
  3763/6623: $45\inter_queue[27][31:0]
  3764/6623: $45\inter_queue[26][31:0]
  3765/6623: $45\inter_queue[25][31:0]
  3766/6623: $45\inter_queue[24][31:0]
  3767/6623: $45\inter_queue[23][31:0]
  3768/6623: $45\inter_queue[22][31:0]
  3769/6623: $45\inter_queue[21][31:0]
  3770/6623: $45\inter_queue[20][31:0]
  3771/6623: $45\inter_queue[19][31:0]
  3772/6623: $45\inter_queue[18][31:0]
  3773/6623: $45\inter_queue[17][31:0]
  3774/6623: $45\inter_queue[16][31:0]
  3775/6623: $45\inter_queue[15][31:0]
  3776/6623: $45\inter_queue[14][31:0]
  3777/6623: $45\inter_queue[13][31:0]
  3778/6623: $45\inter_queue[12][31:0]
  3779/6623: $45\inter_queue[11][31:0]
  3780/6623: $45\inter_queue[10][31:0]
  3781/6623: $45\inter_queue[9][31:0]
  3782/6623: $45\inter_queue[8][31:0]
  3783/6623: $45\inter_queue[7][31:0]
  3784/6623: $45\inter_queue[6][31:0]
  3785/6623: $45\inter_queue[5][31:0]
  3786/6623: $45\inter_queue[4][31:0]
  3787/6623: $45\inter_queue[3][31:0]
  3788/6623: $45\inter_queue[2][31:0]
  3789/6623: $45\inter_queue[1][31:0]
  3790/6623: $46\full_q[0:0]
  3791/6623: $25\cnt[5:0]
  3792/6623: $44\inter_queue[53][31:0]
  3793/6623: $44\inter_queue[52][31:0]
  3794/6623: $44\inter_queue[51][31:0]
  3795/6623: $44\inter_queue[50][31:0]
  3796/6623: $44\inter_queue[49][31:0]
  3797/6623: $44\inter_queue[48][31:0]
  3798/6623: $44\inter_queue[47][31:0]
  3799/6623: $44\inter_queue[46][31:0]
  3800/6623: $44\inter_queue[45][31:0]
  3801/6623: $44\inter_queue[44][31:0]
  3802/6623: $44\inter_queue[43][31:0]
  3803/6623: $44\inter_queue[42][31:0]
  3804/6623: $44\inter_queue[41][31:0]
  3805/6623: $44\inter_queue[40][31:0]
  3806/6623: $44\inter_queue[39][31:0]
  3807/6623: $44\inter_queue[38][31:0]
  3808/6623: $44\inter_queue[37][31:0]
  3809/6623: $44\inter_queue[36][31:0]
  3810/6623: $44\inter_queue[35][31:0]
  3811/6623: $44\inter_queue[34][31:0]
  3812/6623: $44\inter_queue[33][31:0]
  3813/6623: $44\inter_queue[32][31:0]
  3814/6623: $44\inter_queue[31][31:0]
  3815/6623: $44\inter_queue[30][31:0]
  3816/6623: $44\inter_queue[29][31:0]
  3817/6623: $44\inter_queue[28][31:0]
  3818/6623: $44\inter_queue[27][31:0]
  3819/6623: $44\inter_queue[26][31:0]
  3820/6623: $44\inter_queue[25][31:0]
  3821/6623: $44\inter_queue[24][31:0]
  3822/6623: $44\inter_queue[23][31:0]
  3823/6623: $44\inter_queue[22][31:0]
  3824/6623: $44\inter_queue[21][31:0]
  3825/6623: $44\inter_queue[20][31:0]
  3826/6623: $44\inter_queue[19][31:0]
  3827/6623: $44\inter_queue[18][31:0]
  3828/6623: $44\inter_queue[17][31:0]
  3829/6623: $44\inter_queue[16][31:0]
  3830/6623: $44\inter_queue[15][31:0]
  3831/6623: $44\inter_queue[14][31:0]
  3832/6623: $44\inter_queue[13][31:0]
  3833/6623: $44\inter_queue[12][31:0]
  3834/6623: $44\inter_queue[11][31:0]
  3835/6623: $44\inter_queue[10][31:0]
  3836/6623: $44\inter_queue[9][31:0]
  3837/6623: $44\inter_queue[8][31:0]
  3838/6623: $44\inter_queue[7][31:0]
  3839/6623: $44\inter_queue[6][31:0]
  3840/6623: $44\inter_queue[5][31:0]
  3841/6623: $44\inter_queue[4][31:0]
  3842/6623: $44\inter_queue[3][31:0]
  3843/6623: $44\inter_queue[2][31:0]
  3844/6623: $44\inter_queue[1][31:0]
  3845/6623: $44\inter_queue[0][31:0]
  3846/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4693_ADDR[5:0]$5398
  3847/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4693_DATA[31:0]$5399
  3848/6623: $45\full_q[0:0]
  3849/6623: $43\inter_queue[0][31:0]
  3850/6623: $43\inter_queue[53][31:0]
  3851/6623: $43\inter_queue[52][31:0]
  3852/6623: $43\inter_queue[51][31:0]
  3853/6623: $43\inter_queue[50][31:0]
  3854/6623: $43\inter_queue[49][31:0]
  3855/6623: $43\inter_queue[48][31:0]
  3856/6623: $43\inter_queue[47][31:0]
  3857/6623: $43\inter_queue[46][31:0]
  3858/6623: $43\inter_queue[45][31:0]
  3859/6623: $43\inter_queue[44][31:0]
  3860/6623: $43\inter_queue[43][31:0]
  3861/6623: $43\inter_queue[42][31:0]
  3862/6623: $43\inter_queue[41][31:0]
  3863/6623: $43\inter_queue[40][31:0]
  3864/6623: $43\inter_queue[39][31:0]
  3865/6623: $43\inter_queue[38][31:0]
  3866/6623: $43\inter_queue[37][31:0]
  3867/6623: $43\inter_queue[36][31:0]
  3868/6623: $43\inter_queue[35][31:0]
  3869/6623: $43\inter_queue[34][31:0]
  3870/6623: $43\inter_queue[33][31:0]
  3871/6623: $43\inter_queue[32][31:0]
  3872/6623: $43\inter_queue[31][31:0]
  3873/6623: $43\inter_queue[30][31:0]
  3874/6623: $43\inter_queue[29][31:0]
  3875/6623: $43\inter_queue[28][31:0]
  3876/6623: $43\inter_queue[27][31:0]
  3877/6623: $43\inter_queue[26][31:0]
  3878/6623: $43\inter_queue[25][31:0]
  3879/6623: $43\inter_queue[24][31:0]
  3880/6623: $43\inter_queue[23][31:0]
  3881/6623: $43\inter_queue[22][31:0]
  3882/6623: $43\inter_queue[21][31:0]
  3883/6623: $43\inter_queue[20][31:0]
  3884/6623: $43\inter_queue[19][31:0]
  3885/6623: $43\inter_queue[18][31:0]
  3886/6623: $43\inter_queue[17][31:0]
  3887/6623: $43\inter_queue[16][31:0]
  3888/6623: $43\inter_queue[15][31:0]
  3889/6623: $43\inter_queue[14][31:0]
  3890/6623: $43\inter_queue[13][31:0]
  3891/6623: $43\inter_queue[12][31:0]
  3892/6623: $43\inter_queue[11][31:0]
  3893/6623: $43\inter_queue[10][31:0]
  3894/6623: $43\inter_queue[9][31:0]
  3895/6623: $43\inter_queue[8][31:0]
  3896/6623: $43\inter_queue[7][31:0]
  3897/6623: $43\inter_queue[6][31:0]
  3898/6623: $43\inter_queue[5][31:0]
  3899/6623: $43\inter_queue[4][31:0]
  3900/6623: $43\inter_queue[3][31:0]
  3901/6623: $43\inter_queue[2][31:0]
  3902/6623: $43\inter_queue[1][31:0]
  3903/6623: $44\full_q[0:0]
  3904/6623: $24\cnt[5:0]
  3905/6623: $42\inter_queue[53][31:0]
  3906/6623: $42\inter_queue[52][31:0]
  3907/6623: $42\inter_queue[51][31:0]
  3908/6623: $42\inter_queue[50][31:0]
  3909/6623: $42\inter_queue[49][31:0]
  3910/6623: $42\inter_queue[48][31:0]
  3911/6623: $42\inter_queue[47][31:0]
  3912/6623: $42\inter_queue[46][31:0]
  3913/6623: $42\inter_queue[45][31:0]
  3914/6623: $42\inter_queue[44][31:0]
  3915/6623: $42\inter_queue[43][31:0]
  3916/6623: $42\inter_queue[42][31:0]
  3917/6623: $42\inter_queue[41][31:0]
  3918/6623: $42\inter_queue[40][31:0]
  3919/6623: $42\inter_queue[39][31:0]
  3920/6623: $42\inter_queue[38][31:0]
  3921/6623: $42\inter_queue[37][31:0]
  3922/6623: $42\inter_queue[36][31:0]
  3923/6623: $42\inter_queue[35][31:0]
  3924/6623: $42\inter_queue[34][31:0]
  3925/6623: $42\inter_queue[33][31:0]
  3926/6623: $42\inter_queue[32][31:0]
  3927/6623: $42\inter_queue[31][31:0]
  3928/6623: $42\inter_queue[30][31:0]
  3929/6623: $42\inter_queue[29][31:0]
  3930/6623: $42\inter_queue[28][31:0]
  3931/6623: $42\inter_queue[27][31:0]
  3932/6623: $42\inter_queue[26][31:0]
  3933/6623: $42\inter_queue[25][31:0]
  3934/6623: $42\inter_queue[24][31:0]
  3935/6623: $42\inter_queue[23][31:0]
  3936/6623: $42\inter_queue[22][31:0]
  3937/6623: $42\inter_queue[21][31:0]
  3938/6623: $42\inter_queue[20][31:0]
  3939/6623: $42\inter_queue[19][31:0]
  3940/6623: $42\inter_queue[18][31:0]
  3941/6623: $42\inter_queue[17][31:0]
  3942/6623: $42\inter_queue[16][31:0]
  3943/6623: $42\inter_queue[15][31:0]
  3944/6623: $42\inter_queue[14][31:0]
  3945/6623: $42\inter_queue[13][31:0]
  3946/6623: $42\inter_queue[12][31:0]
  3947/6623: $42\inter_queue[11][31:0]
  3948/6623: $42\inter_queue[10][31:0]
  3949/6623: $42\inter_queue[9][31:0]
  3950/6623: $42\inter_queue[8][31:0]
  3951/6623: $42\inter_queue[7][31:0]
  3952/6623: $42\inter_queue[6][31:0]
  3953/6623: $42\inter_queue[5][31:0]
  3954/6623: $42\inter_queue[4][31:0]
  3955/6623: $42\inter_queue[3][31:0]
  3956/6623: $42\inter_queue[2][31:0]
  3957/6623: $42\inter_queue[1][31:0]
  3958/6623: $42\inter_queue[0][31:0]
  3959/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4692_ADDR[5:0]$5388
  3960/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4692_DATA[31:0]$5389
  3961/6623: $43\full_q[0:0]
  3962/6623: $41\inter_queue[0][31:0]
  3963/6623: $41\inter_queue[53][31:0]
  3964/6623: $41\inter_queue[52][31:0]
  3965/6623: $41\inter_queue[51][31:0]
  3966/6623: $41\inter_queue[50][31:0]
  3967/6623: $41\inter_queue[49][31:0]
  3968/6623: $41\inter_queue[48][31:0]
  3969/6623: $41\inter_queue[47][31:0]
  3970/6623: $41\inter_queue[46][31:0]
  3971/6623: $41\inter_queue[45][31:0]
  3972/6623: $41\inter_queue[44][31:0]
  3973/6623: $41\inter_queue[43][31:0]
  3974/6623: $41\inter_queue[42][31:0]
  3975/6623: $41\inter_queue[41][31:0]
  3976/6623: $41\inter_queue[40][31:0]
  3977/6623: $41\inter_queue[39][31:0]
  3978/6623: $41\inter_queue[38][31:0]
  3979/6623: $41\inter_queue[37][31:0]
  3980/6623: $41\inter_queue[36][31:0]
  3981/6623: $41\inter_queue[35][31:0]
  3982/6623: $41\inter_queue[34][31:0]
  3983/6623: $41\inter_queue[33][31:0]
  3984/6623: $41\inter_queue[32][31:0]
  3985/6623: $41\inter_queue[31][31:0]
  3986/6623: $41\inter_queue[30][31:0]
  3987/6623: $41\inter_queue[29][31:0]
  3988/6623: $41\inter_queue[28][31:0]
  3989/6623: $41\inter_queue[27][31:0]
  3990/6623: $41\inter_queue[26][31:0]
  3991/6623: $41\inter_queue[25][31:0]
  3992/6623: $41\inter_queue[24][31:0]
  3993/6623: $41\inter_queue[23][31:0]
  3994/6623: $41\inter_queue[22][31:0]
  3995/6623: $41\inter_queue[21][31:0]
  3996/6623: $41\inter_queue[20][31:0]
  3997/6623: $41\inter_queue[19][31:0]
  3998/6623: $41\inter_queue[18][31:0]
  3999/6623: $41\inter_queue[17][31:0]
  4000/6623: $41\inter_queue[16][31:0]
  4001/6623: $41\inter_queue[15][31:0]
  4002/6623: $41\inter_queue[14][31:0]
  4003/6623: $41\inter_queue[13][31:0]
  4004/6623: $41\inter_queue[12][31:0]
  4005/6623: $41\inter_queue[11][31:0]
  4006/6623: $41\inter_queue[10][31:0]
  4007/6623: $41\inter_queue[9][31:0]
  4008/6623: $41\inter_queue[8][31:0]
  4009/6623: $41\inter_queue[7][31:0]
  4010/6623: $41\inter_queue[6][31:0]
  4011/6623: $41\inter_queue[5][31:0]
  4012/6623: $41\inter_queue[4][31:0]
  4013/6623: $41\inter_queue[3][31:0]
  4014/6623: $41\inter_queue[2][31:0]
  4015/6623: $41\inter_queue[1][31:0]
  4016/6623: $42\full_q[0:0]
  4017/6623: $23\cnt[5:0]
  4018/6623: $40\inter_queue[53][31:0]
  4019/6623: $40\inter_queue[52][31:0]
  4020/6623: $40\inter_queue[51][31:0]
  4021/6623: $40\inter_queue[50][31:0]
  4022/6623: $40\inter_queue[49][31:0]
  4023/6623: $40\inter_queue[48][31:0]
  4024/6623: $40\inter_queue[47][31:0]
  4025/6623: $40\inter_queue[46][31:0]
  4026/6623: $40\inter_queue[45][31:0]
  4027/6623: $40\inter_queue[44][31:0]
  4028/6623: $40\inter_queue[43][31:0]
  4029/6623: $40\inter_queue[42][31:0]
  4030/6623: $40\inter_queue[41][31:0]
  4031/6623: $40\inter_queue[40][31:0]
  4032/6623: $40\inter_queue[39][31:0]
  4033/6623: $40\inter_queue[38][31:0]
  4034/6623: $40\inter_queue[37][31:0]
  4035/6623: $40\inter_queue[36][31:0]
  4036/6623: $40\inter_queue[35][31:0]
  4037/6623: $40\inter_queue[34][31:0]
  4038/6623: $40\inter_queue[33][31:0]
  4039/6623: $40\inter_queue[32][31:0]
  4040/6623: $40\inter_queue[31][31:0]
  4041/6623: $40\inter_queue[30][31:0]
  4042/6623: $40\inter_queue[29][31:0]
  4043/6623: $40\inter_queue[28][31:0]
  4044/6623: $40\inter_queue[27][31:0]
  4045/6623: $40\inter_queue[26][31:0]
  4046/6623: $40\inter_queue[25][31:0]
  4047/6623: $40\inter_queue[24][31:0]
  4048/6623: $40\inter_queue[23][31:0]
  4049/6623: $40\inter_queue[22][31:0]
  4050/6623: $40\inter_queue[21][31:0]
  4051/6623: $40\inter_queue[20][31:0]
  4052/6623: $40\inter_queue[19][31:0]
  4053/6623: $40\inter_queue[18][31:0]
  4054/6623: $40\inter_queue[17][31:0]
  4055/6623: $40\inter_queue[16][31:0]
  4056/6623: $40\inter_queue[15][31:0]
  4057/6623: $40\inter_queue[14][31:0]
  4058/6623: $40\inter_queue[13][31:0]
  4059/6623: $40\inter_queue[12][31:0]
  4060/6623: $40\inter_queue[11][31:0]
  4061/6623: $40\inter_queue[10][31:0]
  4062/6623: $40\inter_queue[9][31:0]
  4063/6623: $40\inter_queue[8][31:0]
  4064/6623: $40\inter_queue[7][31:0]
  4065/6623: $40\inter_queue[6][31:0]
  4066/6623: $40\inter_queue[5][31:0]
  4067/6623: $40\inter_queue[4][31:0]
  4068/6623: $40\inter_queue[3][31:0]
  4069/6623: $40\inter_queue[2][31:0]
  4070/6623: $40\inter_queue[1][31:0]
  4071/6623: $40\inter_queue[0][31:0]
  4072/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4691_ADDR[5:0]$5378
  4073/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4691_DATA[31:0]$5379
  4074/6623: $41\full_q[0:0]
  4075/6623: $39\inter_queue[0][31:0]
  4076/6623: $39\inter_queue[53][31:0]
  4077/6623: $39\inter_queue[52][31:0]
  4078/6623: $39\inter_queue[51][31:0]
  4079/6623: $39\inter_queue[50][31:0]
  4080/6623: $39\inter_queue[49][31:0]
  4081/6623: $39\inter_queue[48][31:0]
  4082/6623: $39\inter_queue[47][31:0]
  4083/6623: $39\inter_queue[46][31:0]
  4084/6623: $39\inter_queue[45][31:0]
  4085/6623: $39\inter_queue[44][31:0]
  4086/6623: $39\inter_queue[43][31:0]
  4087/6623: $39\inter_queue[42][31:0]
  4088/6623: $39\inter_queue[41][31:0]
  4089/6623: $39\inter_queue[40][31:0]
  4090/6623: $39\inter_queue[39][31:0]
  4091/6623: $39\inter_queue[38][31:0]
  4092/6623: $39\inter_queue[37][31:0]
  4093/6623: $39\inter_queue[36][31:0]
  4094/6623: $39\inter_queue[35][31:0]
  4095/6623: $39\inter_queue[34][31:0]
  4096/6623: $39\inter_queue[33][31:0]
  4097/6623: $39\inter_queue[32][31:0]
  4098/6623: $39\inter_queue[31][31:0]
  4099/6623: $39\inter_queue[30][31:0]
  4100/6623: $39\inter_queue[29][31:0]
  4101/6623: $39\inter_queue[28][31:0]
  4102/6623: $39\inter_queue[27][31:0]
  4103/6623: $39\inter_queue[26][31:0]
  4104/6623: $39\inter_queue[25][31:0]
  4105/6623: $39\inter_queue[24][31:0]
  4106/6623: $39\inter_queue[23][31:0]
  4107/6623: $39\inter_queue[22][31:0]
  4108/6623: $39\inter_queue[21][31:0]
  4109/6623: $39\inter_queue[20][31:0]
  4110/6623: $39\inter_queue[19][31:0]
  4111/6623: $39\inter_queue[18][31:0]
  4112/6623: $39\inter_queue[17][31:0]
  4113/6623: $39\inter_queue[16][31:0]
  4114/6623: $39\inter_queue[15][31:0]
  4115/6623: $39\inter_queue[14][31:0]
  4116/6623: $39\inter_queue[13][31:0]
  4117/6623: $39\inter_queue[12][31:0]
  4118/6623: $39\inter_queue[11][31:0]
  4119/6623: $39\inter_queue[10][31:0]
  4120/6623: $39\inter_queue[9][31:0]
  4121/6623: $39\inter_queue[8][31:0]
  4122/6623: $39\inter_queue[7][31:0]
  4123/6623: $39\inter_queue[6][31:0]
  4124/6623: $39\inter_queue[5][31:0]
  4125/6623: $39\inter_queue[4][31:0]
  4126/6623: $39\inter_queue[3][31:0]
  4127/6623: $39\inter_queue[2][31:0]
  4128/6623: $39\inter_queue[1][31:0]
  4129/6623: $40\full_q[0:0]
  4130/6623: $22\cnt[5:0]
  4131/6623: $38\inter_queue[53][31:0]
  4132/6623: $38\inter_queue[52][31:0]
  4133/6623: $38\inter_queue[51][31:0]
  4134/6623: $38\inter_queue[50][31:0]
  4135/6623: $38\inter_queue[49][31:0]
  4136/6623: $38\inter_queue[48][31:0]
  4137/6623: $38\inter_queue[47][31:0]
  4138/6623: $38\inter_queue[46][31:0]
  4139/6623: $38\inter_queue[45][31:0]
  4140/6623: $38\inter_queue[44][31:0]
  4141/6623: $38\inter_queue[43][31:0]
  4142/6623: $38\inter_queue[42][31:0]
  4143/6623: $38\inter_queue[41][31:0]
  4144/6623: $38\inter_queue[40][31:0]
  4145/6623: $38\inter_queue[39][31:0]
  4146/6623: $38\inter_queue[38][31:0]
  4147/6623: $38\inter_queue[37][31:0]
  4148/6623: $38\inter_queue[36][31:0]
  4149/6623: $38\inter_queue[35][31:0]
  4150/6623: $38\inter_queue[34][31:0]
  4151/6623: $38\inter_queue[33][31:0]
  4152/6623: $38\inter_queue[32][31:0]
  4153/6623: $38\inter_queue[31][31:0]
  4154/6623: $38\inter_queue[30][31:0]
  4155/6623: $38\inter_queue[29][31:0]
  4156/6623: $38\inter_queue[28][31:0]
  4157/6623: $38\inter_queue[27][31:0]
  4158/6623: $38\inter_queue[26][31:0]
  4159/6623: $38\inter_queue[25][31:0]
  4160/6623: $38\inter_queue[24][31:0]
  4161/6623: $38\inter_queue[23][31:0]
  4162/6623: $38\inter_queue[22][31:0]
  4163/6623: $38\inter_queue[21][31:0]
  4164/6623: $38\inter_queue[20][31:0]
  4165/6623: $38\inter_queue[19][31:0]
  4166/6623: $38\inter_queue[18][31:0]
  4167/6623: $38\inter_queue[17][31:0]
  4168/6623: $38\inter_queue[16][31:0]
  4169/6623: $38\inter_queue[15][31:0]
  4170/6623: $38\inter_queue[14][31:0]
  4171/6623: $38\inter_queue[13][31:0]
  4172/6623: $38\inter_queue[12][31:0]
  4173/6623: $38\inter_queue[11][31:0]
  4174/6623: $38\inter_queue[10][31:0]
  4175/6623: $38\inter_queue[9][31:0]
  4176/6623: $38\inter_queue[8][31:0]
  4177/6623: $38\inter_queue[7][31:0]
  4178/6623: $38\inter_queue[6][31:0]
  4179/6623: $38\inter_queue[5][31:0]
  4180/6623: $38\inter_queue[4][31:0]
  4181/6623: $38\inter_queue[3][31:0]
  4182/6623: $38\inter_queue[2][31:0]
  4183/6623: $38\inter_queue[1][31:0]
  4184/6623: $38\inter_queue[0][31:0]
  4185/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4690_ADDR[5:0]$5368
  4186/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4690_DATA[31:0]$5369
  4187/6623: $39\full_q[0:0]
  4188/6623: $37\inter_queue[0][31:0]
  4189/6623: $37\inter_queue[53][31:0]
  4190/6623: $37\inter_queue[52][31:0]
  4191/6623: $37\inter_queue[51][31:0]
  4192/6623: $37\inter_queue[50][31:0]
  4193/6623: $37\inter_queue[49][31:0]
  4194/6623: $37\inter_queue[48][31:0]
  4195/6623: $37\inter_queue[47][31:0]
  4196/6623: $37\inter_queue[46][31:0]
  4197/6623: $37\inter_queue[45][31:0]
  4198/6623: $37\inter_queue[44][31:0]
  4199/6623: $37\inter_queue[43][31:0]
  4200/6623: $37\inter_queue[42][31:0]
  4201/6623: $37\inter_queue[41][31:0]
  4202/6623: $37\inter_queue[40][31:0]
  4203/6623: $37\inter_queue[39][31:0]
  4204/6623: $37\inter_queue[38][31:0]
  4205/6623: $37\inter_queue[37][31:0]
  4206/6623: $37\inter_queue[36][31:0]
  4207/6623: $37\inter_queue[35][31:0]
  4208/6623: $37\inter_queue[34][31:0]
  4209/6623: $37\inter_queue[33][31:0]
  4210/6623: $37\inter_queue[32][31:0]
  4211/6623: $37\inter_queue[31][31:0]
  4212/6623: $37\inter_queue[30][31:0]
  4213/6623: $37\inter_queue[29][31:0]
  4214/6623: $37\inter_queue[28][31:0]
  4215/6623: $37\inter_queue[27][31:0]
  4216/6623: $37\inter_queue[26][31:0]
  4217/6623: $37\inter_queue[25][31:0]
  4218/6623: $37\inter_queue[24][31:0]
  4219/6623: $37\inter_queue[23][31:0]
  4220/6623: $37\inter_queue[22][31:0]
  4221/6623: $37\inter_queue[21][31:0]
  4222/6623: $37\inter_queue[20][31:0]
  4223/6623: $37\inter_queue[19][31:0]
  4224/6623: $37\inter_queue[18][31:0]
  4225/6623: $37\inter_queue[17][31:0]
  4226/6623: $37\inter_queue[16][31:0]
  4227/6623: $37\inter_queue[15][31:0]
  4228/6623: $37\inter_queue[14][31:0]
  4229/6623: $37\inter_queue[13][31:0]
  4230/6623: $37\inter_queue[12][31:0]
  4231/6623: $37\inter_queue[11][31:0]
  4232/6623: $37\inter_queue[10][31:0]
  4233/6623: $37\inter_queue[9][31:0]
  4234/6623: $37\inter_queue[8][31:0]
  4235/6623: $37\inter_queue[7][31:0]
  4236/6623: $37\inter_queue[6][31:0]
  4237/6623: $37\inter_queue[5][31:0]
  4238/6623: $37\inter_queue[4][31:0]
  4239/6623: $37\inter_queue[3][31:0]
  4240/6623: $37\inter_queue[2][31:0]
  4241/6623: $37\inter_queue[1][31:0]
  4242/6623: $38\full_q[0:0]
  4243/6623: $21\cnt[5:0]
  4244/6623: $36\inter_queue[53][31:0]
  4245/6623: $36\inter_queue[52][31:0]
  4246/6623: $36\inter_queue[51][31:0]
  4247/6623: $36\inter_queue[50][31:0]
  4248/6623: $36\inter_queue[49][31:0]
  4249/6623: $36\inter_queue[48][31:0]
  4250/6623: $36\inter_queue[47][31:0]
  4251/6623: $36\inter_queue[46][31:0]
  4252/6623: $36\inter_queue[45][31:0]
  4253/6623: $36\inter_queue[44][31:0]
  4254/6623: $36\inter_queue[43][31:0]
  4255/6623: $36\inter_queue[42][31:0]
  4256/6623: $36\inter_queue[41][31:0]
  4257/6623: $36\inter_queue[40][31:0]
  4258/6623: $36\inter_queue[39][31:0]
  4259/6623: $36\inter_queue[38][31:0]
  4260/6623: $36\inter_queue[37][31:0]
  4261/6623: $36\inter_queue[36][31:0]
  4262/6623: $36\inter_queue[35][31:0]
  4263/6623: $36\inter_queue[34][31:0]
  4264/6623: $36\inter_queue[33][31:0]
  4265/6623: $36\inter_queue[32][31:0]
  4266/6623: $36\inter_queue[31][31:0]
  4267/6623: $36\inter_queue[30][31:0]
  4268/6623: $36\inter_queue[29][31:0]
  4269/6623: $36\inter_queue[28][31:0]
  4270/6623: $36\inter_queue[27][31:0]
  4271/6623: $36\inter_queue[26][31:0]
  4272/6623: $36\inter_queue[25][31:0]
  4273/6623: $36\inter_queue[24][31:0]
  4274/6623: $36\inter_queue[23][31:0]
  4275/6623: $36\inter_queue[22][31:0]
  4276/6623: $36\inter_queue[21][31:0]
  4277/6623: $36\inter_queue[20][31:0]
  4278/6623: $36\inter_queue[19][31:0]
  4279/6623: $36\inter_queue[18][31:0]
  4280/6623: $36\inter_queue[17][31:0]
  4281/6623: $36\inter_queue[16][31:0]
  4282/6623: $36\inter_queue[15][31:0]
  4283/6623: $36\inter_queue[14][31:0]
  4284/6623: $36\inter_queue[13][31:0]
  4285/6623: $36\inter_queue[12][31:0]
  4286/6623: $36\inter_queue[11][31:0]
  4287/6623: $36\inter_queue[10][31:0]
  4288/6623: $36\inter_queue[9][31:0]
  4289/6623: $36\inter_queue[8][31:0]
  4290/6623: $36\inter_queue[7][31:0]
  4291/6623: $36\inter_queue[6][31:0]
  4292/6623: $36\inter_queue[5][31:0]
  4293/6623: $36\inter_queue[4][31:0]
  4294/6623: $36\inter_queue[3][31:0]
  4295/6623: $36\inter_queue[2][31:0]
  4296/6623: $36\inter_queue[1][31:0]
  4297/6623: $36\inter_queue[0][31:0]
  4298/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4689_ADDR[5:0]$5358
  4299/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4689_DATA[31:0]$5359
  4300/6623: $37\full_q[0:0]
  4301/6623: $35\inter_queue[0][31:0]
  4302/6623: $35\inter_queue[53][31:0]
  4303/6623: $35\inter_queue[52][31:0]
  4304/6623: $35\inter_queue[51][31:0]
  4305/6623: $35\inter_queue[50][31:0]
  4306/6623: $35\inter_queue[49][31:0]
  4307/6623: $35\inter_queue[48][31:0]
  4308/6623: $35\inter_queue[47][31:0]
  4309/6623: $35\inter_queue[46][31:0]
  4310/6623: $35\inter_queue[45][31:0]
  4311/6623: $35\inter_queue[44][31:0]
  4312/6623: $35\inter_queue[43][31:0]
  4313/6623: $35\inter_queue[42][31:0]
  4314/6623: $35\inter_queue[41][31:0]
  4315/6623: $35\inter_queue[40][31:0]
  4316/6623: $35\inter_queue[39][31:0]
  4317/6623: $35\inter_queue[38][31:0]
  4318/6623: $35\inter_queue[37][31:0]
  4319/6623: $35\inter_queue[36][31:0]
  4320/6623: $35\inter_queue[35][31:0]
  4321/6623: $35\inter_queue[34][31:0]
  4322/6623: $35\inter_queue[33][31:0]
  4323/6623: $35\inter_queue[32][31:0]
  4324/6623: $35\inter_queue[31][31:0]
  4325/6623: $35\inter_queue[30][31:0]
  4326/6623: $35\inter_queue[29][31:0]
  4327/6623: $35\inter_queue[28][31:0]
  4328/6623: $35\inter_queue[27][31:0]
  4329/6623: $35\inter_queue[26][31:0]
  4330/6623: $35\inter_queue[25][31:0]
  4331/6623: $35\inter_queue[24][31:0]
  4332/6623: $35\inter_queue[23][31:0]
  4333/6623: $35\inter_queue[22][31:0]
  4334/6623: $35\inter_queue[21][31:0]
  4335/6623: $35\inter_queue[20][31:0]
  4336/6623: $35\inter_queue[19][31:0]
  4337/6623: $35\inter_queue[18][31:0]
  4338/6623: $35\inter_queue[17][31:0]
  4339/6623: $35\inter_queue[16][31:0]
  4340/6623: $35\inter_queue[15][31:0]
  4341/6623: $35\inter_queue[14][31:0]
  4342/6623: $35\inter_queue[13][31:0]
  4343/6623: $35\inter_queue[12][31:0]
  4344/6623: $35\inter_queue[11][31:0]
  4345/6623: $35\inter_queue[10][31:0]
  4346/6623: $35\inter_queue[9][31:0]
  4347/6623: $35\inter_queue[8][31:0]
  4348/6623: $35\inter_queue[7][31:0]
  4349/6623: $35\inter_queue[6][31:0]
  4350/6623: $35\inter_queue[5][31:0]
  4351/6623: $35\inter_queue[4][31:0]
  4352/6623: $35\inter_queue[3][31:0]
  4353/6623: $35\inter_queue[2][31:0]
  4354/6623: $35\inter_queue[1][31:0]
  4355/6623: $36\full_q[0:0]
  4356/6623: $20\cnt[5:0]
  4357/6623: $34\inter_queue[53][31:0]
  4358/6623: $34\inter_queue[52][31:0]
  4359/6623: $34\inter_queue[51][31:0]
  4360/6623: $34\inter_queue[50][31:0]
  4361/6623: $34\inter_queue[49][31:0]
  4362/6623: $34\inter_queue[48][31:0]
  4363/6623: $34\inter_queue[47][31:0]
  4364/6623: $34\inter_queue[46][31:0]
  4365/6623: $34\inter_queue[45][31:0]
  4366/6623: $34\inter_queue[44][31:0]
  4367/6623: $34\inter_queue[43][31:0]
  4368/6623: $34\inter_queue[42][31:0]
  4369/6623: $34\inter_queue[41][31:0]
  4370/6623: $34\inter_queue[40][31:0]
  4371/6623: $34\inter_queue[39][31:0]
  4372/6623: $34\inter_queue[38][31:0]
  4373/6623: $34\inter_queue[37][31:0]
  4374/6623: $34\inter_queue[36][31:0]
  4375/6623: $34\inter_queue[35][31:0]
  4376/6623: $34\inter_queue[34][31:0]
  4377/6623: $34\inter_queue[33][31:0]
  4378/6623: $34\inter_queue[32][31:0]
  4379/6623: $34\inter_queue[31][31:0]
  4380/6623: $34\inter_queue[30][31:0]
  4381/6623: $34\inter_queue[29][31:0]
  4382/6623: $34\inter_queue[28][31:0]
  4383/6623: $34\inter_queue[27][31:0]
  4384/6623: $34\inter_queue[26][31:0]
  4385/6623: $34\inter_queue[25][31:0]
  4386/6623: $34\inter_queue[24][31:0]
  4387/6623: $34\inter_queue[23][31:0]
  4388/6623: $34\inter_queue[22][31:0]
  4389/6623: $34\inter_queue[21][31:0]
  4390/6623: $34\inter_queue[20][31:0]
  4391/6623: $34\inter_queue[19][31:0]
  4392/6623: $34\inter_queue[18][31:0]
  4393/6623: $34\inter_queue[17][31:0]
  4394/6623: $34\inter_queue[16][31:0]
  4395/6623: $34\inter_queue[15][31:0]
  4396/6623: $34\inter_queue[14][31:0]
  4397/6623: $34\inter_queue[13][31:0]
  4398/6623: $34\inter_queue[12][31:0]
  4399/6623: $34\inter_queue[11][31:0]
  4400/6623: $34\inter_queue[10][31:0]
  4401/6623: $34\inter_queue[9][31:0]
  4402/6623: $34\inter_queue[8][31:0]
  4403/6623: $34\inter_queue[7][31:0]
  4404/6623: $34\inter_queue[6][31:0]
  4405/6623: $34\inter_queue[5][31:0]
  4406/6623: $34\inter_queue[4][31:0]
  4407/6623: $34\inter_queue[3][31:0]
  4408/6623: $34\inter_queue[2][31:0]
  4409/6623: $34\inter_queue[1][31:0]
  4410/6623: $34\inter_queue[0][31:0]
  4411/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4688_ADDR[5:0]$5348
  4412/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4688_DATA[31:0]$5349
  4413/6623: $35\full_q[0:0]
  4414/6623: $33\inter_queue[0][31:0]
  4415/6623: $33\inter_queue[53][31:0]
  4416/6623: $33\inter_queue[52][31:0]
  4417/6623: $33\inter_queue[51][31:0]
  4418/6623: $33\inter_queue[50][31:0]
  4419/6623: $33\inter_queue[49][31:0]
  4420/6623: $33\inter_queue[48][31:0]
  4421/6623: $33\inter_queue[47][31:0]
  4422/6623: $33\inter_queue[46][31:0]
  4423/6623: $33\inter_queue[45][31:0]
  4424/6623: $33\inter_queue[44][31:0]
  4425/6623: $33\inter_queue[43][31:0]
  4426/6623: $33\inter_queue[42][31:0]
  4427/6623: $33\inter_queue[41][31:0]
  4428/6623: $33\inter_queue[40][31:0]
  4429/6623: $33\inter_queue[39][31:0]
  4430/6623: $33\inter_queue[38][31:0]
  4431/6623: $33\inter_queue[37][31:0]
  4432/6623: $33\inter_queue[36][31:0]
  4433/6623: $33\inter_queue[35][31:0]
  4434/6623: $33\inter_queue[34][31:0]
  4435/6623: $33\inter_queue[33][31:0]
  4436/6623: $33\inter_queue[32][31:0]
  4437/6623: $33\inter_queue[31][31:0]
  4438/6623: $33\inter_queue[30][31:0]
  4439/6623: $33\inter_queue[29][31:0]
  4440/6623: $33\inter_queue[28][31:0]
  4441/6623: $33\inter_queue[27][31:0]
  4442/6623: $33\inter_queue[26][31:0]
  4443/6623: $33\inter_queue[25][31:0]
  4444/6623: $33\inter_queue[24][31:0]
  4445/6623: $33\inter_queue[23][31:0]
  4446/6623: $33\inter_queue[22][31:0]
  4447/6623: $33\inter_queue[21][31:0]
  4448/6623: $33\inter_queue[20][31:0]
  4449/6623: $33\inter_queue[19][31:0]
  4450/6623: $33\inter_queue[18][31:0]
  4451/6623: $33\inter_queue[17][31:0]
  4452/6623: $33\inter_queue[16][31:0]
  4453/6623: $33\inter_queue[15][31:0]
  4454/6623: $33\inter_queue[14][31:0]
  4455/6623: $33\inter_queue[13][31:0]
  4456/6623: $33\inter_queue[12][31:0]
  4457/6623: $33\inter_queue[11][31:0]
  4458/6623: $33\inter_queue[10][31:0]
  4459/6623: $33\inter_queue[9][31:0]
  4460/6623: $33\inter_queue[8][31:0]
  4461/6623: $33\inter_queue[7][31:0]
  4462/6623: $33\inter_queue[6][31:0]
  4463/6623: $33\inter_queue[5][31:0]
  4464/6623: $33\inter_queue[4][31:0]
  4465/6623: $33\inter_queue[3][31:0]
  4466/6623: $33\inter_queue[2][31:0]
  4467/6623: $33\inter_queue[1][31:0]
  4468/6623: $34\full_q[0:0]
  4469/6623: $19\cnt[5:0]
  4470/6623: $32\inter_queue[53][31:0]
  4471/6623: $32\inter_queue[52][31:0]
  4472/6623: $32\inter_queue[51][31:0]
  4473/6623: $32\inter_queue[50][31:0]
  4474/6623: $32\inter_queue[49][31:0]
  4475/6623: $32\inter_queue[48][31:0]
  4476/6623: $32\inter_queue[47][31:0]
  4477/6623: $32\inter_queue[46][31:0]
  4478/6623: $32\inter_queue[45][31:0]
  4479/6623: $32\inter_queue[44][31:0]
  4480/6623: $32\inter_queue[43][31:0]
  4481/6623: $32\inter_queue[42][31:0]
  4482/6623: $32\inter_queue[41][31:0]
  4483/6623: $32\inter_queue[40][31:0]
  4484/6623: $32\inter_queue[39][31:0]
  4485/6623: $32\inter_queue[38][31:0]
  4486/6623: $32\inter_queue[37][31:0]
  4487/6623: $32\inter_queue[36][31:0]
  4488/6623: $32\inter_queue[35][31:0]
  4489/6623: $32\inter_queue[34][31:0]
  4490/6623: $32\inter_queue[33][31:0]
  4491/6623: $32\inter_queue[32][31:0]
  4492/6623: $32\inter_queue[31][31:0]
  4493/6623: $32\inter_queue[30][31:0]
  4494/6623: $32\inter_queue[29][31:0]
  4495/6623: $32\inter_queue[28][31:0]
  4496/6623: $32\inter_queue[27][31:0]
  4497/6623: $32\inter_queue[26][31:0]
  4498/6623: $32\inter_queue[25][31:0]
  4499/6623: $32\inter_queue[24][31:0]
  4500/6623: $32\inter_queue[23][31:0]
  4501/6623: $32\inter_queue[22][31:0]
  4502/6623: $32\inter_queue[21][31:0]
  4503/6623: $32\inter_queue[20][31:0]
  4504/6623: $32\inter_queue[19][31:0]
  4505/6623: $32\inter_queue[18][31:0]
  4506/6623: $32\inter_queue[17][31:0]
  4507/6623: $32\inter_queue[16][31:0]
  4508/6623: $32\inter_queue[15][31:0]
  4509/6623: $32\inter_queue[14][31:0]
  4510/6623: $32\inter_queue[13][31:0]
  4511/6623: $32\inter_queue[12][31:0]
  4512/6623: $32\inter_queue[11][31:0]
  4513/6623: $32\inter_queue[10][31:0]
  4514/6623: $32\inter_queue[9][31:0]
  4515/6623: $32\inter_queue[8][31:0]
  4516/6623: $32\inter_queue[7][31:0]
  4517/6623: $32\inter_queue[6][31:0]
  4518/6623: $32\inter_queue[5][31:0]
  4519/6623: $32\inter_queue[4][31:0]
  4520/6623: $32\inter_queue[3][31:0]
  4521/6623: $32\inter_queue[2][31:0]
  4522/6623: $32\inter_queue[1][31:0]
  4523/6623: $32\inter_queue[0][31:0]
  4524/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4687_ADDR[5:0]$5338
  4525/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4687_DATA[31:0]$5339
  4526/6623: $33\full_q[0:0]
  4527/6623: $31\inter_queue[0][31:0]
  4528/6623: $31\inter_queue[53][31:0]
  4529/6623: $31\inter_queue[52][31:0]
  4530/6623: $31\inter_queue[51][31:0]
  4531/6623: $31\inter_queue[50][31:0]
  4532/6623: $31\inter_queue[49][31:0]
  4533/6623: $31\inter_queue[48][31:0]
  4534/6623: $31\inter_queue[47][31:0]
  4535/6623: $31\inter_queue[46][31:0]
  4536/6623: $31\inter_queue[45][31:0]
  4537/6623: $31\inter_queue[44][31:0]
  4538/6623: $31\inter_queue[43][31:0]
  4539/6623: $31\inter_queue[42][31:0]
  4540/6623: $31\inter_queue[41][31:0]
  4541/6623: $31\inter_queue[40][31:0]
  4542/6623: $31\inter_queue[39][31:0]
  4543/6623: $31\inter_queue[38][31:0]
  4544/6623: $31\inter_queue[37][31:0]
  4545/6623: $31\inter_queue[36][31:0]
  4546/6623: $31\inter_queue[35][31:0]
  4547/6623: $31\inter_queue[34][31:0]
  4548/6623: $31\inter_queue[33][31:0]
  4549/6623: $31\inter_queue[32][31:0]
  4550/6623: $31\inter_queue[31][31:0]
  4551/6623: $31\inter_queue[30][31:0]
  4552/6623: $31\inter_queue[29][31:0]
  4553/6623: $31\inter_queue[28][31:0]
  4554/6623: $31\inter_queue[27][31:0]
  4555/6623: $31\inter_queue[26][31:0]
  4556/6623: $31\inter_queue[25][31:0]
  4557/6623: $31\inter_queue[24][31:0]
  4558/6623: $31\inter_queue[23][31:0]
  4559/6623: $31\inter_queue[22][31:0]
  4560/6623: $31\inter_queue[21][31:0]
  4561/6623: $31\inter_queue[20][31:0]
  4562/6623: $31\inter_queue[19][31:0]
  4563/6623: $31\inter_queue[18][31:0]
  4564/6623: $31\inter_queue[17][31:0]
  4565/6623: $31\inter_queue[16][31:0]
  4566/6623: $31\inter_queue[15][31:0]
  4567/6623: $31\inter_queue[14][31:0]
  4568/6623: $31\inter_queue[13][31:0]
  4569/6623: $31\inter_queue[12][31:0]
  4570/6623: $31\inter_queue[11][31:0]
  4571/6623: $31\inter_queue[10][31:0]
  4572/6623: $31\inter_queue[9][31:0]
  4573/6623: $31\inter_queue[8][31:0]
  4574/6623: $31\inter_queue[7][31:0]
  4575/6623: $31\inter_queue[6][31:0]
  4576/6623: $31\inter_queue[5][31:0]
  4577/6623: $31\inter_queue[4][31:0]
  4578/6623: $31\inter_queue[3][31:0]
  4579/6623: $31\inter_queue[2][31:0]
  4580/6623: $31\inter_queue[1][31:0]
  4581/6623: $32\full_q[0:0]
  4582/6623: $18\cnt[5:0]
  4583/6623: $30\inter_queue[53][31:0]
  4584/6623: $30\inter_queue[52][31:0]
  4585/6623: $30\inter_queue[51][31:0]
  4586/6623: $30\inter_queue[50][31:0]
  4587/6623: $30\inter_queue[49][31:0]
  4588/6623: $30\inter_queue[48][31:0]
  4589/6623: $30\inter_queue[47][31:0]
  4590/6623: $30\inter_queue[46][31:0]
  4591/6623: $30\inter_queue[45][31:0]
  4592/6623: $30\inter_queue[44][31:0]
  4593/6623: $30\inter_queue[43][31:0]
  4594/6623: $30\inter_queue[42][31:0]
  4595/6623: $30\inter_queue[41][31:0]
  4596/6623: $30\inter_queue[40][31:0]
  4597/6623: $30\inter_queue[39][31:0]
  4598/6623: $30\inter_queue[38][31:0]
  4599/6623: $30\inter_queue[37][31:0]
  4600/6623: $30\inter_queue[36][31:0]
  4601/6623: $30\inter_queue[35][31:0]
  4602/6623: $30\inter_queue[34][31:0]
  4603/6623: $30\inter_queue[33][31:0]
  4604/6623: $30\inter_queue[32][31:0]
  4605/6623: $30\inter_queue[31][31:0]
  4606/6623: $30\inter_queue[30][31:0]
  4607/6623: $30\inter_queue[29][31:0]
  4608/6623: $30\inter_queue[28][31:0]
  4609/6623: $30\inter_queue[27][31:0]
  4610/6623: $30\inter_queue[26][31:0]
  4611/6623: $30\inter_queue[25][31:0]
  4612/6623: $30\inter_queue[24][31:0]
  4613/6623: $30\inter_queue[23][31:0]
  4614/6623: $30\inter_queue[22][31:0]
  4615/6623: $30\inter_queue[21][31:0]
  4616/6623: $30\inter_queue[20][31:0]
  4617/6623: $30\inter_queue[19][31:0]
  4618/6623: $30\inter_queue[18][31:0]
  4619/6623: $30\inter_queue[17][31:0]
  4620/6623: $30\inter_queue[16][31:0]
  4621/6623: $30\inter_queue[15][31:0]
  4622/6623: $30\inter_queue[14][31:0]
  4623/6623: $30\inter_queue[13][31:0]
  4624/6623: $30\inter_queue[12][31:0]
  4625/6623: $30\inter_queue[11][31:0]
  4626/6623: $30\inter_queue[10][31:0]
  4627/6623: $30\inter_queue[9][31:0]
  4628/6623: $30\inter_queue[8][31:0]
  4629/6623: $30\inter_queue[7][31:0]
  4630/6623: $30\inter_queue[6][31:0]
  4631/6623: $30\inter_queue[5][31:0]
  4632/6623: $30\inter_queue[4][31:0]
  4633/6623: $30\inter_queue[3][31:0]
  4634/6623: $30\inter_queue[2][31:0]
  4635/6623: $30\inter_queue[1][31:0]
  4636/6623: $30\inter_queue[0][31:0]
  4637/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4686_ADDR[5:0]$5328
  4638/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4686_DATA[31:0]$5329
  4639/6623: $31\full_q[0:0]
  4640/6623: $29\inter_queue[0][31:0]
  4641/6623: $29\inter_queue[53][31:0]
  4642/6623: $29\inter_queue[52][31:0]
  4643/6623: $29\inter_queue[51][31:0]
  4644/6623: $29\inter_queue[50][31:0]
  4645/6623: $29\inter_queue[49][31:0]
  4646/6623: $29\inter_queue[48][31:0]
  4647/6623: $29\inter_queue[47][31:0]
  4648/6623: $29\inter_queue[46][31:0]
  4649/6623: $29\inter_queue[45][31:0]
  4650/6623: $29\inter_queue[44][31:0]
  4651/6623: $29\inter_queue[43][31:0]
  4652/6623: $29\inter_queue[42][31:0]
  4653/6623: $29\inter_queue[41][31:0]
  4654/6623: $29\inter_queue[40][31:0]
  4655/6623: $29\inter_queue[39][31:0]
  4656/6623: $29\inter_queue[38][31:0]
  4657/6623: $29\inter_queue[37][31:0]
  4658/6623: $29\inter_queue[36][31:0]
  4659/6623: $29\inter_queue[35][31:0]
  4660/6623: $29\inter_queue[34][31:0]
  4661/6623: $29\inter_queue[33][31:0]
  4662/6623: $29\inter_queue[32][31:0]
  4663/6623: $29\inter_queue[31][31:0]
  4664/6623: $29\inter_queue[30][31:0]
  4665/6623: $29\inter_queue[29][31:0]
  4666/6623: $29\inter_queue[28][31:0]
  4667/6623: $29\inter_queue[27][31:0]
  4668/6623: $29\inter_queue[26][31:0]
  4669/6623: $29\inter_queue[25][31:0]
  4670/6623: $29\inter_queue[24][31:0]
  4671/6623: $29\inter_queue[23][31:0]
  4672/6623: $29\inter_queue[22][31:0]
  4673/6623: $29\inter_queue[21][31:0]
  4674/6623: $29\inter_queue[20][31:0]
  4675/6623: $29\inter_queue[19][31:0]
  4676/6623: $29\inter_queue[18][31:0]
  4677/6623: $29\inter_queue[17][31:0]
  4678/6623: $29\inter_queue[16][31:0]
  4679/6623: $29\inter_queue[15][31:0]
  4680/6623: $29\inter_queue[14][31:0]
  4681/6623: $29\inter_queue[13][31:0]
  4682/6623: $29\inter_queue[12][31:0]
  4683/6623: $29\inter_queue[11][31:0]
  4684/6623: $29\inter_queue[10][31:0]
  4685/6623: $29\inter_queue[9][31:0]
  4686/6623: $29\inter_queue[8][31:0]
  4687/6623: $29\inter_queue[7][31:0]
  4688/6623: $29\inter_queue[6][31:0]
  4689/6623: $29\inter_queue[5][31:0]
  4690/6623: $29\inter_queue[4][31:0]
  4691/6623: $29\inter_queue[3][31:0]
  4692/6623: $29\inter_queue[2][31:0]
  4693/6623: $29\inter_queue[1][31:0]
  4694/6623: $30\full_q[0:0]
  4695/6623: $17\cnt[5:0]
  4696/6623: $28\inter_queue[53][31:0]
  4697/6623: $28\inter_queue[52][31:0]
  4698/6623: $28\inter_queue[51][31:0]
  4699/6623: $28\inter_queue[50][31:0]
  4700/6623: $28\inter_queue[49][31:0]
  4701/6623: $28\inter_queue[48][31:0]
  4702/6623: $28\inter_queue[47][31:0]
  4703/6623: $28\inter_queue[46][31:0]
  4704/6623: $28\inter_queue[45][31:0]
  4705/6623: $28\inter_queue[44][31:0]
  4706/6623: $28\inter_queue[43][31:0]
  4707/6623: $28\inter_queue[42][31:0]
  4708/6623: $28\inter_queue[41][31:0]
  4709/6623: $28\inter_queue[40][31:0]
  4710/6623: $28\inter_queue[39][31:0]
  4711/6623: $28\inter_queue[38][31:0]
  4712/6623: $28\inter_queue[37][31:0]
  4713/6623: $28\inter_queue[36][31:0]
  4714/6623: $28\inter_queue[35][31:0]
  4715/6623: $28\inter_queue[34][31:0]
  4716/6623: $28\inter_queue[33][31:0]
  4717/6623: $28\inter_queue[32][31:0]
  4718/6623: $28\inter_queue[31][31:0]
  4719/6623: $28\inter_queue[30][31:0]
  4720/6623: $28\inter_queue[29][31:0]
  4721/6623: $28\inter_queue[28][31:0]
  4722/6623: $28\inter_queue[27][31:0]
  4723/6623: $28\inter_queue[26][31:0]
  4724/6623: $28\inter_queue[25][31:0]
  4725/6623: $28\inter_queue[24][31:0]
  4726/6623: $28\inter_queue[23][31:0]
  4727/6623: $28\inter_queue[22][31:0]
  4728/6623: $28\inter_queue[21][31:0]
  4729/6623: $28\inter_queue[20][31:0]
  4730/6623: $28\inter_queue[19][31:0]
  4731/6623: $28\inter_queue[18][31:0]
  4732/6623: $28\inter_queue[17][31:0]
  4733/6623: $28\inter_queue[16][31:0]
  4734/6623: $28\inter_queue[15][31:0]
  4735/6623: $28\inter_queue[14][31:0]
  4736/6623: $28\inter_queue[13][31:0]
  4737/6623: $28\inter_queue[12][31:0]
  4738/6623: $28\inter_queue[11][31:0]
  4739/6623: $28\inter_queue[10][31:0]
  4740/6623: $28\inter_queue[9][31:0]
  4741/6623: $28\inter_queue[8][31:0]
  4742/6623: $28\inter_queue[7][31:0]
  4743/6623: $28\inter_queue[6][31:0]
  4744/6623: $28\inter_queue[5][31:0]
  4745/6623: $28\inter_queue[4][31:0]
  4746/6623: $28\inter_queue[3][31:0]
  4747/6623: $28\inter_queue[2][31:0]
  4748/6623: $28\inter_queue[1][31:0]
  4749/6623: $28\inter_queue[0][31:0]
  4750/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4685_ADDR[5:0]$5318
  4751/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4685_DATA[31:0]$5319
  4752/6623: $29\full_q[0:0]
  4753/6623: $27\inter_queue[0][31:0]
  4754/6623: $27\inter_queue[53][31:0]
  4755/6623: $27\inter_queue[52][31:0]
  4756/6623: $27\inter_queue[51][31:0]
  4757/6623: $27\inter_queue[50][31:0]
  4758/6623: $27\inter_queue[49][31:0]
  4759/6623: $27\inter_queue[48][31:0]
  4760/6623: $27\inter_queue[47][31:0]
  4761/6623: $27\inter_queue[46][31:0]
  4762/6623: $27\inter_queue[45][31:0]
  4763/6623: $27\inter_queue[44][31:0]
  4764/6623: $27\inter_queue[43][31:0]
  4765/6623: $27\inter_queue[42][31:0]
  4766/6623: $27\inter_queue[41][31:0]
  4767/6623: $27\inter_queue[40][31:0]
  4768/6623: $27\inter_queue[39][31:0]
  4769/6623: $27\inter_queue[38][31:0]
  4770/6623: $27\inter_queue[37][31:0]
  4771/6623: $27\inter_queue[36][31:0]
  4772/6623: $27\inter_queue[35][31:0]
  4773/6623: $27\inter_queue[34][31:0]
  4774/6623: $27\inter_queue[33][31:0]
  4775/6623: $27\inter_queue[32][31:0]
  4776/6623: $27\inter_queue[31][31:0]
  4777/6623: $27\inter_queue[30][31:0]
  4778/6623: $27\inter_queue[29][31:0]
  4779/6623: $27\inter_queue[28][31:0]
  4780/6623: $27\inter_queue[27][31:0]
  4781/6623: $27\inter_queue[26][31:0]
  4782/6623: $27\inter_queue[25][31:0]
  4783/6623: $27\inter_queue[24][31:0]
  4784/6623: $27\inter_queue[23][31:0]
  4785/6623: $27\inter_queue[22][31:0]
  4786/6623: $27\inter_queue[21][31:0]
  4787/6623: $27\inter_queue[20][31:0]
  4788/6623: $27\inter_queue[19][31:0]
  4789/6623: $27\inter_queue[18][31:0]
  4790/6623: $27\inter_queue[17][31:0]
  4791/6623: $27\inter_queue[16][31:0]
  4792/6623: $27\inter_queue[15][31:0]
  4793/6623: $27\inter_queue[14][31:0]
  4794/6623: $27\inter_queue[13][31:0]
  4795/6623: $27\inter_queue[12][31:0]
  4796/6623: $27\inter_queue[11][31:0]
  4797/6623: $27\inter_queue[10][31:0]
  4798/6623: $27\inter_queue[9][31:0]
  4799/6623: $27\inter_queue[8][31:0]
  4800/6623: $27\inter_queue[7][31:0]
  4801/6623: $27\inter_queue[6][31:0]
  4802/6623: $27\inter_queue[5][31:0]
  4803/6623: $27\inter_queue[4][31:0]
  4804/6623: $27\inter_queue[3][31:0]
  4805/6623: $27\inter_queue[2][31:0]
  4806/6623: $27\inter_queue[1][31:0]
  4807/6623: $28\full_q[0:0]
  4808/6623: $16\cnt[5:0]
  4809/6623: $26\inter_queue[53][31:0]
  4810/6623: $26\inter_queue[52][31:0]
  4811/6623: $26\inter_queue[51][31:0]
  4812/6623: $26\inter_queue[50][31:0]
  4813/6623: $26\inter_queue[49][31:0]
  4814/6623: $26\inter_queue[48][31:0]
  4815/6623: $26\inter_queue[47][31:0]
  4816/6623: $26\inter_queue[46][31:0]
  4817/6623: $26\inter_queue[45][31:0]
  4818/6623: $26\inter_queue[44][31:0]
  4819/6623: $26\inter_queue[43][31:0]
  4820/6623: $26\inter_queue[42][31:0]
  4821/6623: $26\inter_queue[41][31:0]
  4822/6623: $26\inter_queue[40][31:0]
  4823/6623: $26\inter_queue[39][31:0]
  4824/6623: $26\inter_queue[38][31:0]
  4825/6623: $26\inter_queue[37][31:0]
  4826/6623: $26\inter_queue[36][31:0]
  4827/6623: $26\inter_queue[35][31:0]
  4828/6623: $26\inter_queue[34][31:0]
  4829/6623: $26\inter_queue[33][31:0]
  4830/6623: $26\inter_queue[32][31:0]
  4831/6623: $26\inter_queue[31][31:0]
  4832/6623: $26\inter_queue[30][31:0]
  4833/6623: $26\inter_queue[29][31:0]
  4834/6623: $26\inter_queue[28][31:0]
  4835/6623: $26\inter_queue[27][31:0]
  4836/6623: $26\inter_queue[26][31:0]
  4837/6623: $26\inter_queue[25][31:0]
  4838/6623: $26\inter_queue[24][31:0]
  4839/6623: $26\inter_queue[23][31:0]
  4840/6623: $26\inter_queue[22][31:0]
  4841/6623: $26\inter_queue[21][31:0]
  4842/6623: $26\inter_queue[20][31:0]
  4843/6623: $26\inter_queue[19][31:0]
  4844/6623: $26\inter_queue[18][31:0]
  4845/6623: $26\inter_queue[17][31:0]
  4846/6623: $26\inter_queue[16][31:0]
  4847/6623: $26\inter_queue[15][31:0]
  4848/6623: $26\inter_queue[14][31:0]
  4849/6623: $26\inter_queue[13][31:0]
  4850/6623: $26\inter_queue[12][31:0]
  4851/6623: $26\inter_queue[11][31:0]
  4852/6623: $26\inter_queue[10][31:0]
  4853/6623: $26\inter_queue[9][31:0]
  4854/6623: $26\inter_queue[8][31:0]
  4855/6623: $26\inter_queue[7][31:0]
  4856/6623: $26\inter_queue[6][31:0]
  4857/6623: $26\inter_queue[5][31:0]
  4858/6623: $26\inter_queue[4][31:0]
  4859/6623: $26\inter_queue[3][31:0]
  4860/6623: $26\inter_queue[2][31:0]
  4861/6623: $26\inter_queue[1][31:0]
  4862/6623: $26\inter_queue[0][31:0]
  4863/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4684_ADDR[5:0]$5308
  4864/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4684_DATA[31:0]$5309
  4865/6623: $27\full_q[0:0]
  4866/6623: $25\inter_queue[0][31:0]
  4867/6623: $25\inter_queue[53][31:0]
  4868/6623: $25\inter_queue[52][31:0]
  4869/6623: $25\inter_queue[51][31:0]
  4870/6623: $25\inter_queue[50][31:0]
  4871/6623: $25\inter_queue[49][31:0]
  4872/6623: $25\inter_queue[48][31:0]
  4873/6623: $25\inter_queue[47][31:0]
  4874/6623: $25\inter_queue[46][31:0]
  4875/6623: $25\inter_queue[45][31:0]
  4876/6623: $25\inter_queue[44][31:0]
  4877/6623: $25\inter_queue[43][31:0]
  4878/6623: $25\inter_queue[42][31:0]
  4879/6623: $25\inter_queue[41][31:0]
  4880/6623: $25\inter_queue[40][31:0]
  4881/6623: $25\inter_queue[39][31:0]
  4882/6623: $25\inter_queue[38][31:0]
  4883/6623: $25\inter_queue[37][31:0]
  4884/6623: $25\inter_queue[36][31:0]
  4885/6623: $25\inter_queue[35][31:0]
  4886/6623: $25\inter_queue[34][31:0]
  4887/6623: $25\inter_queue[33][31:0]
  4888/6623: $25\inter_queue[32][31:0]
  4889/6623: $25\inter_queue[31][31:0]
  4890/6623: $25\inter_queue[30][31:0]
  4891/6623: $25\inter_queue[29][31:0]
  4892/6623: $25\inter_queue[28][31:0]
  4893/6623: $25\inter_queue[27][31:0]
  4894/6623: $25\inter_queue[26][31:0]
  4895/6623: $25\inter_queue[25][31:0]
  4896/6623: $25\inter_queue[24][31:0]
  4897/6623: $25\inter_queue[23][31:0]
  4898/6623: $25\inter_queue[22][31:0]
  4899/6623: $25\inter_queue[21][31:0]
  4900/6623: $25\inter_queue[20][31:0]
  4901/6623: $25\inter_queue[19][31:0]
  4902/6623: $25\inter_queue[18][31:0]
  4903/6623: $25\inter_queue[17][31:0]
  4904/6623: $25\inter_queue[16][31:0]
  4905/6623: $25\inter_queue[15][31:0]
  4906/6623: $25\inter_queue[14][31:0]
  4907/6623: $25\inter_queue[13][31:0]
  4908/6623: $25\inter_queue[12][31:0]
  4909/6623: $25\inter_queue[11][31:0]
  4910/6623: $25\inter_queue[10][31:0]
  4911/6623: $25\inter_queue[9][31:0]
  4912/6623: $25\inter_queue[8][31:0]
  4913/6623: $25\inter_queue[7][31:0]
  4914/6623: $25\inter_queue[6][31:0]
  4915/6623: $25\inter_queue[5][31:0]
  4916/6623: $25\inter_queue[4][31:0]
  4917/6623: $25\inter_queue[3][31:0]
  4918/6623: $25\inter_queue[2][31:0]
  4919/6623: $25\inter_queue[1][31:0]
  4920/6623: $26\full_q[0:0]
  4921/6623: $15\cnt[5:0]
  4922/6623: $24\inter_queue[53][31:0]
  4923/6623: $24\inter_queue[52][31:0]
  4924/6623: $24\inter_queue[51][31:0]
  4925/6623: $24\inter_queue[50][31:0]
  4926/6623: $24\inter_queue[49][31:0]
  4927/6623: $24\inter_queue[48][31:0]
  4928/6623: $24\inter_queue[47][31:0]
  4929/6623: $24\inter_queue[46][31:0]
  4930/6623: $24\inter_queue[45][31:0]
  4931/6623: $24\inter_queue[44][31:0]
  4932/6623: $24\inter_queue[43][31:0]
  4933/6623: $24\inter_queue[42][31:0]
  4934/6623: $24\inter_queue[41][31:0]
  4935/6623: $24\inter_queue[40][31:0]
  4936/6623: $24\inter_queue[39][31:0]
  4937/6623: $24\inter_queue[38][31:0]
  4938/6623: $24\inter_queue[37][31:0]
  4939/6623: $24\inter_queue[36][31:0]
  4940/6623: $24\inter_queue[35][31:0]
  4941/6623: $24\inter_queue[34][31:0]
  4942/6623: $24\inter_queue[33][31:0]
  4943/6623: $24\inter_queue[32][31:0]
  4944/6623: $24\inter_queue[31][31:0]
  4945/6623: $24\inter_queue[30][31:0]
  4946/6623: $24\inter_queue[29][31:0]
  4947/6623: $24\inter_queue[28][31:0]
  4948/6623: $24\inter_queue[27][31:0]
  4949/6623: $24\inter_queue[26][31:0]
  4950/6623: $24\inter_queue[25][31:0]
  4951/6623: $24\inter_queue[24][31:0]
  4952/6623: $24\inter_queue[23][31:0]
  4953/6623: $24\inter_queue[22][31:0]
  4954/6623: $24\inter_queue[21][31:0]
  4955/6623: $24\inter_queue[20][31:0]
  4956/6623: $24\inter_queue[19][31:0]
  4957/6623: $24\inter_queue[18][31:0]
  4958/6623: $24\inter_queue[17][31:0]
  4959/6623: $24\inter_queue[16][31:0]
  4960/6623: $24\inter_queue[15][31:0]
  4961/6623: $24\inter_queue[14][31:0]
  4962/6623: $24\inter_queue[13][31:0]
  4963/6623: $24\inter_queue[12][31:0]
  4964/6623: $24\inter_queue[11][31:0]
  4965/6623: $24\inter_queue[10][31:0]
  4966/6623: $24\inter_queue[9][31:0]
  4967/6623: $24\inter_queue[8][31:0]
  4968/6623: $24\inter_queue[7][31:0]
  4969/6623: $24\inter_queue[6][31:0]
  4970/6623: $24\inter_queue[5][31:0]
  4971/6623: $24\inter_queue[4][31:0]
  4972/6623: $24\inter_queue[3][31:0]
  4973/6623: $24\inter_queue[2][31:0]
  4974/6623: $24\inter_queue[1][31:0]
  4975/6623: $24\inter_queue[0][31:0]
  4976/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4683_ADDR[5:0]$5298
  4977/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4683_DATA[31:0]$5299
  4978/6623: $25\full_q[0:0]
  4979/6623: $23\inter_queue[0][31:0]
  4980/6623: $23\inter_queue[53][31:0]
  4981/6623: $23\inter_queue[52][31:0]
  4982/6623: $23\inter_queue[51][31:0]
  4983/6623: $23\inter_queue[50][31:0]
  4984/6623: $23\inter_queue[49][31:0]
  4985/6623: $23\inter_queue[48][31:0]
  4986/6623: $23\inter_queue[47][31:0]
  4987/6623: $23\inter_queue[46][31:0]
  4988/6623: $23\inter_queue[45][31:0]
  4989/6623: $23\inter_queue[44][31:0]
  4990/6623: $23\inter_queue[43][31:0]
  4991/6623: $23\inter_queue[42][31:0]
  4992/6623: $23\inter_queue[41][31:0]
  4993/6623: $23\inter_queue[40][31:0]
  4994/6623: $23\inter_queue[39][31:0]
  4995/6623: $23\inter_queue[38][31:0]
  4996/6623: $23\inter_queue[37][31:0]
  4997/6623: $23\inter_queue[36][31:0]
  4998/6623: $23\inter_queue[35][31:0]
  4999/6623: $23\inter_queue[34][31:0]
  5000/6623: $23\inter_queue[33][31:0]
  5001/6623: $23\inter_queue[32][31:0]
  5002/6623: $23\inter_queue[31][31:0]
  5003/6623: $23\inter_queue[30][31:0]
  5004/6623: $23\inter_queue[29][31:0]
  5005/6623: $23\inter_queue[28][31:0]
  5006/6623: $23\inter_queue[27][31:0]
  5007/6623: $23\inter_queue[26][31:0]
  5008/6623: $23\inter_queue[25][31:0]
  5009/6623: $23\inter_queue[24][31:0]
  5010/6623: $23\inter_queue[23][31:0]
  5011/6623: $23\inter_queue[22][31:0]
  5012/6623: $23\inter_queue[21][31:0]
  5013/6623: $23\inter_queue[20][31:0]
  5014/6623: $23\inter_queue[19][31:0]
  5015/6623: $23\inter_queue[18][31:0]
  5016/6623: $23\inter_queue[17][31:0]
  5017/6623: $23\inter_queue[16][31:0]
  5018/6623: $23\inter_queue[15][31:0]
  5019/6623: $23\inter_queue[14][31:0]
  5020/6623: $23\inter_queue[13][31:0]
  5021/6623: $23\inter_queue[12][31:0]
  5022/6623: $23\inter_queue[11][31:0]
  5023/6623: $23\inter_queue[10][31:0]
  5024/6623: $23\inter_queue[9][31:0]
  5025/6623: $23\inter_queue[8][31:0]
  5026/6623: $23\inter_queue[7][31:0]
  5027/6623: $23\inter_queue[6][31:0]
  5028/6623: $23\inter_queue[5][31:0]
  5029/6623: $23\inter_queue[4][31:0]
  5030/6623: $23\inter_queue[3][31:0]
  5031/6623: $23\inter_queue[2][31:0]
  5032/6623: $23\inter_queue[1][31:0]
  5033/6623: $24\full_q[0:0]
  5034/6623: $14\cnt[5:0]
  5035/6623: $22\inter_queue[53][31:0]
  5036/6623: $22\inter_queue[52][31:0]
  5037/6623: $22\inter_queue[51][31:0]
  5038/6623: $22\inter_queue[50][31:0]
  5039/6623: $22\inter_queue[49][31:0]
  5040/6623: $22\inter_queue[48][31:0]
  5041/6623: $22\inter_queue[47][31:0]
  5042/6623: $22\inter_queue[46][31:0]
  5043/6623: $22\inter_queue[45][31:0]
  5044/6623: $22\inter_queue[44][31:0]
  5045/6623: $22\inter_queue[43][31:0]
  5046/6623: $22\inter_queue[42][31:0]
  5047/6623: $22\inter_queue[41][31:0]
  5048/6623: $22\inter_queue[40][31:0]
  5049/6623: $22\inter_queue[39][31:0]
  5050/6623: $22\inter_queue[38][31:0]
  5051/6623: $22\inter_queue[37][31:0]
  5052/6623: $22\inter_queue[36][31:0]
  5053/6623: $22\inter_queue[35][31:0]
  5054/6623: $22\inter_queue[34][31:0]
  5055/6623: $22\inter_queue[33][31:0]
  5056/6623: $22\inter_queue[32][31:0]
  5057/6623: $22\inter_queue[31][31:0]
  5058/6623: $22\inter_queue[30][31:0]
  5059/6623: $22\inter_queue[29][31:0]
  5060/6623: $22\inter_queue[28][31:0]
  5061/6623: $22\inter_queue[27][31:0]
  5062/6623: $22\inter_queue[26][31:0]
  5063/6623: $22\inter_queue[25][31:0]
  5064/6623: $22\inter_queue[24][31:0]
  5065/6623: $22\inter_queue[23][31:0]
  5066/6623: $22\inter_queue[22][31:0]
  5067/6623: $22\inter_queue[21][31:0]
  5068/6623: $22\inter_queue[20][31:0]
  5069/6623: $22\inter_queue[19][31:0]
  5070/6623: $22\inter_queue[18][31:0]
  5071/6623: $22\inter_queue[17][31:0]
  5072/6623: $22\inter_queue[16][31:0]
  5073/6623: $22\inter_queue[15][31:0]
  5074/6623: $22\inter_queue[14][31:0]
  5075/6623: $22\inter_queue[13][31:0]
  5076/6623: $22\inter_queue[12][31:0]
  5077/6623: $22\inter_queue[11][31:0]
  5078/6623: $22\inter_queue[10][31:0]
  5079/6623: $22\inter_queue[9][31:0]
  5080/6623: $22\inter_queue[8][31:0]
  5081/6623: $22\inter_queue[7][31:0]
  5082/6623: $22\inter_queue[6][31:0]
  5083/6623: $22\inter_queue[5][31:0]
  5084/6623: $22\inter_queue[4][31:0]
  5085/6623: $22\inter_queue[3][31:0]
  5086/6623: $22\inter_queue[2][31:0]
  5087/6623: $22\inter_queue[1][31:0]
  5088/6623: $22\inter_queue[0][31:0]
  5089/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4682_ADDR[5:0]$5288
  5090/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4682_DATA[31:0]$5289
  5091/6623: $23\full_q[0:0]
  5092/6623: $21\inter_queue[0][31:0]
  5093/6623: $21\inter_queue[53][31:0]
  5094/6623: $21\inter_queue[52][31:0]
  5095/6623: $21\inter_queue[51][31:0]
  5096/6623: $21\inter_queue[50][31:0]
  5097/6623: $21\inter_queue[49][31:0]
  5098/6623: $21\inter_queue[48][31:0]
  5099/6623: $21\inter_queue[47][31:0]
  5100/6623: $21\inter_queue[46][31:0]
  5101/6623: $21\inter_queue[45][31:0]
  5102/6623: $21\inter_queue[44][31:0]
  5103/6623: $21\inter_queue[43][31:0]
  5104/6623: $21\inter_queue[42][31:0]
  5105/6623: $21\inter_queue[41][31:0]
  5106/6623: $21\inter_queue[40][31:0]
  5107/6623: $21\inter_queue[39][31:0]
  5108/6623: $21\inter_queue[38][31:0]
  5109/6623: $21\inter_queue[37][31:0]
  5110/6623: $21\inter_queue[36][31:0]
  5111/6623: $21\inter_queue[35][31:0]
  5112/6623: $21\inter_queue[34][31:0]
  5113/6623: $21\inter_queue[33][31:0]
  5114/6623: $21\inter_queue[32][31:0]
  5115/6623: $21\inter_queue[31][31:0]
  5116/6623: $21\inter_queue[30][31:0]
  5117/6623: $21\inter_queue[29][31:0]
  5118/6623: $21\inter_queue[28][31:0]
  5119/6623: $21\inter_queue[27][31:0]
  5120/6623: $21\inter_queue[26][31:0]
  5121/6623: $21\inter_queue[25][31:0]
  5122/6623: $21\inter_queue[24][31:0]
  5123/6623: $21\inter_queue[23][31:0]
  5124/6623: $21\inter_queue[22][31:0]
  5125/6623: $21\inter_queue[21][31:0]
  5126/6623: $21\inter_queue[20][31:0]
  5127/6623: $21\inter_queue[19][31:0]
  5128/6623: $21\inter_queue[18][31:0]
  5129/6623: $21\inter_queue[17][31:0]
  5130/6623: $21\inter_queue[16][31:0]
  5131/6623: $21\inter_queue[15][31:0]
  5132/6623: $21\inter_queue[14][31:0]
  5133/6623: $21\inter_queue[13][31:0]
  5134/6623: $21\inter_queue[12][31:0]
  5135/6623: $21\inter_queue[11][31:0]
  5136/6623: $21\inter_queue[10][31:0]
  5137/6623: $21\inter_queue[9][31:0]
  5138/6623: $21\inter_queue[8][31:0]
  5139/6623: $21\inter_queue[7][31:0]
  5140/6623: $21\inter_queue[6][31:0]
  5141/6623: $21\inter_queue[5][31:0]
  5142/6623: $21\inter_queue[4][31:0]
  5143/6623: $21\inter_queue[3][31:0]
  5144/6623: $21\inter_queue[2][31:0]
  5145/6623: $21\inter_queue[1][31:0]
  5146/6623: $22\full_q[0:0]
  5147/6623: $13\cnt[5:0]
  5148/6623: $20\inter_queue[53][31:0]
  5149/6623: $20\inter_queue[52][31:0]
  5150/6623: $20\inter_queue[51][31:0]
  5151/6623: $20\inter_queue[50][31:0]
  5152/6623: $20\inter_queue[49][31:0]
  5153/6623: $20\inter_queue[48][31:0]
  5154/6623: $20\inter_queue[47][31:0]
  5155/6623: $20\inter_queue[46][31:0]
  5156/6623: $20\inter_queue[45][31:0]
  5157/6623: $20\inter_queue[44][31:0]
  5158/6623: $20\inter_queue[43][31:0]
  5159/6623: $20\inter_queue[42][31:0]
  5160/6623: $20\inter_queue[41][31:0]
  5161/6623: $20\inter_queue[40][31:0]
  5162/6623: $20\inter_queue[39][31:0]
  5163/6623: $20\inter_queue[38][31:0]
  5164/6623: $20\inter_queue[37][31:0]
  5165/6623: $20\inter_queue[36][31:0]
  5166/6623: $20\inter_queue[35][31:0]
  5167/6623: $20\inter_queue[34][31:0]
  5168/6623: $20\inter_queue[33][31:0]
  5169/6623: $20\inter_queue[32][31:0]
  5170/6623: $20\inter_queue[31][31:0]
  5171/6623: $20\inter_queue[30][31:0]
  5172/6623: $20\inter_queue[29][31:0]
  5173/6623: $20\inter_queue[28][31:0]
  5174/6623: $20\inter_queue[27][31:0]
  5175/6623: $20\inter_queue[26][31:0]
  5176/6623: $20\inter_queue[25][31:0]
  5177/6623: $20\inter_queue[24][31:0]
  5178/6623: $20\inter_queue[23][31:0]
  5179/6623: $20\inter_queue[22][31:0]
  5180/6623: $20\inter_queue[21][31:0]
  5181/6623: $20\inter_queue[20][31:0]
  5182/6623: $20\inter_queue[19][31:0]
  5183/6623: $20\inter_queue[18][31:0]
  5184/6623: $20\inter_queue[17][31:0]
  5185/6623: $20\inter_queue[16][31:0]
  5186/6623: $20\inter_queue[15][31:0]
  5187/6623: $20\inter_queue[14][31:0]
  5188/6623: $20\inter_queue[13][31:0]
  5189/6623: $20\inter_queue[12][31:0]
  5190/6623: $20\inter_queue[11][31:0]
  5191/6623: $20\inter_queue[10][31:0]
  5192/6623: $20\inter_queue[9][31:0]
  5193/6623: $20\inter_queue[8][31:0]
  5194/6623: $20\inter_queue[7][31:0]
  5195/6623: $20\inter_queue[6][31:0]
  5196/6623: $20\inter_queue[5][31:0]
  5197/6623: $20\inter_queue[4][31:0]
  5198/6623: $20\inter_queue[3][31:0]
  5199/6623: $20\inter_queue[2][31:0]
  5200/6623: $20\inter_queue[1][31:0]
  5201/6623: $20\inter_queue[0][31:0]
  5202/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4681_ADDR[5:0]$5278
  5203/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4681_DATA[31:0]$5279
  5204/6623: $21\full_q[0:0]
  5205/6623: $19\inter_queue[0][31:0]
  5206/6623: $19\inter_queue[53][31:0]
  5207/6623: $19\inter_queue[52][31:0]
  5208/6623: $19\inter_queue[51][31:0]
  5209/6623: $19\inter_queue[50][31:0]
  5210/6623: $19\inter_queue[49][31:0]
  5211/6623: $19\inter_queue[48][31:0]
  5212/6623: $19\inter_queue[47][31:0]
  5213/6623: $19\inter_queue[46][31:0]
  5214/6623: $19\inter_queue[45][31:0]
  5215/6623: $19\inter_queue[44][31:0]
  5216/6623: $19\inter_queue[43][31:0]
  5217/6623: $19\inter_queue[42][31:0]
  5218/6623: $19\inter_queue[41][31:0]
  5219/6623: $19\inter_queue[40][31:0]
  5220/6623: $19\inter_queue[39][31:0]
  5221/6623: $19\inter_queue[38][31:0]
  5222/6623: $19\inter_queue[37][31:0]
  5223/6623: $19\inter_queue[36][31:0]
  5224/6623: $19\inter_queue[35][31:0]
  5225/6623: $19\inter_queue[34][31:0]
  5226/6623: $19\inter_queue[33][31:0]
  5227/6623: $19\inter_queue[32][31:0]
  5228/6623: $19\inter_queue[31][31:0]
  5229/6623: $19\inter_queue[30][31:0]
  5230/6623: $19\inter_queue[29][31:0]
  5231/6623: $19\inter_queue[28][31:0]
  5232/6623: $19\inter_queue[27][31:0]
  5233/6623: $19\inter_queue[26][31:0]
  5234/6623: $19\inter_queue[25][31:0]
  5235/6623: $19\inter_queue[24][31:0]
  5236/6623: $19\inter_queue[23][31:0]
  5237/6623: $19\inter_queue[22][31:0]
  5238/6623: $19\inter_queue[21][31:0]
  5239/6623: $19\inter_queue[20][31:0]
  5240/6623: $19\inter_queue[19][31:0]
  5241/6623: $19\inter_queue[18][31:0]
  5242/6623: $19\inter_queue[17][31:0]
  5243/6623: $19\inter_queue[16][31:0]
  5244/6623: $19\inter_queue[15][31:0]
  5245/6623: $19\inter_queue[14][31:0]
  5246/6623: $19\inter_queue[13][31:0]
  5247/6623: $19\inter_queue[12][31:0]
  5248/6623: $19\inter_queue[11][31:0]
  5249/6623: $19\inter_queue[10][31:0]
  5250/6623: $19\inter_queue[9][31:0]
  5251/6623: $19\inter_queue[8][31:0]
  5252/6623: $19\inter_queue[7][31:0]
  5253/6623: $19\inter_queue[6][31:0]
  5254/6623: $19\inter_queue[5][31:0]
  5255/6623: $19\inter_queue[4][31:0]
  5256/6623: $19\inter_queue[3][31:0]
  5257/6623: $19\inter_queue[2][31:0]
  5258/6623: $19\inter_queue[1][31:0]
  5259/6623: $20\full_q[0:0]
  5260/6623: $12\cnt[5:0]
  5261/6623: $18\inter_queue[53][31:0]
  5262/6623: $18\inter_queue[52][31:0]
  5263/6623: $18\inter_queue[51][31:0]
  5264/6623: $18\inter_queue[50][31:0]
  5265/6623: $18\inter_queue[49][31:0]
  5266/6623: $18\inter_queue[48][31:0]
  5267/6623: $18\inter_queue[47][31:0]
  5268/6623: $18\inter_queue[46][31:0]
  5269/6623: $18\inter_queue[45][31:0]
  5270/6623: $18\inter_queue[44][31:0]
  5271/6623: $18\inter_queue[43][31:0]
  5272/6623: $18\inter_queue[42][31:0]
  5273/6623: $18\inter_queue[41][31:0]
  5274/6623: $18\inter_queue[40][31:0]
  5275/6623: $18\inter_queue[39][31:0]
  5276/6623: $18\inter_queue[38][31:0]
  5277/6623: $18\inter_queue[37][31:0]
  5278/6623: $18\inter_queue[36][31:0]
  5279/6623: $18\inter_queue[35][31:0]
  5280/6623: $18\inter_queue[34][31:0]
  5281/6623: $18\inter_queue[33][31:0]
  5282/6623: $18\inter_queue[32][31:0]
  5283/6623: $18\inter_queue[31][31:0]
  5284/6623: $18\inter_queue[30][31:0]
  5285/6623: $18\inter_queue[29][31:0]
  5286/6623: $18\inter_queue[28][31:0]
  5287/6623: $18\inter_queue[27][31:0]
  5288/6623: $18\inter_queue[26][31:0]
  5289/6623: $18\inter_queue[25][31:0]
  5290/6623: $18\inter_queue[24][31:0]
  5291/6623: $18\inter_queue[23][31:0]
  5292/6623: $18\inter_queue[22][31:0]
  5293/6623: $18\inter_queue[21][31:0]
  5294/6623: $18\inter_queue[20][31:0]
  5295/6623: $18\inter_queue[19][31:0]
  5296/6623: $18\inter_queue[18][31:0]
  5297/6623: $18\inter_queue[17][31:0]
  5298/6623: $18\inter_queue[16][31:0]
  5299/6623: $18\inter_queue[15][31:0]
  5300/6623: $18\inter_queue[14][31:0]
  5301/6623: $18\inter_queue[13][31:0]
  5302/6623: $18\inter_queue[12][31:0]
  5303/6623: $18\inter_queue[11][31:0]
  5304/6623: $18\inter_queue[10][31:0]
  5305/6623: $18\inter_queue[9][31:0]
  5306/6623: $18\inter_queue[8][31:0]
  5307/6623: $18\inter_queue[7][31:0]
  5308/6623: $18\inter_queue[6][31:0]
  5309/6623: $18\inter_queue[5][31:0]
  5310/6623: $18\inter_queue[4][31:0]
  5311/6623: $18\inter_queue[3][31:0]
  5312/6623: $18\inter_queue[2][31:0]
  5313/6623: $18\inter_queue[1][31:0]
  5314/6623: $18\inter_queue[0][31:0]
  5315/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4680_ADDR[5:0]$5268
  5316/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4680_DATA[31:0]$5269
  5317/6623: $19\full_q[0:0]
  5318/6623: $17\inter_queue[0][31:0]
  5319/6623: $17\inter_queue[53][31:0]
  5320/6623: $17\inter_queue[52][31:0]
  5321/6623: $17\inter_queue[51][31:0]
  5322/6623: $17\inter_queue[50][31:0]
  5323/6623: $17\inter_queue[49][31:0]
  5324/6623: $17\inter_queue[48][31:0]
  5325/6623: $17\inter_queue[47][31:0]
  5326/6623: $17\inter_queue[46][31:0]
  5327/6623: $17\inter_queue[45][31:0]
  5328/6623: $17\inter_queue[44][31:0]
  5329/6623: $17\inter_queue[43][31:0]
  5330/6623: $17\inter_queue[42][31:0]
  5331/6623: $17\inter_queue[41][31:0]
  5332/6623: $17\inter_queue[40][31:0]
  5333/6623: $17\inter_queue[39][31:0]
  5334/6623: $17\inter_queue[38][31:0]
  5335/6623: $17\inter_queue[37][31:0]
  5336/6623: $17\inter_queue[36][31:0]
  5337/6623: $17\inter_queue[35][31:0]
  5338/6623: $17\inter_queue[34][31:0]
  5339/6623: $17\inter_queue[33][31:0]
  5340/6623: $17\inter_queue[32][31:0]
  5341/6623: $17\inter_queue[31][31:0]
  5342/6623: $17\inter_queue[30][31:0]
  5343/6623: $17\inter_queue[29][31:0]
  5344/6623: $17\inter_queue[28][31:0]
  5345/6623: $17\inter_queue[27][31:0]
  5346/6623: $17\inter_queue[26][31:0]
  5347/6623: $17\inter_queue[25][31:0]
  5348/6623: $17\inter_queue[24][31:0]
  5349/6623: $17\inter_queue[23][31:0]
  5350/6623: $17\inter_queue[22][31:0]
  5351/6623: $17\inter_queue[21][31:0]
  5352/6623: $17\inter_queue[20][31:0]
  5353/6623: $17\inter_queue[19][31:0]
  5354/6623: $17\inter_queue[18][31:0]
  5355/6623: $17\inter_queue[17][31:0]
  5356/6623: $17\inter_queue[16][31:0]
  5357/6623: $17\inter_queue[15][31:0]
  5358/6623: $17\inter_queue[14][31:0]
  5359/6623: $17\inter_queue[13][31:0]
  5360/6623: $17\inter_queue[12][31:0]
  5361/6623: $17\inter_queue[11][31:0]
  5362/6623: $17\inter_queue[10][31:0]
  5363/6623: $17\inter_queue[9][31:0]
  5364/6623: $17\inter_queue[8][31:0]
  5365/6623: $17\inter_queue[7][31:0]
  5366/6623: $17\inter_queue[6][31:0]
  5367/6623: $17\inter_queue[5][31:0]
  5368/6623: $17\inter_queue[4][31:0]
  5369/6623: $17\inter_queue[3][31:0]
  5370/6623: $17\inter_queue[2][31:0]
  5371/6623: $17\inter_queue[1][31:0]
  5372/6623: $18\full_q[0:0]
  5373/6623: $11\cnt[5:0]
  5374/6623: $16\inter_queue[53][31:0]
  5375/6623: $16\inter_queue[52][31:0]
  5376/6623: $16\inter_queue[51][31:0]
  5377/6623: $16\inter_queue[50][31:0]
  5378/6623: $16\inter_queue[49][31:0]
  5379/6623: $16\inter_queue[48][31:0]
  5380/6623: $16\inter_queue[47][31:0]
  5381/6623: $16\inter_queue[46][31:0]
  5382/6623: $16\inter_queue[45][31:0]
  5383/6623: $16\inter_queue[44][31:0]
  5384/6623: $16\inter_queue[43][31:0]
  5385/6623: $16\inter_queue[42][31:0]
  5386/6623: $16\inter_queue[41][31:0]
  5387/6623: $16\inter_queue[40][31:0]
  5388/6623: $16\inter_queue[39][31:0]
  5389/6623: $16\inter_queue[38][31:0]
  5390/6623: $16\inter_queue[37][31:0]
  5391/6623: $16\inter_queue[36][31:0]
  5392/6623: $16\inter_queue[35][31:0]
  5393/6623: $16\inter_queue[34][31:0]
  5394/6623: $16\inter_queue[33][31:0]
  5395/6623: $16\inter_queue[32][31:0]
  5396/6623: $16\inter_queue[31][31:0]
  5397/6623: $16\inter_queue[30][31:0]
  5398/6623: $16\inter_queue[29][31:0]
  5399/6623: $16\inter_queue[28][31:0]
  5400/6623: $16\inter_queue[27][31:0]
  5401/6623: $16\inter_queue[26][31:0]
  5402/6623: $16\inter_queue[25][31:0]
  5403/6623: $16\inter_queue[24][31:0]
  5404/6623: $16\inter_queue[23][31:0]
  5405/6623: $16\inter_queue[22][31:0]
  5406/6623: $16\inter_queue[21][31:0]
  5407/6623: $16\inter_queue[20][31:0]
  5408/6623: $16\inter_queue[19][31:0]
  5409/6623: $16\inter_queue[18][31:0]
  5410/6623: $16\inter_queue[17][31:0]
  5411/6623: $16\inter_queue[16][31:0]
  5412/6623: $16\inter_queue[15][31:0]
  5413/6623: $16\inter_queue[14][31:0]
  5414/6623: $16\inter_queue[13][31:0]
  5415/6623: $16\inter_queue[12][31:0]
  5416/6623: $16\inter_queue[11][31:0]
  5417/6623: $16\inter_queue[10][31:0]
  5418/6623: $16\inter_queue[9][31:0]
  5419/6623: $16\inter_queue[8][31:0]
  5420/6623: $16\inter_queue[7][31:0]
  5421/6623: $16\inter_queue[6][31:0]
  5422/6623: $16\inter_queue[5][31:0]
  5423/6623: $16\inter_queue[4][31:0]
  5424/6623: $16\inter_queue[3][31:0]
  5425/6623: $16\inter_queue[2][31:0]
  5426/6623: $16\inter_queue[1][31:0]
  5427/6623: $16\inter_queue[0][31:0]
  5428/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4679_ADDR[5:0]$5258
  5429/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4679_DATA[31:0]$5259
  5430/6623: $17\full_q[0:0]
  5431/6623: $15\inter_queue[0][31:0]
  5432/6623: $15\inter_queue[53][31:0]
  5433/6623: $15\inter_queue[52][31:0]
  5434/6623: $15\inter_queue[51][31:0]
  5435/6623: $15\inter_queue[50][31:0]
  5436/6623: $15\inter_queue[49][31:0]
  5437/6623: $15\inter_queue[48][31:0]
  5438/6623: $15\inter_queue[47][31:0]
  5439/6623: $15\inter_queue[46][31:0]
  5440/6623: $15\inter_queue[45][31:0]
  5441/6623: $15\inter_queue[44][31:0]
  5442/6623: $15\inter_queue[43][31:0]
  5443/6623: $15\inter_queue[42][31:0]
  5444/6623: $15\inter_queue[41][31:0]
  5445/6623: $15\inter_queue[40][31:0]
  5446/6623: $15\inter_queue[39][31:0]
  5447/6623: $15\inter_queue[38][31:0]
  5448/6623: $15\inter_queue[37][31:0]
  5449/6623: $15\inter_queue[36][31:0]
  5450/6623: $15\inter_queue[35][31:0]
  5451/6623: $15\inter_queue[34][31:0]
  5452/6623: $15\inter_queue[33][31:0]
  5453/6623: $15\inter_queue[32][31:0]
  5454/6623: $15\inter_queue[31][31:0]
  5455/6623: $15\inter_queue[30][31:0]
  5456/6623: $15\inter_queue[29][31:0]
  5457/6623: $15\inter_queue[28][31:0]
  5458/6623: $15\inter_queue[27][31:0]
  5459/6623: $15\inter_queue[26][31:0]
  5460/6623: $15\inter_queue[25][31:0]
  5461/6623: $15\inter_queue[24][31:0]
  5462/6623: $15\inter_queue[23][31:0]
  5463/6623: $15\inter_queue[22][31:0]
  5464/6623: $15\inter_queue[21][31:0]
  5465/6623: $15\inter_queue[20][31:0]
  5466/6623: $15\inter_queue[19][31:0]
  5467/6623: $15\inter_queue[18][31:0]
  5468/6623: $15\inter_queue[17][31:0]
  5469/6623: $15\inter_queue[16][31:0]
  5470/6623: $15\inter_queue[15][31:0]
  5471/6623: $15\inter_queue[14][31:0]
  5472/6623: $15\inter_queue[13][31:0]
  5473/6623: $15\inter_queue[12][31:0]
  5474/6623: $15\inter_queue[11][31:0]
  5475/6623: $15\inter_queue[10][31:0]
  5476/6623: $15\inter_queue[9][31:0]
  5477/6623: $15\inter_queue[8][31:0]
  5478/6623: $15\inter_queue[7][31:0]
  5479/6623: $15\inter_queue[6][31:0]
  5480/6623: $15\inter_queue[5][31:0]
  5481/6623: $15\inter_queue[4][31:0]
  5482/6623: $15\inter_queue[3][31:0]
  5483/6623: $15\inter_queue[2][31:0]
  5484/6623: $15\inter_queue[1][31:0]
  5485/6623: $16\full_q[0:0]
  5486/6623: $10\cnt[5:0]
  5487/6623: $14\inter_queue[53][31:0]
  5488/6623: $14\inter_queue[52][31:0]
  5489/6623: $14\inter_queue[51][31:0]
  5490/6623: $14\inter_queue[50][31:0]
  5491/6623: $14\inter_queue[49][31:0]
  5492/6623: $14\inter_queue[48][31:0]
  5493/6623: $14\inter_queue[47][31:0]
  5494/6623: $14\inter_queue[46][31:0]
  5495/6623: $14\inter_queue[45][31:0]
  5496/6623: $14\inter_queue[44][31:0]
  5497/6623: $14\inter_queue[43][31:0]
  5498/6623: $14\inter_queue[42][31:0]
  5499/6623: $14\inter_queue[41][31:0]
  5500/6623: $14\inter_queue[40][31:0]
  5501/6623: $14\inter_queue[39][31:0]
  5502/6623: $14\inter_queue[38][31:0]
  5503/6623: $14\inter_queue[37][31:0]
  5504/6623: $14\inter_queue[36][31:0]
  5505/6623: $14\inter_queue[35][31:0]
  5506/6623: $14\inter_queue[34][31:0]
  5507/6623: $14\inter_queue[33][31:0]
  5508/6623: $14\inter_queue[32][31:0]
  5509/6623: $14\inter_queue[31][31:0]
  5510/6623: $14\inter_queue[30][31:0]
  5511/6623: $14\inter_queue[29][31:0]
  5512/6623: $14\inter_queue[28][31:0]
  5513/6623: $14\inter_queue[27][31:0]
  5514/6623: $14\inter_queue[26][31:0]
  5515/6623: $14\inter_queue[25][31:0]
  5516/6623: $14\inter_queue[24][31:0]
  5517/6623: $14\inter_queue[23][31:0]
  5518/6623: $14\inter_queue[22][31:0]
  5519/6623: $14\inter_queue[21][31:0]
  5520/6623: $14\inter_queue[20][31:0]
  5521/6623: $14\inter_queue[19][31:0]
  5522/6623: $14\inter_queue[18][31:0]
  5523/6623: $14\inter_queue[17][31:0]
  5524/6623: $14\inter_queue[16][31:0]
  5525/6623: $14\inter_queue[15][31:0]
  5526/6623: $14\inter_queue[14][31:0]
  5527/6623: $14\inter_queue[13][31:0]
  5528/6623: $14\inter_queue[12][31:0]
  5529/6623: $14\inter_queue[11][31:0]
  5530/6623: $14\inter_queue[10][31:0]
  5531/6623: $14\inter_queue[9][31:0]
  5532/6623: $14\inter_queue[8][31:0]
  5533/6623: $14\inter_queue[7][31:0]
  5534/6623: $14\inter_queue[6][31:0]
  5535/6623: $14\inter_queue[5][31:0]
  5536/6623: $14\inter_queue[4][31:0]
  5537/6623: $14\inter_queue[3][31:0]
  5538/6623: $14\inter_queue[2][31:0]
  5539/6623: $14\inter_queue[1][31:0]
  5540/6623: $14\inter_queue[0][31:0]
  5541/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4678_ADDR[5:0]$5248
  5542/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4678_DATA[31:0]$5249
  5543/6623: $15\full_q[0:0]
  5544/6623: $13\inter_queue[0][31:0]
  5545/6623: $13\inter_queue[53][31:0]
  5546/6623: $13\inter_queue[52][31:0]
  5547/6623: $13\inter_queue[51][31:0]
  5548/6623: $13\inter_queue[50][31:0]
  5549/6623: $13\inter_queue[49][31:0]
  5550/6623: $13\inter_queue[48][31:0]
  5551/6623: $13\inter_queue[47][31:0]
  5552/6623: $13\inter_queue[46][31:0]
  5553/6623: $13\inter_queue[45][31:0]
  5554/6623: $13\inter_queue[44][31:0]
  5555/6623: $13\inter_queue[43][31:0]
  5556/6623: $13\inter_queue[42][31:0]
  5557/6623: $13\inter_queue[41][31:0]
  5558/6623: $13\inter_queue[40][31:0]
  5559/6623: $13\inter_queue[39][31:0]
  5560/6623: $13\inter_queue[38][31:0]
  5561/6623: $13\inter_queue[37][31:0]
  5562/6623: $13\inter_queue[36][31:0]
  5563/6623: $13\inter_queue[35][31:0]
  5564/6623: $13\inter_queue[34][31:0]
  5565/6623: $13\inter_queue[33][31:0]
  5566/6623: $13\inter_queue[32][31:0]
  5567/6623: $13\inter_queue[31][31:0]
  5568/6623: $13\inter_queue[30][31:0]
  5569/6623: $13\inter_queue[29][31:0]
  5570/6623: $13\inter_queue[28][31:0]
  5571/6623: $13\inter_queue[27][31:0]
  5572/6623: $13\inter_queue[26][31:0]
  5573/6623: $13\inter_queue[25][31:0]
  5574/6623: $13\inter_queue[24][31:0]
  5575/6623: $13\inter_queue[23][31:0]
  5576/6623: $13\inter_queue[22][31:0]
  5577/6623: $13\inter_queue[21][31:0]
  5578/6623: $13\inter_queue[20][31:0]
  5579/6623: $13\inter_queue[19][31:0]
  5580/6623: $13\inter_queue[18][31:0]
  5581/6623: $13\inter_queue[17][31:0]
  5582/6623: $13\inter_queue[16][31:0]
  5583/6623: $13\inter_queue[15][31:0]
  5584/6623: $13\inter_queue[14][31:0]
  5585/6623: $13\inter_queue[13][31:0]
  5586/6623: $13\inter_queue[12][31:0]
  5587/6623: $13\inter_queue[11][31:0]
  5588/6623: $13\inter_queue[10][31:0]
  5589/6623: $13\inter_queue[9][31:0]
  5590/6623: $13\inter_queue[8][31:0]
  5591/6623: $13\inter_queue[7][31:0]
  5592/6623: $13\inter_queue[6][31:0]
  5593/6623: $13\inter_queue[5][31:0]
  5594/6623: $13\inter_queue[4][31:0]
  5595/6623: $13\inter_queue[3][31:0]
  5596/6623: $13\inter_queue[2][31:0]
  5597/6623: $13\inter_queue[1][31:0]
  5598/6623: $14\full_q[0:0]
  5599/6623: $9\cnt[5:0]
  5600/6623: $12\inter_queue[53][31:0]
  5601/6623: $12\inter_queue[52][31:0]
  5602/6623: $12\inter_queue[51][31:0]
  5603/6623: $12\inter_queue[50][31:0]
  5604/6623: $12\inter_queue[49][31:0]
  5605/6623: $12\inter_queue[48][31:0]
  5606/6623: $12\inter_queue[47][31:0]
  5607/6623: $12\inter_queue[46][31:0]
  5608/6623: $12\inter_queue[45][31:0]
  5609/6623: $12\inter_queue[44][31:0]
  5610/6623: $12\inter_queue[43][31:0]
  5611/6623: $12\inter_queue[42][31:0]
  5612/6623: $12\inter_queue[41][31:0]
  5613/6623: $12\inter_queue[40][31:0]
  5614/6623: $12\inter_queue[39][31:0]
  5615/6623: $12\inter_queue[38][31:0]
  5616/6623: $12\inter_queue[37][31:0]
  5617/6623: $12\inter_queue[36][31:0]
  5618/6623: $12\inter_queue[35][31:0]
  5619/6623: $12\inter_queue[34][31:0]
  5620/6623: $12\inter_queue[33][31:0]
  5621/6623: $12\inter_queue[32][31:0]
  5622/6623: $12\inter_queue[31][31:0]
  5623/6623: $12\inter_queue[30][31:0]
  5624/6623: $12\inter_queue[29][31:0]
  5625/6623: $12\inter_queue[28][31:0]
  5626/6623: $12\inter_queue[27][31:0]
  5627/6623: $12\inter_queue[26][31:0]
  5628/6623: $12\inter_queue[25][31:0]
  5629/6623: $12\inter_queue[24][31:0]
  5630/6623: $12\inter_queue[23][31:0]
  5631/6623: $12\inter_queue[22][31:0]
  5632/6623: $12\inter_queue[21][31:0]
  5633/6623: $12\inter_queue[20][31:0]
  5634/6623: $12\inter_queue[19][31:0]
  5635/6623: $12\inter_queue[18][31:0]
  5636/6623: $12\inter_queue[17][31:0]
  5637/6623: $12\inter_queue[16][31:0]
  5638/6623: $12\inter_queue[15][31:0]
  5639/6623: $12\inter_queue[14][31:0]
  5640/6623: $12\inter_queue[13][31:0]
  5641/6623: $12\inter_queue[12][31:0]
  5642/6623: $12\inter_queue[11][31:0]
  5643/6623: $12\inter_queue[10][31:0]
  5644/6623: $12\inter_queue[9][31:0]
  5645/6623: $12\inter_queue[8][31:0]
  5646/6623: $12\inter_queue[7][31:0]
  5647/6623: $12\inter_queue[6][31:0]
  5648/6623: $12\inter_queue[5][31:0]
  5649/6623: $12\inter_queue[4][31:0]
  5650/6623: $12\inter_queue[3][31:0]
  5651/6623: $12\inter_queue[2][31:0]
  5652/6623: $12\inter_queue[1][31:0]
  5653/6623: $12\inter_queue[0][31:0]
  5654/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4677_ADDR[5:0]$5238
  5655/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4677_DATA[31:0]$5239
  5656/6623: $13\full_q[0:0]
  5657/6623: $11\inter_queue[0][31:0]
  5658/6623: $11\inter_queue[53][31:0]
  5659/6623: $11\inter_queue[52][31:0]
  5660/6623: $11\inter_queue[51][31:0]
  5661/6623: $11\inter_queue[50][31:0]
  5662/6623: $11\inter_queue[49][31:0]
  5663/6623: $11\inter_queue[48][31:0]
  5664/6623: $11\inter_queue[47][31:0]
  5665/6623: $11\inter_queue[46][31:0]
  5666/6623: $11\inter_queue[45][31:0]
  5667/6623: $11\inter_queue[44][31:0]
  5668/6623: $11\inter_queue[43][31:0]
  5669/6623: $11\inter_queue[42][31:0]
  5670/6623: $11\inter_queue[41][31:0]
  5671/6623: $11\inter_queue[40][31:0]
  5672/6623: $11\inter_queue[39][31:0]
  5673/6623: $11\inter_queue[38][31:0]
  5674/6623: $11\inter_queue[37][31:0]
  5675/6623: $11\inter_queue[36][31:0]
  5676/6623: $11\inter_queue[35][31:0]
  5677/6623: $11\inter_queue[34][31:0]
  5678/6623: $11\inter_queue[33][31:0]
  5679/6623: $11\inter_queue[32][31:0]
  5680/6623: $11\inter_queue[31][31:0]
  5681/6623: $11\inter_queue[30][31:0]
  5682/6623: $11\inter_queue[29][31:0]
  5683/6623: $11\inter_queue[28][31:0]
  5684/6623: $11\inter_queue[27][31:0]
  5685/6623: $11\inter_queue[26][31:0]
  5686/6623: $11\inter_queue[25][31:0]
  5687/6623: $11\inter_queue[24][31:0]
  5688/6623: $11\inter_queue[23][31:0]
  5689/6623: $11\inter_queue[22][31:0]
  5690/6623: $11\inter_queue[21][31:0]
  5691/6623: $11\inter_queue[20][31:0]
  5692/6623: $11\inter_queue[19][31:0]
  5693/6623: $11\inter_queue[18][31:0]
  5694/6623: $11\inter_queue[17][31:0]
  5695/6623: $11\inter_queue[16][31:0]
  5696/6623: $11\inter_queue[15][31:0]
  5697/6623: $11\inter_queue[14][31:0]
  5698/6623: $11\inter_queue[13][31:0]
  5699/6623: $11\inter_queue[12][31:0]
  5700/6623: $11\inter_queue[11][31:0]
  5701/6623: $11\inter_queue[10][31:0]
  5702/6623: $11\inter_queue[9][31:0]
  5703/6623: $11\inter_queue[8][31:0]
  5704/6623: $11\inter_queue[7][31:0]
  5705/6623: $11\inter_queue[6][31:0]
  5706/6623: $11\inter_queue[5][31:0]
  5707/6623: $11\inter_queue[4][31:0]
  5708/6623: $11\inter_queue[3][31:0]
  5709/6623: $11\inter_queue[2][31:0]
  5710/6623: $11\inter_queue[1][31:0]
  5711/6623: $12\full_q[0:0]
  5712/6623: $8\cnt[5:0]
  5713/6623: $10\inter_queue[53][31:0]
  5714/6623: $10\inter_queue[52][31:0]
  5715/6623: $10\inter_queue[51][31:0]
  5716/6623: $10\inter_queue[50][31:0]
  5717/6623: $10\inter_queue[49][31:0]
  5718/6623: $10\inter_queue[48][31:0]
  5719/6623: $10\inter_queue[47][31:0]
  5720/6623: $10\inter_queue[46][31:0]
  5721/6623: $10\inter_queue[45][31:0]
  5722/6623: $10\inter_queue[44][31:0]
  5723/6623: $10\inter_queue[43][31:0]
  5724/6623: $10\inter_queue[42][31:0]
  5725/6623: $10\inter_queue[41][31:0]
  5726/6623: $10\inter_queue[40][31:0]
  5727/6623: $10\inter_queue[39][31:0]
  5728/6623: $10\inter_queue[38][31:0]
  5729/6623: $10\inter_queue[37][31:0]
  5730/6623: $10\inter_queue[36][31:0]
  5731/6623: $10\inter_queue[35][31:0]
  5732/6623: $10\inter_queue[34][31:0]
  5733/6623: $10\inter_queue[33][31:0]
  5734/6623: $10\inter_queue[32][31:0]
  5735/6623: $10\inter_queue[31][31:0]
  5736/6623: $10\inter_queue[30][31:0]
  5737/6623: $10\inter_queue[29][31:0]
  5738/6623: $10\inter_queue[28][31:0]
  5739/6623: $10\inter_queue[27][31:0]
  5740/6623: $10\inter_queue[26][31:0]
  5741/6623: $10\inter_queue[25][31:0]
  5742/6623: $10\inter_queue[24][31:0]
  5743/6623: $10\inter_queue[23][31:0]
  5744/6623: $10\inter_queue[22][31:0]
  5745/6623: $10\inter_queue[21][31:0]
  5746/6623: $10\inter_queue[20][31:0]
  5747/6623: $10\inter_queue[19][31:0]
  5748/6623: $10\inter_queue[18][31:0]
  5749/6623: $10\inter_queue[17][31:0]
  5750/6623: $10\inter_queue[16][31:0]
  5751/6623: $10\inter_queue[15][31:0]
  5752/6623: $10\inter_queue[14][31:0]
  5753/6623: $10\inter_queue[13][31:0]
  5754/6623: $10\inter_queue[12][31:0]
  5755/6623: $10\inter_queue[11][31:0]
  5756/6623: $10\inter_queue[10][31:0]
  5757/6623: $10\inter_queue[9][31:0]
  5758/6623: $10\inter_queue[8][31:0]
  5759/6623: $10\inter_queue[7][31:0]
  5760/6623: $10\inter_queue[6][31:0]
  5761/6623: $10\inter_queue[5][31:0]
  5762/6623: $10\inter_queue[4][31:0]
  5763/6623: $10\inter_queue[3][31:0]
  5764/6623: $10\inter_queue[2][31:0]
  5765/6623: $10\inter_queue[1][31:0]
  5766/6623: $10\inter_queue[0][31:0]
  5767/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4676_ADDR[5:0]$5228
  5768/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4676_DATA[31:0]$5229
  5769/6623: $11\full_q[0:0]
  5770/6623: $9\inter_queue[0][31:0]
  5771/6623: $9\inter_queue[53][31:0]
  5772/6623: $9\inter_queue[52][31:0]
  5773/6623: $9\inter_queue[51][31:0]
  5774/6623: $9\inter_queue[50][31:0]
  5775/6623: $9\inter_queue[49][31:0]
  5776/6623: $9\inter_queue[48][31:0]
  5777/6623: $9\inter_queue[47][31:0]
  5778/6623: $9\inter_queue[46][31:0]
  5779/6623: $9\inter_queue[45][31:0]
  5780/6623: $9\inter_queue[44][31:0]
  5781/6623: $9\inter_queue[43][31:0]
  5782/6623: $9\inter_queue[42][31:0]
  5783/6623: $9\inter_queue[41][31:0]
  5784/6623: $9\inter_queue[40][31:0]
  5785/6623: $9\inter_queue[39][31:0]
  5786/6623: $9\inter_queue[38][31:0]
  5787/6623: $9\inter_queue[37][31:0]
  5788/6623: $9\inter_queue[36][31:0]
  5789/6623: $9\inter_queue[35][31:0]
  5790/6623: $9\inter_queue[34][31:0]
  5791/6623: $9\inter_queue[33][31:0]
  5792/6623: $9\inter_queue[32][31:0]
  5793/6623: $9\inter_queue[31][31:0]
  5794/6623: $9\inter_queue[30][31:0]
  5795/6623: $9\inter_queue[29][31:0]
  5796/6623: $9\inter_queue[28][31:0]
  5797/6623: $9\inter_queue[27][31:0]
  5798/6623: $9\inter_queue[26][31:0]
  5799/6623: $9\inter_queue[25][31:0]
  5800/6623: $9\inter_queue[24][31:0]
  5801/6623: $9\inter_queue[23][31:0]
  5802/6623: $9\inter_queue[22][31:0]
  5803/6623: $9\inter_queue[21][31:0]
  5804/6623: $9\inter_queue[20][31:0]
  5805/6623: $9\inter_queue[19][31:0]
  5806/6623: $9\inter_queue[18][31:0]
  5807/6623: $9\inter_queue[17][31:0]
  5808/6623: $9\inter_queue[16][31:0]
  5809/6623: $9\inter_queue[15][31:0]
  5810/6623: $9\inter_queue[14][31:0]
  5811/6623: $9\inter_queue[13][31:0]
  5812/6623: $9\inter_queue[12][31:0]
  5813/6623: $9\inter_queue[11][31:0]
  5814/6623: $9\inter_queue[10][31:0]
  5815/6623: $9\inter_queue[9][31:0]
  5816/6623: $9\inter_queue[8][31:0]
  5817/6623: $9\inter_queue[7][31:0]
  5818/6623: $9\inter_queue[6][31:0]
  5819/6623: $9\inter_queue[5][31:0]
  5820/6623: $9\inter_queue[4][31:0]
  5821/6623: $9\inter_queue[3][31:0]
  5822/6623: $9\inter_queue[2][31:0]
  5823/6623: $9\inter_queue[1][31:0]
  5824/6623: $10\full_q[0:0]
  5825/6623: $7\cnt[5:0]
  5826/6623: $8\inter_queue[53][31:0]
  5827/6623: $8\inter_queue[52][31:0]
  5828/6623: $8\inter_queue[51][31:0]
  5829/6623: $8\inter_queue[50][31:0]
  5830/6623: $8\inter_queue[49][31:0]
  5831/6623: $8\inter_queue[48][31:0]
  5832/6623: $8\inter_queue[47][31:0]
  5833/6623: $8\inter_queue[46][31:0]
  5834/6623: $8\inter_queue[45][31:0]
  5835/6623: $8\inter_queue[44][31:0]
  5836/6623: $8\inter_queue[43][31:0]
  5837/6623: $8\inter_queue[42][31:0]
  5838/6623: $8\inter_queue[41][31:0]
  5839/6623: $8\inter_queue[40][31:0]
  5840/6623: $8\inter_queue[39][31:0]
  5841/6623: $8\inter_queue[38][31:0]
  5842/6623: $8\inter_queue[37][31:0]
  5843/6623: $8\inter_queue[36][31:0]
  5844/6623: $8\inter_queue[35][31:0]
  5845/6623: $8\inter_queue[34][31:0]
  5846/6623: $8\inter_queue[33][31:0]
  5847/6623: $8\inter_queue[32][31:0]
  5848/6623: $8\inter_queue[31][31:0]
  5849/6623: $8\inter_queue[30][31:0]
  5850/6623: $8\inter_queue[29][31:0]
  5851/6623: $8\inter_queue[28][31:0]
  5852/6623: $8\inter_queue[27][31:0]
  5853/6623: $8\inter_queue[26][31:0]
  5854/6623: $8\inter_queue[25][31:0]
  5855/6623: $8\inter_queue[24][31:0]
  5856/6623: $8\inter_queue[23][31:0]
  5857/6623: $8\inter_queue[22][31:0]
  5858/6623: $8\inter_queue[21][31:0]
  5859/6623: $8\inter_queue[20][31:0]
  5860/6623: $8\inter_queue[19][31:0]
  5861/6623: $8\inter_queue[18][31:0]
  5862/6623: $8\inter_queue[17][31:0]
  5863/6623: $8\inter_queue[16][31:0]
  5864/6623: $8\inter_queue[15][31:0]
  5865/6623: $8\inter_queue[14][31:0]
  5866/6623: $8\inter_queue[13][31:0]
  5867/6623: $8\inter_queue[12][31:0]
  5868/6623: $8\inter_queue[11][31:0]
  5869/6623: $8\inter_queue[10][31:0]
  5870/6623: $8\inter_queue[9][31:0]
  5871/6623: $8\inter_queue[8][31:0]
  5872/6623: $8\inter_queue[7][31:0]
  5873/6623: $8\inter_queue[6][31:0]
  5874/6623: $8\inter_queue[5][31:0]
  5875/6623: $8\inter_queue[4][31:0]
  5876/6623: $8\inter_queue[3][31:0]
  5877/6623: $8\inter_queue[2][31:0]
  5878/6623: $8\inter_queue[1][31:0]
  5879/6623: $8\inter_queue[0][31:0]
  5880/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4675_ADDR[5:0]$5218
  5881/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4675_DATA[31:0]$5219
  5882/6623: $9\full_q[0:0]
  5883/6623: $7\inter_queue[0][31:0]
  5884/6623: $7\inter_queue[53][31:0]
  5885/6623: $7\inter_queue[52][31:0]
  5886/6623: $7\inter_queue[51][31:0]
  5887/6623: $7\inter_queue[50][31:0]
  5888/6623: $7\inter_queue[49][31:0]
  5889/6623: $7\inter_queue[48][31:0]
  5890/6623: $7\inter_queue[47][31:0]
  5891/6623: $7\inter_queue[46][31:0]
  5892/6623: $7\inter_queue[45][31:0]
  5893/6623: $7\inter_queue[44][31:0]
  5894/6623: $7\inter_queue[43][31:0]
  5895/6623: $7\inter_queue[42][31:0]
  5896/6623: $7\inter_queue[41][31:0]
  5897/6623: $7\inter_queue[40][31:0]
  5898/6623: $7\inter_queue[39][31:0]
  5899/6623: $7\inter_queue[38][31:0]
  5900/6623: $7\inter_queue[37][31:0]
  5901/6623: $7\inter_queue[36][31:0]
  5902/6623: $7\inter_queue[35][31:0]
  5903/6623: $7\inter_queue[34][31:0]
  5904/6623: $7\inter_queue[33][31:0]
  5905/6623: $7\inter_queue[32][31:0]
  5906/6623: $7\inter_queue[31][31:0]
  5907/6623: $7\inter_queue[30][31:0]
  5908/6623: $7\inter_queue[29][31:0]
  5909/6623: $7\inter_queue[28][31:0]
  5910/6623: $7\inter_queue[27][31:0]
  5911/6623: $7\inter_queue[26][31:0]
  5912/6623: $7\inter_queue[25][31:0]
  5913/6623: $7\inter_queue[24][31:0]
  5914/6623: $7\inter_queue[23][31:0]
  5915/6623: $7\inter_queue[22][31:0]
  5916/6623: $7\inter_queue[21][31:0]
  5917/6623: $7\inter_queue[20][31:0]
  5918/6623: $7\inter_queue[19][31:0]
  5919/6623: $7\inter_queue[18][31:0]
  5920/6623: $7\inter_queue[17][31:0]
  5921/6623: $7\inter_queue[16][31:0]
  5922/6623: $7\inter_queue[15][31:0]
  5923/6623: $7\inter_queue[14][31:0]
  5924/6623: $7\inter_queue[13][31:0]
  5925/6623: $7\inter_queue[12][31:0]
  5926/6623: $7\inter_queue[11][31:0]
  5927/6623: $7\inter_queue[10][31:0]
  5928/6623: $7\inter_queue[9][31:0]
  5929/6623: $7\inter_queue[8][31:0]
  5930/6623: $7\inter_queue[7][31:0]
  5931/6623: $7\inter_queue[6][31:0]
  5932/6623: $7\inter_queue[5][31:0]
  5933/6623: $7\inter_queue[4][31:0]
  5934/6623: $7\inter_queue[3][31:0]
  5935/6623: $7\inter_queue[2][31:0]
  5936/6623: $7\inter_queue[1][31:0]
  5937/6623: $8\full_q[0:0]
  5938/6623: $6\cnt[5:0]
  5939/6623: $6\inter_queue[53][31:0]
  5940/6623: $6\inter_queue[52][31:0]
  5941/6623: $6\inter_queue[51][31:0]
  5942/6623: $6\inter_queue[50][31:0]
  5943/6623: $6\inter_queue[49][31:0]
  5944/6623: $6\inter_queue[48][31:0]
  5945/6623: $6\inter_queue[47][31:0]
  5946/6623: $6\inter_queue[46][31:0]
  5947/6623: $6\inter_queue[45][31:0]
  5948/6623: $6\inter_queue[44][31:0]
  5949/6623: $6\inter_queue[43][31:0]
  5950/6623: $6\inter_queue[42][31:0]
  5951/6623: $6\inter_queue[41][31:0]
  5952/6623: $6\inter_queue[40][31:0]
  5953/6623: $6\inter_queue[39][31:0]
  5954/6623: $6\inter_queue[38][31:0]
  5955/6623: $6\inter_queue[37][31:0]
  5956/6623: $6\inter_queue[36][31:0]
  5957/6623: $6\inter_queue[35][31:0]
  5958/6623: $6\inter_queue[34][31:0]
  5959/6623: $6\inter_queue[33][31:0]
  5960/6623: $6\inter_queue[32][31:0]
  5961/6623: $6\inter_queue[31][31:0]
  5962/6623: $6\inter_queue[30][31:0]
  5963/6623: $6\inter_queue[29][31:0]
  5964/6623: $6\inter_queue[28][31:0]
  5965/6623: $6\inter_queue[27][31:0]
  5966/6623: $6\inter_queue[26][31:0]
  5967/6623: $6\inter_queue[25][31:0]
  5968/6623: $6\inter_queue[24][31:0]
  5969/6623: $6\inter_queue[23][31:0]
  5970/6623: $6\inter_queue[22][31:0]
  5971/6623: $6\inter_queue[21][31:0]
  5972/6623: $6\inter_queue[20][31:0]
  5973/6623: $6\inter_queue[19][31:0]
  5974/6623: $6\inter_queue[18][31:0]
  5975/6623: $6\inter_queue[17][31:0]
  5976/6623: $6\inter_queue[16][31:0]
  5977/6623: $6\inter_queue[15][31:0]
  5978/6623: $6\inter_queue[14][31:0]
  5979/6623: $6\inter_queue[13][31:0]
  5980/6623: $6\inter_queue[12][31:0]
  5981/6623: $6\inter_queue[11][31:0]
  5982/6623: $6\inter_queue[10][31:0]
  5983/6623: $6\inter_queue[9][31:0]
  5984/6623: $6\inter_queue[8][31:0]
  5985/6623: $6\inter_queue[7][31:0]
  5986/6623: $6\inter_queue[6][31:0]
  5987/6623: $6\inter_queue[5][31:0]
  5988/6623: $6\inter_queue[4][31:0]
  5989/6623: $6\inter_queue[3][31:0]
  5990/6623: $6\inter_queue[2][31:0]
  5991/6623: $6\inter_queue[1][31:0]
  5992/6623: $6\inter_queue[0][31:0]
  5993/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4674_ADDR[5:0]$5208
  5994/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4674_DATA[31:0]$5209
  5995/6623: $7\full_q[0:0]
  5996/6623: $5\inter_queue[0][31:0]
  5997/6623: $5\inter_queue[53][31:0]
  5998/6623: $5\inter_queue[52][31:0]
  5999/6623: $5\inter_queue[51][31:0]
  6000/6623: $5\inter_queue[50][31:0]
  6001/6623: $5\inter_queue[49][31:0]
  6002/6623: $5\inter_queue[48][31:0]
  6003/6623: $5\inter_queue[47][31:0]
  6004/6623: $5\inter_queue[46][31:0]
  6005/6623: $5\inter_queue[45][31:0]
  6006/6623: $5\inter_queue[44][31:0]
  6007/6623: $5\inter_queue[43][31:0]
  6008/6623: $5\inter_queue[42][31:0]
  6009/6623: $5\inter_queue[41][31:0]
  6010/6623: $5\inter_queue[40][31:0]
  6011/6623: $5\inter_queue[39][31:0]
  6012/6623: $5\inter_queue[38][31:0]
  6013/6623: $5\inter_queue[37][31:0]
  6014/6623: $5\inter_queue[36][31:0]
  6015/6623: $5\inter_queue[35][31:0]
  6016/6623: $5\inter_queue[34][31:0]
  6017/6623: $5\inter_queue[33][31:0]
  6018/6623: $5\inter_queue[32][31:0]
  6019/6623: $5\inter_queue[31][31:0]
  6020/6623: $5\inter_queue[30][31:0]
  6021/6623: $5\inter_queue[29][31:0]
  6022/6623: $5\inter_queue[28][31:0]
  6023/6623: $5\inter_queue[27][31:0]
  6024/6623: $5\inter_queue[26][31:0]
  6025/6623: $5\inter_queue[25][31:0]
  6026/6623: $5\inter_queue[24][31:0]
  6027/6623: $5\inter_queue[23][31:0]
  6028/6623: $5\inter_queue[22][31:0]
  6029/6623: $5\inter_queue[21][31:0]
  6030/6623: $5\inter_queue[20][31:0]
  6031/6623: $5\inter_queue[19][31:0]
  6032/6623: $5\inter_queue[18][31:0]
  6033/6623: $5\inter_queue[17][31:0]
  6034/6623: $5\inter_queue[16][31:0]
  6035/6623: $5\inter_queue[15][31:0]
  6036/6623: $5\inter_queue[14][31:0]
  6037/6623: $5\inter_queue[13][31:0]
  6038/6623: $5\inter_queue[12][31:0]
  6039/6623: $5\inter_queue[11][31:0]
  6040/6623: $5\inter_queue[10][31:0]
  6041/6623: $5\inter_queue[9][31:0]
  6042/6623: $5\inter_queue[8][31:0]
  6043/6623: $5\inter_queue[7][31:0]
  6044/6623: $5\inter_queue[6][31:0]
  6045/6623: $5\inter_queue[5][31:0]
  6046/6623: $5\inter_queue[4][31:0]
  6047/6623: $5\inter_queue[3][31:0]
  6048/6623: $5\inter_queue[2][31:0]
  6049/6623: $5\inter_queue[1][31:0]
  6050/6623: $6\full_q[0:0]
  6051/6623: $5\cnt[5:0]
  6052/6623: $4\inter_queue[53][31:0]
  6053/6623: $4\inter_queue[52][31:0]
  6054/6623: $4\inter_queue[51][31:0]
  6055/6623: $4\inter_queue[50][31:0]
  6056/6623: $4\inter_queue[49][31:0]
  6057/6623: $4\inter_queue[48][31:0]
  6058/6623: $4\inter_queue[47][31:0]
  6059/6623: $4\inter_queue[46][31:0]
  6060/6623: $4\inter_queue[45][31:0]
  6061/6623: $4\inter_queue[44][31:0]
  6062/6623: $4\inter_queue[43][31:0]
  6063/6623: $4\inter_queue[42][31:0]
  6064/6623: $4\inter_queue[41][31:0]
  6065/6623: $4\inter_queue[40][31:0]
  6066/6623: $4\inter_queue[39][31:0]
  6067/6623: $4\inter_queue[38][31:0]
  6068/6623: $4\inter_queue[37][31:0]
  6069/6623: $4\inter_queue[36][31:0]
  6070/6623: $4\inter_queue[35][31:0]
  6071/6623: $4\inter_queue[34][31:0]
  6072/6623: $4\inter_queue[33][31:0]
  6073/6623: $4\inter_queue[32][31:0]
  6074/6623: $4\inter_queue[31][31:0]
  6075/6623: $4\inter_queue[30][31:0]
  6076/6623: $4\inter_queue[29][31:0]
  6077/6623: $4\inter_queue[28][31:0]
  6078/6623: $4\inter_queue[27][31:0]
  6079/6623: $4\inter_queue[26][31:0]
  6080/6623: $4\inter_queue[25][31:0]
  6081/6623: $4\inter_queue[24][31:0]
  6082/6623: $4\inter_queue[23][31:0]
  6083/6623: $4\inter_queue[22][31:0]
  6084/6623: $4\inter_queue[21][31:0]
  6085/6623: $4\inter_queue[20][31:0]
  6086/6623: $4\inter_queue[19][31:0]
  6087/6623: $4\inter_queue[18][31:0]
  6088/6623: $4\inter_queue[17][31:0]
  6089/6623: $4\inter_queue[16][31:0]
  6090/6623: $4\inter_queue[15][31:0]
  6091/6623: $4\inter_queue[14][31:0]
  6092/6623: $4\inter_queue[13][31:0]
  6093/6623: $4\inter_queue[12][31:0]
  6094/6623: $4\inter_queue[11][31:0]
  6095/6623: $4\inter_queue[10][31:0]
  6096/6623: $4\inter_queue[9][31:0]
  6097/6623: $4\inter_queue[8][31:0]
  6098/6623: $4\inter_queue[7][31:0]
  6099/6623: $4\inter_queue[6][31:0]
  6100/6623: $4\inter_queue[5][31:0]
  6101/6623: $4\inter_queue[4][31:0]
  6102/6623: $4\inter_queue[3][31:0]
  6103/6623: $4\inter_queue[2][31:0]
  6104/6623: $4\inter_queue[1][31:0]
  6105/6623: $4\inter_queue[0][31:0]
  6106/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4673_ADDR[5:0]$5198
  6107/6623: $4$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4673_DATA[31:0]$5199
  6108/6623: $3$fordecl_block$523.i[31:0]$5086
  6109/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4726_DATA[31:0]$5194
  6110/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4726_ADDR[5:0]$5193
  6111/6623: $3\inter_queue[53][31:0]
  6112/6623: $3\inter_queue[52][31:0]
  6113/6623: $3\inter_queue[51][31:0]
  6114/6623: $3\inter_queue[50][31:0]
  6115/6623: $3\inter_queue[49][31:0]
  6116/6623: $3\inter_queue[48][31:0]
  6117/6623: $3\inter_queue[47][31:0]
  6118/6623: $3\inter_queue[46][31:0]
  6119/6623: $3\inter_queue[45][31:0]
  6120/6623: $3\inter_queue[44][31:0]
  6121/6623: $3\inter_queue[43][31:0]
  6122/6623: $3\inter_queue[42][31:0]
  6123/6623: $3\inter_queue[41][31:0]
  6124/6623: $3\inter_queue[40][31:0]
  6125/6623: $3\inter_queue[39][31:0]
  6126/6623: $3\inter_queue[38][31:0]
  6127/6623: $3\inter_queue[37][31:0]
  6128/6623: $3\inter_queue[36][31:0]
  6129/6623: $3\inter_queue[35][31:0]
  6130/6623: $3\inter_queue[34][31:0]
  6131/6623: $3\inter_queue[33][31:0]
  6132/6623: $3\inter_queue[32][31:0]
  6133/6623: $3\inter_queue[31][31:0]
  6134/6623: $3\inter_queue[30][31:0]
  6135/6623: $3\inter_queue[29][31:0]
  6136/6623: $3\inter_queue[28][31:0]
  6137/6623: $3\inter_queue[27][31:0]
  6138/6623: $3\inter_queue[26][31:0]
  6139/6623: $3\inter_queue[25][31:0]
  6140/6623: $3\inter_queue[24][31:0]
  6141/6623: $3\inter_queue[23][31:0]
  6142/6623: $3\inter_queue[22][31:0]
  6143/6623: $3\inter_queue[21][31:0]
  6144/6623: $3\inter_queue[20][31:0]
  6145/6623: $3\inter_queue[19][31:0]
  6146/6623: $3\inter_queue[18][31:0]
  6147/6623: $3\inter_queue[17][31:0]
  6148/6623: $3\inter_queue[16][31:0]
  6149/6623: $3\inter_queue[15][31:0]
  6150/6623: $3\inter_queue[14][31:0]
  6151/6623: $3\inter_queue[13][31:0]
  6152/6623: $3\inter_queue[12][31:0]
  6153/6623: $3\inter_queue[11][31:0]
  6154/6623: $3\inter_queue[10][31:0]
  6155/6623: $3\inter_queue[9][31:0]
  6156/6623: $3\inter_queue[8][31:0]
  6157/6623: $3\inter_queue[7][31:0]
  6158/6623: $3\inter_queue[6][31:0]
  6159/6623: $3\inter_queue[5][31:0]
  6160/6623: $3\inter_queue[4][31:0]
  6161/6623: $3\inter_queue[3][31:0]
  6162/6623: $3\inter_queue[2][31:0]
  6163/6623: $3\inter_queue[1][31:0]
  6164/6623: $3\inter_queue[0][31:0]
  6165/6623: $5\full_q[0:0]
  6166/6623: $4\cnt[5:0]
  6167/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4725_DATA[31:0]$5192
  6168/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4725_ADDR[5:0]$5191
  6169/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4724_DATA[31:0]$5190
  6170/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4724_ADDR[5:0]$5189
  6171/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4723_DATA[31:0]$5188
  6172/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4723_ADDR[5:0]$5187
  6173/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4722_DATA[31:0]$5186
  6174/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4722_ADDR[5:0]$5185
  6175/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4721_DATA[31:0]$5184
  6176/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4721_ADDR[5:0]$5183
  6177/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4720_DATA[31:0]$5182
  6178/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4720_ADDR[5:0]$5181
  6179/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4719_DATA[31:0]$5180
  6180/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4719_ADDR[5:0]$5179
  6181/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4718_DATA[31:0]$5178
  6182/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4718_ADDR[5:0]$5177
  6183/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4717_DATA[31:0]$5176
  6184/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4717_ADDR[5:0]$5175
  6185/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4716_DATA[31:0]$5174
  6186/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4716_ADDR[5:0]$5173
  6187/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4715_DATA[31:0]$5172
  6188/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4715_ADDR[5:0]$5171
  6189/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4714_DATA[31:0]$5170
  6190/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4714_ADDR[5:0]$5169
  6191/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4713_DATA[31:0]$5168
  6192/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4713_ADDR[5:0]$5167
  6193/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4712_DATA[31:0]$5166
  6194/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4712_ADDR[5:0]$5165
  6195/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4711_DATA[31:0]$5164
  6196/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4711_ADDR[5:0]$5163
  6197/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4710_DATA[31:0]$5162
  6198/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4710_ADDR[5:0]$5161
  6199/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4709_DATA[31:0]$5160
  6200/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4709_ADDR[5:0]$5159
  6201/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4708_DATA[31:0]$5158
  6202/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4708_ADDR[5:0]$5157
  6203/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4707_DATA[31:0]$5156
  6204/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4707_ADDR[5:0]$5155
  6205/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4706_DATA[31:0]$5154
  6206/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4706_ADDR[5:0]$5153
  6207/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4705_DATA[31:0]$5152
  6208/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4705_ADDR[5:0]$5151
  6209/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4704_DATA[31:0]$5150
  6210/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4704_ADDR[5:0]$5149
  6211/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4703_DATA[31:0]$5148
  6212/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4703_ADDR[5:0]$5147
  6213/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4702_DATA[31:0]$5146
  6214/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4702_ADDR[5:0]$5145
  6215/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4701_DATA[31:0]$5144
  6216/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4701_ADDR[5:0]$5143
  6217/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4700_DATA[31:0]$5142
  6218/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4700_ADDR[5:0]$5141
  6219/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4699_DATA[31:0]$5140
  6220/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4699_ADDR[5:0]$5139
  6221/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4698_DATA[31:0]$5138
  6222/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4698_ADDR[5:0]$5137
  6223/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4697_DATA[31:0]$5136
  6224/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4697_ADDR[5:0]$5135
  6225/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4696_DATA[31:0]$5134
  6226/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4696_ADDR[5:0]$5133
  6227/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4695_DATA[31:0]$5132
  6228/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4695_ADDR[5:0]$5131
  6229/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4694_DATA[31:0]$5130
  6230/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4694_ADDR[5:0]$5129
  6231/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4693_DATA[31:0]$5128
  6232/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4693_ADDR[5:0]$5127
  6233/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4692_DATA[31:0]$5126
  6234/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4692_ADDR[5:0]$5125
  6235/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4691_DATA[31:0]$5124
  6236/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4691_ADDR[5:0]$5123
  6237/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4690_DATA[31:0]$5122
  6238/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4690_ADDR[5:0]$5121
  6239/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4689_DATA[31:0]$5120
  6240/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4689_ADDR[5:0]$5119
  6241/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4688_DATA[31:0]$5118
  6242/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4688_ADDR[5:0]$5117
  6243/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4687_DATA[31:0]$5116
  6244/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4687_ADDR[5:0]$5115
  6245/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4686_DATA[31:0]$5114
  6246/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4686_ADDR[5:0]$5113
  6247/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4685_DATA[31:0]$5112
  6248/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4685_ADDR[5:0]$5111
  6249/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4684_DATA[31:0]$5110
  6250/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4684_ADDR[5:0]$5109
  6251/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4683_DATA[31:0]$5108
  6252/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4683_ADDR[5:0]$5107
  6253/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4682_DATA[31:0]$5106
  6254/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4682_ADDR[5:0]$5105
  6255/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4681_DATA[31:0]$5104
  6256/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4681_ADDR[5:0]$5103
  6257/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4680_DATA[31:0]$5102
  6258/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4680_ADDR[5:0]$5101
  6259/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4679_DATA[31:0]$5100
  6260/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4679_ADDR[5:0]$5099
  6261/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4678_DATA[31:0]$5098
  6262/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4678_ADDR[5:0]$5097
  6263/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4677_DATA[31:0]$5096
  6264/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4677_ADDR[5:0]$5095
  6265/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4676_DATA[31:0]$5094
  6266/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4676_ADDR[5:0]$5093
  6267/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4675_DATA[31:0]$5092
  6268/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4675_ADDR[5:0]$5091
  6269/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4674_DATA[31:0]$5090
  6270/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4674_ADDR[5:0]$5089
  6271/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4673_DATA[31:0]$5088
  6272/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4673_ADDR[5:0]$5087
  6273/6623: $4\full_q[0:0]
  6274/6623: $3\full_q[0:0]
  6275/6623: $3\cnt[5:0]
  6276/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:82$4672_ADDR[5:0]$5076
  6277/6623: $3$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:82$4672_DATA[31:0]$5077
  6278/6623: $3\temp_end_ind[5:0]
  6279/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4726_DATA[31:0]$5072
  6280/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4726_ADDR[5:0]$5071
  6281/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4725_DATA[31:0]$5070
  6282/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4725_ADDR[5:0]$5069
  6283/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4724_DATA[31:0]$5068
  6284/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4724_ADDR[5:0]$5067
  6285/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4723_DATA[31:0]$5066
  6286/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4723_ADDR[5:0]$5065
  6287/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4722_DATA[31:0]$5064
  6288/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4722_ADDR[5:0]$5063
  6289/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4721_DATA[31:0]$5062
  6290/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4721_ADDR[5:0]$5061
  6291/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4720_DATA[31:0]$5060
  6292/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4720_ADDR[5:0]$5059
  6293/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4719_DATA[31:0]$5058
  6294/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4719_ADDR[5:0]$5057
  6295/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4718_DATA[31:0]$5056
  6296/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4718_ADDR[5:0]$5055
  6297/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4717_DATA[31:0]$5054
  6298/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4717_ADDR[5:0]$5053
  6299/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4716_DATA[31:0]$5052
  6300/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4716_ADDR[5:0]$5051
  6301/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4715_DATA[31:0]$5050
  6302/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4715_ADDR[5:0]$5049
  6303/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4714_DATA[31:0]$5048
  6304/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4714_ADDR[5:0]$5047
  6305/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4713_DATA[31:0]$5046
  6306/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4713_ADDR[5:0]$5045
  6307/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4712_DATA[31:0]$5044
  6308/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4712_ADDR[5:0]$5043
  6309/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4711_DATA[31:0]$5042
  6310/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4711_ADDR[5:0]$5041
  6311/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4710_DATA[31:0]$5040
  6312/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4710_ADDR[5:0]$5039
  6313/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4709_DATA[31:0]$5038
  6314/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4709_ADDR[5:0]$5037
  6315/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4708_DATA[31:0]$5036
  6316/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4708_ADDR[5:0]$5035
  6317/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4707_DATA[31:0]$5034
  6318/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4707_ADDR[5:0]$5033
  6319/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4706_DATA[31:0]$5032
  6320/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4706_ADDR[5:0]$5031
  6321/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4705_DATA[31:0]$5030
  6322/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4705_ADDR[5:0]$5029
  6323/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4704_DATA[31:0]$5028
  6324/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4704_ADDR[5:0]$5027
  6325/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4703_DATA[31:0]$5026
  6326/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4703_ADDR[5:0]$5025
  6327/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4702_DATA[31:0]$5024
  6328/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4702_ADDR[5:0]$5023
  6329/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4701_DATA[31:0]$5022
  6330/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4701_ADDR[5:0]$5021
  6331/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4700_DATA[31:0]$5020
  6332/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4700_ADDR[5:0]$5019
  6333/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4699_DATA[31:0]$5018
  6334/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4699_ADDR[5:0]$5017
  6335/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4698_DATA[31:0]$5016
  6336/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4698_ADDR[5:0]$5015
  6337/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4697_DATA[31:0]$5014
  6338/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4697_ADDR[5:0]$5013
  6339/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4696_DATA[31:0]$5012
  6340/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4696_ADDR[5:0]$5011
  6341/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4695_DATA[31:0]$5010
  6342/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4695_ADDR[5:0]$5009
  6343/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4694_DATA[31:0]$5008
  6344/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4694_ADDR[5:0]$5007
  6345/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4693_DATA[31:0]$5006
  6346/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4693_ADDR[5:0]$5005
  6347/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4692_DATA[31:0]$5004
  6348/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4692_ADDR[5:0]$5003
  6349/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4691_DATA[31:0]$5002
  6350/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4691_ADDR[5:0]$5001
  6351/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4690_DATA[31:0]$5000
  6352/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4690_ADDR[5:0]$4999
  6353/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4689_DATA[31:0]$4998
  6354/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4689_ADDR[5:0]$4997
  6355/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4688_DATA[31:0]$4996
  6356/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4688_ADDR[5:0]$4995
  6357/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4687_DATA[31:0]$4994
  6358/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4687_ADDR[5:0]$4993
  6359/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4686_DATA[31:0]$4992
  6360/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4686_ADDR[5:0]$4991
  6361/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4685_DATA[31:0]$4990
  6362/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4685_ADDR[5:0]$4989
  6363/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4684_DATA[31:0]$4988
  6364/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4684_ADDR[5:0]$4987
  6365/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4683_DATA[31:0]$4986
  6366/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4683_ADDR[5:0]$4985
  6367/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4682_DATA[31:0]$4984
  6368/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4682_ADDR[5:0]$4983
  6369/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4681_DATA[31:0]$4982
  6370/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4681_ADDR[5:0]$4981
  6371/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4680_DATA[31:0]$4980
  6372/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4680_ADDR[5:0]$4979
  6373/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4679_DATA[31:0]$4978
  6374/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4679_ADDR[5:0]$4977
  6375/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4678_DATA[31:0]$4976
  6376/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4678_ADDR[5:0]$4975
  6377/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4677_DATA[31:0]$4974
  6378/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4677_ADDR[5:0]$4973
  6379/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4676_DATA[31:0]$4972
  6380/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4676_ADDR[5:0]$4971
  6381/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4675_DATA[31:0]$4970
  6382/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4675_ADDR[5:0]$4969
  6383/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4674_DATA[31:0]$4968
  6384/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4674_ADDR[5:0]$4967
  6385/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4673_DATA[31:0]$4966
  6386/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4673_ADDR[5:0]$4965
  6387/6623: $2\inter_queue[53][31:0]
  6388/6623: $2\inter_queue[52][31:0]
  6389/6623: $2\inter_queue[51][31:0]
  6390/6623: $2\inter_queue[50][31:0]
  6391/6623: $2\inter_queue[49][31:0]
  6392/6623: $2\inter_queue[48][31:0]
  6393/6623: $2\inter_queue[47][31:0]
  6394/6623: $2\inter_queue[46][31:0]
  6395/6623: $2\inter_queue[45][31:0]
  6396/6623: $2\inter_queue[44][31:0]
  6397/6623: $2\inter_queue[43][31:0]
  6398/6623: $2\inter_queue[42][31:0]
  6399/6623: $2\inter_queue[41][31:0]
  6400/6623: $2\inter_queue[40][31:0]
  6401/6623: $2\inter_queue[39][31:0]
  6402/6623: $2\inter_queue[38][31:0]
  6403/6623: $2\inter_queue[37][31:0]
  6404/6623: $2\inter_queue[36][31:0]
  6405/6623: $2\inter_queue[35][31:0]
  6406/6623: $2\inter_queue[34][31:0]
  6407/6623: $2\inter_queue[33][31:0]
  6408/6623: $2\inter_queue[32][31:0]
  6409/6623: $2\inter_queue[31][31:0]
  6410/6623: $2\inter_queue[30][31:0]
  6411/6623: $2\inter_queue[29][31:0]
  6412/6623: $2\inter_queue[28][31:0]
  6413/6623: $2\inter_queue[27][31:0]
  6414/6623: $2\inter_queue[26][31:0]
  6415/6623: $2\inter_queue[25][31:0]
  6416/6623: $2\inter_queue[24][31:0]
  6417/6623: $2\inter_queue[23][31:0]
  6418/6623: $2\inter_queue[22][31:0]
  6419/6623: $2\inter_queue[21][31:0]
  6420/6623: $2\inter_queue[20][31:0]
  6421/6623: $2\inter_queue[19][31:0]
  6422/6623: $2\inter_queue[18][31:0]
  6423/6623: $2\inter_queue[17][31:0]
  6424/6623: $2\inter_queue[16][31:0]
  6425/6623: $2\inter_queue[15][31:0]
  6426/6623: $2\inter_queue[14][31:0]
  6427/6623: $2\inter_queue[13][31:0]
  6428/6623: $2\inter_queue[12][31:0]
  6429/6623: $2\inter_queue[11][31:0]
  6430/6623: $2\inter_queue[10][31:0]
  6431/6623: $2\inter_queue[9][31:0]
  6432/6623: $2\inter_queue[8][31:0]
  6433/6623: $2\inter_queue[7][31:0]
  6434/6623: $2\inter_queue[6][31:0]
  6435/6623: $2\inter_queue[5][31:0]
  6436/6623: $2\inter_queue[4][31:0]
  6437/6623: $2\inter_queue[3][31:0]
  6438/6623: $2\inter_queue[2][31:0]
  6439/6623: $2\inter_queue[1][31:0]
  6440/6623: $2\inter_queue[0][31:0]
  6441/6623: $2$fordecl_block$523.i[31:0]$4962
  6442/6623: $2\full_q[0:0]
  6443/6623: $2\cnt[5:0]
  6444/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:82$4672_DATA[31:0]$4964
  6445/6623: $2$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:82$4672_ADDR[5:0]$4963
  6446/6623: $2\temp_end_ind[5:0]
  6447/6623: $1$fordecl_block$521.i[31:0]$4844
  6448/6623: $1\inter_queue[53][31:0]
  6449/6623: $1\inter_queue[52][31:0]
  6450/6623: $1\inter_queue[51][31:0]
  6451/6623: $1\inter_queue[50][31:0]
  6452/6623: $1\inter_queue[49][31:0]
  6453/6623: $1\inter_queue[48][31:0]
  6454/6623: $1\inter_queue[47][31:0]
  6455/6623: $1\inter_queue[46][31:0]
  6456/6623: $1\inter_queue[45][31:0]
  6457/6623: $1\inter_queue[44][31:0]
  6458/6623: $1\inter_queue[43][31:0]
  6459/6623: $1\inter_queue[42][31:0]
  6460/6623: $1\inter_queue[41][31:0]
  6461/6623: $1\inter_queue[40][31:0]
  6462/6623: $1\inter_queue[39][31:0]
  6463/6623: $1\inter_queue[38][31:0]
  6464/6623: $1\inter_queue[37][31:0]
  6465/6623: $1\inter_queue[36][31:0]
  6466/6623: $1\inter_queue[35][31:0]
  6467/6623: $1\inter_queue[34][31:0]
  6468/6623: $1\inter_queue[33][31:0]
  6469/6623: $1\inter_queue[32][31:0]
  6470/6623: $1\inter_queue[31][31:0]
  6471/6623: $1\inter_queue[30][31:0]
  6472/6623: $1\inter_queue[29][31:0]
  6473/6623: $1\inter_queue[28][31:0]
  6474/6623: $1\inter_queue[27][31:0]
  6475/6623: $1\inter_queue[26][31:0]
  6476/6623: $1\inter_queue[25][31:0]
  6477/6623: $1\inter_queue[24][31:0]
  6478/6623: $1\inter_queue[23][31:0]
  6479/6623: $1\inter_queue[22][31:0]
  6480/6623: $1\inter_queue[21][31:0]
  6481/6623: $1\inter_queue[20][31:0]
  6482/6623: $1\inter_queue[19][31:0]
  6483/6623: $1\inter_queue[18][31:0]
  6484/6623: $1\inter_queue[17][31:0]
  6485/6623: $1\inter_queue[16][31:0]
  6486/6623: $1\inter_queue[15][31:0]
  6487/6623: $1\inter_queue[14][31:0]
  6488/6623: $1\inter_queue[13][31:0]
  6489/6623: $1\inter_queue[12][31:0]
  6490/6623: $1\inter_queue[11][31:0]
  6491/6623: $1\inter_queue[10][31:0]
  6492/6623: $1\inter_queue[9][31:0]
  6493/6623: $1\inter_queue[8][31:0]
  6494/6623: $1\inter_queue[7][31:0]
  6495/6623: $1\inter_queue[6][31:0]
  6496/6623: $1\inter_queue[5][31:0]
  6497/6623: $1\inter_queue[4][31:0]
  6498/6623: $1\inter_queue[3][31:0]
  6499/6623: $1\inter_queue[2][31:0]
  6500/6623: $1\inter_queue[1][31:0]
  6501/6623: $1\inter_queue[0][31:0]
  6502/6623: $1$mem2reg_rd$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:107$4727_DATA[31:0]$4957
  6503/6623: $1$mem2reg_rd$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:107$4727_ADDR[5:0]$4956
  6504/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4726_DATA[31:0]$4955
  6505/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4726_ADDR[5:0]$4954
  6506/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4725_DATA[31:0]$4953
  6507/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4725_ADDR[5:0]$4952
  6508/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4724_DATA[31:0]$4951
  6509/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4724_ADDR[5:0]$4950
  6510/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4723_DATA[31:0]$4949
  6511/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4723_ADDR[5:0]$4948
  6512/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4722_DATA[31:0]$4947
  6513/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4722_ADDR[5:0]$4946
  6514/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4721_DATA[31:0]$4945
  6515/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4721_ADDR[5:0]$4944
  6516/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4720_DATA[31:0]$4943
  6517/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4720_ADDR[5:0]$4942
  6518/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4719_DATA[31:0]$4941
  6519/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4719_ADDR[5:0]$4940
  6520/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4718_DATA[31:0]$4939
  6521/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4718_ADDR[5:0]$4938
  6522/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4717_DATA[31:0]$4937
  6523/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4717_ADDR[5:0]$4936
  6524/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4716_DATA[31:0]$4935
  6525/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4716_ADDR[5:0]$4934
  6526/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4715_DATA[31:0]$4933
  6527/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4715_ADDR[5:0]$4932
  6528/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4714_DATA[31:0]$4931
  6529/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4714_ADDR[5:0]$4930
  6530/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4713_DATA[31:0]$4929
  6531/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4713_ADDR[5:0]$4928
  6532/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4712_DATA[31:0]$4927
  6533/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4712_ADDR[5:0]$4926
  6534/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4711_DATA[31:0]$4925
  6535/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4711_ADDR[5:0]$4924
  6536/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4710_DATA[31:0]$4923
  6537/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4710_ADDR[5:0]$4922
  6538/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4709_DATA[31:0]$4921
  6539/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4709_ADDR[5:0]$4920
  6540/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4708_DATA[31:0]$4919
  6541/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4708_ADDR[5:0]$4918
  6542/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4707_DATA[31:0]$4917
  6543/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4707_ADDR[5:0]$4916
  6544/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4706_DATA[31:0]$4915
  6545/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4706_ADDR[5:0]$4914
  6546/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4705_DATA[31:0]$4913
  6547/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4705_ADDR[5:0]$4912
  6548/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4704_DATA[31:0]$4911
  6549/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4704_ADDR[5:0]$4910
  6550/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4703_DATA[31:0]$4909
  6551/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4703_ADDR[5:0]$4908
  6552/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4702_DATA[31:0]$4907
  6553/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4702_ADDR[5:0]$4906
  6554/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4701_DATA[31:0]$4905
  6555/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4701_ADDR[5:0]$4904
  6556/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4700_DATA[31:0]$4903
  6557/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4700_ADDR[5:0]$4902
  6558/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4699_DATA[31:0]$4901
  6559/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4699_ADDR[5:0]$4900
  6560/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4698_DATA[31:0]$4899
  6561/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4698_ADDR[5:0]$4898
  6562/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4697_DATA[31:0]$4897
  6563/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4697_ADDR[5:0]$4896
  6564/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4696_DATA[31:0]$4895
  6565/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4696_ADDR[5:0]$4894
  6566/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4695_DATA[31:0]$4893
  6567/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4695_ADDR[5:0]$4892
  6568/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4694_DATA[31:0]$4891
  6569/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4694_ADDR[5:0]$4890
  6570/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4693_DATA[31:0]$4889
  6571/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4693_ADDR[5:0]$4888
  6572/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4692_DATA[31:0]$4887
  6573/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4692_ADDR[5:0]$4886
  6574/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4691_DATA[31:0]$4885
  6575/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4691_ADDR[5:0]$4884
  6576/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4690_DATA[31:0]$4883
  6577/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4690_ADDR[5:0]$4882
  6578/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4689_DATA[31:0]$4881
  6579/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4689_ADDR[5:0]$4880
  6580/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4688_DATA[31:0]$4879
  6581/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4688_ADDR[5:0]$4878
  6582/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4687_DATA[31:0]$4877
  6583/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4687_ADDR[5:0]$4876
  6584/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4686_DATA[31:0]$4875
  6585/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4686_ADDR[5:0]$4874
  6586/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4685_DATA[31:0]$4873
  6587/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4685_ADDR[5:0]$4872
  6588/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4684_DATA[31:0]$4871
  6589/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4684_ADDR[5:0]$4870
  6590/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4683_DATA[31:0]$4869
  6591/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4683_ADDR[5:0]$4868
  6592/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4682_DATA[31:0]$4867
  6593/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4682_ADDR[5:0]$4866
  6594/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4681_DATA[31:0]$4865
  6595/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4681_ADDR[5:0]$4864
  6596/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4680_DATA[31:0]$4863
  6597/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4680_ADDR[5:0]$4862
  6598/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4679_DATA[31:0]$4861
  6599/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4679_ADDR[5:0]$4860
  6600/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4678_DATA[31:0]$4859
  6601/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4678_ADDR[5:0]$4858
  6602/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4677_DATA[31:0]$4857
  6603/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4677_ADDR[5:0]$4856
  6604/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4676_DATA[31:0]$4855
  6605/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4676_ADDR[5:0]$4854
  6606/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4675_DATA[31:0]$4853
  6607/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4675_ADDR[5:0]$4852
  6608/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4674_DATA[31:0]$4851
  6609/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4674_ADDR[5:0]$4850
  6610/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4673_DATA[31:0]$4849
  6611/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4673_ADDR[5:0]$4848
  6612/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:82$4672_DATA[31:0]$4847
  6613/6623: $1$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:82$4672_ADDR[5:0]$4846
  6614/6623: $1$fordecl_block$523.i[31:0]$4845
  6615/6623: $1\full_q[0:0]
  6616/6623: $1\temp_end_ind[5:0]
  6617/6623: $1\cnt[5:0]
  6618/6623: $0\queue_full[0:0]
  6619/6623: $0\end_ind[5:0]
  6620/6623: $0\start_ind[5:0]
  6621/6623: $0\p_mcause[31:0]
  6622/6623: $0\p_int[0:0]
  6623/6623: $0\state[1:0]
Creating decoders for process `\wb_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/wb_stage.sv:0$502'.
     1/1: $1\rf_wr_data[31:0]
Creating decoders for process `\mem_slice_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:0$501'.
Creating decoders for process `\mem_slice_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:108$496'.
     1/18: $0\reg_meta_o[81:0] [5]
     2/18: $0\reg_meta_o[81:0] [4:0]
     3/18: $0\reg_meta_o[81:0] [37:6]
     4/18: $0\reg_meta_o[81:0] [42:38]
     5/18: $0\reg_meta_o[81:0] [43]
     6/18: $0\reg_meta_o[81:0] [75:44]
     7/18: $0\reg_meta_o[81:0] [80:76]
     8/18: $0\reg_meta_o[81:0] [81]
     9/18: $0\mem_state_o[134:0] [63:32]
    10/18: $0\mem_state_o[134:0] [66]
    11/18: $0\mem_state_o[134:0] [67]
    12/18: $0\mem_state_o[134:0] [31:0]
    13/18: $0\mem_state_o[134:0] [69:68]
    14/18: $0\mem_state_o[134:0] [70]
    15/18: $0\mem_state_o[134:0] [102:71]
    16/18: $0\mem_state_o[134:0] [134:103]
    17/18: $0\mem_state_o[134:0] [65:64]
    18/18: $0\valid_o[0:0]
Creating decoders for process `\mem_slice_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:0$495'.
     1/1: $1\data_fwd_oa[31:0]
Creating decoders for process `\mem_slice_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:0$471'.
     1/14: $2$mem2reg_rd$\halfs$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:78$470_DATA[15:0]$494
     2/14: $2$mem2reg_rd$\halfs$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:77$469_DATA[15:0]$492
     3/14: $2$mem2reg_rd$\bytes$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:74$468_DATA[7:0]$491
     4/14: $2$mem2reg_rd$\bytes$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:73$467_DATA[7:0]$489
     5/14: $1\pre_data[31:0]
     6/14: $1$mem2reg_rd$\bytes$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:74$468_DATA[7:0]$484
     7/14: $1$mem2reg_rd$\bytes$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:74$468_ADDR[1:0]$483
     8/14: $1\sign_ext[0:0]
     9/14: $1$mem2reg_rd$\bytes$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:73$467_DATA[7:0]$482
    10/14: $1$mem2reg_rd$\bytes$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:73$467_ADDR[1:0]$481
    11/14: $1$mem2reg_rd$\halfs$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:78$470_DATA[15:0]$488
    12/14: $1$mem2reg_rd$\halfs$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:78$470_ADDR[0:0]$487
    13/14: $1$mem2reg_rd$\halfs$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:77$469_DATA[15:0]$486
    14/14: $1$mem2reg_rd$\halfs$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:77$469_ADDR[0:0]$485
Creating decoders for process `\fetch_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/fetch_stage.sv:98$463'.
     1/3: $0\fetch_state_o[63:0] [63:32]
     2/3: $0\fetch_state_o[63:0] [31:0]
     3/3: $0\valid_o[0:0]
Creating decoders for process `\fetch_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/fetch_stage.sv:66$458'.
     1/3: $0\target_sel_saved[0:0]
     2/3: $0\branch_ctrl_saved[0:0]
     3/3: $0\target_saved[31:0]
Creating decoders for process `\fetch_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/fetch_stage.sv:0$457'.
     1/1: $1\pc_next[31:0]
Creating decoders for process `\fetch_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/fetch_stage.sv:0$456'.
     1/1: $1\pre_intr_pc_o[31:0]
Creating decoders for process `\exec_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/exec_stage.sv:153$448'.
     1/17: $0\reg_meta_o[81:0] [5]
     2/17: $0\reg_meta_o[81:0] [4:0]
     3/17: $0\reg_meta_o[81:0] [37:6]
     4/17: $0\reg_meta_o[81:0] [42:38]
     5/17: $0\reg_meta_o[81:0] [43]
     6/17: $0\reg_meta_o[81:0] [75:44]
     7/17: $0\reg_meta_o[81:0] [80:76]
     8/17: $0\reg_meta_o[81:0] [81]
     9/17: $0\exec_state_o[102:0] [33:32]
    10/17: $0\exec_state_o[102:0] [35]
    11/17: $0\exec_state_o[102:0] [37:36]
    12/17: $0\exec_state_o[102:0] [38]
    13/17: $0\exec_state_o[102:0] [31:0]
    14/17: $0\exec_state_o[102:0] [70:39]
    15/17: $0\exec_state_o[102:0] [102:71]
    16/17: $0\exec_state_o[102:0] [34]
    17/17: $0\valid_o[0:0]
Creating decoders for process `\exec_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/exec_stage.sv:132$441'.
     1/1: $0\last_dmem_addr[31:0]
Creating decoders for process `\exec_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/exec_stage.sv:0$431'.
     1/1: $1\alu_b_in[31:0]
Creating decoders for process `\exec_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/exec_stage.sv:0$430'.
     1/1: $1\alu_a_in[31:0]
Creating decoders for process `\decode_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/decode_stage.sv:109$422'.
     1/33: $0\reg_meta_o[81:0] [5]
     2/33: $0\reg_meta_o[81:0] [4:0]
     3/33: $0\reg_meta_o[81:0] [37:6]
     4/33: $0\reg_meta_o[81:0] [42:38]
     5/33: $0\reg_meta_o[81:0] [43]
     6/33: $0\reg_meta_o[81:0] [75:44]
     7/33: $0\reg_meta_o[81:0] [80:76]
     8/33: $0\reg_meta_o[81:0] [81]
     9/33: $0\decode_state_o[265:0] [0]
    10/33: $0\decode_state_o[265:0] [7:6]
    11/33: $0\decode_state_o[265:0] [19:8]
    12/33: $0\decode_state_o[265:0] [20]
    13/33: $0\decode_state_o[265:0] [21]
    14/33: $0\decode_state_o[265:0] [23:22]
    15/33: $0\decode_state_o[265:0] [24]
    16/33: $0\decode_state_o[265:0] [25]
    17/33: $0\decode_state_o[265:0] [26]
    18/33: $0\decode_state_o[265:0] [28:27]
    19/33: $0\decode_state_o[265:0] [29]
    20/33: $0\decode_state_o[265:0] [61:30]
    21/33: $0\decode_state_o[265:0] [93:62]
    22/33: $0\decode_state_o[265:0] [125:94]
    23/33: $0\decode_state_o[265:0] [157:126]
    24/33: $0\decode_state_o[265:0] [189:158]
    25/33: $0\decode_state_o[265:0] [221:190]
    26/33: $0\decode_state_o[265:0] [253:222]
    27/33: $0\decode_state_o[265:0] [255:254]
    28/33: $0\decode_state_o[265:0] [257:256]
    29/33: $0\decode_state_o[265:0] [261:258]
    30/33: $0\decode_state_o[265:0] [264:262]
    31/33: $0\decode_state_o[265:0] [265]
    32/33: $0\decode_state_o[265:0] [5:1]
    33/33: $0\valid_o[0:0]
Creating decoders for process `\reg_forwarder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_forwarder.sv:0$410'.
Creating decoders for process `\reg_file.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:44$401'.
     1/3: $1$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$409
     2/3: $1$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_DATA[31:0]$408
     3/3: $1$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_ADDR[4:0]$407
Creating decoders for process `\prog_cntr.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/prog_cntr.sv:49$390'.
     1/2: $0\pc_raw[31:0]
     2/2: $0\last_pc[31:0]
Creating decoders for process `\obi_req_driver.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:0$370'.
     1/3: $1\stall_next_a[0:0]
     2/3: $1\stall_a[0:0]
     3/3: $1\req_o[0:0]
Creating decoders for process `\obi_req_driver.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:80$368'.
     1/1: $0\PS[0:0]
Creating decoders for process `\obi_req_driver.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:0$361'.
     1/1: $1\NS[0:0]
Creating decoders for process `\obi_req_driver.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:52$359'.
Creating decoders for process `\mem_prep.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/mem_prep.sv:0$353'.
     1/3: $1\req_strobe[3:0]
     2/3: $1\req_write_data[31:0]
     3/3: $1\illegal_addr[0:0]
Creating decoders for process `\immed_gen.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/immed_gen.sv:27$348'.
Creating decoders for process `\hazard_unit.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/hazard_unit.sv:0$345'.
Creating decoders for process `\hazard_unit.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/hazard_unit.sv:110$343'.
     1/1: $0\PS[2:0]
Creating decoders for process `\hazard_unit.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/hazard_unit.sv:0$340'.
     1/4: $2\NS[2:0] [2]
     2/4: $2\NS[2:0] [0]
     3/4: $2\NS[2:0] [1]
     4/4: $1\NS[2:0]
Creating decoders for process `\fwd_unit.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/fwd_unit.sv:0$331'.
Creating decoders for process `\decoder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:232$329'.
Creating decoders for process `\decoder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:227$327'.
Creating decoders for process `\decoder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:0$307'.
     1/1: $1\rf_wr_src_o[1:0]
Creating decoders for process `\decoder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:0$292'.
     1/1: $1\alu_b_src_o[1:0]
Creating decoders for process `\decoder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:0$291'.
     1/1: $1\alu_a_src_o[1:0]
Creating decoders for process `\decoder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:0$288'.
     1/3: $3\alu_op_o[3:0]
     2/3: $2\alu_op_o[3:0]
     3/3: $1\alu_op_o[3:0]
Creating decoders for process `\decoder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:0$287'.
     1/2: $2\branch_op_o[2:0]
     2/2: $1\branch_op_o[2:0]
Creating decoders for process `\decoder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:0$286'.
     1/1: $1\pc_src_o[0:0]
Creating decoders for process `\csr.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/csr.sv:82$285'.
Creating decoders for process `\csr.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/csr.sv:0$284'.
     1/1: $1\csr_data_o[31:0]
Creating decoders for process `\csr.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/csr.sv:128$252'.
     1/12: $0\mstatus[31:0] [31:8]
     2/12: $0\mstatus[31:0] [6:4]
     3/12: $0\mstatus[31:0] [7]
     4/12: $0\mstatus[31:0] [2:0]
     5/12: $0\mstatus[31:0] [3]
     6/12: $0\int_state[4:0] [2:0]
     7/12: $0\mepc[31:0]
     8/12: $0\mtvec[31:0]
     9/12: $0\mie[31:0]
    10/12: $0\int_state[4:0] [4:3]
    11/12: $0\mcause[31:0]
    12/12: $0\p_int_read_o[0:0]
Creating decoders for process `\csr.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/csr.sv:0$247'.
     1/8: $3\pc_intr_sel[0:0]
     2/8: $3\pc_intr_addr[31:0]
     3/8: $2\pc_intr_sel[0:0]
     4/8: $2\pc_intr_addr[31:0]
     5/8: $2\csr_flush_o[0:0]
     6/8: $1\pc_intr_sel[0:0]
     7/8: $1\pc_intr_addr[31:0]
     8/8: $1\csr_flush_o[0:0]
Creating decoders for process `\branch_gen.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/branch_gen.sv:0$242'.
     1/1: $1\taken_o[0:0]
Creating decoders for process `\alu.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/alu.sv:0$226'.
     1/1: $1\out_o[31:0]
Creating decoders for process `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:543$210'.
     1/14: $0\last_fetch[0:0]
     2/14: $0\fetch[0:0]
     3/14: $0\xfer_tag[3:0]
     4/14: $0\xfer_rd[0:0]
     5/14: $0\xfer_qspi[0:0]
     6/14: $0\xfer_cont[0:0]
     7/14: $0\dummy_count[3:0]
     8/14: $0\count[3:0]
     9/14: $0\ibuffer[7:0]
    10/14: $0\obuffer[7:0]
    11/14: $0\xfer_ddr[0:0]
    12/14: $0\xfer_dspi[0:0]
    13/14: $0\flash_clk[0:0]
    14/14: $0\flash_csb[0:0]
Creating decoders for process `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:455$186'.
     1/33: $5\next_count[3:0]
     2/33: $5\next_obuffer[7:0]
     3/33: $5\next_ibuffer[7:0]
     4/33: $4\next_count[3:0]
     5/33: $4\next_obuffer[7:0]
     6/33: $4\next_ibuffer[7:0]
     7/33: $3\next_count[3:0]
     8/33: $3\next_obuffer[7:0]
     9/33: $3\next_ibuffer[7:0]
    10/33: $2\next_fetch[0:0]
    11/33: $2\next_count[3:0]
    12/33: $2\next_ibuffer[7:0]
    13/33: $2\next_obuffer[7:0]
    14/33: $2\flash_io0_do[0:0]
    15/33: $2\flash_io0_oe[0:0]
    16/33: $2\flash_io3_do[0:0]
    17/33: $2\flash_io2_do[0:0]
    18/33: $2\flash_io1_do[0:0]
    19/33: $2\flash_io3_oe[0:0]
    20/33: $2\flash_io2_oe[0:0]
    21/33: $2\flash_io1_oe[0:0]
    22/33: $1\next_fetch[0:0]
    23/33: $1\next_count[3:0]
    24/33: $1\next_ibuffer[7:0]
    25/33: $1\next_obuffer[7:0]
    26/33: $1\flash_io3_do[0:0]
    27/33: $1\flash_io2_do[0:0]
    28/33: $1\flash_io1_do[0:0]
    29/33: $1\flash_io0_do[0:0]
    30/33: $1\flash_io3_oe[0:0]
    31/33: $1\flash_io2_oe[0:0]
    32/33: $1\flash_io1_oe[0:0]
    33/33: $1\flash_io0_oe[0:0]
Creating decoders for process `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:444$177'.
Creating decoders for process `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:215$156'.
     1/17: $0\buffer[23:0] [23:16]
     2/17: $0\buffer[23:0] [15:8]
     3/17: $0\buffer[23:0] [7:0]
     4/17: $0\xfer_resetn[0:0]
     5/17: $0\state[3:0]
     6/17: $0\rd_inc[0:0]
     7/17: $0\rd_wait[0:0]
     8/17: $0\rd_valid[0:0]
     9/17: $0\rd_addr[23:0]
    10/17: $0\din_valid[0:0]
    11/17: $0\din_rd[0:0]
    12/17: $0\din_ddr[0:0]
    13/17: $0\din_qspi[0:0]
    14/17: $0\din_cont[0:0]
    15/17: $0\din_tag[3:0]
    16/17: $0\din_data[7:0]
    17/17: $0\rdata[31:0]
Creating decoders for process `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:159$138'.
Creating decoders for process `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:107$134'.
     1/10: $0\softreset[0:0]
     2/10: $0\config_do[3:0]
     3/10: $0\config_clk[0:0]
     4/10: $0\config_csb[0:0]
     5/10: $0\config_oe[3:0]
     6/10: $0\config_dummy[3:0]
     7/10: $0\config_cont[0:0]
     8/10: $0\config_qspi[0:0]
     9/10: $0\config_ddr[0:0]
    10/10: $0\config_en[0:0]
Creating decoders for process `\obi_qspi_controller.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/obi_qspi_controller.sv:79$116'.
     1/2: $0\obi_rvalid_o[0:0]
     2/2: $0\obi_rdata_o[31:0]
Creating decoders for process `\obi_qspi_controller.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/obi_qspi_controller.sv:49$97'.
     1/2: $0\read_in_progress[0:0]
     2/2: $0\addr_latched[31:0]
Creating decoders for process `\sram_wrap.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:130$4551'.
Creating decoders for process `\sram_wrap.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:0$4357'.
     1/96: $24\sram_i_rdata_o[31:0]
     2/96: $24\sram_d_rdata_o[31:0]
     3/96: $24\cs_inst[23:23]
     4/96: $24\cs_data[23:23]
     5/96: $23\sram_i_rdata_o[31:0]
     6/96: $23\sram_d_rdata_o[31:0]
     7/96: $23\cs_inst[22:22]
     8/96: $23\cs_data[22:22]
     9/96: $22\sram_i_rdata_o[31:0]
    10/96: $22\sram_d_rdata_o[31:0]
    11/96: $22\cs_inst[21:21]
    12/96: $22\cs_data[21:21]
    13/96: $21\sram_i_rdata_o[31:0]
    14/96: $21\sram_d_rdata_o[31:0]
    15/96: $21\cs_inst[20:20]
    16/96: $21\cs_data[20:20]
    17/96: $20\sram_i_rdata_o[31:0]
    18/96: $20\sram_d_rdata_o[31:0]
    19/96: $20\cs_inst[19:19]
    20/96: $20\cs_data[19:19]
    21/96: $19\sram_i_rdata_o[31:0]
    22/96: $19\sram_d_rdata_o[31:0]
    23/96: $19\cs_inst[18:18]
    24/96: $19\cs_data[18:18]
    25/96: $18\sram_i_rdata_o[31:0]
    26/96: $18\sram_d_rdata_o[31:0]
    27/96: $18\cs_inst[17:17]
    28/96: $18\cs_data[17:17]
    29/96: $17\sram_i_rdata_o[31:0]
    30/96: $17\sram_d_rdata_o[31:0]
    31/96: $17\cs_inst[16:16]
    32/96: $17\cs_data[16:16]
    33/96: $16\sram_i_rdata_o[31:0]
    34/96: $16\sram_d_rdata_o[31:0]
    35/96: $16\cs_inst[15:15]
    36/96: $16\cs_data[15:15]
    37/96: $15\sram_i_rdata_o[31:0]
    38/96: $15\sram_d_rdata_o[31:0]
    39/96: $15\cs_inst[14:14]
    40/96: $15\cs_data[14:14]
    41/96: $14\sram_i_rdata_o[31:0]
    42/96: $14\sram_d_rdata_o[31:0]
    43/96: $14\cs_inst[13:13]
    44/96: $14\cs_data[13:13]
    45/96: $13\sram_i_rdata_o[31:0]
    46/96: $13\sram_d_rdata_o[31:0]
    47/96: $13\cs_inst[12:12]
    48/96: $13\cs_data[12:12]
    49/96: $12\sram_i_rdata_o[31:0]
    50/96: $12\sram_d_rdata_o[31:0]
    51/96: $12\cs_inst[11:11]
    52/96: $12\cs_data[11:11]
    53/96: $11\sram_i_rdata_o[31:0]
    54/96: $11\sram_d_rdata_o[31:0]
    55/96: $11\cs_inst[10:10]
    56/96: $11\cs_data[10:10]
    57/96: $10\sram_i_rdata_o[31:0]
    58/96: $10\sram_d_rdata_o[31:0]
    59/96: $10\cs_inst[9:9]
    60/96: $10\cs_data[9:9]
    61/96: $9\sram_i_rdata_o[31:0]
    62/96: $9\sram_d_rdata_o[31:0]
    63/96: $9\cs_inst[8:8]
    64/96: $9\cs_data[8:8]
    65/96: $8\sram_i_rdata_o[31:0]
    66/96: $8\sram_d_rdata_o[31:0]
    67/96: $8\cs_inst[7:7]
    68/96: $8\cs_data[7:7]
    69/96: $7\sram_i_rdata_o[31:0]
    70/96: $7\sram_d_rdata_o[31:0]
    71/96: $7\cs_inst[6:6]
    72/96: $7\cs_data[6:6]
    73/96: $6\sram_i_rdata_o[31:0]
    74/96: $6\sram_d_rdata_o[31:0]
    75/96: $6\cs_inst[5:5]
    76/96: $6\cs_data[5:5]
    77/96: $5\sram_i_rdata_o[31:0]
    78/96: $5\sram_d_rdata_o[31:0]
    79/96: $5\cs_inst[4:4]
    80/96: $5\cs_data[4:4]
    81/96: $4\sram_i_rdata_o[31:0]
    82/96: $4\sram_d_rdata_o[31:0]
    83/96: $4\cs_inst[3:3]
    84/96: $4\cs_data[3:3]
    85/96: $3\sram_i_rdata_o[31:0]
    86/96: $3\sram_d_rdata_o[31:0]
    87/96: $3\cs_inst[2:2]
    88/96: $3\cs_data[2:2]
    89/96: $2\sram_i_rdata_o[31:0]
    90/96: $2\sram_d_rdata_o[31:0]
    91/96: $2\cs_inst[1:1]
    92/96: $2\cs_data[1:1]
    93/96: $1\sram_i_rdata_o[31:0]
    94/96: $1\sram_d_rdata_o[31:0]
    95/96: $1\cs_inst[0:0]
    96/96: $1\cs_data[0:0]
Creating decoders for process `\sram_wrap.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:55$4356'.
Creating decoders for process `\sram_wrap.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:0$4355'.
Creating decoders for process `\wb_to_obi.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/wb_to_obi.sv:46$74'.
Creating decoders for process `\wb_to_obi.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/wb_to_obi.sv:34$68'.
     1/1: $0\read_outstanding[0:0]
Creating decoders for process `\obi_mux_2_to_1.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_mux_2_to_1.sv:130$60'.
     1/2: $0\sec_read_outstanding[0:0]
     2/2: $0\pri_read_outstanding[0:0]

72. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\bootloader.$fordecl_block$4041.i' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:51$4043_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:52$4044_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:53$4045_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:54$4046_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:55$4047_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:56$4048_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:57$4049_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:58$4050_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:59$4051_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:60$4052_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:61$4053_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:62$4054_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:63$4055_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:64$4056_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:65$4057_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:66$4058_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:67$4059_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:68$4060_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:69$4061_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:70$4062_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:71$4063_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:72$4064_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:73$4065_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:74$4066_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:75$4067_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:76$4068_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:77$4069_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:78$4070_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:79$4071_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:80$4072_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:81$4073_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:82$4074_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:83$4075_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:84$4076_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:85$4077_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:86$4078_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:87$4079_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:88$4080_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:89$4081_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:90$4082_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:91$4083_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:92$4084_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:93$4085_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:94$4086_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:95$4087_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:96$4088_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:97$4089_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:99$4090_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:100$4091_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4092_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4093_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4094_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4095_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4096_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4097_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4098_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4099_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4100_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4101_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4102_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4103_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4104_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4105_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4106_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4107_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4108_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4109_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4110_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4111_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4112_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4113_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4114_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4115_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4116_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4117_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4118_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4119_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4120_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4121_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4122_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4123_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4124_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4125_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4126_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4127_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4128_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4129_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4130_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4131_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4132_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4133_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4134_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4135_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.$memwr$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4136_EN' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
No latch inferred for signal `\bootloader.\illegal_access_o' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4140'.
No latch inferred for signal `\bootloader.\imem_addr_shifted' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4140'.
No latch inferred for signal `\bootloader.\dmem_addr_shifted' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4140'.
No latch inferred for signal `\bootloader.\imem_boot_addr' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4140'.
No latch inferred for signal `\bootloader.\dmem_boot_addr' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4140'.
No latch inferred for signal `\bootloader.\imem_response' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4140'.
No latch inferred for signal `\bootloader.\dmem_response' from process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4140'.
No latch inferred for signal `\soc.\la_data_o' from process `\soc.$proc$./designs/CARPSoC/clam-soc/rtl/soc/soc.sv:0$4032'.
No latch inferred for signal `\soc.\rst_soft_n' from process `\soc.$proc$./designs/CARPSoC/clam-soc/rtl/soc/soc.sv:0$4032'.
No latch inferred for signal `\soc.\wishbone_enable' from process `\soc.$proc$./designs/CARPSoC/clam-soc/rtl/soc/soc.sv:0$4032'.
No latch inferred for signal `\soc.\boot_sel_soft' from process `\soc.$proc$./designs/CARPSoC/clam-soc/rtl/soc/soc.sv:0$4032'.
No latch inferred for signal `\soc.\snoop_sel' from process `\soc.$proc$./designs/CARPSoC/clam-soc/rtl/soc/soc.sv:0$4032'.
No latch inferred for signal `\soc.\gpio_o' from process `\soc.$proc$./designs/CARPSoC/clam-soc/rtl/soc/soc.sv:0$4030'.
No latch inferred for signal `\soc.\gpio_oeb_no' from process `\soc.$proc$./designs/CARPSoC/clam-soc/rtl/soc/soc.sv:0$4030'.
No latch inferred for signal `\soc.\rst_hard_n' from process `\soc.$proc$./designs/CARPSoC/clam-soc/rtl/soc/soc.sv:0$4030'.
No latch inferred for signal `\soc.\boot_sel_hard' from process `\soc.$proc$./designs/CARPSoC/clam-soc/rtl/soc/soc.sv:0$4030'.
No latch inferred for signal `\soc.\copy_boot_sel' from process `\soc.$proc$./designs/CARPSoC/clam-soc/rtl/soc/soc.sv:0$4030'.
No latch inferred for signal `\soc.\qspi_dat_in' from process `\soc.$proc$./designs/CARPSoC/clam-soc/rtl/soc/soc.sv:0$4030'.
No latch inferred for signal `\soc.\caravel_addr_updated' from process `\soc.$proc$./designs/CARPSoC/clam-soc/rtl/soc/soc.sv:0$4025'.
No latch inferred for signal `\peripheral_unit.\SPI_SR[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SPI_SR[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SPI_RX_DATA[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SPI_RX_DATA[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SPI_CLK[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SPI_CLK[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SPI_MOSI[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SPI_MOSI[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SPI_CS[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SPI_CS[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\I2C_MISO_DATA[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\I2C_MISO_DATA[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\I2C_SR[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\I2C_SR[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\PWM_START_STROBE[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\PWM_START_STROBE[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\PWM_START_STROBE[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\PWM_START_STROBE[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\TIM_OUT_H[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\TIM_OUT_H[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\TIM_OUT_H[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\TIM_OUT_H[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\TIM_OUT_L[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\TIM_OUT_L[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\TIM_OUT_L[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\TIM_OUT_L[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\UART_SR[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\UART_SR[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\UART_SR[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\UART_SR[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\UART_RX_DATA[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\UART_RX_DATA[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\UART_RX_DATA[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\UART_RX_DATA[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\UART_TX[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\UART_TX[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\UART_TX[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\UART_TX[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_SR[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_SR[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_SR[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_SR[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_RDATA[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_RDATA[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_RDATA[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_RDATA[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_A_P[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_A_P[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_A_P[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_A_P[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_A_M[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_A_M[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_A_M[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_A_M[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_B_P[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_B_P[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_B_P[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_B_P[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_B_M[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_B_M[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_B_M[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_B_M[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\QEM_SR[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\QEM_SR[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\QEM_SR[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\QEM_SR[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\QEM_O_CNT_LATCH[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\QEM_O_CNT_LATCH[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\QEM_O_CNT_LATCH[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\QEM_O_CNT_LATCH[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\QEM_O_CNT[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\QEM_O_CNT[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\QEM_O_CNT[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\QEM_O_CNT[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[4]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[5]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[6]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[7]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[8]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[9]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[10]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[11]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[12]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[13]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[14]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[15]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[16]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[17]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[18]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[19]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[20]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[21]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[22]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[23]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\PWM_OUT[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\PWM_OUT[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\PWM_OUT[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\PWM_OUT[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SPI_TX_DATA[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SPI_TX_DATA[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SPI_TX_START[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SPI_TX_START[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SPI_CR[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SPI_CR[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\I2C_CR[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\I2C_CR[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\I2C_MOSI_DATA[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\I2C_MOSI_DATA[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\I2C_REG_ADDR[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\I2C_REG_ADDR[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\I2C_DEV_ADDR[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\I2C_DEV_ADDR[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\PWM_PERIOD_DIV[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\PWM_PERIOD_DIV[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\PWM_PERIOD_DIV[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\PWM_PERIOD_DIV[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\PWM_MOD_SETPOINT[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\PWM_MOD_SETPOINT[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\PWM_MOD_SETPOINT[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\PWM_MOD_SETPOINT[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\PWM_EN[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\PWM_EN[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\PWM_EN[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\PWM_EN[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\TIM_CTRL[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\TIM_CTRL[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\TIM_CTRL[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\TIM_CTRL[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\TIM_THRESH_H[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\TIM_THRESH_H[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\TIM_THRESH_H[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\TIM_THRESH_H[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\TIM_THRESH_L[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\TIM_THRESH_L[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\TIM_THRESH_L[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\TIM_THRESH_L[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\UART_CR[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\UART_CR[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\UART_CR[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\UART_CR[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\UART_TX_RATE_DIV[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\UART_TX_RATE_DIV[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\UART_TX_RATE_DIV[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\UART_TX_RATE_DIV[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\UART_RX_RATE_DIV[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\UART_RX_RATE_DIV[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\UART_RX_RATE_DIV[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\UART_RX_RATE_DIV[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\UART_TX_DATA[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\UART_TX_DATA[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\UART_TX_DATA[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\UART_TX_DATA[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_CR[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_CR[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_CR[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_CR[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_START[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_START[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_START[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_START[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_STOP[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_STOP[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_STOP[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_STOP[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_TOT_STEPS[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_TOT_STEPS[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_TOT_STEPS[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_TOT_STEPS[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_JERK[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_JERK[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_JERK[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_JERK[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_JERK_DUR[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_JERK_DUR[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_JERK_DUR[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_JERK_DUR[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_ACCEL_DUR[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_ACCEL_DUR[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_ACCEL_DUR[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_ACCEL_DUR[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_RADDR[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_RADDR[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_RADDR[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\SD_RADDR[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\QEM_CR[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\QEM_CR[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\QEM_CR[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\QEM_CR[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\QEM_I_CNT[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\QEM_I_CNT[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\QEM_I_CNT[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\QEM_I_CNT[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\QEM_THRESH[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\QEM_THRESH[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\QEM_THRESH[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\QEM_THRESH[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[4]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[5]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[6]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[7]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[8]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[9]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[10]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[11]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[12]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[13]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[14]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[15]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[16]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[17]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[18]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[19]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[20]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[21]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[22]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[23]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[4]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[5]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[6]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[7]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[8]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[9]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[10]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[11]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[12]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[13]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[14]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[15]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[16]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[17]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[18]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[19]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[20]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[21]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[22]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[23]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
No latch inferred for signal `\peripheral_unit.\GPIO_IN' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7272'.
No latch inferred for signal `\peripheral_unit.\I2C_SDA_I' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7272'.
No latch inferred for signal `\peripheral_unit.$fordecl_block$2894.i' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7272'.
No latch inferred for signal `\peripheral_unit.\SPI_MISO[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7272'.
No latch inferred for signal `\peripheral_unit.\SPI_MISO[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7272'.
No latch inferred for signal `\peripheral_unit.\UART_RX[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7272'.
No latch inferred for signal `\peripheral_unit.\UART_RX[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7272'.
No latch inferred for signal `\peripheral_unit.\UART_RX[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7272'.
No latch inferred for signal `\peripheral_unit.\UART_RX[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7272'.
No latch inferred for signal `\peripheral_unit.\ENC_IDX[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7272'.
No latch inferred for signal `\peripheral_unit.\ENC_IDX[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7272'.
No latch inferred for signal `\peripheral_unit.\ENC_IDX[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7272'.
No latch inferred for signal `\peripheral_unit.\ENC_IDX[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7272'.
No latch inferred for signal `\peripheral_unit.\ENC_A[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7272'.
No latch inferred for signal `\peripheral_unit.\ENC_A[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7272'.
No latch inferred for signal `\peripheral_unit.\ENC_A[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7272'.
No latch inferred for signal `\peripheral_unit.\ENC_A[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7272'.
No latch inferred for signal `\peripheral_unit.\ENC_B[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7272'.
No latch inferred for signal `\peripheral_unit.\ENC_B[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7272'.
No latch inferred for signal `\peripheral_unit.\ENC_B[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7272'.
No latch inferred for signal `\peripheral_unit.\ENC_B[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7272'.
No latch inferred for signal `\peripheral_unit.$fordecl_block$2892.i' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7270'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7270'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[1]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7270'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[2]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7270'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7270'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[4]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7270'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[5]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7270'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[6]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7270'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[7] [1:0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7270'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[7] [3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7270'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[8]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7270'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[9]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7270'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[10]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7270'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[11]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7270'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[12]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7270'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[13]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7270'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[14]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7270'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[15] [1:0]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7270'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[15] [3]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7270'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[16]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7270'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[17]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7270'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[18]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7270'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[19]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7270'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[20]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7270'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[21]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7270'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[22]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7270'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[23]' from process `\peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7270'.
No latch inferred for signal `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.\ctrl_rdata_o' from process `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:0$7363'.
No latch inferred for signal `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.\ctrl_rvalid_o' from process `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:0$7362'.
No latch inferred for signal `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.\port1_req_o' from process `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:0$7348'.
No latch inferred for signal `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.\port2_req_o' from process `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:0$7348'.
No latch inferred for signal `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.\port3_req_o' from process `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:0$7348'.
No latch inferred for signal `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.\port4_req_o' from process `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:0$7348'.
No latch inferred for signal `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.\ctrl_gnt_o' from process `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:0$7347'.
No latch inferred for signal `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.\addr_sel' from process `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:0$7334'.
No latch inferred for signal `\Timer.\mtime_h' from process `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:0$2779'.
No latch inferred for signal `\Timer.\mtime_l' from process `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:0$2779'.
No latch inferred for signal `\Timer.\timer_int' from process `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:0$2779'.
No latch inferred for signal `\Mux4_1.\MUX_OUT' from process `\Mux4_1.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Mux4_1.sv:0$1800'.
No latch inferred for signal `\DeMux1_4.\A' from process `\DeMux1_4.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/DeMux1_4.sv:0$1617'.
No latch inferred for signal `\DeMux1_4.\B' from process `\DeMux1_4.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/DeMux1_4.sv:0$1617'.
No latch inferred for signal `\DeMux1_4.\C' from process `\DeMux1_4.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/DeMux1_4.sv:0$1617'.
No latch inferred for signal `\DeMux1_4.\D' from process `\DeMux1_4.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/DeMux1_4.sv:0$1617'.
No latch inferred for signal `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.\pulse_out' from process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:0$5764'.
No latch inferred for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$fordecl_block$519.i' from process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:0$5752'.
No latch inferred for signal `\wb_stage.\rf_wr_data' from process `\wb_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/wb_stage.sv:0$502'.
No latch inferred for signal `\mem_slice_stage.\bytes[0]' from process `\mem_slice_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:0$501'.
No latch inferred for signal `\mem_slice_stage.\bytes[1]' from process `\mem_slice_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:0$501'.
No latch inferred for signal `\mem_slice_stage.\bytes[2]' from process `\mem_slice_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:0$501'.
No latch inferred for signal `\mem_slice_stage.\bytes[3]' from process `\mem_slice_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:0$501'.
No latch inferred for signal `\mem_slice_stage.\halfs[0]' from process `\mem_slice_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:0$501'.
No latch inferred for signal `\mem_slice_stage.\halfs[1]' from process `\mem_slice_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:0$501'.
No latch inferred for signal `\mem_slice_stage.\data_fwd_oa [31:0]' from process `\mem_slice_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:0$495'.
No latch inferred for signal `\mem_slice_stage.\pre_data' from process `\mem_slice_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:0$471'.
No latch inferred for signal `\mem_slice_stage.\sign' from process `\mem_slice_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:0$471'.
No latch inferred for signal `\mem_slice_stage.\sign_ext' from process `\mem_slice_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:0$471'.
No latch inferred for signal `\mem_slice_stage.$mem2reg_rd$\bytes$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:73$467_ADDR' from process `\mem_slice_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:0$471'.
No latch inferred for signal `\mem_slice_stage.$mem2reg_rd$\bytes$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:73$467_DATA' from process `\mem_slice_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:0$471'.
No latch inferred for signal `\mem_slice_stage.$mem2reg_rd$\bytes$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:74$468_ADDR' from process `\mem_slice_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:0$471'.
No latch inferred for signal `\mem_slice_stage.$mem2reg_rd$\bytes$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:74$468_DATA' from process `\mem_slice_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:0$471'.
No latch inferred for signal `\mem_slice_stage.$mem2reg_rd$\halfs$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:77$469_ADDR' from process `\mem_slice_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:0$471'.
No latch inferred for signal `\mem_slice_stage.$mem2reg_rd$\halfs$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:77$469_DATA' from process `\mem_slice_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:0$471'.
No latch inferred for signal `\mem_slice_stage.$mem2reg_rd$\halfs$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:78$470_ADDR' from process `\mem_slice_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:0$471'.
No latch inferred for signal `\mem_slice_stage.$mem2reg_rd$\halfs$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:78$470_DATA' from process `\mem_slice_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:0$471'.
No latch inferred for signal `\fetch_stage.\pc_next' from process `\fetch_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/fetch_stage.sv:0$457'.
No latch inferred for signal `\fetch_stage.\pre_intr_pc_o' from process `\fetch_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/fetch_stage.sv:0$456'.
No latch inferred for signal `\exec_stage.\alu_b_in' from process `\exec_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/exec_stage.sv:0$431'.
No latch inferred for signal `\exec_stage.\alu_a_in' from process `\exec_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/exec_stage.sv:0$430'.
No latch inferred for signal `\reg_forwarder.\rs_data_ao' from process `\reg_forwarder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_forwarder.sv:0$410'.
No latch inferred for signal `\reg_forwarder.\load_use_hazard_ao' from process `\reg_forwarder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_forwarder.sv:0$410'.
No latch inferred for signal `\reg_forwarder.\mem_conflict' from process `\reg_forwarder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_forwarder.sv:0$410'.
No latch inferred for signal `\reg_forwarder.\ex_conflict' from process `\reg_forwarder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_forwarder.sv:0$410'.
No latch inferred for signal `\reg_forwarder.\mem_raw' from process `\reg_forwarder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_forwarder.sv:0$410'.
No latch inferred for signal `\reg_forwarder.\ex_raw' from process `\reg_forwarder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_forwarder.sv:0$410'.
No latch inferred for signal `\reg_forwarder.\data_updated_mem' from process `\reg_forwarder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_forwarder.sv:0$410'.
No latch inferred for signal `\obi_req_driver.\req_o' from process `\obi_req_driver.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:0$370'.
No latch inferred for signal `\obi_req_driver.\stall_a' from process `\obi_req_driver.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:0$370'.
No latch inferred for signal `\obi_req_driver.\stall_next_a' from process `\obi_req_driver.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:0$370'.
No latch inferred for signal `\obi_req_driver.\NS' from process `\obi_req_driver.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:0$361'.
No latch inferred for signal `\mem_prep.\illegal_addr' from process `\mem_prep.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/mem_prep.sv:0$353'.
No latch inferred for signal `\mem_prep.\req_strobe' from process `\mem_prep.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/mem_prep.sv:0$353'.
No latch inferred for signal `\mem_prep.\req_write_data' from process `\mem_prep.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/mem_prep.sv:0$353'.
No latch inferred for signal `\immed_gen.\inst_unused' from process `\immed_gen.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/immed_gen.sv:27$348'.
No latch inferred for signal `\hazard_unit.\flush_in_progess' from process `\hazard_unit.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/hazard_unit.sv:0$345'.
No latch inferred for signal `\hazard_unit.\NS' from process `\hazard_unit.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/hazard_unit.sv:0$340'.
No latch inferred for signal `\fwd_unit.\load_use_stall_ao' from process `\fwd_unit.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/fwd_unit.sv:0$331'.
No latch inferred for signal `\fwd_unit.\dest_meta_o' from process `\fwd_unit.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/fwd_unit.sv:0$331'.
No latch inferred for signal `\decoder.\func7_unused' from process `\decoder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:232$329'.
No latch inferred for signal `\decoder.\inst_unused' from process `\decoder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:227$327'.
No latch inferred for signal `\decoder.\rf_wr_src_o' from process `\decoder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:0$307'.
No latch inferred for signal `\decoder.\alu_b_src_o' from process `\decoder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:0$292'.
No latch inferred for signal `\decoder.\alu_a_src_o' from process `\decoder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:0$291'.
No latch inferred for signal `\decoder.\alu_op_o' from process `\decoder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:0$288'.
No latch inferred for signal `\decoder.\branch_op_o' from process `\decoder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:0$287'.
No latch inferred for signal `\decoder.\pc_src_o' from process `\decoder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:0$286'.
No latch inferred for signal `\csr.\csr_data_o' from process `\csr.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/csr.sv:0$284'.
No latch inferred for signal `\csr.\csr_flush_o' from process `\csr.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/csr.sv:0$247'.
No latch inferred for signal `\csr.\pc_intr_addr' from process `\csr.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/csr.sv:0$247'.
No latch inferred for signal `\csr.\pc_intr_sel' from process `\csr.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/csr.sv:0$247'.
No latch inferred for signal `\csr.\csr_busy_o' from process `\csr.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/csr.sv:0$247'.
No latch inferred for signal `\branch_gen.\taken_o' from process `\branch_gen.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/branch_gen.sv:0$242'.
No latch inferred for signal `\alu.\out_o' from process `\alu.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/alu.sv:0$226'.
No latch inferred for signal `\spimemio_xfer.\flash_io0_oe' from process `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:455$186'.
No latch inferred for signal `\spimemio_xfer.\flash_io1_oe' from process `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:455$186'.
No latch inferred for signal `\spimemio_xfer.\flash_io2_oe' from process `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:455$186'.
No latch inferred for signal `\spimemio_xfer.\flash_io3_oe' from process `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:455$186'.
No latch inferred for signal `\spimemio_xfer.\flash_io0_do' from process `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:455$186'.
No latch inferred for signal `\spimemio_xfer.\flash_io1_do' from process `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:455$186'.
No latch inferred for signal `\spimemio_xfer.\flash_io2_do' from process `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:455$186'.
No latch inferred for signal `\spimemio_xfer.\flash_io3_do' from process `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:455$186'.
No latch inferred for signal `\spimemio_xfer.\next_obuffer' from process `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:455$186'.
No latch inferred for signal `\spimemio_xfer.\next_ibuffer' from process `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:455$186'.
No latch inferred for signal `\spimemio_xfer.\next_count' from process `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:455$186'.
No latch inferred for signal `\spimemio_xfer.\next_fetch' from process `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:455$186'.
No latch inferred for signal `\sram_wrap.\sram_d_rdata_o' from process `\sram_wrap.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:0$4357'.
No latch inferred for signal `\sram_wrap.\sram_i_rdata_o' from process `\sram_wrap.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:0$4357'.
No latch inferred for signal `\sram_wrap.\cs_data' from process `\sram_wrap.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:0$4357'.
No latch inferred for signal `\sram_wrap.\cs_inst' from process `\sram_wrap.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:0$4357'.
No latch inferred for signal `\sram_wrap.$fordecl_block$4353.i' from process `\sram_wrap.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:0$4357'.
No latch inferred for signal `\sram_wrap.\sram_d_gnt_o' from process `\sram_wrap.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:0$4355'.
No latch inferred for signal `\sram_wrap.\sram_i_gnt_o' from process `\sram_wrap.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:0$4355'.
No latch inferred for signal `\sram_wrap.\illegal_memory_o' from process `\sram_wrap.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:0$4355'.

73. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\bootloader.\dmem_rdata_o' using process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:150$4151'.
  created $dff cell `$procdff$186260' with positive edge clock.
Creating register for signal `\bootloader.\dmem_gnt_o' using process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:150$4151'.
  created $dff cell `$procdff$186261' with positive edge clock.
Creating register for signal `\bootloader.\dmem_rvalid_o' using process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:150$4151'.
  created $dff cell `$procdff$186262' with positive edge clock.
Creating register for signal `\bootloader.\imem_gnt_o' using process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:150$4151'.
  created $dff cell `$procdff$186263' with positive edge clock.
Creating register for signal `\bootloader.\imem_rvalid_o' using process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:150$4151'.
  created $dff cell `$procdff$186264' with positive edge clock.
Creating register for signal `\bootloader.\imem_rdata_o' using process `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:150$4151'.
  created $dff cell `$procdff$186265' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\DOUT' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186266' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\ME_I_EN' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186267' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SPI_TX_DATA_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186268' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SPI_TX_START_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186269' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SPI_CR_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186270' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SPI_TX_DATA_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186271' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SPI_TX_START_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186272' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SPI_CR_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186273' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\I2C_CR_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186274' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\I2C_MOSI_DATA_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186275' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\I2C_REG_ADDR_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186276' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\I2C_DEV_ADDR_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186277' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\I2C_CR_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186278' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\I2C_MOSI_DATA_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186279' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\I2C_REG_ADDR_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186280' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\I2C_DEV_ADDR_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186281' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\PWM_PERIOD_DIV_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186282' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\PWM_MOD_SETPOINT_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186283' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\PWM_EN_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186284' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\PWM_PERIOD_DIV_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186285' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\PWM_MOD_SETPOINT_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186286' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\PWM_EN_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186287' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\PWM_PERIOD_DIV_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186288' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\PWM_MOD_SETPOINT_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186289' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\PWM_EN_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186290' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\PWM_PERIOD_DIV_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186291' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\PWM_MOD_SETPOINT_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186292' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\PWM_EN_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186293' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\TIM_CTRL_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186294' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\TIM_THRESH_H_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186295' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\TIM_THRESH_L_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186296' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\TIM_CTRL_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186297' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\TIM_THRESH_H_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186298' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\TIM_THRESH_L_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186299' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\TIM_CTRL_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186300' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\TIM_THRESH_H_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186301' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\TIM_THRESH_L_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186302' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\TIM_CTRL_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186303' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\TIM_THRESH_H_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186304' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\TIM_THRESH_L_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186305' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\UART_CR_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186306' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\UART_TX_RATE_DIV_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186307' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\UART_RX_RATE_DIV_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186308' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\UART_TX_DATA_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186309' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\UART_CR_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186310' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\UART_TX_RATE_DIV_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186311' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\UART_RX_RATE_DIV_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186312' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\UART_TX_DATA_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186313' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\UART_CR_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186314' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\UART_TX_RATE_DIV_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186315' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\UART_RX_RATE_DIV_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186316' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\UART_TX_DATA_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186317' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\UART_CR_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186318' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\UART_TX_RATE_DIV_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186319' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\UART_RX_RATE_DIV_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186320' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\UART_TX_DATA_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186321' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_CR_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186322' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_START_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186323' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_STOP_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186324' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_TOT_STEPS_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186325' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_JERK_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186326' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_JERK_DUR_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186327' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_ACCEL_DUR_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186328' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_RADDR_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186329' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_CR_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186330' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_START_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186331' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_STOP_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186332' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_TOT_STEPS_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186333' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_JERK_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186334' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_JERK_DUR_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186335' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_ACCEL_DUR_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186336' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_RADDR_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186337' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_CR_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186338' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_START_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186339' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_STOP_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186340' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_TOT_STEPS_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186341' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_JERK_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186342' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_JERK_DUR_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186343' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_ACCEL_DUR_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186344' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_RADDR_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186345' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_CR_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186346' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_START_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186347' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_STOP_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186348' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_TOT_STEPS_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186349' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_JERK_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186350' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_JERK_DUR_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186351' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_ACCEL_DUR_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186352' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_RADDR_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186353' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\QEM_CR_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186354' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\QEM_I_CNT_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186355' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\QEM_THRESH_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186356' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\QEM_CR_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186357' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\QEM_I_CNT_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186358' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\QEM_THRESH_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186359' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\QEM_CR_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186360' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\QEM_I_CNT_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186361' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\QEM_THRESH_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186362' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\QEM_CR_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186363' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\QEM_I_CNT_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186364' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\QEM_THRESH_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186365' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186366' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186367' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186368' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186369' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186370' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186371' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186372' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186373' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_5' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186374' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_5' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186375' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_6' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186376' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_6' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186377' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_7' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186378' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_7' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186379' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_8' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186380' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_8' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186381' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_9' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186382' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_9' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186383' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_10' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186384' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_10' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186385' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_11' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186386' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_11' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186387' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_12' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186388' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_12' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186389' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_13' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186390' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_13' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186391' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_14' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186392' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_14' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186393' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_15' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186394' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_15' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186395' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_16' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186396' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_16' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186397' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_17' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186398' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_17' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186399' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_18' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186400' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_18' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186401' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_19' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186402' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_19' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186403' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_20' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186404' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_20' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186405' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_21' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186406' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_21' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186407' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_22' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186408' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_22' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186409' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_23' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186410' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_23' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186411' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_24' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186412' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_24' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186413' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_IRQEN' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186414' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_IRQPOL' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186415' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_IRQRES' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186416' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_OUT' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186417' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\i' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186418' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\j' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186419' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\P_I_EN_REG[0]' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186420' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\P_I_EN_REG[1]' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
  created $dff cell `$procdff$186421' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\MEM_ERR_INT' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:693$5980'.
  created $dff cell `$procdff$186422' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\INTERRUPTS' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:693$5980'.
  created $dff cell `$procdff$186423' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\i' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:693$5980'.
  created $dff cell `$procdff$186424' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\mem_access_err_buf1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:630$5959'.
  created $dff cell `$procdff$186425' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\mem_access_err_buf2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:630$5959'.
  created $dff cell `$procdff$186426' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\spi_tx_ready_buf1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:630$5959'.
  created $dff cell `$procdff$186427' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\spi_tx_ready_buf2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:630$5959'.
  created $dff cell `$procdff$186428' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\spi_rx_done_buf1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:630$5959'.
  created $dff cell `$procdff$186429' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\spi_rx_done_buf2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:630$5959'.
  created $dff cell `$procdff$186430' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\i2c_done_buf1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:630$5959'.
  created $dff cell `$procdff$186431' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\i2c_done_buf2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:630$5959'.
  created $dff cell `$procdff$186432' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\uart_tx_done_buf1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:630$5959'.
  created $dff cell `$procdff$186433' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\uart_tx_done_buf2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:630$5959'.
  created $dff cell `$procdff$186434' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\uart_rx_done_buf1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:630$5959'.
  created $dff cell `$procdff$186435' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\uart_rx_done_buf2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:630$5959'.
  created $dff cell `$procdff$186436' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\sd_done_buf1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:630$5959'.
  created $dff cell `$procdff$186437' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\sd_done_buf2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:630$5959'.
  created $dff cell `$procdff$186438' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\qem_calib_done_buf1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:630$5959'.
  created $dff cell `$procdff$186439' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\qem_calib_done_buf2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:630$5959'.
  created $dff cell `$procdff$186440' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\qem_thresh_reached_buf1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:630$5959'.
  created $dff cell `$procdff$186441' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\qem_thresh_reached_buf2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:630$5959'.
  created $dff cell `$procdff$186442' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\gpio_intr_buf1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:630$5959'.
  created $dff cell `$procdff$186443' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\gpio_intr_buf2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:630$5959'.
  created $dff cell `$procdff$186444' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$fordecl_block$1820.i' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:630$5959'.
  created $dff cell `$procdff$186445' with positive edge clock.
Creating register for signal `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.\resp_sel' using process `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:152$7360'.
  created $dff cell `$procdff$186446' with positive edge clock.
Creating register for signal `\clk_div_gen.\sclk' using process `\clk_div_gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:8$2882'.
  created $dff cell `$procdff$186447' with positive edge clock.
Creating register for signal `\clk_div_gen.\div_cnt' using process `\clk_div_gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:8$2882'.
  created $dff cell `$procdff$186448' with positive edge clock.
Creating register for signal `\UART_Transmitter.\state' using process `\UART_Transmitter.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:36$2873'.
  created $dff cell `$procdff$186449' with positive edge clock.
Creating register for signal `\UART_Transmitter.\busy' using process `\UART_Transmitter.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:36$2873'.
  created $dff cell `$procdff$186450' with positive edge clock.
Creating register for signal `\UART_Transmitter.\out' using process `\UART_Transmitter.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:36$2873'.
  created $dff cell `$procdff$186451' with positive edge clock.
Creating register for signal `\UART_Transmitter.\done' using process `\UART_Transmitter.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:36$2873'.
  created $dff cell `$procdff$186452' with positive edge clock.
Creating register for signal `\UART_Transmitter.\data' using process `\UART_Transmitter.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:36$2873'.
  created $dff cell `$procdff$186453' with positive edge clock.
Creating register for signal `\UART_Transmitter.\bitIdx' using process `\UART_Transmitter.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:36$2873'.
  created $dff cell `$procdff$186454' with positive edge clock.
Creating register for signal `\UART_Transmitter.\start_1' using process `\UART_Transmitter.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:36$2873'.
  created $dff cell `$procdff$186455' with positive edge clock.
Creating register for signal `\UART_Transmitter.\start_2' using process `\UART_Transmitter.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:36$2873'.
  created $dff cell `$procdff$186456' with positive edge clock.
Creating register for signal `\UART_Receiver.\state' using process `\UART_Receiver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:36$2821'.
  created $dff cell `$procdff$186457' with positive edge clock.
Creating register for signal `\UART_Receiver.\busy' using process `\UART_Receiver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:36$2821'.
  created $dff cell `$procdff$186458' with positive edge clock.
Creating register for signal `\UART_Receiver.\out' using process `\UART_Receiver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:36$2821'.
  created $dff cell `$procdff$186459' with positive edge clock.
Creating register for signal `\UART_Receiver.\done' using process `\UART_Receiver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:36$2821'.
  created $dff cell `$procdff$186460' with positive edge clock.
Creating register for signal `\UART_Receiver.\err' using process `\UART_Receiver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:36$2821'.
  created $dff cell `$procdff$186461' with positive edge clock.
Creating register for signal `\UART_Receiver.\bitIdx' using process `\UART_Receiver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:36$2821'.
  created $dff cell `$procdff$186462' with positive edge clock.
Creating register for signal `\UART_Receiver.\inputSw' using process `\UART_Receiver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:36$2821'.
  created $dff cell `$procdff$186463' with positive edge clock.
Creating register for signal `\UART_Receiver.\clockCount' using process `\UART_Receiver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:36$2821'.
  created $dff cell `$procdff$186464' with positive edge clock.
Creating register for signal `\UART_Receiver.\receivedData' using process `\UART_Receiver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:36$2821'.
  created $dff cell `$procdff$186465' with positive edge clock.
Creating register for signal `\UART_Receiver.$bitselwrite$mask$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:83$2817' using process `\UART_Receiver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:36$2821'.
  created $dff cell `$procdff$186466' with positive edge clock.
Creating register for signal `\UART_Receiver.$bitselwrite$data$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:83$2818' using process `\UART_Receiver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:36$2821'.
  created $dff cell `$procdff$186467' with positive edge clock.
Creating register for signal `\UART_Receiver.$bitselwrite$sel$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:83$2819' using process `\UART_Receiver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:36$2821'.
  created $dff cell `$procdff$186468' with positive edge clock.
Creating register for signal `\UART_Receiver.$lookahead\receivedData$2820' using process `\UART_Receiver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:36$2821'.
  created $dff cell `$procdff$186469' with positive edge clock.
Creating register for signal `\UART.\wr_cr_r1' using process `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:50$2802'.
  created $dff cell `$procdff$186470' with positive edge clock.
Creating register for signal `\UART.\wr_cr_r2' using process `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:50$2802'.
  created $dff cell `$procdff$186471' with positive edge clock.
Creating register for signal `\UART.\wr_max_rate_rx_r1' using process `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:50$2802'.
  created $dff cell `$procdff$186472' with positive edge clock.
Creating register for signal `\UART.\wr_max_rate_rx_r2' using process `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:50$2802'.
  created $dff cell `$procdff$186473' with positive edge clock.
Creating register for signal `\UART.\wr_max_rate_tx_r1' using process `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:50$2802'.
  created $dff cell `$procdff$186474' with positive edge clock.
Creating register for signal `\UART.\wr_max_rate_tx_r2' using process `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:50$2802'.
  created $dff cell `$procdff$186475' with positive edge clock.
Creating register for signal `\UART.\wr_data_r1' using process `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:50$2802'.
  created $dff cell `$procdff$186476' with positive edge clock.
Creating register for signal `\UART.\wr_data_r2' using process `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:50$2802'.
  created $dff cell `$procdff$186477' with positive edge clock.
Creating register for signal `\UART.\txEn_r' using process `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:50$2802'.
  created $dff cell `$procdff$186478' with positive edge clock.
Creating register for signal `\UART.\txStart_r' using process `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:50$2802'.
  created $dff cell `$procdff$186479' with positive edge clock.
Creating register for signal `\UART.\rxEn_r' using process `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:50$2802'.
  created $dff cell `$procdff$186480' with positive edge clock.
Creating register for signal `\UART.\data' using process `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:50$2802'.
  created $dff cell `$procdff$186481' with positive edge clock.
Creating register for signal `\UART.\max_rate_rx_r' using process `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:50$2802'.
  created $dff cell `$procdff$186482' with positive edge clock.
Creating register for signal `\UART.\max_rate_tx_r' using process `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:50$2802'.
  created $dff cell `$procdff$186483' with positive edge clock.
Creating register for signal `\Timer.\en_r' using process `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:53$2782'.
  created $dff cell `$procdff$186484' with positive edge clock.
Creating register for signal `\Timer.\wr_en_r1' using process `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:53$2782'.
  created $dff cell `$procdff$186485' with positive edge clock.
Creating register for signal `\Timer.\wr_en_r2' using process `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:53$2782'.
  created $dff cell `$procdff$186486' with positive edge clock.
Creating register for signal `\Timer.\mtime' using process `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:53$2782'.
  created $dff cell `$procdff$186487' with positive edge clock.
Creating register for signal `\Timer.\mtimecmp' using process `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:53$2782'.
  created $dff cell `$procdff$186488' with positive edge clock.
Creating register for signal `\Timer.\wr_mtimecmp_in_h_r1' using process `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:53$2782'.
  created $dff cell `$procdff$186489' with positive edge clock.
Creating register for signal `\Timer.\wr_mtimecmp_in_h_r2' using process `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:53$2782'.
  created $dff cell `$procdff$186490' with positive edge clock.
Creating register for signal `\Timer.\wr_mtimecmp_in_l_r1' using process `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:53$2782'.
  created $dff cell `$procdff$186491' with positive edge clock.
Creating register for signal `\Timer.\wr_mtimecmp_in_l_r2' using process `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:53$2782'.
  created $dff cell `$procdff$186492' with positive edge clock.
Creating register for signal `\Stepper_Driver.\state' using process `\Stepper_Driver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:37$2769'.
  created $dff cell `$procdff$186493' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\stop' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:108$2705'.
  created $dff cell `$procdff$186494' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\drv_bypass' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:536$2701'.
  created $dff cell `$procdff$186495' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\drv_dir' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:536$2701'.
  created $dff cell `$procdff$186496' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\drv_step' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:533$2700'.
  created $dff cell `$procdff$186497' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\step_timer' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:523$2697'.
  created $dff cell `$procdff$186498' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\steps_left' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:509$2691'.
  created $dff cell `$procdff$186499' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\step_accum' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:485$2688'.
  created $dff cell `$procdff$186500' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\cur_speed' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:437$2678'.
  created $dff cell `$procdff$186501' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\motor_stopped' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:437$2678'.
  created $dff cell `$procdff$186502' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\cur_accel' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:414$2672'.
  created $dff cell `$procdff$186503' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\state' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:290$2654'.
  created $dff cell `$procdff$186504' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\phase_count' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:290$2654'.
  created $dff cell `$procdff$186505' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\busy' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:273$2645'.
  created $dff cell `$procdff$186506' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\did_last_step' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:273$2645'.
  created $dff cell `$procdff$186507' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\move_done' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:273$2645'.
  created $dff cell `$procdff$186508' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\was_busy' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:273$2645'.
  created $dff cell `$procdff$186509' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\rdata' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:254$2644'.
  created $dff cell `$procdff$186510' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\done' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:246$2641'.
  created $dff cell `$procdff$186511' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\do_move' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:246$2641'.
  created $dff cell `$procdff$186512' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\zero_clear' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:226$2637'.
  created $dff cell `$procdff$186513' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\zero_stop' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:226$2637'.
  created $dff cell `$procdff$186514' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\dir' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:226$2637'.
  created $dff cell `$procdff$186515' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\bypass' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:226$2637'.
  created $dff cell `$procdff$186516' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\total_steps' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:226$2637'.
  created $dff cell `$procdff$186517' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\jerk' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:226$2637'.
  created $dff cell `$procdff$186518' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\c_jerk_dur' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:226$2637'.
  created $dff cell `$procdff$186519' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\c_accel_dur' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:226$2637'.
  created $dff cell `$procdff$186520' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\clk_div' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:161$2632'.
  created $dff cell `$procdff$186521' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\start' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:161$2632'.
  created $dff cell `$procdff$186522' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\dir' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:161$2632'.
  created $dff cell `$procdff$186523' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\bypass' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:161$2632'.
  created $dff cell `$procdff$186524' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\estop' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:161$2632'.
  created $dff cell `$procdff$186525' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\swstop' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:161$2632'.
  created $dff cell `$procdff$186526' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\total_steps' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:161$2632'.
  created $dff cell `$procdff$186527' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\jerk' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:161$2632'.
  created $dff cell `$procdff$186528' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\c_jerk_dur' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:161$2632'.
  created $dff cell `$procdff$186529' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\c_accel_dur' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:161$2632'.
  created $dff cell `$procdff$186530' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\raddr' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:161$2632'.
  created $dff cell `$procdff$186531' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\wr_cr_r1' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:161$2632'.
  created $dff cell `$procdff$186532' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\wr_cr_r2' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:161$2632'.
  created $dff cell `$procdff$186533' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\wr_start_r1' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:161$2632'.
  created $dff cell `$procdff$186534' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\wr_start_r2' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:161$2632'.
  created $dff cell `$procdff$186535' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\wr_stop_r1' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:161$2632'.
  created $dff cell `$procdff$186536' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\wr_stop_r2' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:161$2632'.
  created $dff cell `$procdff$186537' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\wr_total_steps_r1' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:161$2632'.
  created $dff cell `$procdff$186538' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\wr_total_steps_r2' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:161$2632'.
  created $dff cell `$procdff$186539' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\wr_jerk_r1' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:161$2632'.
  created $dff cell `$procdff$186540' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\wr_jerk_r2' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:161$2632'.
  created $dff cell `$procdff$186541' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\wr_c_jerk_dur_r1' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:161$2632'.
  created $dff cell `$procdff$186542' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\wr_c_jerk_dur_r2' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:161$2632'.
  created $dff cell `$procdff$186543' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\wr_c_accel_dur_r1' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:161$2632'.
  created $dff cell `$procdff$186544' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\wr_c_accel_dur_r2' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:161$2632'.
  created $dff cell `$procdff$186545' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\wr_raddr_r1' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:161$2632'.
  created $dff cell `$procdff$186546' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\wr_raddr_r2' using process `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:161$2632'.
  created $dff cell `$procdff$186547' with positive edge clock.
Creating register for signal `\SPI_Master_With_Multiple_CS.\o_RX_Count' using process `\SPI_Master_With_Multiple_CS.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:194$2591'.
  created $dff cell `$procdff$186548' with positive edge clock.
Creating register for signal `\SPI_Master_With_Multiple_CS.\r_SM_CS' using process `\SPI_Master_With_Multiple_CS.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:120$2577'.
  created $dff cell `$procdff$186549' with positive edge clock.
Creating register for signal `\SPI_Master_With_Multiple_CS.\r_CS_n' using process `\SPI_Master_With_Multiple_CS.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:120$2577'.
  created $dff cell `$procdff$186550' with positive edge clock.
Creating register for signal `\SPI_Master_With_Multiple_CS.\r_SPI_CS_en' using process `\SPI_Master_With_Multiple_CS.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:120$2577'.
  created $dff cell `$procdff$186551' with positive edge clock.
Creating register for signal `\SPI_Master_With_Multiple_CS.\TX_DV_1' using process `\SPI_Master_With_Multiple_CS.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:120$2577'.
  created $dff cell `$procdff$186552' with positive edge clock.
Creating register for signal `\SPI_Master_With_Multiple_CS.\TX_DV_2' using process `\SPI_Master_With_Multiple_CS.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:120$2577'.
  created $dff cell `$procdff$186553' with positive edge clock.
Creating register for signal `\SPI_Master_With_Multiple_CS.\r_CS_Inactive_Count' using process `\SPI_Master_With_Multiple_CS.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:120$2577'.
  created $dff cell `$procdff$186554' with positive edge clock.
Creating register for signal `\SPI_Master_With_Multiple_CS.\r_TX_Count' using process `\SPI_Master_With_Multiple_CS.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:120$2577'.
  created $dff cell `$procdff$186555' with positive edge clock.
Creating register for signal `\SPI_Master_With_Multiple_CS.$fordecl_block$2573.i' using process `\SPI_Master_With_Multiple_CS.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:120$2577'.
  created $dff cell `$procdff$186556' with positive edge clock.
Creating register for signal `\SPI_Master.\o_SPI_Clk' using process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:253$2566'.
  created $dff cell `$procdff$186557' with positive edge clock.
Creating register for signal `\SPI_Master.\o_RX_DV' using process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:221$2532'.
  created $dff cell `$procdff$186558' with positive edge clock.
Creating register for signal `\SPI_Master.\o_RX_Data' using process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:221$2532'.
  created $dff cell `$procdff$186559' with positive edge clock.
Creating register for signal `\SPI_Master.\r_RX_Bit_Count' using process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:221$2532'.
  created $dff cell `$procdff$186560' with positive edge clock.
Creating register for signal `\SPI_Master.$bitselwrite$mask$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:241$2488' using process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:221$2532'.
  created $dff cell `$procdff$186561' with positive edge clock.
Creating register for signal `\SPI_Master.$bitselwrite$data$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:241$2489' using process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:221$2532'.
  created $dff cell `$procdff$186562' with positive edge clock.
Creating register for signal `\SPI_Master.$bitselwrite$sel$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:241$2490' using process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:221$2532'.
  created $dff cell `$procdff$186563' with positive edge clock.
Creating register for signal `\SPI_Master.$lookahead\o_RX_Data$2531' using process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:221$2532'.
  created $dff cell `$procdff$186564' with positive edge clock.
Creating register for signal `\SPI_Master.\o_SPI_MOSI' using process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:191$2519'.
  created $dff cell `$procdff$186565' with positive edge clock.
Creating register for signal `\SPI_Master.\r_TX_Bit_Count' using process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:191$2519'.
  created $dff cell `$procdff$186566' with positive edge clock.
Creating register for signal `\SPI_Master.\r_TX_DV' using process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:171$2517'.
  created $dff cell `$procdff$186567' with positive edge clock.
Creating register for signal `\SPI_Master.\r_TX_Data' using process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:171$2517'.
  created $dff cell `$procdff$186568' with positive edge clock.
Creating register for signal `\SPI_Master.\r1_wr_cr' using process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:101$2501'.
  created $dff cell `$procdff$186569' with positive edge clock.
Creating register for signal `\SPI_Master.\r2_wr_cr' using process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:101$2501'.
  created $dff cell `$procdff$186570' with positive edge clock.
Creating register for signal `\SPI_Master.\o_TX_Ready' using process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:101$2501'.
  created $dff cell `$procdff$186571' with positive edge clock.
Creating register for signal `\SPI_Master.\r1_wr_data' using process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:101$2501'.
  created $dff cell `$procdff$186572' with positive edge clock.
Creating register for signal `\SPI_Master.\r2_wr_data' using process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:101$2501'.
  created $dff cell `$procdff$186573' with positive edge clock.
Creating register for signal `\SPI_Master.\r_spi_mode' using process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:101$2501'.
  created $dff cell `$procdff$186574' with positive edge clock.
Creating register for signal `\SPI_Master.\r_ticks_per_half_bit' using process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:101$2501'.
  created $dff cell `$procdff$186575' with positive edge clock.
Creating register for signal `\SPI_Master.\r_SPI_Clk_Count' using process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:101$2501'.
  created $dff cell `$procdff$186576' with positive edge clock.
Creating register for signal `\SPI_Master.\r_SPI_Clk' using process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:101$2501'.
  created $dff cell `$procdff$186577' with positive edge clock.
Creating register for signal `\SPI_Master.\r_SPI_Clk_Edges' using process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:101$2501'.
  created $dff cell `$procdff$186578' with positive edge clock.
Creating register for signal `\SPI_Master.\r_Leading_Edge' using process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:101$2501'.
  created $dff cell `$procdff$186579' with positive edge clock.
Creating register for signal `\SPI_Master.\r_Trailing_Edge' using process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:101$2501'.
  created $dff cell `$procdff$186580' with positive edge clock.
Creating register for signal `\SPI_Master.\r_TX_data_length' using process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:101$2501'.
  created $dff cell `$procdff$186581' with positive edge clock.
Creating register for signal `\SPI_Master.\r_RX_data_length' using process `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:101$2501'.
  created $dff cell `$procdff$186582' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\count' using process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:155$2464'.
  created $dff cell `$procdff$186583' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\calib_stop_motor' using process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:155$2464'.
  created $dff cell `$procdff$186584' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\calib_finished' using process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:155$2464'.
  created $dff cell `$procdff$186585' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\thresh_reached' using process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:155$2464'.
  created $dff cell `$procdff$186586' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\count_wr_reg1' using process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:155$2464'.
  created $dff cell `$procdff$186587' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\count_wr_reg2' using process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:155$2464'.
  created $dff cell `$procdff$186588' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\calib_state' using process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:155$2464'.
  created $dff cell `$procdff$186589' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\thresh_reached' using process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:145$2462'.
  created $dff cell `$procdff$186590' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\calib_stop_motor' using process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:108$2460'.
  created $dff cell `$procdff$186591' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\calib_finished' using process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:108$2460'.
  created $dff cell `$procdff$186592' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\latched_count' using process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:108$2460'.
  created $dff cell `$procdff$186593' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\calib_mode_reg' using process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:108$2460'.
  created $dff cell `$procdff$186594' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\calib_pos' using process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:108$2460'.
  created $dff cell `$procdff$186595' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\calib_state' using process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:108$2460'.
  created $dff cell `$procdff$186596' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\quadA_delayed' using process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:98$2459'.
  created $dff cell `$procdff$186597' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\quadB_delayed' using process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:98$2459'.
  created $dff cell `$procdff$186598' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\clk_div' using process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:83$2456'.
  created $dff cell `$procdff$186599' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\thresh_wr_reg1' using process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:83$2456'.
  created $dff cell `$procdff$186600' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\thresh_wr_reg2' using process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:83$2456'.
  created $dff cell `$procdff$186601' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\cr_wr_reg1' using process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:83$2456'.
  created $dff cell `$procdff$186602' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\cr_wr_reg2' using process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:83$2456'.
  created $dff cell `$procdff$186603' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\calib_mode_reg' using process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:83$2456'.
  created $dff cell `$procdff$186604' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\calib_motor_stopped_reg' using process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:83$2456'.
  created $dff cell `$procdff$186605' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\count_thresh_reg' using process `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:83$2456'.
  created $dff cell `$procdff$186606' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\state' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:150$5831'.
  created $dff cell `$procdff$186607' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\o_miso_data' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:150$5831'.
  created $dff cell `$procdff$186608' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\o_busy' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:150$5831'.
  created $dff cell `$procdff$186609' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\scl_out' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:150$5831'.
  created $dff cell `$procdff$186610' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\saved_device_addr' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:150$5831'.
  created $dff cell `$procdff$186611' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\saved_reg_addr' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:150$5831'.
  created $dff cell `$procdff$186612' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\saved_mosi_data' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:150$5831'.
  created $dff cell `$procdff$186613' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\post_state' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:150$5831'.
  created $dff cell `$procdff$186614' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\proc_counter' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:150$5831'.
  created $dff cell `$procdff$186615' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\bit_counter' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:150$5831'.
  created $dff cell `$procdff$186616' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\sda_out' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:150$5831'.
  created $dff cell `$procdff$186617' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\post_sda_out' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:150$5831'.
  created $dff cell `$procdff$186618' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\ack_recieved' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:150$5831'.
  created $dff cell `$procdff$186619' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\enable' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:150$5831'.
  created $dff cell `$procdff$186620' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\rw' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:150$5831'.
  created $dff cell `$procdff$186621' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\clk_div' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:150$5831'.
  created $dff cell `$procdff$186622' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$bitselwrite$mask$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:508$5795' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:150$5831'.
  created $dff cell `$procdff$186623' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$bitselwrite$data$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:508$5796' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:150$5831'.
  created $dff cell `$procdff$186624' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$bitselwrite$sel$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:508$5797' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:150$5831'.
  created $dff cell `$procdff$186625' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$bitselwrite$mask$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:539$5798' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:150$5831'.
  created $dff cell `$procdff$186626' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$bitselwrite$data$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:539$5799' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:150$5831'.
  created $dff cell `$procdff$186627' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$bitselwrite$sel$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:539$5800' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:150$5831'.
  created $dff cell `$procdff$186628' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$lookahead\o_miso_data$5830' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:150$5831'.
  created $dff cell `$procdff$186629' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\divider_counter' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:134$5826'.
  created $dff cell `$procdff$186630' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\r1_wr_cr' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:85$5801'.
  created $dff cell `$procdff$186631' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\r2_wr_cr' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:85$5801'.
  created $dff cell `$procdff$186632' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\r1_wr_mosi_data' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:85$5801'.
  created $dff cell `$procdff$186633' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\r2_wr_mosi_data' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:85$5801'.
  created $dff cell `$procdff$186634' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\r1_wr_reg_addr' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:85$5801'.
  created $dff cell `$procdff$186635' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\r2_wr_reg_addr' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:85$5801'.
  created $dff cell `$procdff$186636' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\r1_wr_dev_addr' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:85$5801'.
  created $dff cell `$procdff$186637' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\r2_wr_dev_addr' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:85$5801'.
  created $dff cell `$procdff$186638' with positive edge clock.
Creating register for signal `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.\pwm_period_div_r' using process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:76$5782'.
  created $dff cell `$procdff$186639' with positive edge clock.
Creating register for signal `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.\mod_setpoint_r' using process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:76$5782'.
  created $dff cell `$procdff$186640' with positive edge clock.
Creating register for signal `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.\en_r' using process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:76$5782'.
  created $dff cell `$procdff$186641' with positive edge clock.
Creating register for signal `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.\wr_en_r1' using process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:76$5782'.
  created $dff cell `$procdff$186642' with positive edge clock.
Creating register for signal `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.\wr_en_r2' using process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:76$5782'.
  created $dff cell `$procdff$186643' with positive edge clock.
Creating register for signal `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.\wr_pwm_period_div_r1' using process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:76$5782'.
  created $dff cell `$procdff$186644' with positive edge clock.
Creating register for signal `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.\wr_pwm_period_div_r2' using process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:76$5782'.
  created $dff cell `$procdff$186645' with positive edge clock.
Creating register for signal `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.\wr_mod_setpoint_r1' using process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:76$5782'.
  created $dff cell `$procdff$186646' with positive edge clock.
Creating register for signal `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.\wr_mod_setpoint_r2' using process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:76$5782'.
  created $dff cell `$procdff$186647' with positive edge clock.
Creating register for signal `$paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000.\out' using process `$paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_divider.sv:34$5772'.
  created $dff cell `$procdff$186648' with positive edge clock.
Creating register for signal `\GPIO.\INTR' using process `\GPIO.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/GPIO.sv:88$1624'.
  created $dff cell `$procdff$186649' with positive edge clock.
Creating register for signal `\GPIO.\IN_last' using process `\GPIO.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/GPIO.sv:88$1624'.
  created $dff cell `$procdff$186650' with positive edge clock.
Creating register for signal `\GPIO.\irqres_reg1' using process `\GPIO.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/GPIO.sv:79$1621'.
  created $dff cell `$procdff$186651' with positive edge clock.
Creating register for signal `\GPIO.\irqres_reg2' using process `\GPIO.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/GPIO.sv:79$1621'.
  created $dff cell `$procdff$186652' with positive edge clock.
Creating register for signal `\BaudRateGenerator.\rxClk' using process `\BaudRateGenerator.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:24$1607'.
  created $dff cell `$procdff$186653' with positive edge clock.
Creating register for signal `\BaudRateGenerator.\txClk' using process `\BaudRateGenerator.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:24$1607'.
  created $dff cell `$procdff$186654' with positive edge clock.
Creating register for signal `\BaudRateGenerator.\rxCounter' using process `\BaudRateGenerator.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:24$1607'.
  created $dff cell `$procdff$186655' with positive edge clock.
Creating register for signal `\BaudRateGenerator.\txCounter' using process `\BaudRateGenerator.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:24$1607'.
  created $dff cell `$procdff$186656' with positive edge clock.
Creating register for signal `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.\start_strobe' using process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:99$5759'.
  created $dff cell `$procdff$186657' with positive edge clock.
Creating register for signal `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.\seq_cntr' using process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:99$5759'.
  created $dff cell `$procdff$186658' with positive edge clock.
Creating register for signal `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.\cntr_low_buf' using process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:99$5759'.
  created $dff cell `$procdff$186659' with positive edge clock.
Creating register for signal `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.\en_r' using process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:81$5755'.
  created $dff cell `$procdff$186660' with positive edge clock.
Creating register for signal `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.\seq_cntr_0_d1' using process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:81$5755'.
  created $dff cell `$procdff$186661' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\state' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186662' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\p_int' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186663' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\p_mcause' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186664' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\start_ind' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186665' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\end_ind' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186666' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\queue_full' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186667' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\cnt' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186668' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\temp_end_ind' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186669' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\full_q' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186670' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$fordecl_block$521.i' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186671' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$fordecl_block$523.i' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186672' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[0]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186673' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[1]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186674' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[2]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186675' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[3]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186676' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[4]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186677' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[5]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186678' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[6]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186679' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[7]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186680' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[8]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186681' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[9]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186682' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[10]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186683' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[11]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186684' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[12]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186685' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[13]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186686' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[14]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186687' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[15]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186688' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[16]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186689' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[17]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186690' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[18]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186691' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[19]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186692' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[20]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186693' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[21]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186694' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[22]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186695' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[23]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186696' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[24]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186697' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[25]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186698' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[26]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186699' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[27]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186700' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[28]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186701' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[29]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186702' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[30]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186703' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[31]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186704' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[32]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186705' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[33]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186706' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[34]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186707' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[35]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186708' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[36]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186709' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[37]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186710' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[38]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186711' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[39]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186712' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[40]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186713' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[41]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186714' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[42]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186715' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[43]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186716' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[44]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186717' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[45]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186718' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[46]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186719' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[47]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186720' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[48]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186721' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[49]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186722' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[50]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186723' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[51]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186724' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[52]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186725' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.\inter_queue[53]' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186726' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:82$4672_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186727' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:82$4672_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186728' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4673_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186729' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4673_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186730' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4674_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186731' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4674_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186732' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4675_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186733' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4675_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186734' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4676_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186735' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4676_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186736' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4677_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186737' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4677_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186738' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4678_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186739' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4678_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186740' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4679_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186741' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4679_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186742' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4680_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186743' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4680_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186744' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4681_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186745' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4681_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186746' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4682_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186747' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4682_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186748' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4683_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186749' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4683_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186750' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4684_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186751' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4684_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186752' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4685_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186753' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4685_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186754' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4686_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186755' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4686_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186756' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4687_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186757' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4687_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186758' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4688_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186759' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4688_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186760' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4689_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186761' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4689_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186762' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4690_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186763' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4690_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186764' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4691_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186765' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4691_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186766' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4692_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186767' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4692_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186768' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4693_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186769' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4693_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186770' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4694_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186771' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4694_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186772' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4695_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186773' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4695_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186774' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4696_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186775' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4696_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186776' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4697_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186777' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4697_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186778' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4698_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186779' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4698_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186780' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4699_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186781' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4699_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186782' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4700_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186783' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4700_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186784' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4701_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186785' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4701_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186786' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4702_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186787' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4702_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186788' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4703_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186789' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4703_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186790' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4704_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186791' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4704_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186792' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4705_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186793' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4705_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186794' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4706_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186795' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4706_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186796' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4707_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186797' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4707_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186798' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4708_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186799' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4708_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186800' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4709_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186801' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4709_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186802' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4710_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186803' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4710_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186804' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4711_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186805' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4711_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186806' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4712_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186807' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4712_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186808' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4713_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186809' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4713_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186810' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4714_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186811' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4714_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186812' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4715_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186813' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4715_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186814' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4716_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186815' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4716_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186816' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4717_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186817' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4717_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186818' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4718_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186819' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4718_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186820' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4719_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186821' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4719_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186822' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4720_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186823' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4720_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186824' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4721_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186825' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4721_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186826' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4722_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186827' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4722_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186828' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4723_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186829' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4723_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186830' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4724_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186831' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4724_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186832' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4725_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186833' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4725_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186834' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4726_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186835' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_wr$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$4726_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186836' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_rd$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:107$4727_ADDR' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186837' with positive edge clock.
Creating register for signal `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$mem2reg_rd$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:107$4727_DATA' using process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
  created $dff cell `$procdff$186838' with positive edge clock.
Creating register for signal `\mem_slice_stage.\valid_o' using process `\mem_slice_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:108$496'.
  created $dff cell `$procdff$186839' with positive edge clock.
Creating register for signal `\mem_slice_stage.\reg_meta_o' using process `\mem_slice_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:108$496'.
  created $dff cell `$procdff$186840' with positive edge clock.
Creating register for signal `\mem_slice_stage.\mem_state_o' using process `\mem_slice_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:108$496'.
  created $dff cell `$procdff$186841' with positive edge clock.
Creating register for signal `\fetch_stage.\valid_o' using process `\fetch_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/fetch_stage.sv:98$463'.
  created $dff cell `$procdff$186842' with positive edge clock.
Creating register for signal `\fetch_stage.\fetch_state_o' using process `\fetch_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/fetch_stage.sv:98$463'.
  created $dff cell `$procdff$186843' with positive edge clock.
Creating register for signal `\fetch_stage.\target_saved' using process `\fetch_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/fetch_stage.sv:66$458'.
  created $dff cell `$procdff$186844' with positive edge clock.
Creating register for signal `\fetch_stage.\branch_ctrl_saved' using process `\fetch_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/fetch_stage.sv:66$458'.
  created $dff cell `$procdff$186845' with positive edge clock.
Creating register for signal `\fetch_stage.\target_sel_saved' using process `\fetch_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/fetch_stage.sv:66$458'.
  created $dff cell `$procdff$186846' with positive edge clock.
Creating register for signal `\exec_stage.\valid_o' using process `\exec_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/exec_stage.sv:153$448'.
  created $dff cell `$procdff$186847' with positive edge clock.
Creating register for signal `\exec_stage.\reg_meta_o' using process `\exec_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/exec_stage.sv:153$448'.
  created $dff cell `$procdff$186848' with positive edge clock.
Creating register for signal `\exec_stage.\exec_state_o' using process `\exec_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/exec_stage.sv:153$448'.
  created $dff cell `$procdff$186849' with positive edge clock.
Creating register for signal `\exec_stage.\last_dmem_addr' using process `\exec_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/exec_stage.sv:132$441'.
  created $dff cell `$procdff$186850' with positive edge clock.
Creating register for signal `\decode_stage.\valid_o' using process `\decode_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/decode_stage.sv:109$422'.
  created $dff cell `$procdff$186851' with positive edge clock.
Creating register for signal `\decode_stage.\decode_state_o' using process `\decode_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/decode_stage.sv:109$422'.
  created $dff cell `$procdff$186852' with positive edge clock.
Creating register for signal `\decode_stage.\reg_meta_o' using process `\decode_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/decode_stage.sv:109$422'.
  created $dff cell `$procdff$186853' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_ADDR' using process `\reg_file.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:44$401'.
  created $dff cell `$procdff$186854' with negative edge clock.
Creating register for signal `\reg_file.$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_DATA' using process `\reg_file.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:44$401'.
  created $dff cell `$procdff$186855' with negative edge clock.
Creating register for signal `\reg_file.$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN' using process `\reg_file.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:44$401'.
  created $dff cell `$procdff$186856' with negative edge clock.
Creating register for signal `\prog_cntr.\last_pc' using process `\prog_cntr.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/prog_cntr.sv:49$390'.
  created $dff cell `$procdff$186857' with positive edge clock.
Creating register for signal `\prog_cntr.\pc_raw' using process `\prog_cntr.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/prog_cntr.sv:49$390'.
  created $dff cell `$procdff$186858' with positive edge clock.
Creating register for signal `\obi_req_driver.\PS' using process `\obi_req_driver.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:80$368'.
  created $dff cell `$procdff$186859' with positive edge clock.
Creating register for signal `\obi_req_driver.\stall_o' using process `\obi_req_driver.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:52$359'.
  created $dff cell `$procdff$186860' with negative edge clock.
Creating register for signal `\obi_req_driver.\stall_next' using process `\obi_req_driver.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:52$359'.
  created $dff cell `$procdff$186861' with negative edge clock.
Creating register for signal `\hazard_unit.\PS' using process `\hazard_unit.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/hazard_unit.sv:110$343'.
  created $dff cell `$procdff$186862' with positive edge clock.
Creating register for signal `\csr.\p_int_read_o' using process `\csr.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/csr.sv:128$252'.
  created $dff cell `$procdff$186863' with positive edge clock.
Creating register for signal `\csr.\int_state' using process `\csr.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/csr.sv:128$252'.
  created $dff cell `$procdff$186864' with positive edge clock.
Creating register for signal `\csr.\mstatus' using process `\csr.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/csr.sv:128$252'.
  created $dff cell `$procdff$186865' with positive edge clock.
Creating register for signal `\csr.\mie' using process `\csr.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/csr.sv:128$252'.
  created $dff cell `$procdff$186866' with positive edge clock.
Creating register for signal `\csr.\mtvec' using process `\csr.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/csr.sv:128$252'.
  created $dff cell `$procdff$186867' with positive edge clock.
Creating register for signal `\csr.\mepc' using process `\csr.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/csr.sv:128$252'.
  created $dff cell `$procdff$186868' with positive edge clock.
Creating register for signal `\csr.\mcause' using process `\csr.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/csr.sv:128$252'.
  created $dff cell `$procdff$186869' with positive edge clock.
Creating register for signal `\spimemio_xfer.\flash_csb' using process `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:543$210'.
  created $dff cell `$procdff$186870' with positive edge clock.
Creating register for signal `\spimemio_xfer.\flash_clk' using process `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:543$210'.
  created $dff cell `$procdff$186871' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_dspi' using process `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:543$210'.
  created $dff cell `$procdff$186872' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_ddr' using process `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:543$210'.
  created $dff cell `$procdff$186873' with positive edge clock.
Creating register for signal `\spimemio_xfer.\obuffer' using process `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:543$210'.
  created $dff cell `$procdff$186874' with positive edge clock.
Creating register for signal `\spimemio_xfer.\ibuffer' using process `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:543$210'.
  created $dff cell `$procdff$186875' with positive edge clock.
Creating register for signal `\spimemio_xfer.\count' using process `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:543$210'.
  created $dff cell `$procdff$186876' with positive edge clock.
Creating register for signal `\spimemio_xfer.\dummy_count' using process `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:543$210'.
  created $dff cell `$procdff$186877' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_cont' using process `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:543$210'.
  created $dff cell `$procdff$186878' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_qspi' using process `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:543$210'.
  created $dff cell `$procdff$186879' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_rd' using process `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:543$210'.
  created $dff cell `$procdff$186880' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_tag' using process `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:543$210'.
  created $dff cell `$procdff$186881' with positive edge clock.
Creating register for signal `\spimemio_xfer.\fetch' using process `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:543$210'.
  created $dff cell `$procdff$186882' with positive edge clock.
Creating register for signal `\spimemio_xfer.\last_fetch' using process `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:543$210'.
  created $dff cell `$procdff$186883' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_ddr_q' using process `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:444$177'.
  created $dff cell `$procdff$186884' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_tag_q' using process `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:444$177'.
  created $dff cell `$procdff$186885' with positive edge clock.
Creating register for signal `\spimemio.\rdata' using process `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:215$156'.
  created $dff cell `$procdff$186886' with positive edge clock.
Creating register for signal `\spimemio.\xfer_resetn' using process `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:215$156'.
  created $dff cell `$procdff$186887' with positive edge clock.
Creating register for signal `\spimemio.\din_valid' using process `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:215$156'.
  created $dff cell `$procdff$186888' with positive edge clock.
Creating register for signal `\spimemio.\din_data' using process `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:215$156'.
  created $dff cell `$procdff$186889' with positive edge clock.
Creating register for signal `\spimemio.\din_tag' using process `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:215$156'.
  created $dff cell `$procdff$186890' with positive edge clock.
Creating register for signal `\spimemio.\din_cont' using process `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:215$156'.
  created $dff cell `$procdff$186891' with positive edge clock.
Creating register for signal `\spimemio.\din_qspi' using process `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:215$156'.
  created $dff cell `$procdff$186892' with positive edge clock.
Creating register for signal `\spimemio.\din_ddr' using process `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:215$156'.
  created $dff cell `$procdff$186893' with positive edge clock.
Creating register for signal `\spimemio.\din_rd' using process `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:215$156'.
  created $dff cell `$procdff$186894' with positive edge clock.
Creating register for signal `\spimemio.\buffer' using process `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:215$156'.
  created $dff cell `$procdff$186895' with positive edge clock.
Creating register for signal `\spimemio.\rd_addr' using process `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:215$156'.
  created $dff cell `$procdff$186896' with positive edge clock.
Creating register for signal `\spimemio.\rd_valid' using process `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:215$156'.
  created $dff cell `$procdff$186897' with positive edge clock.
Creating register for signal `\spimemio.\rd_wait' using process `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:215$156'.
  created $dff cell `$procdff$186898' with positive edge clock.
Creating register for signal `\spimemio.\rd_inc' using process `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:215$156'.
  created $dff cell `$procdff$186899' with positive edge clock.
Creating register for signal `\spimemio.\state' using process `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:215$156'.
  created $dff cell `$procdff$186900' with positive edge clock.
Creating register for signal `\spimemio.\xfer_io0_90' using process `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:159$138'.
  created $dff cell `$procdff$186901' with negative edge clock.
Creating register for signal `\spimemio.\xfer_io1_90' using process `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:159$138'.
  created $dff cell `$procdff$186902' with negative edge clock.
Creating register for signal `\spimemio.\xfer_io2_90' using process `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:159$138'.
  created $dff cell `$procdff$186903' with negative edge clock.
Creating register for signal `\spimemio.\xfer_io3_90' using process `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:159$138'.
  created $dff cell `$procdff$186904' with negative edge clock.
Creating register for signal `\spimemio.\softreset' using process `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:107$134'.
  created $dff cell `$procdff$186905' with positive edge clock.
Creating register for signal `\spimemio.\config_en' using process `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:107$134'.
  created $dff cell `$procdff$186906' with positive edge clock.
Creating register for signal `\spimemio.\config_ddr' using process `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:107$134'.
  created $dff cell `$procdff$186907' with positive edge clock.
Creating register for signal `\spimemio.\config_qspi' using process `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:107$134'.
  created $dff cell `$procdff$186908' with positive edge clock.
Creating register for signal `\spimemio.\config_cont' using process `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:107$134'.
  created $dff cell `$procdff$186909' with positive edge clock.
Creating register for signal `\spimemio.\config_dummy' using process `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:107$134'.
  created $dff cell `$procdff$186910' with positive edge clock.
Creating register for signal `\spimemio.\config_oe' using process `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:107$134'.
  created $dff cell `$procdff$186911' with positive edge clock.
Creating register for signal `\spimemio.\config_csb' using process `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:107$134'.
  created $dff cell `$procdff$186912' with positive edge clock.
Creating register for signal `\spimemio.\config_clk' using process `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:107$134'.
  created $dff cell `$procdff$186913' with positive edge clock.
Creating register for signal `\spimemio.\config_do' using process `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:107$134'.
  created $dff cell `$procdff$186914' with positive edge clock.
Creating register for signal `\obi_qspi_controller.\obi_rvalid_o' using process `\obi_qspi_controller.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/obi_qspi_controller.sv:79$116'.
  created $dff cell `$procdff$186915' with positive edge clock.
Creating register for signal `\obi_qspi_controller.\obi_rdata_o' using process `\obi_qspi_controller.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/obi_qspi_controller.sv:79$116'.
  created $dff cell `$procdff$186916' with positive edge clock.
Creating register for signal `\obi_qspi_controller.\read_in_progress' using process `\obi_qspi_controller.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/obi_qspi_controller.sv:49$97'.
  created $dff cell `$procdff$186917' with positive edge clock.
Creating register for signal `\obi_qspi_controller.\addr_latched' using process `\obi_qspi_controller.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/obi_qspi_controller.sv:49$97'.
  created $dff cell `$procdff$186918' with positive edge clock.
Creating register for signal `\sram_wrap.\cs_data_prev' using process `\sram_wrap.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:130$4551'.
  created $dff cell `$procdff$186919' with positive edge clock.
Creating register for signal `\sram_wrap.\cs_inst_prev' using process `\sram_wrap.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:130$4551'.
  created $dff cell `$procdff$186920' with positive edge clock.
Creating register for signal `\sram_wrap.\sram_d_rvalid_o' using process `\sram_wrap.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:55$4356'.
  created $dff cell `$procdff$186921' with positive edge clock.
Creating register for signal `\sram_wrap.\sram_i_rvalid_o' using process `\sram_wrap.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:55$4356'.
  created $dff cell `$procdff$186922' with positive edge clock.
Creating register for signal `\wb_to_obi.\write_completed' using process `\wb_to_obi.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/wb_to_obi.sv:46$74'.
  created $dff cell `$procdff$186923' with positive edge clock.
Creating register for signal `\wb_to_obi.\read_outstanding' using process `\wb_to_obi.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/wb_to_obi.sv:34$68'.
  created $dff cell `$procdff$186924' with positive edge clock.
Creating register for signal `\obi_mux_2_to_1.\pri_read_outstanding' using process `\obi_mux_2_to_1.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_mux_2_to_1.sv:130$60'.
  created $dff cell `$procdff$186925' with positive edge clock.
Creating register for signal `\obi_mux_2_to_1.\sec_read_outstanding' using process `\obi_mux_2_to_1.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_mux_2_to_1.sv:130$60'.
  created $dff cell `$procdff$186926' with positive edge clock.

74. Executing PROC_MEMWR pass (convert process memory writes to cells).

75. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4252'.
Removing empty process `bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:150$4151'.
Found and cleaned up 2 empty switches in `\bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4140'.
Removing empty process `bootloader.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:0$4140'.
Removing empty process `soc.$proc$./designs/CARPSoC/clam-soc/rtl/soc/soc.sv:0$4032'.
Removing empty process `soc.$proc$./designs/CARPSoC/clam-soc/rtl/soc/soc.sv:0$4030'.
Found and cleaned up 1 empty switch in `\soc.$proc$./designs/CARPSoC/clam-soc/rtl/soc/soc.sv:0$4025'.
Removing empty process `soc.$proc$./designs/CARPSoC/clam-soc/rtl/soc/soc.sv:0$4025'.
Removing empty process `peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7298'.
Removing empty process `peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7272'.
Removing empty process `peripheral_unit.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/peripheral_unit.sv:0$7270'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:569$6579'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:568$6578'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:566$6577'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:565$6576'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:563$6575'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:562$6574'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:560$6573'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:559$6572'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:557$6571'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:556$6570'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:554$6569'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:553$6568'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:552$6567'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:551$6566'.
Found and cleaned up 54 empty switches in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:730$5983'.
Found and cleaned up 1 empty switch in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:693$5980'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:693$5980'.
Found and cleaned up 1 empty switch in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:630$5959'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:630$5959'.
Found and cleaned up 1 empty switch in `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:0$7363'.
Removing empty process `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:0$7363'.
Found and cleaned up 1 empty switch in `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:0$7362'.
Removing empty process `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:0$7362'.
Found and cleaned up 2 empty switches in `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:152$7360'.
Removing empty process `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:152$7360'.
Removing empty process `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:0$7348'.
Found and cleaned up 1 empty switch in `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:0$7347'.
Removing empty process `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:0$7347'.
Found and cleaned up 4 empty switches in `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:0$7334'.
Removing empty process `$paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:0$7334'.
Removing empty process `clk_div_gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:7$2887'.
Removing empty process `clk_div_gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:0$2886'.
Found and cleaned up 1 empty switch in `\clk_div_gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:8$2882'.
Removing empty process `clk_div_gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:8$2882'.
Removing empty process `UART_Transmitter.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:0$2881'.
Removing empty process `UART_Transmitter.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:23$2880'.
Removing empty process `UART_Transmitter.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:22$2879'.
Removing empty process `UART_Transmitter.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:21$2878'.
Found and cleaned up 3 empty switches in `\UART_Transmitter.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:36$2873'.
Removing empty process `UART_Transmitter.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:36$2873'.
Removing empty process `UART_Receiver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2870'.
Removing empty process `UART_Receiver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:27$2869'.
Removing empty process `UART_Receiver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:26$2868'.
Removing empty process `UART_Receiver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:25$2867'.
Removing empty process `UART_Receiver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:24$2866'.
Found and cleaned up 10 empty switches in `\UART_Receiver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:36$2821'.
Removing empty process `UART_Receiver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:36$2821'.
Removing empty process `UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:43$2816'.
Removing empty process `UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:42$2815'.
Removing empty process `UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:41$2814'.
Removing empty process `UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:40$2813'.
Removing empty process `UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:40$2812'.
Removing empty process `UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:40$2811'.
Removing empty process `UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:39$2810'.
Removing empty process `UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:39$2809'.
Removing empty process `UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:38$2808'.
Removing empty process `UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:38$2807'.
Removing empty process `UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:37$2806'.
Removing empty process `UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:37$2805'.
Removing empty process `UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:36$2804'.
Removing empty process `UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:36$2803'.
Found and cleaned up 4 empty switches in `\UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:50$2802'.
Removing empty process `UART.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART.sv:50$2802'.
Removing empty process `Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:40$2793'.
Removing empty process `Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:40$2792'.
Removing empty process `Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:39$2791'.
Removing empty process `Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:39$2790'.
Removing empty process `Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:38$2789'.
Removing empty process `Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:38$2788'.
Removing empty process `Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:37$2787'.
Removing empty process `Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:35$2786'.
Removing empty process `Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:34$2785'.
Found and cleaned up 5 empty switches in `\Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:53$2782'.
Removing empty process `Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:53$2782'.
Removing empty process `Timer.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:0$2779'.
Removing empty process `Stepper_Driver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:29$2772'.
Removing empty process `Stepper_Driver.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:37$2769'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:519$2754'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:272$2753'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:224$2752'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:147$2751'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:142$2750'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:129$2749'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:127$2748'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:124$2747'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:123$2746'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:121$2745'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:121$2744'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:120$2743'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:120$2742'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:119$2741'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:119$2740'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:118$2739'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:118$2738'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:117$2737'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:117$2736'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:116$2735'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:116$2734'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:115$2733'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:115$2732'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:114$2731'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:114$2730'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:86$2729'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:80$2728'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:79$2727'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:78$2726'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:74$2725'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:73$2724'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:67$2723'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:66$2722'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:65$2721'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:64$2720'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:0$2719'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:0$2718'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:0$2717'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:0$2716'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:0$2715'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:0$2714'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:108$2705'.
Found and cleaned up 2 empty switches in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:536$2701'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:536$2701'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:533$2700'.
Found and cleaned up 3 empty switches in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:523$2697'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:523$2697'.
Found and cleaned up 3 empty switches in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:509$2691'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:509$2691'.
Found and cleaned up 3 empty switches in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:485$2688'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:485$2688'.
Found and cleaned up 6 empty switches in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:437$2678'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:437$2678'.
Found and cleaned up 6 empty switches in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:414$2672'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:414$2672'.
Found and cleaned up 22 empty switches in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:290$2654'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:290$2654'.
Found and cleaned up 2 empty switches in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:273$2645'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:273$2645'.
Found and cleaned up 1 empty switch in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:254$2644'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:254$2644'.
Found and cleaned up 2 empty switches in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:246$2641'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:246$2641'.
Found and cleaned up 2 empty switches in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:226$2637'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:226$2637'.
Found and cleaned up 8 empty switches in `\S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:161$2632'.
Removing empty process `S_Curve_Gen.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:161$2632'.
Removing empty process `SPI_Master_With_Multiple_CS.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:0$2603'.
Found and cleaned up 2 empty switches in `\SPI_Master_With_Multiple_CS.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:194$2591'.
Removing empty process `SPI_Master_With_Multiple_CS.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:194$2591'.
Found and cleaned up 11 empty switches in `\SPI_Master_With_Multiple_CS.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:120$2577'.
Removing empty process `SPI_Master_With_Multiple_CS.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:120$2577'.
Removing empty process `SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:67$2572'.
Removing empty process `SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:66$2571'.
Removing empty process `SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:66$2570'.
Removing empty process `SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:65$2569'.
Removing empty process `SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:65$2568'.
Found and cleaned up 1 empty switch in `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:253$2566'.
Removing empty process `SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:253$2566'.
Found and cleaned up 4 empty switches in `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:221$2532'.
Removing empty process `SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:221$2532'.
Found and cleaned up 4 empty switches in `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:191$2519'.
Removing empty process `SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:191$2519'.
Found and cleaned up 2 empty switches in `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:171$2517'.
Removing empty process `SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:171$2517'.
Found and cleaned up 6 empty switches in `\SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:101$2501'.
Removing empty process `SPI_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:101$2501'.
Removing empty process `Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:76$2487'.
Removing empty process `Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:75$2486'.
Removing empty process `Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:74$2485'.
Removing empty process `Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:73$2484'.
Removing empty process `Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:72$2483'.
Removing empty process `Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:70$2482'.
Removing empty process `Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:69$2481'.
Removing empty process `Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:67$2480'.
Removing empty process `Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:66$2479'.
Removing empty process `Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:64$2478'.
Removing empty process `Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:63$2477'.
Removing empty process `Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:56$2476'.
Removing empty process `Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:56$2475'.
Removing empty process `Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:55$2474'.
Removing empty process `Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:0$2473'.
Removing empty process `Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:0$2472'.
Removing empty process `Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:0$2471'.
Removing empty process `Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:0$2470'.
Removing empty process `Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:0$2469'.
Found and cleaned up 5 empty switches in `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:155$2464'.
Removing empty process `Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:155$2464'.
Found and cleaned up 2 empty switches in `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:145$2462'.
Removing empty process `Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:145$2462'.
Found and cleaned up 6 empty switches in `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:108$2460'.
Removing empty process `Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:108$2460'.
Found and cleaned up 2 empty switches in `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:98$2459'.
Removing empty process `Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:98$2459'.
Found and cleaned up 2 empty switches in `\Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:83$2456'.
Removing empty process `Quad_Enc_Man.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:83$2456'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:129$5958'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:115$5957'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:114$5956'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:113$5955'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:112$5954'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:111$5953'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:110$5952'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:108$5951'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:107$5950'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:106$5949'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:105$5948'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:104$5947'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:103$5946'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:102$5945'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:101$5944'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:83$5943'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:83$5942'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:82$5941'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:82$5940'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:81$5939'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:81$5938'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:80$5937'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:80$5936'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:0$5935'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:0$5934'.
Found and cleaned up 46 empty switches in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:150$5831'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:150$5831'.
Found and cleaned up 2 empty switches in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:134$5826'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:134$5826'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:85$5801'.
Removing empty process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:59$5794'.
Removing empty process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:59$5793'.
Removing empty process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:58$5792'.
Removing empty process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:58$5791'.
Removing empty process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:57$5790'.
Removing empty process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:57$5789'.
Removing empty process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:55$5788'.
Removing empty process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:54$5787'.
Found and cleaned up 3 empty switches in `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:76$5782'.
Removing empty process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:76$5782'.
Found and cleaned up 1 empty switch in `\Mux4_1.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Mux4_1.sv:0$1800'.
Removing empty process `Mux4_1.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Mux4_1.sv:0$1800'.
Removing empty process `$paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_divider.sv:0$5775'.
Found and cleaned up 2 empty switches in `$paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_divider.sv:34$5772'.
Removing empty process `$paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_divider.sv:34$5772'.
Removing empty process `GPIO.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/GPIO.sv:86$1635'.
Removing empty process `GPIO.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/GPIO.sv:44$1634'.
Found and cleaned up 4 empty switches in `\GPIO.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/GPIO.sv:88$1624'.
Removing empty process `GPIO.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/GPIO.sv:88$1624'.
Removing empty process `GPIO.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/GPIO.sv:79$1621'.
Found and cleaned up 1 empty switch in `\DeMux1_4.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/DeMux1_4.sv:0$1617'.
Removing empty process `DeMux1_4.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/DeMux1_4.sv:0$1617'.
Removing empty process `BaudRateGenerator.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:0$1616'.
Removing empty process `BaudRateGenerator.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:17$1615'.
Removing empty process `BaudRateGenerator.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:16$1614'.
Found and cleaned up 2 empty switches in `\BaudRateGenerator.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:24$1607'.
Removing empty process `BaudRateGenerator.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:24$1607'.
Removing empty process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:98$5771'.
Removing empty process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:74$5770'.
Removing empty process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:72$5769'.
Removing empty process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:0$5768'.
Found and cleaned up 3 empty switches in `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:0$5764'.
Removing empty process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:0$5764'.
Found and cleaned up 4 empty switches in `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:99$5759'.
Removing empty process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:99$5759'.
Found and cleaned up 2 empty switches in `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:81$5755'.
Removing empty process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:81$5755'.
Removing empty process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:0$5752'.
Removing empty process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:0$5751'.
Removing empty process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:0$5750'.
Found and cleaned up 175 empty switches in `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
Removing empty process `$paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.$proc$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:64$4728'.
Found and cleaned up 1 empty switch in `\wb_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/wb_stage.sv:0$502'.
Removing empty process `wb_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/wb_stage.sv:0$502'.
Removing empty process `mem_slice_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:0$501'.
Found and cleaned up 2 empty switches in `\mem_slice_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:108$496'.
Removing empty process `mem_slice_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:108$496'.
Found and cleaned up 1 empty switch in `\mem_slice_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:0$495'.
Removing empty process `mem_slice_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:0$495'.
Found and cleaned up 5 empty switches in `\mem_slice_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:0$471'.
Removing empty process `mem_slice_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/mem_slice_stage.sv:0$471'.
Found and cleaned up 2 empty switches in `\fetch_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/fetch_stage.sv:98$463'.
Removing empty process `fetch_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/fetch_stage.sv:98$463'.
Found and cleaned up 3 empty switches in `\fetch_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/fetch_stage.sv:66$458'.
Removing empty process `fetch_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/fetch_stage.sv:66$458'.
Found and cleaned up 1 empty switch in `\fetch_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/fetch_stage.sv:0$457'.
Removing empty process `fetch_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/fetch_stage.sv:0$457'.
Found and cleaned up 1 empty switch in `\fetch_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/fetch_stage.sv:0$456'.
Removing empty process `fetch_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/fetch_stage.sv:0$456'.
Found and cleaned up 2 empty switches in `\exec_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/exec_stage.sv:153$448'.
Removing empty process `exec_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/exec_stage.sv:153$448'.
Found and cleaned up 2 empty switches in `\exec_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/exec_stage.sv:132$441'.
Removing empty process `exec_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/exec_stage.sv:132$441'.
Found and cleaned up 1 empty switch in `\exec_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/exec_stage.sv:0$431'.
Removing empty process `exec_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/exec_stage.sv:0$431'.
Found and cleaned up 1 empty switch in `\exec_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/exec_stage.sv:0$430'.
Removing empty process `exec_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/exec_stage.sv:0$430'.
Found and cleaned up 2 empty switches in `\decode_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/decode_stage.sv:109$422'.
Removing empty process `decode_stage.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/stages/decode_stage.sv:109$422'.
Removing empty process `reg_forwarder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_forwarder.sv:0$410'.
Found and cleaned up 1 empty switch in `\reg_file.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:44$401'.
Removing empty process `reg_file.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:44$401'.
Found and cleaned up 2 empty switches in `\prog_cntr.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/prog_cntr.sv:49$390'.
Removing empty process `prog_cntr.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/prog_cntr.sv:49$390'.
Found and cleaned up 1 empty switch in `\obi_req_driver.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:0$370'.
Removing empty process `obi_req_driver.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:0$370'.
Found and cleaned up 1 empty switch in `\obi_req_driver.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:80$368'.
Removing empty process `obi_req_driver.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:80$368'.
Found and cleaned up 1 empty switch in `\obi_req_driver.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:0$361'.
Removing empty process `obi_req_driver.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:0$361'.
Removing empty process `obi_req_driver.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:52$359'.
Found and cleaned up 1 empty switch in `\mem_prep.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/mem_prep.sv:0$353'.
Removing empty process `mem_prep.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/mem_prep.sv:0$353'.
Removing empty process `immed_gen.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/immed_gen.sv:27$348'.
Removing empty process `hazard_unit.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/hazard_unit.sv:0$345'.
Found and cleaned up 1 empty switch in `\hazard_unit.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/hazard_unit.sv:110$343'.
Removing empty process `hazard_unit.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/hazard_unit.sv:110$343'.
Found and cleaned up 2 empty switches in `\hazard_unit.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/hazard_unit.sv:0$340'.
Removing empty process `hazard_unit.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/hazard_unit.sv:0$340'.
Removing empty process `fwd_unit.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/fwd_unit.sv:0$331'.
Removing empty process `decoder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:232$329'.
Removing empty process `decoder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:227$327'.
Found and cleaned up 1 empty switch in `\decoder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:0$307'.
Removing empty process `decoder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:0$307'.
Found and cleaned up 1 empty switch in `\decoder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:0$292'.
Removing empty process `decoder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:0$292'.
Found and cleaned up 1 empty switch in `\decoder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:0$291'.
Removing empty process `decoder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:0$291'.
Found and cleaned up 3 empty switches in `\decoder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:0$288'.
Removing empty process `decoder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:0$288'.
Found and cleaned up 2 empty switches in `\decoder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:0$287'.
Removing empty process `decoder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:0$287'.
Found and cleaned up 1 empty switch in `\decoder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:0$286'.
Removing empty process `decoder.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:0$286'.
Removing empty process `csr.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/csr.sv:82$285'.
Found and cleaned up 1 empty switch in `\csr.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/csr.sv:0$284'.
Removing empty process `csr.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/csr.sv:0$284'.
Found and cleaned up 18 empty switches in `\csr.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/csr.sv:128$252'.
Removing empty process `csr.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/csr.sv:128$252'.
Found and cleaned up 4 empty switches in `\csr.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/csr.sv:0$247'.
Removing empty process `csr.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/csr.sv:0$247'.
Found and cleaned up 1 empty switch in `\branch_gen.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/branch_gen.sv:0$242'.
Removing empty process `branch_gen.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/branch_gen.sv:0$242'.
Found and cleaned up 1 empty switch in `\alu.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/alu.sv:0$226'.
Removing empty process `alu.$proc$./designs/CARPSoC/clam-soc/core/rtl/core/modules/alu.sv:0$226'.
Found and cleaned up 4 empty switches in `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:543$210'.
Removing empty process `spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:543$210'.
Found and cleaned up 5 empty switches in `\spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:455$186'.
Removing empty process `spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:455$186'.
Removing empty process `spimemio_xfer.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:444$177'.
Found and cleaned up 25 empty switches in `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:215$156'.
Removing empty process `spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:215$156'.
Removing empty process `spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:159$138'.
Found and cleaned up 5 empty switches in `\spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:107$134'.
Removing empty process `spimemio.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:107$134'.
Found and cleaned up 4 empty switches in `\obi_qspi_controller.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/obi_qspi_controller.sv:79$116'.
Removing empty process `obi_qspi_controller.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/obi_qspi_controller.sv:79$116'.
Found and cleaned up 2 empty switches in `\obi_qspi_controller.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/obi_qspi_controller.sv:49$97'.
Removing empty process `obi_qspi_controller.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/obi_qspi_controller.sv:49$97'.
Removing empty process `sram_wrap.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:130$4551'.
Found and cleaned up 96 empty switches in `\sram_wrap.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:0$4357'.
Removing empty process `sram_wrap.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:0$4357'.
Removing empty process `sram_wrap.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:55$4356'.
Removing empty process `sram_wrap.$proc$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:0$4355'.
Removing empty process `wb_to_obi.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/wb_to_obi.sv:46$74'.
Found and cleaned up 3 empty switches in `\wb_to_obi.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/wb_to_obi.sv:34$68'.
Removing empty process `wb_to_obi.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/wb_to_obi.sv:34$68'.
Found and cleaned up 2 empty switches in `\obi_mux_2_to_1.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_mux_2_to_1.sv:130$60'.
Removing empty process `obi_mux_2_to_1.$proc$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_mux_2_to_1.sv:130$60'.
Cleaned up 657 empty switches.

76. Executing OPT_EXPR pass (perform const folding).
Optimizing module memory_interface_unit.
Optimizing module bootloader.
<suppressed ~2 debug messages>
Optimizing module soc.
<suppressed ~2 debug messages>
Optimizing module peripheral_unit.
Optimizing module $paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.
<suppressed ~564 debug messages>
Optimizing module $paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.
<suppressed ~2 debug messages>
Optimizing module clk_div_gen.
Optimizing module UART_Transmitter.
Optimizing module UART_Receiver.
<suppressed ~6 debug messages>
Optimizing module UART.
Optimizing module Timer.
<suppressed ~10 debug messages>
Optimizing module Stepper_Driver.
Optimizing module S_Curve_Gen.
<suppressed ~44 debug messages>
Optimizing module SPI_Master_With_Multiple_CS.
<suppressed ~24 debug messages>
Optimizing module SPI_Master.
<suppressed ~40 debug messages>
Optimizing module Quad_Enc_Man.
<suppressed ~9 debug messages>
Optimizing module Pin_Mux.
Optimizing module $paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.
<suppressed ~123 debug messages>
Optimizing module $paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.
Optimizing module Mux4_1.
<suppressed ~1 debug messages>
Optimizing module $paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000.
<suppressed ~1 debug messages>
Optimizing module GPIO.
<suppressed ~4 debug messages>
Optimizing module DeMux1_4.
<suppressed ~4 debug messages>
Optimizing module BaudRateGenerator.
Optimizing module $paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.
<suppressed ~8 debug messages>
Optimizing module $paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.
<suppressed ~6680 debug messages>
Optimizing module core.
Optimizing module wb_stage.
<suppressed ~1 debug messages>
Optimizing module mem_slice_stage.
<suppressed ~49 debug messages>
Optimizing module fetch_stage.
<suppressed ~16 debug messages>
Optimizing module exec_stage.
<suppressed ~39 debug messages>
Optimizing module decode_stage.
<suppressed ~68 debug messages>
Optimizing module reg_forwarder.
Optimizing module reg_file.
<suppressed ~3 debug messages>
Optimizing module prog_cntr.
<suppressed ~4 debug messages>
Optimizing module obi_req_driver.
<suppressed ~11 debug messages>
Optimizing module mem_prep.
<suppressed ~4 debug messages>
Optimizing module immed_gen.
<suppressed ~1 debug messages>
Optimizing module hazard_unit.
<suppressed ~9 debug messages>
Optimizing module fwd_unit.
Optimizing module decoder.
<suppressed ~5 debug messages>
Optimizing module csr.
<suppressed ~17 debug messages>
Optimizing module branch_gen.
<suppressed ~1 debug messages>
Optimizing module alu.
<suppressed ~1 debug messages>
Optimizing module spimemio_xfer.
<suppressed ~33 debug messages>
Optimizing module spimemio.
<suppressed ~15 debug messages>
Optimizing module obi_qspi_controller.
<suppressed ~6 debug messages>
Optimizing module sram_wrap.
<suppressed ~50 debug messages>
Optimizing module wb_to_obi.
Optimizing module obi_mux_2_to_1.
<suppressed ~9 debug messages>
Optimizing module $paramod$44466acc15ae306ca80e89c3a6a87bc356abcfd6\obi_xbar.
Optimizing module user_project_wrapper.

77. Executing FLATTEN pass (flatten design).
Deleting now unused module memory_interface_unit.
Deleting now unused module bootloader.
Deleting now unused module soc.
Deleting now unused module peripheral_unit.
Deleting now unused module $paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.
Deleting now unused module $paramod$d5a6a6c399aad11f3f0bc6f18beb3f75ebe05929\obi_demux_1_to_4.
Deleting now unused module clk_div_gen.
Deleting now unused module UART_Transmitter.
Deleting now unused module UART_Receiver.
Deleting now unused module UART.
Deleting now unused module Timer.
Deleting now unused module Stepper_Driver.
Deleting now unused module S_Curve_Gen.
Deleting now unused module SPI_Master_With_Multiple_CS.
Deleting now unused module SPI_Master.
Deleting now unused module Quad_Enc_Man.
Deleting now unused module Pin_Mux.
Deleting now unused module $paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.
Deleting now unused module $paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.
Deleting now unused module Mux4_1.
Deleting now unused module $paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module GPIO.
Deleting now unused module DeMux1_4.
Deleting now unused module BaudRateGenerator.
Deleting now unused module $paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.
Deleting now unused module $paramod\peripheral_interrupt_queue\NUM_INTER=s32'00000000000000000000000000110110.
Deleting now unused module core.
Deleting now unused module wb_stage.
Deleting now unused module mem_slice_stage.
Deleting now unused module fetch_stage.
Deleting now unused module exec_stage.
Deleting now unused module decode_stage.
Deleting now unused module reg_forwarder.
Deleting now unused module reg_file.
Deleting now unused module prog_cntr.
Deleting now unused module obi_req_driver.
Deleting now unused module mem_prep.
Deleting now unused module immed_gen.
Deleting now unused module hazard_unit.
Deleting now unused module fwd_unit.
Deleting now unused module decoder.
Deleting now unused module csr.
Deleting now unused module branch_gen.
Deleting now unused module alu.
Deleting now unused module spimemio_xfer.
Deleting now unused module spimemio.
Deleting now unused module obi_qspi_controller.
Deleting now unused module sram_wrap.
Deleting now unused module wb_to_obi.
Deleting now unused module obi_mux_2_to_1.
Deleting now unused module $paramod$44466acc15ae306ca80e89c3a6a87bc356abcfd6\obi_xbar.
<suppressed ~100 debug messages>

78. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~58 debug messages>

79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 2452 unused cells and 43103 unused wires.
<suppressed ~2533 debug messages>

80. Executing CHECK pass (checking for obvious problems).
Checking module user_project_wrapper...
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk13[3].QEM_b.calib_mode_reg:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$procdff$186594 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$procdff$186604 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk13[3].QEM_b.calib_state [1]:
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$procdff$186589 ($dff)
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$procdff$186596 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk13[3].QEM_b.calib_state [0]:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$procdff$186589 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$procdff$186596 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk13[3].QEM_b.thresh_reached:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$procdff$186586 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$procdff$186590 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk13[2].QEM_b.calib_mode_reg:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$procdff$186594 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$procdff$186604 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk13[2].QEM_b.calib_state [1]:
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$procdff$186589 ($dff)
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$procdff$186596 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk13[2].QEM_b.calib_state [0]:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$procdff$186589 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$procdff$186596 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk13[2].QEM_b.thresh_reached:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$procdff$186586 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$procdff$186590 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk13[1].QEM_b.calib_mode_reg:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$procdff$186594 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$procdff$186604 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk13[1].QEM_b.calib_state [1]:
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$procdff$186589 ($dff)
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$procdff$186596 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk13[1].QEM_b.calib_state [0]:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$procdff$186589 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$procdff$186596 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk13[1].QEM_b.thresh_reached:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$procdff$186586 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$procdff$186590 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk13[0].QEM_b.calib_mode_reg:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$procdff$186594 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$procdff$186604 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk13[0].QEM_b.calib_state [1]:
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$procdff$186589 ($dff)
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$procdff$186596 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk13[0].QEM_b.calib_state [0]:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$procdff$186589 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$procdff$186596 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk13[0].QEM_b.thresh_reached:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$procdff$186586 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$procdff$186590 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [31]:
    port Q[31] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff)
    port Q[31] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [30]:
    port Q[30] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff)
    port Q[30] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [29]:
    port Q[29] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff)
    port Q[29] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [28]:
    port Q[28] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff)
    port Q[28] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [27]:
    port Q[27] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff)
    port Q[27] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [26]:
    port Q[26] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff)
    port Q[26] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [25]:
    port Q[25] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff)
    port Q[25] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [24]:
    port Q[24] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff)
    port Q[24] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [23]:
    port Q[23] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff)
    port Q[23] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [22]:
    port Q[22] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff)
    port Q[22] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [21]:
    port Q[21] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff)
    port Q[21] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [20]:
    port Q[20] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff)
    port Q[20] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [19]:
    port Q[19] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff)
    port Q[19] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [18]:
    port Q[18] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff)
    port Q[18] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [17]:
    port Q[17] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff)
    port Q[17] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [16]:
    port Q[16] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff)
    port Q[16] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [15]:
    port Q[15] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff)
    port Q[15] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [14]:
    port Q[14] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff)
    port Q[14] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [13]:
    port Q[13] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff)
    port Q[13] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [12]:
    port Q[12] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff)
    port Q[12] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [11]:
    port Q[11] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff)
    port Q[11] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [10]:
    port Q[10] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff)
    port Q[10] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [9]:
    port Q[9] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff)
    port Q[9] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [8]:
    port Q[8] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff)
    port Q[8] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [7]:
    port Q[7] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff)
    port Q[7] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [6]:
    port Q[6] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff)
    port Q[6] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [5]:
    port Q[5] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff)
    port Q[5] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [4]:
    port Q[4] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff)
    port Q[4] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [3]:
    port Q[3] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff)
    port Q[3] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [2]:
    port Q[2] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff)
    port Q[2] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [1]:
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff)
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [0]:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [31]:
    port Q[31] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff)
    port Q[31] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [30]:
    port Q[30] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff)
    port Q[30] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [29]:
    port Q[29] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff)
    port Q[29] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [28]:
    port Q[28] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff)
    port Q[28] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [27]:
    port Q[27] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff)
    port Q[27] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [26]:
    port Q[26] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff)
    port Q[26] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [25]:
    port Q[25] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff)
    port Q[25] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [24]:
    port Q[24] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff)
    port Q[24] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [23]:
    port Q[23] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff)
    port Q[23] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [22]:
    port Q[22] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff)
    port Q[22] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [21]:
    port Q[21] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff)
    port Q[21] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [20]:
    port Q[20] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff)
    port Q[20] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [19]:
    port Q[19] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff)
    port Q[19] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [18]:
    port Q[18] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff)
    port Q[18] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [17]:
    port Q[17] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff)
    port Q[17] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [16]:
    port Q[16] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff)
    port Q[16] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [15]:
    port Q[15] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff)
    port Q[15] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [14]:
    port Q[14] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff)
    port Q[14] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [13]:
    port Q[13] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff)
    port Q[13] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [12]:
    port Q[12] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff)
    port Q[12] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [11]:
    port Q[11] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff)
    port Q[11] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [10]:
    port Q[10] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff)
    port Q[10] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [9]:
    port Q[9] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff)
    port Q[9] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [8]:
    port Q[8] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff)
    port Q[8] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [7]:
    port Q[7] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff)
    port Q[7] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [6]:
    port Q[6] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff)
    port Q[6] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [5]:
    port Q[5] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff)
    port Q[5] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [4]:
    port Q[4] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff)
    port Q[4] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [3]:
    port Q[3] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff)
    port Q[3] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [2]:
    port Q[2] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff)
    port Q[2] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [1]:
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff)
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [0]:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [31]:
    port Q[31] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff)
    port Q[31] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [30]:
    port Q[30] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff)
    port Q[30] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [29]:
    port Q[29] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff)
    port Q[29] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [28]:
    port Q[28] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff)
    port Q[28] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [27]:
    port Q[27] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff)
    port Q[27] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [26]:
    port Q[26] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff)
    port Q[26] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [25]:
    port Q[25] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff)
    port Q[25] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [24]:
    port Q[24] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff)
    port Q[24] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [23]:
    port Q[23] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff)
    port Q[23] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [22]:
    port Q[22] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff)
    port Q[22] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [21]:
    port Q[21] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff)
    port Q[21] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [20]:
    port Q[20] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff)
    port Q[20] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [19]:
    port Q[19] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff)
    port Q[19] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [18]:
    port Q[18] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff)
    port Q[18] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [17]:
    port Q[17] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff)
    port Q[17] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [16]:
    port Q[16] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff)
    port Q[16] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [15]:
    port Q[15] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff)
    port Q[15] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [14]:
    port Q[14] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff)
    port Q[14] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [13]:
    port Q[13] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff)
    port Q[13] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [12]:
    port Q[12] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff)
    port Q[12] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [11]:
    port Q[11] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff)
    port Q[11] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [10]:
    port Q[10] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff)
    port Q[10] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [9]:
    port Q[9] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff)
    port Q[9] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [8]:
    port Q[8] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff)
    port Q[8] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [7]:
    port Q[7] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff)
    port Q[7] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [6]:
    port Q[6] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff)
    port Q[6] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [5]:
    port Q[5] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff)
    port Q[5] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [4]:
    port Q[4] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff)
    port Q[4] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [3]:
    port Q[3] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff)
    port Q[3] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [2]:
    port Q[2] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff)
    port Q[2] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [1]:
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff)
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [0]:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [31]:
    port Q[31] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff)
    port Q[31] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [30]:
    port Q[30] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff)
    port Q[30] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [29]:
    port Q[29] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff)
    port Q[29] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [28]:
    port Q[28] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff)
    port Q[28] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [27]:
    port Q[27] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff)
    port Q[27] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [26]:
    port Q[26] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff)
    port Q[26] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [25]:
    port Q[25] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff)
    port Q[25] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [24]:
    port Q[24] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff)
    port Q[24] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [23]:
    port Q[23] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff)
    port Q[23] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [22]:
    port Q[22] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff)
    port Q[22] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [21]:
    port Q[21] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff)
    port Q[21] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [20]:
    port Q[20] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff)
    port Q[20] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [19]:
    port Q[19] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff)
    port Q[19] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [18]:
    port Q[18] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff)
    port Q[18] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [17]:
    port Q[17] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff)
    port Q[17] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [16]:
    port Q[16] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff)
    port Q[16] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [15]:
    port Q[15] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff)
    port Q[15] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [14]:
    port Q[14] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff)
    port Q[14] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [13]:
    port Q[13] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff)
    port Q[13] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [12]:
    port Q[12] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff)
    port Q[12] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [11]:
    port Q[11] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff)
    port Q[11] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [10]:
    port Q[10] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff)
    port Q[10] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [9]:
    port Q[9] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff)
    port Q[9] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [8]:
    port Q[8] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff)
    port Q[8] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [7]:
    port Q[7] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff)
    port Q[7] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [6]:
    port Q[6] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff)
    port Q[6] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [5]:
    port Q[5] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff)
    port Q[5] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [4]:
    port Q[4] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff)
    port Q[4] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [3]:
    port Q[3] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff)
    port Q[3] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [2]:
    port Q[2] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff)
    port Q[2] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [1]:
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff)
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [0]:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.bypass:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186516 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186524 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.dir:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186515 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186523 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [31]:
    port Q[31] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff)
    port Q[31] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [30]:
    port Q[30] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff)
    port Q[30] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [29]:
    port Q[29] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff)
    port Q[29] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [28]:
    port Q[28] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff)
    port Q[28] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [27]:
    port Q[27] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff)
    port Q[27] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [26]:
    port Q[26] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff)
    port Q[26] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [25]:
    port Q[25] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff)
    port Q[25] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [24]:
    port Q[24] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff)
    port Q[24] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [23]:
    port Q[23] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff)
    port Q[23] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [22]:
    port Q[22] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff)
    port Q[22] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [21]:
    port Q[21] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff)
    port Q[21] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [20]:
    port Q[20] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff)
    port Q[20] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [19]:
    port Q[19] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff)
    port Q[19] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [18]:
    port Q[18] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff)
    port Q[18] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [17]:
    port Q[17] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff)
    port Q[17] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [16]:
    port Q[16] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff)
    port Q[16] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [15]:
    port Q[15] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff)
    port Q[15] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [14]:
    port Q[14] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff)
    port Q[14] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [13]:
    port Q[13] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff)
    port Q[13] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [12]:
    port Q[12] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff)
    port Q[12] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [11]:
    port Q[11] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff)
    port Q[11] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [10]:
    port Q[10] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff)
    port Q[10] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [9]:
    port Q[9] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff)
    port Q[9] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [8]:
    port Q[8] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff)
    port Q[8] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [7]:
    port Q[7] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff)
    port Q[7] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [6]:
    port Q[6] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff)
    port Q[6] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [5]:
    port Q[5] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff)
    port Q[5] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [4]:
    port Q[4] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff)
    port Q[4] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [3]:
    port Q[3] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff)
    port Q[3] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [2]:
    port Q[2] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff)
    port Q[2] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [1]:
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff)
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [0]:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [31]:
    port Q[31] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff)
    port Q[31] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [30]:
    port Q[30] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff)
    port Q[30] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [29]:
    port Q[29] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff)
    port Q[29] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [28]:
    port Q[28] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff)
    port Q[28] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [27]:
    port Q[27] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff)
    port Q[27] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [26]:
    port Q[26] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff)
    port Q[26] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [25]:
    port Q[25] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff)
    port Q[25] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [24]:
    port Q[24] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff)
    port Q[24] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [23]:
    port Q[23] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff)
    port Q[23] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [22]:
    port Q[22] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff)
    port Q[22] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [21]:
    port Q[21] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff)
    port Q[21] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [20]:
    port Q[20] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff)
    port Q[20] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [19]:
    port Q[19] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff)
    port Q[19] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [18]:
    port Q[18] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff)
    port Q[18] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [17]:
    port Q[17] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff)
    port Q[17] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [16]:
    port Q[16] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff)
    port Q[16] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [15]:
    port Q[15] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff)
    port Q[15] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [14]:
    port Q[14] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff)
    port Q[14] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [13]:
    port Q[13] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff)
    port Q[13] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [12]:
    port Q[12] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff)
    port Q[12] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [11]:
    port Q[11] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff)
    port Q[11] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [10]:
    port Q[10] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff)
    port Q[10] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [9]:
    port Q[9] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff)
    port Q[9] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [8]:
    port Q[8] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff)
    port Q[8] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [7]:
    port Q[7] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff)
    port Q[7] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [6]:
    port Q[6] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff)
    port Q[6] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [5]:
    port Q[5] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff)
    port Q[5] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [4]:
    port Q[4] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff)
    port Q[4] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [3]:
    port Q[3] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff)
    port Q[3] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [2]:
    port Q[2] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff)
    port Q[2] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [1]:
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff)
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [0]:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [31]:
    port Q[31] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff)
    port Q[31] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [30]:
    port Q[30] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff)
    port Q[30] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [29]:
    port Q[29] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff)
    port Q[29] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [28]:
    port Q[28] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff)
    port Q[28] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [27]:
    port Q[27] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff)
    port Q[27] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [26]:
    port Q[26] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff)
    port Q[26] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [25]:
    port Q[25] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff)
    port Q[25] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [24]:
    port Q[24] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff)
    port Q[24] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [23]:
    port Q[23] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff)
    port Q[23] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [22]:
    port Q[22] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff)
    port Q[22] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [21]:
    port Q[21] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff)
    port Q[21] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [20]:
    port Q[20] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff)
    port Q[20] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [19]:
    port Q[19] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff)
    port Q[19] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [18]:
    port Q[18] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff)
    port Q[18] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [17]:
    port Q[17] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff)
    port Q[17] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [16]:
    port Q[16] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff)
    port Q[16] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [15]:
    port Q[15] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff)
    port Q[15] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [14]:
    port Q[14] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff)
    port Q[14] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [13]:
    port Q[13] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff)
    port Q[13] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [12]:
    port Q[12] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff)
    port Q[12] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [11]:
    port Q[11] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff)
    port Q[11] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [10]:
    port Q[10] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff)
    port Q[10] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [9]:
    port Q[9] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff)
    port Q[9] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [8]:
    port Q[8] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff)
    port Q[8] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [7]:
    port Q[7] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff)
    port Q[7] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [6]:
    port Q[6] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff)
    port Q[6] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [5]:
    port Q[5] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff)
    port Q[5] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [4]:
    port Q[4] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff)
    port Q[4] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [3]:
    port Q[3] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff)
    port Q[3] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [2]:
    port Q[2] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff)
    port Q[2] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [1]:
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff)
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [0]:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [31]:
    port Q[31] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff)
    port Q[31] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [30]:
    port Q[30] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff)
    port Q[30] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [29]:
    port Q[29] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff)
    port Q[29] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [28]:
    port Q[28] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff)
    port Q[28] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [27]:
    port Q[27] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff)
    port Q[27] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [26]:
    port Q[26] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff)
    port Q[26] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [25]:
    port Q[25] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff)
    port Q[25] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [24]:
    port Q[24] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff)
    port Q[24] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [23]:
    port Q[23] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff)
    port Q[23] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [22]:
    port Q[22] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff)
    port Q[22] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [21]:
    port Q[21] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff)
    port Q[21] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [20]:
    port Q[20] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff)
    port Q[20] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [19]:
    port Q[19] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff)
    port Q[19] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [18]:
    port Q[18] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff)
    port Q[18] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [17]:
    port Q[17] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff)
    port Q[17] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [16]:
    port Q[16] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff)
    port Q[16] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [15]:
    port Q[15] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff)
    port Q[15] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [14]:
    port Q[14] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff)
    port Q[14] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [13]:
    port Q[13] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff)
    port Q[13] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [12]:
    port Q[12] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff)
    port Q[12] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [11]:
    port Q[11] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff)
    port Q[11] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [10]:
    port Q[10] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff)
    port Q[10] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [9]:
    port Q[9] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff)
    port Q[9] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [8]:
    port Q[8] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff)
    port Q[8] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [7]:
    port Q[7] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff)
    port Q[7] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [6]:
    port Q[6] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff)
    port Q[6] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [5]:
    port Q[5] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff)
    port Q[5] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [4]:
    port Q[4] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff)
    port Q[4] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [3]:
    port Q[3] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff)
    port Q[3] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [2]:
    port Q[2] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff)
    port Q[2] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [1]:
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff)
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [0]:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.bypass:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186516 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186524 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.dir:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186515 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186523 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [31]:
    port Q[31] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff)
    port Q[31] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [30]:
    port Q[30] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff)
    port Q[30] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [29]:
    port Q[29] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff)
    port Q[29] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [28]:
    port Q[28] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff)
    port Q[28] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [27]:
    port Q[27] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff)
    port Q[27] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [26]:
    port Q[26] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff)
    port Q[26] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [25]:
    port Q[25] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff)
    port Q[25] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [24]:
    port Q[24] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff)
    port Q[24] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [23]:
    port Q[23] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff)
    port Q[23] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [22]:
    port Q[22] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff)
    port Q[22] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [21]:
    port Q[21] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff)
    port Q[21] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [20]:
    port Q[20] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff)
    port Q[20] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [19]:
    port Q[19] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff)
    port Q[19] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [18]:
    port Q[18] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff)
    port Q[18] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [17]:
    port Q[17] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff)
    port Q[17] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [16]:
    port Q[16] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff)
    port Q[16] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [15]:
    port Q[15] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff)
    port Q[15] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [14]:
    port Q[14] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff)
    port Q[14] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [13]:
    port Q[13] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff)
    port Q[13] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [12]:
    port Q[12] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff)
    port Q[12] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [11]:
    port Q[11] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff)
    port Q[11] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [10]:
    port Q[10] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff)
    port Q[10] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [9]:
    port Q[9] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff)
    port Q[9] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [8]:
    port Q[8] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff)
    port Q[8] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [7]:
    port Q[7] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff)
    port Q[7] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [6]:
    port Q[6] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff)
    port Q[6] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [5]:
    port Q[5] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff)
    port Q[5] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [4]:
    port Q[4] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff)
    port Q[4] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [3]:
    port Q[3] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff)
    port Q[3] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [2]:
    port Q[2] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff)
    port Q[2] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [1]:
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff)
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [0]:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [31]:
    port Q[31] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff)
    port Q[31] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [30]:
    port Q[30] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff)
    port Q[30] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [29]:
    port Q[29] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff)
    port Q[29] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [28]:
    port Q[28] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff)
    port Q[28] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [27]:
    port Q[27] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff)
    port Q[27] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [26]:
    port Q[26] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff)
    port Q[26] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [25]:
    port Q[25] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff)
    port Q[25] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [24]:
    port Q[24] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff)
    port Q[24] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [23]:
    port Q[23] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff)
    port Q[23] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [22]:
    port Q[22] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff)
    port Q[22] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [21]:
    port Q[21] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff)
    port Q[21] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [20]:
    port Q[20] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff)
    port Q[20] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [19]:
    port Q[19] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff)
    port Q[19] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [18]:
    port Q[18] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff)
    port Q[18] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [17]:
    port Q[17] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff)
    port Q[17] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [16]:
    port Q[16] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff)
    port Q[16] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [15]:
    port Q[15] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff)
    port Q[15] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [14]:
    port Q[14] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff)
    port Q[14] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [13]:
    port Q[13] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff)
    port Q[13] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [12]:
    port Q[12] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff)
    port Q[12] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [11]:
    port Q[11] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff)
    port Q[11] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [10]:
    port Q[10] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff)
    port Q[10] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [9]:
    port Q[9] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff)
    port Q[9] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [8]:
    port Q[8] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff)
    port Q[8] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [7]:
    port Q[7] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff)
    port Q[7] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [6]:
    port Q[6] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff)
    port Q[6] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [5]:
    port Q[5] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff)
    port Q[5] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [4]:
    port Q[4] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff)
    port Q[4] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [3]:
    port Q[3] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff)
    port Q[3] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [2]:
    port Q[2] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff)
    port Q[2] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [1]:
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff)
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [0]:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [31]:
    port Q[31] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff)
    port Q[31] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [30]:
    port Q[30] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff)
    port Q[30] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [29]:
    port Q[29] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff)
    port Q[29] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [28]:
    port Q[28] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff)
    port Q[28] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [27]:
    port Q[27] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff)
    port Q[27] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [26]:
    port Q[26] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff)
    port Q[26] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [25]:
    port Q[25] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff)
    port Q[25] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [24]:
    port Q[24] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff)
    port Q[24] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [23]:
    port Q[23] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff)
    port Q[23] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [22]:
    port Q[22] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff)
    port Q[22] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [21]:
    port Q[21] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff)
    port Q[21] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [20]:
    port Q[20] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff)
    port Q[20] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [19]:
    port Q[19] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff)
    port Q[19] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [18]:
    port Q[18] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff)
    port Q[18] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [17]:
    port Q[17] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff)
    port Q[17] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [16]:
    port Q[16] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff)
    port Q[16] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [15]:
    port Q[15] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff)
    port Q[15] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [14]:
    port Q[14] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff)
    port Q[14] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [13]:
    port Q[13] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff)
    port Q[13] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [12]:
    port Q[12] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff)
    port Q[12] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [11]:
    port Q[11] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff)
    port Q[11] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [10]:
    port Q[10] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff)
    port Q[10] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [9]:
    port Q[9] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff)
    port Q[9] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [8]:
    port Q[8] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff)
    port Q[8] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [7]:
    port Q[7] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff)
    port Q[7] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [6]:
    port Q[6] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff)
    port Q[6] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [5]:
    port Q[5] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff)
    port Q[5] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [4]:
    port Q[4] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff)
    port Q[4] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [3]:
    port Q[3] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff)
    port Q[3] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [2]:
    port Q[2] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff)
    port Q[2] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [1]:
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff)
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [0]:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [31]:
    port Q[31] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff)
    port Q[31] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [30]:
    port Q[30] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff)
    port Q[30] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [29]:
    port Q[29] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff)
    port Q[29] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [28]:
    port Q[28] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff)
    port Q[28] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [27]:
    port Q[27] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff)
    port Q[27] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [26]:
    port Q[26] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff)
    port Q[26] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [25]:
    port Q[25] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff)
    port Q[25] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [24]:
    port Q[24] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff)
    port Q[24] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [23]:
    port Q[23] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff)
    port Q[23] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [22]:
    port Q[22] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff)
    port Q[22] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [21]:
    port Q[21] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff)
    port Q[21] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [20]:
    port Q[20] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff)
    port Q[20] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [19]:
    port Q[19] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff)
    port Q[19] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [18]:
    port Q[18] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff)
    port Q[18] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [17]:
    port Q[17] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff)
    port Q[17] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [16]:
    port Q[16] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff)
    port Q[16] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [15]:
    port Q[15] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff)
    port Q[15] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [14]:
    port Q[14] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff)
    port Q[14] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [13]:
    port Q[13] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff)
    port Q[13] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [12]:
    port Q[12] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff)
    port Q[12] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [11]:
    port Q[11] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff)
    port Q[11] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [10]:
    port Q[10] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff)
    port Q[10] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [9]:
    port Q[9] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff)
    port Q[9] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [8]:
    port Q[8] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff)
    port Q[8] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [7]:
    port Q[7] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff)
    port Q[7] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [6]:
    port Q[6] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff)
    port Q[6] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [5]:
    port Q[5] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff)
    port Q[5] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [4]:
    port Q[4] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff)
    port Q[4] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [3]:
    port Q[3] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff)
    port Q[3] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [2]:
    port Q[2] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff)
    port Q[2] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [1]:
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff)
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [0]:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.bypass:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186516 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186524 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.dir:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186515 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186523 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [31]:
    port Q[31] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff)
    port Q[31] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [30]:
    port Q[30] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff)
    port Q[30] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [29]:
    port Q[29] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff)
    port Q[29] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [28]:
    port Q[28] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff)
    port Q[28] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [27]:
    port Q[27] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff)
    port Q[27] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [26]:
    port Q[26] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff)
    port Q[26] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [25]:
    port Q[25] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff)
    port Q[25] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [24]:
    port Q[24] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff)
    port Q[24] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [23]:
    port Q[23] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff)
    port Q[23] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [22]:
    port Q[22] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff)
    port Q[22] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [21]:
    port Q[21] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff)
    port Q[21] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [20]:
    port Q[20] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff)
    port Q[20] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [19]:
    port Q[19] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff)
    port Q[19] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [18]:
    port Q[18] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff)
    port Q[18] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [17]:
    port Q[17] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff)
    port Q[17] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [16]:
    port Q[16] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff)
    port Q[16] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [15]:
    port Q[15] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff)
    port Q[15] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [14]:
    port Q[14] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff)
    port Q[14] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [13]:
    port Q[13] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff)
    port Q[13] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [12]:
    port Q[12] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff)
    port Q[12] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [11]:
    port Q[11] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff)
    port Q[11] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [10]:
    port Q[10] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff)
    port Q[10] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [9]:
    port Q[9] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff)
    port Q[9] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [8]:
    port Q[8] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff)
    port Q[8] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [7]:
    port Q[7] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff)
    port Q[7] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [6]:
    port Q[6] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff)
    port Q[6] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [5]:
    port Q[5] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff)
    port Q[5] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [4]:
    port Q[4] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff)
    port Q[4] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [3]:
    port Q[3] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff)
    port Q[3] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [2]:
    port Q[2] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff)
    port Q[2] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [1]:
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff)
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [0]:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [31]:
    port Q[31] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff)
    port Q[31] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [30]:
    port Q[30] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff)
    port Q[30] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [29]:
    port Q[29] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff)
    port Q[29] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [28]:
    port Q[28] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff)
    port Q[28] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [27]:
    port Q[27] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff)
    port Q[27] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [26]:
    port Q[26] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff)
    port Q[26] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [25]:
    port Q[25] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff)
    port Q[25] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [24]:
    port Q[24] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff)
    port Q[24] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [23]:
    port Q[23] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff)
    port Q[23] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [22]:
    port Q[22] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff)
    port Q[22] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [21]:
    port Q[21] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff)
    port Q[21] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [20]:
    port Q[20] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff)
    port Q[20] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [19]:
    port Q[19] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff)
    port Q[19] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [18]:
    port Q[18] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff)
    port Q[18] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [17]:
    port Q[17] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff)
    port Q[17] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [16]:
    port Q[16] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff)
    port Q[16] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [15]:
    port Q[15] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff)
    port Q[15] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [14]:
    port Q[14] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff)
    port Q[14] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [13]:
    port Q[13] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff)
    port Q[13] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [12]:
    port Q[12] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff)
    port Q[12] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [11]:
    port Q[11] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff)
    port Q[11] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [10]:
    port Q[10] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff)
    port Q[10] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [9]:
    port Q[9] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff)
    port Q[9] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [8]:
    port Q[8] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff)
    port Q[8] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [7]:
    port Q[7] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff)
    port Q[7] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [6]:
    port Q[6] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff)
    port Q[6] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [5]:
    port Q[5] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff)
    port Q[5] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [4]:
    port Q[4] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff)
    port Q[4] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [3]:
    port Q[3] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff)
    port Q[3] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [2]:
    port Q[2] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff)
    port Q[2] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [1]:
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff)
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [0]:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [31]:
    port Q[31] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff)
    port Q[31] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [30]:
    port Q[30] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff)
    port Q[30] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [29]:
    port Q[29] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff)
    port Q[29] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [28]:
    port Q[28] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff)
    port Q[28] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [27]:
    port Q[27] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff)
    port Q[27] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [26]:
    port Q[26] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff)
    port Q[26] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [25]:
    port Q[25] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff)
    port Q[25] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [24]:
    port Q[24] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff)
    port Q[24] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [23]:
    port Q[23] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff)
    port Q[23] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [22]:
    port Q[22] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff)
    port Q[22] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [21]:
    port Q[21] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff)
    port Q[21] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [20]:
    port Q[20] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff)
    port Q[20] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [19]:
    port Q[19] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff)
    port Q[19] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [18]:
    port Q[18] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff)
    port Q[18] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [17]:
    port Q[17] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff)
    port Q[17] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [16]:
    port Q[16] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff)
    port Q[16] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [15]:
    port Q[15] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff)
    port Q[15] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [14]:
    port Q[14] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff)
    port Q[14] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [13]:
    port Q[13] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff)
    port Q[13] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [12]:
    port Q[12] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff)
    port Q[12] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [11]:
    port Q[11] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff)
    port Q[11] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [10]:
    port Q[10] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff)
    port Q[10] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [9]:
    port Q[9] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff)
    port Q[9] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [8]:
    port Q[8] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff)
    port Q[8] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [7]:
    port Q[7] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff)
    port Q[7] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [6]:
    port Q[6] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff)
    port Q[6] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [5]:
    port Q[5] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff)
    port Q[5] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [4]:
    port Q[4] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff)
    port Q[4] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [3]:
    port Q[3] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff)
    port Q[3] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [2]:
    port Q[2] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff)
    port Q[2] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [1]:
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff)
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [0]:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [31]:
    port Q[31] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff)
    port Q[31] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [30]:
    port Q[30] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff)
    port Q[30] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [29]:
    port Q[29] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff)
    port Q[29] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [28]:
    port Q[28] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff)
    port Q[28] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [27]:
    port Q[27] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff)
    port Q[27] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [26]:
    port Q[26] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff)
    port Q[26] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [25]:
    port Q[25] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff)
    port Q[25] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [24]:
    port Q[24] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff)
    port Q[24] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [23]:
    port Q[23] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff)
    port Q[23] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [22]:
    port Q[22] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff)
    port Q[22] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [21]:
    port Q[21] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff)
    port Q[21] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [20]:
    port Q[20] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff)
    port Q[20] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [19]:
    port Q[19] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff)
    port Q[19] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [18]:
    port Q[18] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff)
    port Q[18] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [17]:
    port Q[17] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff)
    port Q[17] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [16]:
    port Q[16] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff)
    port Q[16] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [15]:
    port Q[15] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff)
    port Q[15] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [14]:
    port Q[14] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff)
    port Q[14] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [13]:
    port Q[13] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff)
    port Q[13] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [12]:
    port Q[12] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff)
    port Q[12] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [11]:
    port Q[11] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff)
    port Q[11] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [10]:
    port Q[10] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff)
    port Q[10] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [9]:
    port Q[9] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff)
    port Q[9] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [8]:
    port Q[8] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff)
    port Q[8] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [7]:
    port Q[7] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff)
    port Q[7] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [6]:
    port Q[6] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff)
    port Q[6] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [5]:
    port Q[5] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff)
    port Q[5] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [4]:
    port Q[4] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff)
    port Q[4] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [3]:
    port Q[3] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff)
    port Q[3] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [2]:
    port Q[2] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff)
    port Q[2] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [1]:
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff)
    port Q[1] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [0]:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.bypass:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186516 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186524 ($dff)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.dir:
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186515 ($dff)
    port Q[0] of cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186523 ($dff)
Warning: Wire user_project_wrapper.\user_irq [2] is used but has no driver.
Warning: Wire user_project_wrapper.\user_irq [1] is used but has no driver.
Warning: Wire user_project_wrapper.\user_irq [0] is used but has no driver.
Warning: Wire user_project_wrapper.\soc_i.i_peripheral_unit.pin_mux.PIN_8.out_mux.C is used but has no driver.
Warning: Wire user_project_wrapper.\soc_i.i_peripheral_unit.pin_mux.PIN_16.out_mux.C is used but has no driver.
Warning: Wire user_project_wrapper.\soc_i.i_memory_interface_unit.i_obi_xbar.i_periph_obi_mux.shr_rvalid_i is used but has no driver.
Warning: Wire user_project_wrapper.\soc_i.i_memory_interface_unit.i_obi_xbar.i_periph_obi_mux.shr_gnt_i is used but has no driver.
Found and reported 543 problems.

81. Executing OPT pass (performing simple optimizations).

81.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

81.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~8271 debug messages>
Removed a total of 2757 cells.

81.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Giving up (too many iterations)
Removed 0 multiplexer ports.
<suppressed ~2220 debug messages>

81.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
    New ctrl vector for $pmux cell $flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$procmux$184922: { $auto$opt_reduce.cc:134:opt_pmux$186929 \soc_i.i_core.i_decode_stage.mem_read $flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$eq$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:169$293_Y }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$procmux$184928: { $auto$opt_reduce.cc:134:opt_pmux$186933 $flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$eq$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:207$315_Y $auto$opt_reduce.cc:134:opt_pmux$186931 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$procmux$184937: { $auto$opt_reduce.cc:134:opt_pmux$186935 $flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$procmux$184926_CMP $flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$eq$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:206$314_Y }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7400: { $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:588$6088_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18884_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:589$6093_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:588$6098_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18515_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:589$6103_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:592$6108_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:593$6113_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:594$6118_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:595$6123_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:592$6128_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:593$6133_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:594$6138_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:595$6143_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6148_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6153_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6158_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6163_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6168_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6173_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6178_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6183_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6188_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6193_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6198_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6203_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6208_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6213_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6218_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15985_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15887_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6223_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6228_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6233_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15694_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15599_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6238_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6243_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6248_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15412_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15320_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6253_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6258_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6263_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15139_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15050_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6268_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6273_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6278_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6283_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6288_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6293_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6298_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6303_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6308_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6313_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6318_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6323_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6328_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6333_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6338_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6343_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6348_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6353_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6358_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6363_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6368_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6373_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6378_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6383_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13279_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6388_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6393_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6398_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6403_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6408_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6413_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6418_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6423_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12787_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6428_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6433_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6438_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6443_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6448_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6453_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6458_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6463_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12359_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6468_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6473_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6478_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6483_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6488_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6493_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6498_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6503_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11995_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6508_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6513_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6518_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11837_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7433_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6523_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6528_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6533_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11729_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7427_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6538_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6543_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6548_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11630_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7421_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6553_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6558_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6563_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11540_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7415_CMP $auto$opt_reduce.cc:134:opt_pmux$186937 $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10561_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10496_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$procmux$184973: $auto$opt_reduce.cc:134:opt_pmux$186939
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7646: { $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:588$6088_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18884_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:589$6093_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:588$6098_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18515_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:589$6103_Y $auto$opt_reduce.cc:134:opt_pmux$186943 $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:592$6108_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:593$6113_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:594$6118_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:595$6123_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:592$6128_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:593$6133_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:594$6138_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:595$6143_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6148_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6153_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6158_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6163_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6168_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6173_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6178_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6183_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6188_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6193_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6198_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6203_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6208_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6213_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6218_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15985_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15887_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6223_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6228_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6233_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15694_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15599_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6238_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6243_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6248_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15412_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15320_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6253_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6258_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6263_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15139_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15050_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6268_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6273_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6278_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6283_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6288_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6293_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6298_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6303_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6308_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6313_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6318_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6323_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6328_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6333_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6338_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6343_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6348_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6353_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6358_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6363_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6368_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6373_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6378_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6383_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13279_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6388_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6393_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6398_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6403_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6408_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6413_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6418_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6423_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12787_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6428_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6433_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6438_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6443_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6448_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6453_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6458_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6463_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12359_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6468_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6473_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6478_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6483_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6488_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6493_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6498_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6503_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11995_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6508_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6513_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6518_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11837_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7433_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6523_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6528_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6533_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11729_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7427_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6538_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6543_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6548_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11630_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7421_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6553_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6558_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6563_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11540_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7415_CMP $auto$opt_reduce.cc:134:opt_pmux$186941 $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10561_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10496_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$8054: { $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:588$6088_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18884_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:589$6093_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:588$6098_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18515_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:589$6103_Y $auto$opt_reduce.cc:134:opt_pmux$186945 $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:592$6108_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:593$6113_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:594$6118_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:595$6123_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:592$6128_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:593$6133_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:594$6138_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:595$6143_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6148_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6153_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6158_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6163_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6168_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6173_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6178_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6183_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6188_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6193_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6198_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6203_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6208_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6213_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6218_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15985_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15887_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6223_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6228_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6233_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15694_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15599_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6238_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6243_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6248_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15412_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15320_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6253_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6258_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6263_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15139_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15050_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6268_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6273_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6278_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6283_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6288_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6293_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6298_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6303_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6308_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6313_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6318_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6323_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6328_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6333_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6338_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6343_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6348_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6353_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6358_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6363_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6368_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6373_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6378_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6383_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13279_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6388_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6393_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6398_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6403_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6408_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6413_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6418_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6423_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12787_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6428_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6433_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6438_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6443_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6448_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6453_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6458_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6463_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12359_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6468_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6473_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6478_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6483_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6488_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6493_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6498_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6503_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11995_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6508_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6513_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6518_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11837_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7433_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6523_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6528_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6533_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11729_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7427_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6538_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6543_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6548_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11630_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7421_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6553_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6558_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6563_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11540_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7415_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10251_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10139_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10027_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10013_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11225_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11128_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11035_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10946_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10861_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10780_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10703_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10440_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10561_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10496_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$8336: { $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:588$6088_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18884_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:589$6093_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:588$6098_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18515_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:589$6103_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:592$6108_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:593$6113_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:594$6118_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:595$6123_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:592$6128_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:593$6133_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:594$6138_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:595$6143_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6148_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6153_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6158_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6163_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6168_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6173_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6178_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6183_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6188_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6193_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6198_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6203_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6208_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6213_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6218_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15985_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15887_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6223_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6228_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6233_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15694_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15599_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6238_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6243_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6248_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15412_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15320_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6253_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6258_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6263_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15139_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15050_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6268_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6273_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6278_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6283_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6288_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6293_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6298_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6303_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6308_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6313_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6318_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6323_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6328_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6333_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6338_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6343_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6348_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6353_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6358_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6363_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6368_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6373_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6378_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6383_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13279_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6388_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6393_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6398_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6403_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6408_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6413_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6418_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6423_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12787_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6428_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6433_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6438_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6443_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6448_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6453_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6458_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6463_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12359_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6468_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6473_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6478_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6483_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6488_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6493_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6498_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6503_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11995_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6508_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6513_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6518_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11837_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7433_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6523_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6528_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6533_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11729_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7427_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6538_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6543_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6548_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11630_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7421_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6553_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6558_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6563_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11540_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7415_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10251_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10139_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10027_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10013_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11225_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11128_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11035_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10946_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10861_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10780_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10703_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10440_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10561_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10496_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$8582: { $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:588$6088_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18884_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:589$6093_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:588$6098_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18515_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:589$6103_Y $auto$opt_reduce.cc:134:opt_pmux$186947 $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:592$6108_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:593$6113_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:594$6118_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:595$6123_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7546_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:592$6128_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:593$6133_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:594$6138_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:595$6143_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7540_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6148_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6153_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6158_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6163_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6168_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6173_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6178_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6183_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6188_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6193_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6198_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6203_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6208_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6213_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6218_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15985_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15887_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6223_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6228_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6233_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15694_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15599_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6238_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6243_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6248_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15412_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15320_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6253_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6258_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6263_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15139_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15050_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6268_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6273_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6278_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6283_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$14704_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6288_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6293_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6298_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6303_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$14374_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6308_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6313_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6318_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6323_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$14060_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6328_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6333_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6338_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6343_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13762_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6348_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6353_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6358_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6363_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6368_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6373_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6378_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6383_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13279_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6388_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6393_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6398_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6403_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6408_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6413_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6418_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6423_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12787_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6428_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6433_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6438_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6443_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6448_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6453_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6458_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6463_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12359_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6468_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6473_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6478_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6483_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6488_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6493_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6498_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6503_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11995_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6508_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6513_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6518_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11837_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7433_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6523_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6528_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6533_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11729_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7427_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6538_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6543_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6548_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11630_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7421_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6553_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6558_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6563_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11540_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7415_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10251_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10139_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10027_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10013_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11225_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11128_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11035_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10946_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10861_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10780_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10703_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10440_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10561_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10496_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$8828: { $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:588$6088_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18884_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:589$6093_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:588$6098_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18515_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:589$6103_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:592$6108_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:593$6113_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:594$6118_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:595$6123_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:592$6128_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:593$6133_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:594$6138_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:595$6143_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6148_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6153_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6158_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6163_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6168_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6173_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6178_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6183_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6188_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6193_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6198_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6203_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6208_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6213_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6218_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15985_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15887_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6223_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6228_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6233_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15694_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15599_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6238_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6243_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6248_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15412_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15320_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6253_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6258_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6263_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15139_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15050_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6268_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6273_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6278_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6283_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6288_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6293_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6298_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6303_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6308_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6313_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6318_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6323_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6328_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6333_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6338_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6343_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6348_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6353_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6358_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6363_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6368_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6373_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6378_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6383_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13279_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6388_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6393_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6398_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6403_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6408_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6413_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6418_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6423_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12787_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6428_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6433_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6438_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6443_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6448_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6453_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6458_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6463_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12359_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6468_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6473_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6478_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6483_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6488_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6493_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6498_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6503_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11995_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6508_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6513_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6518_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11837_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7433_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6523_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6528_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6533_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11729_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7427_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6538_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6543_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6548_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11630_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7421_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6553_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6558_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6563_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11540_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7415_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10251_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10139_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10027_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10013_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11225_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11128_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11035_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10946_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10861_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10780_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10703_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10440_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10561_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10496_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19856: { $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:238$2639_Y $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19851_CMP [3] $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19864_CTRL $auto$opt_reduce.cc:134:opt_pmux$186949 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19856: { $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:238$2639_Y $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19851_CMP [3] $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19864_CTRL $auto$opt_reduce.cc:134:opt_pmux$186951 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19856: { $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:238$2639_Y $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19851_CMP [3] $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19864_CTRL $auto$opt_reduce.cc:134:opt_pmux$186953 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19856: { $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:238$2639_Y $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19851_CMP [3] $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19864_CTRL $auto$opt_reduce.cc:134:opt_pmux$186955 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20592: { $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20594_CMP $auto$opt_reduce.cc:134:opt_pmux$186957 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20661: { $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20594_CMP $auto$opt_reduce.cc:134:opt_pmux$186959 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20592: { $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20594_CMP $auto$opt_reduce.cc:134:opt_pmux$186961 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20661: { $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20594_CMP $auto$opt_reduce.cc:134:opt_pmux$186963 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$procmux$19720: { $auto$opt_reduce.cc:134:opt_pmux$186965 $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$procmux$19672_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$procmux$19720: { $auto$opt_reduce.cc:134:opt_pmux$186967 $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$procmux$19672_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$procmux$19720: { $auto$opt_reduce.cc:134:opt_pmux$186969 $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$procmux$19672_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$procmux$19720: { $auto$opt_reduce.cc:134:opt_pmux$186971 $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$procmux$19672_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_1.\oeb_mux.$procmux$21617: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_1.\oeb_mux.$procmux$21620_CMP $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_1.\oeb_mux.$procmux$21619_CMP $auto$opt_reduce.cc:134:opt_pmux$186973 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_10.\in_demux.$procmux$21637: { $auto$opt_reduce.cc:134:opt_pmux$186975 $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_10.\in_demux.$procmux$21638_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_10.\in_demux.$procmux$21642: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_10.\in_demux.$procmux$21639_CMP $auto$opt_reduce.cc:134:opt_pmux$186977 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_10.\oeb_mux.$procmux$21617: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_10.\oeb_mux.$procmux$21620_CMP $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_10.\oeb_mux.$procmux$21619_CMP $auto$opt_reduce.cc:134:opt_pmux$186979 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_11.\in_demux.$procmux$21637: { $auto$opt_reduce.cc:134:opt_pmux$186981 $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_11.\in_demux.$procmux$21638_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_11.\oeb_mux.$procmux$21617: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_11.\oeb_mux.$procmux$21620_CMP $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_11.\oeb_mux.$procmux$21619_CMP $auto$opt_reduce.cc:134:opt_pmux$186983 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_12.\in_demux.$procmux$21637: { $auto$opt_reduce.cc:134:opt_pmux$186985 $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_12.\in_demux.$procmux$21638_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_12.\in_demux.$procmux$21642: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_12.\in_demux.$procmux$21639_CMP $auto$opt_reduce.cc:134:opt_pmux$186987 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_12.\in_demux.$procmux$21647: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_12.\in_demux.$procmux$21640_CMP $auto$opt_reduce.cc:134:opt_pmux$186989 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_12.\oeb_mux.$procmux$21617: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_12.\oeb_mux.$procmux$21620_CMP $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_12.\oeb_mux.$procmux$21619_CMP $auto$opt_reduce.cc:134:opt_pmux$186991 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_13.\in_demux.$procmux$21647: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_13.\in_demux.$procmux$21650_CMP $auto$opt_reduce.cc:134:opt_pmux$186993 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_13.\oeb_mux.$procmux$21617: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_13.\oeb_mux.$procmux$21620_CMP $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_13.\oeb_mux.$procmux$21619_CMP $auto$opt_reduce.cc:134:opt_pmux$186995 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_14.\in_demux.$procmux$21637: { $auto$opt_reduce.cc:134:opt_pmux$186997 $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_14.\in_demux.$procmux$21638_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_14.\in_demux.$procmux$21642: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_14.\in_demux.$procmux$21639_CMP $auto$opt_reduce.cc:134:opt_pmux$186999 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_14.\in_demux.$procmux$21647: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_14.\in_demux.$procmux$21640_CMP $auto$opt_reduce.cc:134:opt_pmux$187001 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_14.\oeb_mux.$procmux$21617: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_14.\oeb_mux.$procmux$21620_CMP $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_14.\oeb_mux.$procmux$21619_CMP $auto$opt_reduce.cc:134:opt_pmux$187003 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_15.\in_demux.$procmux$21637: { $auto$opt_reduce.cc:134:opt_pmux$187005 $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_15.\in_demux.$procmux$21638_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_15.\in_demux.$procmux$21647: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_15.\in_demux.$procmux$21640_CMP $auto$opt_reduce.cc:134:opt_pmux$187007 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_15.\oeb_mux.$procmux$21617: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_15.\oeb_mux.$procmux$21620_CMP $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_15.\oeb_mux.$procmux$21619_CMP $auto$opt_reduce.cc:134:opt_pmux$187009 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_16.\in_demux.$procmux$21637: { $auto$opt_reduce.cc:134:opt_pmux$187011 $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_16.\in_demux.$procmux$21638_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_16.\in_demux.$procmux$21642: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_16.\in_demux.$procmux$21639_CMP $auto$opt_reduce.cc:134:opt_pmux$187013 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_16.\oeb_mux.$procmux$21617: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_16.\oeb_mux.$procmux$21620_CMP $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_16.\oeb_mux.$procmux$21619_CMP $auto$opt_reduce.cc:134:opt_pmux$187015 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_17.\in_demux.$procmux$21637: { $auto$opt_reduce.cc:134:opt_pmux$187017 $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_17.\in_demux.$procmux$21638_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_17.\oeb_mux.$procmux$21617: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_17.\oeb_mux.$procmux$21620_CMP $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_17.\oeb_mux.$procmux$21619_CMP $auto$opt_reduce.cc:134:opt_pmux$187019 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_18.\in_demux.$procmux$21637: { $auto$opt_reduce.cc:134:opt_pmux$187021 $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_18.\in_demux.$procmux$21638_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_18.\in_demux.$procmux$21642: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_18.\in_demux.$procmux$21639_CMP $auto$opt_reduce.cc:134:opt_pmux$187023 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_18.\in_demux.$procmux$21647: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_18.\in_demux.$procmux$21640_CMP $auto$opt_reduce.cc:134:opt_pmux$187025 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_18.\oeb_mux.$procmux$21617: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_18.\oeb_mux.$procmux$21620_CMP $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_18.\oeb_mux.$procmux$21619_CMP $auto$opt_reduce.cc:134:opt_pmux$187027 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_19.\in_demux.$procmux$21637: { $auto$opt_reduce.cc:134:opt_pmux$187029 $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_19.\in_demux.$procmux$21638_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_19.\oeb_mux.$procmux$21617: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_19.\oeb_mux.$procmux$21620_CMP $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_19.\oeb_mux.$procmux$21619_CMP $auto$opt_reduce.cc:134:opt_pmux$187031 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_2.\in_demux.$procmux$21637: { $auto$opt_reduce.cc:134:opt_pmux$187033 $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_2.\in_demux.$procmux$21638_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_2.\in_demux.$procmux$21642: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_2.\in_demux.$procmux$21639_CMP $auto$opt_reduce.cc:134:opt_pmux$187035 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_2.\oeb_mux.$procmux$21617: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_2.\oeb_mux.$procmux$21620_CMP $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_2.\oeb_mux.$procmux$21619_CMP $auto$opt_reduce.cc:134:opt_pmux$187037 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_20.\in_demux.$procmux$21637: { $auto$opt_reduce.cc:134:opt_pmux$187039 $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_20.\in_demux.$procmux$21638_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_20.\in_demux.$procmux$21642: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_20.\in_demux.$procmux$21639_CMP $auto$opt_reduce.cc:134:opt_pmux$187041 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_20.\in_demux.$procmux$21647: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_20.\in_demux.$procmux$21640_CMP $auto$opt_reduce.cc:134:opt_pmux$187043 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_20.\oeb_mux.$procmux$21617: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_20.\oeb_mux.$procmux$21620_CMP $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_20.\oeb_mux.$procmux$21619_CMP $auto$opt_reduce.cc:134:opt_pmux$187045 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_21.\oeb_mux.$procmux$21617: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_21.\oeb_mux.$procmux$21620_CMP $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_21.\oeb_mux.$procmux$21619_CMP $auto$opt_reduce.cc:134:opt_pmux$187047 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_22.\in_demux.$procmux$21637: { $auto$opt_reduce.cc:134:opt_pmux$187049 $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_22.\in_demux.$procmux$21638_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_22.\in_demux.$procmux$21642: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_22.\in_demux.$procmux$21639_CMP $auto$opt_reduce.cc:134:opt_pmux$187051 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_22.\in_demux.$procmux$21647: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_22.\in_demux.$procmux$21640_CMP $auto$opt_reduce.cc:134:opt_pmux$187053 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_22.\oeb_mux.$procmux$21617: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_22.\oeb_mux.$procmux$21620_CMP $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_22.\oeb_mux.$procmux$21619_CMP $auto$opt_reduce.cc:134:opt_pmux$187055 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_23.\in_demux.$procmux$21637: { $auto$opt_reduce.cc:134:opt_pmux$187057 $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_23.\in_demux.$procmux$21638_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_23.\in_demux.$procmux$21652: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_23.\in_demux.$procmux$21641_CMP $auto$opt_reduce.cc:134:opt_pmux$187059 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_23.\oeb_mux.$procmux$21617: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_23.\oeb_mux.$procmux$21620_CMP $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_23.\oeb_mux.$procmux$21619_CMP $auto$opt_reduce.cc:134:opt_pmux$187061 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_24.\in_demux.$procmux$21637: { $auto$opt_reduce.cc:134:opt_pmux$187063 $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_24.\in_demux.$procmux$21638_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_24.\in_demux.$procmux$21642: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_24.\in_demux.$procmux$21639_CMP $auto$opt_reduce.cc:134:opt_pmux$187065 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_24.\in_demux.$procmux$21647: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_24.\in_demux.$procmux$21640_CMP $auto$opt_reduce.cc:134:opt_pmux$187067 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_24.\in_demux.$procmux$21652: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_24.\in_demux.$procmux$21641_CMP $auto$opt_reduce.cc:134:opt_pmux$187069 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_24.\oeb_mux.$procmux$21617: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_24.\oeb_mux.$procmux$21620_CMP $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_24.\oeb_mux.$procmux$21619_CMP $auto$opt_reduce.cc:134:opt_pmux$187071 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_3.\in_demux.$procmux$21637: { $auto$opt_reduce.cc:134:opt_pmux$187073 $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_3.\in_demux.$procmux$21638_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_3.\oeb_mux.$procmux$21617: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_3.\oeb_mux.$procmux$21620_CMP $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_3.\oeb_mux.$procmux$21619_CMP $auto$opt_reduce.cc:134:opt_pmux$187075 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_4.\in_demux.$procmux$21637: { $auto$opt_reduce.cc:134:opt_pmux$187077 $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_4.\in_demux.$procmux$21638_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_4.\in_demux.$procmux$21642: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_4.\in_demux.$procmux$21639_CMP $auto$opt_reduce.cc:134:opt_pmux$187079 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_4.\oeb_mux.$procmux$21617: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_4.\oeb_mux.$procmux$21620_CMP $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_4.\oeb_mux.$procmux$21619_CMP $auto$opt_reduce.cc:134:opt_pmux$187081 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_5.\oeb_mux.$procmux$21617: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_5.\oeb_mux.$procmux$21620_CMP $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_5.\oeb_mux.$procmux$21619_CMP $auto$opt_reduce.cc:134:opt_pmux$187083 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_6.\in_demux.$procmux$21637: { $auto$opt_reduce.cc:134:opt_pmux$187085 $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_6.\in_demux.$procmux$21638_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_6.\in_demux.$procmux$21642: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_6.\in_demux.$procmux$21639_CMP $auto$opt_reduce.cc:134:opt_pmux$187087 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_6.\oeb_mux.$procmux$21617: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_6.\oeb_mux.$procmux$21620_CMP $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_6.\oeb_mux.$procmux$21619_CMP $auto$opt_reduce.cc:134:opt_pmux$187089 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_7.\in_demux.$procmux$21637: { $auto$opt_reduce.cc:134:opt_pmux$187091 $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_7.\in_demux.$procmux$21638_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_7.\oeb_mux.$procmux$21617: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_7.\oeb_mux.$procmux$21620_CMP $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_7.\oeb_mux.$procmux$21619_CMP $auto$opt_reduce.cc:134:opt_pmux$187093 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_8.\in_demux.$procmux$21637: { $auto$opt_reduce.cc:134:opt_pmux$187095 $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_8.\in_demux.$procmux$21638_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_8.\in_demux.$procmux$21642: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_8.\in_demux.$procmux$21639_CMP $auto$opt_reduce.cc:134:opt_pmux$187097 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_8.\oeb_mux.$procmux$21617: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_8.\oeb_mux.$procmux$21620_CMP $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_8.\oeb_mux.$procmux$21619_CMP $auto$opt_reduce.cc:134:opt_pmux$187099 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_9.\in_demux.$procmux$21637: { $auto$opt_reduce.cc:134:opt_pmux$187101 $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_9.\in_demux.$procmux$21638_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_9.\oeb_mux.$procmux$21617: { $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_9.\oeb_mux.$procmux$21620_CMP $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_9.\oeb_mux.$procmux$21619_CMP $auto$opt_reduce.cc:134:opt_pmux$187103 }
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_reg_file.$procmux$184849:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404
      New ports: A=1'0, B=1'1, Y=$flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [0]
      New connections: $flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [31:1] = { $flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [0] $flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [0] $flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [0] $flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [0] $flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [0] $flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [0] $flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [0] $flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [0] $flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [0] $flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [0] $flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [0] $flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [0] $flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [0] $flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [0] $flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [0] $flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [0] $flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [0] $flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [0] $flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [0] $flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [0] $flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [0] $flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [0] $flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [0] $flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [0] $flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [0] $flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [0] $flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [0] $flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [0] $flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [0] $flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [0] $flatten\soc_i.\i_reg_file.$0$memwr$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:46$394_EN[31:0]$404 [0] }
    New ctrl vector for $pmux cell $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185827: { $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185670_CMP $auto$opt_reduce.cc:134:opt_pmux$187105 $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185656_CMP $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185653_CMP $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185650_CMP $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185647_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185357: $auto$opt_reduce.cc:134:opt_pmux$187107
    New ctrl vector for $pmux cell $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185370: $auto$opt_reduce.cc:134:opt_pmux$187109
    New ctrl vector for $pmux cell $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185383: $auto$opt_reduce.cc:134:opt_pmux$187111
    New ctrl vector for $pmux cell $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185502: { $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185360_CMP $auto$opt_reduce.cc:134:opt_pmux$187113 }
    New ctrl vector for $pmux cell $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185512: { $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185360_CMP $auto$opt_reduce.cc:134:opt_pmux$187115 }
    New ctrl vector for $pmux cell $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185521: $auto$opt_reduce.cc:134:opt_pmux$187117
    New ctrl vector for $pmux cell $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185529: $auto$opt_reduce.cc:134:opt_pmux$187119
    New ctrl vector for $pmux cell $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185538: { $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185360_CMP $auto$opt_reduce.cc:134:opt_pmux$187121 }
    New ctrl vector for $pmux cell $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185547: $auto$opt_reduce.cc:134:opt_pmux$187123
    New ctrl vector for $pmux cell $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185555: $auto$opt_reduce.cc:134:opt_pmux$187125
    New ctrl vector for $pmux cell $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185564: { $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185360_CMP $auto$opt_reduce.cc:134:opt_pmux$187127 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$186952: { $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:278$2646_Y $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19851_CMP [2:0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$186954: { $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:278$2646_Y $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19851_CMP [2:0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$186948: { $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:278$2646_Y $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19851_CMP [2:0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$186950: { $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:278$2646_Y $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19851_CMP [2:0] }
  Optimizing cells in module \user_project_wrapper.
Performed a total of 107 changes.

81.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~642 debug messages>
Removed a total of 214 cells.

81.6. Executing OPT_DFF pass (perform DFF optimizations).

81.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 6 unused cells and 2953 unused wires.
<suppressed ~25 debug messages>

81.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

81.9. Rerunning OPT passes. (Maybe there is more to do..)

81.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\soc_i.\i_caravel_obi_mux.$ternary$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_mux_2_to_1.sv:111$51: \soc_i.i_caravel_obi_mux.pri_req_i -> 1'1
      Replacing known input bits on port B of cell $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\i_flash_obi_mux.$ternary$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_mux_2_to_1.sv:111$51: \soc_i.i_memory_interface_unit.i_obi_xbar.i_flash_obi_mux.pri_req_i -> 1'1
      Replacing known input bits on port B of cell $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\i_periph_obi_mux.$ternary$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_mux_2_to_1.sv:111$51: \soc_i.i_memory_interface_unit.i_obi_xbar.i_periph_obi_mux.pri_req_i -> 1'1
  Giving up (too many iterations)
Removed 0 multiplexer ports.
<suppressed ~2266 debug messages>

81.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20959: { $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:168$5847_Y $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21021_CMP $auto$opt_reduce.cc:134:opt_pmux$187129 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21040: { $auto$opt_reduce.cc:134:opt_pmux$187133 $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21002_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20995_CMP $auto$opt_reduce.cc:134:opt_pmux$187131 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21085: { $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20943_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21021_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21009_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21002_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20995_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20988_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20880_CMP $auto$opt_reduce.cc:134:opt_pmux$187135 $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20667_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20598_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20960_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21092_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21086_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21167: { $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20943_CMP $auto$opt_reduce.cc:134:opt_pmux$187137 $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20598_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21235: { $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:168$5847_Y $auto$opt_reduce.cc:134:opt_pmux$187141 $auto$opt_reduce.cc:134:opt_pmux$187139 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21353: { $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:168$5847_Y $auto$opt_reduce.cc:134:opt_pmux$187145 $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21002_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20995_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20988_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20880_CMP $auto$opt_reduce.cc:134:opt_pmux$187143 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21429: { $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20943_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20880_CMP $auto$opt_reduce.cc:134:opt_pmux$187147 $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21086_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21531: { $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:168$5847_Y $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21021_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20880_CMP $auto$opt_reduce.cc:134:opt_pmux$187151 $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20667_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20598_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20960_CMP $auto$opt_reduce.cc:134:opt_pmux$187149 $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21086_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20959: { $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:168$5847_Y $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21021_CMP $auto$opt_reduce.cc:134:opt_pmux$187153 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21040: { $auto$opt_reduce.cc:134:opt_pmux$187157 $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21002_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20995_CMP $auto$opt_reduce.cc:134:opt_pmux$187155 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21085: { $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20943_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21021_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21009_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21002_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20995_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20988_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20880_CMP $auto$opt_reduce.cc:134:opt_pmux$187159 $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20667_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20598_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20960_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21092_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21086_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21167: { $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20943_CMP $auto$opt_reduce.cc:134:opt_pmux$187161 $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20598_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21235: { $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:168$5847_Y $auto$opt_reduce.cc:134:opt_pmux$187165 $auto$opt_reduce.cc:134:opt_pmux$187163 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21353: { $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:168$5847_Y $auto$opt_reduce.cc:134:opt_pmux$187169 $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21002_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20995_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20988_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20880_CMP $auto$opt_reduce.cc:134:opt_pmux$187167 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21429: { $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20943_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20880_CMP $auto$opt_reduce.cc:134:opt_pmux$187171 $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21086_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21531: { $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:168$5847_Y $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21021_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20880_CMP $auto$opt_reduce.cc:134:opt_pmux$187175 $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20667_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20598_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20960_CMP $auto$opt_reduce.cc:134:opt_pmux$187173 $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21086_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185632: $auto$opt_reduce.cc:134:opt_pmux$187177
    New ctrl vector for $pmux cell $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185734: { $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185670_CMP $auto$opt_reduce.cc:134:opt_pmux$187179 $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185647_CMP }
  Optimizing cells in module \user_project_wrapper.
Performed a total of 18 changes.

81.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

81.13. Executing OPT_DFF pass (perform DFF optimizations).

81.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

81.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

81.16. Rerunning OPT passes. (Maybe there is more to do..)

81.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Giving up (too many iterations)
Removed 0 multiplexer ports.
<suppressed ~2266 debug messages>

81.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
Performed a total of 0 changes.

81.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

81.20. Executing OPT_DFF pass (perform DFF optimizations).

81.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..

81.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

81.23. Finished OPT passes. (There is nothing left to do.)

82. Executing FSM pass (extract and optimize FSM).

82.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register user_project_wrapper.soc_i.i_memory_interface_unit.i_obi_xbar.dmem_demux.resp_sel.
Found FSM state register user_project_wrapper.soc_i.i_memory_interface_unit.i_obi_xbar.imem_demux.resp_sel.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[0] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[10] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[11] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[12] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[13] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[14] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[15] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[16] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[17] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[18] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[19] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[1] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[20] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[21] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[22] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[23] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[24] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[25] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[26] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[27] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[28] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[29] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[2] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[30] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[31] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[32] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[33] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[34] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[35] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[36] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[37] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[38] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[39] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[3] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[40] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[41] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[42] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[43] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[44] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[45] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[46] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[47] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[48] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[49] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[4] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[50] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[51] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[52] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[53] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[5] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[6] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[7] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[8] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.inter_queue[9] as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_interrupt_queue.state as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_unit.genblk11[0].SCG_b.state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_unit.genblk11[1].SCG_b.state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_unit.genblk11[2].SCG_b.state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_unit.genblk11[3].SCG_b.state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_unit.genblk13[0].QEM_b.calib_state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_unit.genblk13[1].QEM_b.calib_state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_unit.genblk13[2].QEM_b.calib_state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_unit.genblk13[3].QEM_b.calib_state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Found FSM state register user_project_wrapper.soc_i.i_peripheral_unit.genblk2[0].SPI_b.r_SM_CS.
Found FSM state register user_project_wrapper.soc_i.i_peripheral_unit.genblk2[1].SPI_b.r_SM_CS.
Not marking user_project_wrapper.soc_i.i_peripheral_unit.genblk4[0].I2C_b.post_state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_unit.genblk4[0].I2C_b.proc_counter as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_unit.genblk4[1].I2C_b.post_state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_unit.genblk4[1].I2C_b.proc_counter as FSM state register:
    Register has an initialization value.
Not marking user_project_wrapper.soc_i.i_peripheral_unit.genblk9[0].UART_b.rxInst.state as FSM state register:
    Circuit seems to be self-resetting.
Not marking user_project_wrapper.soc_i.i_peripheral_unit.genblk9[0].UART_b.txInst.state as FSM state register:
    Register has an initialization value.
    Circuit seems to be self-resetting.
Not marking user_project_wrapper.soc_i.i_peripheral_unit.genblk9[1].UART_b.rxInst.state as FSM state register:
    Circuit seems to be self-resetting.
Not marking user_project_wrapper.soc_i.i_peripheral_unit.genblk9[1].UART_b.txInst.state as FSM state register:
    Register has an initialization value.
    Circuit seems to be self-resetting.
Not marking user_project_wrapper.soc_i.i_peripheral_unit.genblk9[2].UART_b.rxInst.state as FSM state register:
    Circuit seems to be self-resetting.
Not marking user_project_wrapper.soc_i.i_peripheral_unit.genblk9[2].UART_b.txInst.state as FSM state register:
    Register has an initialization value.
    Circuit seems to be self-resetting.
Not marking user_project_wrapper.soc_i.i_peripheral_unit.genblk9[3].UART_b.rxInst.state as FSM state register:
    Circuit seems to be self-resetting.
Not marking user_project_wrapper.soc_i.i_peripheral_unit.genblk9[3].UART_b.txInst.state as FSM state register:
    Register has an initialization value.
    Circuit seems to be self-resetting.
Not marking user_project_wrapper.soc_i.obi_qspi_controller_inst.spimemio_inst.din_tag as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register user_project_wrapper.soc_i.obi_qspi_controller_inst.spimemio_inst.state.
Not marking user_project_wrapper.soc_i.sram.cs_data_prev as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking user_project_wrapper.soc_i.sram.cs_inst_prev as FSM state register:
    Users of register don't seem to benefit from recoding.

82.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\soc_i.i_memory_interface_unit.i_obi_xbar.dmem_demux.resp_sel' from module `\user_project_wrapper'.
  found $dff cell for state register: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$procdff$186446
  root of input selection tree: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$0\resp_sel[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \io_in [7]
  found state code: 3'000
  found ctrl input: \soc_i.i_memory_interface_unit.i_obi_xbar.dmem_demux.accepted
  found ctrl input: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$logic_and$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:87$7337_Y
  found ctrl input: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$logic_and$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:89$7340_Y
  found ctrl input: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$logic_and$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:91$7343_Y
  found ctrl input: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$logic_and$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:93$7346_Y
  found state code: 3'100
  found state code: 3'011
  found state code: 3'010
  found state code: 3'001
  found ctrl output: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$procmux$19515_CMP
  found ctrl output: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$procmux$19516_CMP
  found ctrl output: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$procmux$19517_CMP
  found ctrl output: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$procmux$19518_CMP
  ctrl inputs: { $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$logic_and$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:93$7346_Y $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$logic_and$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:91$7343_Y $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$logic_and$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:89$7340_Y $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$logic_and$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:87$7337_Y \soc_i.i_memory_interface_unit.i_obi_xbar.dmem_demux.accepted \io_in [7] }
  ctrl outputs: { $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$procmux$19518_CMP $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$procmux$19517_CMP $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$procmux$19516_CMP $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$procmux$19515_CMP $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$0\resp_sel[2:0] }
  transition:      3'000 6'-----0 ->      3'000 7'0000000
  transition:      3'000 6'----01 ->      3'000 7'0000000
  transition:      3'000 6'000011 ->      3'000 7'0000000
  transition:      3'000 6'100011 ->      3'100 7'0000100
  transition:      3'000 6'-10011 ->      3'011 7'0000011
  transition:      3'000 6'--1011 ->      3'010 7'0000010
  transition:      3'000 6'---111 ->      3'001 7'0000001
  transition:      3'100 6'-----0 ->      3'000 7'0001000
  transition:      3'100 6'----01 ->      3'100 7'0001100
  transition:      3'100 6'000011 ->      3'000 7'0001000
  transition:      3'100 6'100011 ->      3'100 7'0001100
  transition:      3'100 6'-10011 ->      3'011 7'0001011
  transition:      3'100 6'--1011 ->      3'010 7'0001010
  transition:      3'100 6'---111 ->      3'001 7'0001001
  transition:      3'010 6'-----0 ->      3'000 7'0100000
  transition:      3'010 6'----01 ->      3'010 7'0100010
  transition:      3'010 6'000011 ->      3'000 7'0100000
  transition:      3'010 6'100011 ->      3'100 7'0100100
  transition:      3'010 6'-10011 ->      3'011 7'0100011
  transition:      3'010 6'--1011 ->      3'010 7'0100010
  transition:      3'010 6'---111 ->      3'001 7'0100001
  transition:      3'001 6'-----0 ->      3'000 7'1000000
  transition:      3'001 6'----01 ->      3'001 7'1000001
  transition:      3'001 6'000011 ->      3'000 7'1000000
  transition:      3'001 6'100011 ->      3'100 7'1000100
  transition:      3'001 6'-10011 ->      3'011 7'1000011
  transition:      3'001 6'--1011 ->      3'010 7'1000010
  transition:      3'001 6'---111 ->      3'001 7'1000001
  transition:      3'011 6'-----0 ->      3'000 7'0010000
  transition:      3'011 6'----01 ->      3'011 7'0010011
  transition:      3'011 6'000011 ->      3'000 7'0010000
  transition:      3'011 6'100011 ->      3'100 7'0010100
  transition:      3'011 6'-10011 ->      3'011 7'0010011
  transition:      3'011 6'--1011 ->      3'010 7'0010010
  transition:      3'011 6'---111 ->      3'001 7'0010001
Extracting FSM `\soc_i.i_memory_interface_unit.i_obi_xbar.imem_demux.resp_sel' from module `\user_project_wrapper'.
  found $dff cell for state register: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$procdff$186446
  root of input selection tree: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$0\resp_sel[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \io_in [7]
  found state code: 3'000
  found ctrl input: \soc_i.i_memory_interface_unit.i_obi_xbar.imem_demux.accepted
  found ctrl input: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$logic_and$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:87$7337_Y
  found ctrl input: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$logic_and$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:89$7340_Y
  found ctrl input: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$logic_and$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:91$7343_Y
  found ctrl input: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$logic_and$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:93$7346_Y
  found state code: 3'100
  found state code: 3'011
  found state code: 3'010
  found state code: 3'001
  found ctrl output: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$procmux$19515_CMP
  found ctrl output: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$procmux$19516_CMP
  found ctrl output: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$procmux$19517_CMP
  found ctrl output: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$procmux$19518_CMP
  ctrl inputs: { $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$logic_and$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:93$7346_Y $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$logic_and$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:91$7343_Y $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$logic_and$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:89$7340_Y $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$logic_and$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:87$7337_Y \soc_i.i_memory_interface_unit.i_obi_xbar.imem_demux.accepted \io_in [7] }
  ctrl outputs: { $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$procmux$19518_CMP $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$procmux$19517_CMP $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$procmux$19516_CMP $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$procmux$19515_CMP $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$0\resp_sel[2:0] }
  transition:      3'000 6'-----0 ->      3'000 7'0000000
  transition:      3'000 6'----01 ->      3'000 7'0000000
  transition:      3'000 6'000011 ->      3'000 7'0000000
  transition:      3'000 6'100011 ->      3'100 7'0000100
  transition:      3'000 6'-10011 ->      3'011 7'0000011
  transition:      3'000 6'--1011 ->      3'010 7'0000010
  transition:      3'000 6'---111 ->      3'001 7'0000001
  transition:      3'100 6'-----0 ->      3'000 7'0001000
  transition:      3'100 6'----01 ->      3'100 7'0001100
  transition:      3'100 6'000011 ->      3'000 7'0001000
  transition:      3'100 6'100011 ->      3'100 7'0001100
  transition:      3'100 6'-10011 ->      3'011 7'0001011
  transition:      3'100 6'--1011 ->      3'010 7'0001010
  transition:      3'100 6'---111 ->      3'001 7'0001001
  transition:      3'010 6'-----0 ->      3'000 7'0100000
  transition:      3'010 6'----01 ->      3'010 7'0100010
  transition:      3'010 6'000011 ->      3'000 7'0100000
  transition:      3'010 6'100011 ->      3'100 7'0100100
  transition:      3'010 6'-10011 ->      3'011 7'0100011
  transition:      3'010 6'--1011 ->      3'010 7'0100010
  transition:      3'010 6'---111 ->      3'001 7'0100001
  transition:      3'001 6'-----0 ->      3'000 7'1000000
  transition:      3'001 6'----01 ->      3'001 7'1000001
  transition:      3'001 6'000011 ->      3'000 7'1000000
  transition:      3'001 6'100011 ->      3'100 7'1000100
  transition:      3'001 6'-10011 ->      3'011 7'1000011
  transition:      3'001 6'--1011 ->      3'010 7'1000010
  transition:      3'001 6'---111 ->      3'001 7'1000001
  transition:      3'011 6'-----0 ->      3'000 7'0010000
  transition:      3'011 6'----01 ->      3'011 7'0010011
  transition:      3'011 6'000011 ->      3'000 7'0010000
  transition:      3'011 6'100011 ->      3'100 7'0010100
  transition:      3'011 6'-10011 ->      3'011 7'0010011
  transition:      3'011 6'--1011 ->      3'010 7'0010010
  transition:      3'011 6'---111 ->      3'001 7'0010001
Extracting FSM `\soc_i.i_peripheral_unit.genblk2[0].SPI_b.r_SM_CS' from module `\user_project_wrapper'.
  found $dff cell for state register: $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procdff$186549
  root of input selection tree: $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$0\r_SM_CS[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \io_in [7]
  found state code: 2'00
  found ctrl input: $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procmux$20088_CMP
  found ctrl input: $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procmux$20094_CMP
  found ctrl input: $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procmux$20100_CMP
  found ctrl input: $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:173$2589_Y
  found ctrl input: \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.o_TX_Ready
  found ctrl input: $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:155$2587_Y
  found state code: 2'10
  found ctrl input: $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$and$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:140$2584_Y
  found state code: 2'01
  found ctrl output: $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procmux$20100_CMP
  found ctrl output: $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procmux$20094_CMP
  found ctrl output: $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procmux$20088_CMP
  ctrl inputs: { $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$and$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:140$2584_Y $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:155$2587_Y $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:173$2589_Y \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.o_TX_Ready \io_in [7] }
  ctrl outputs: { $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$0\r_SM_CS[1:0] $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procmux$20088_CMP $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procmux$20094_CMP $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procmux$20100_CMP }
  transition:       2'00 5'----0 ->       2'00 5'00001
  transition:       2'00 5'0---1 ->       2'00 5'00001
  transition:       2'00 5'1---1 ->       2'01 5'01001
  transition:       2'10 5'----0 ->       2'00 5'00100
  transition:       2'10 5'--0-1 ->       2'00 5'00100
  transition:       2'10 5'--1-1 ->       2'10 5'10100
  transition:       2'01 5'----0 ->       2'00 5'00010
  transition:       2'01 5'---01 ->       2'01 5'01010
  transition:       2'01 5'-0-11 ->       2'10 5'10010
  transition:       2'01 5'-1-11 ->       2'01 5'01010
Extracting FSM `\soc_i.i_peripheral_unit.genblk2[1].SPI_b.r_SM_CS' from module `\user_project_wrapper'.
  found $dff cell for state register: $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procdff$186549
  root of input selection tree: $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$0\r_SM_CS[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \io_in [7]
  found state code: 2'00
  found ctrl input: $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procmux$20088_CMP
  found ctrl input: $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procmux$20094_CMP
  found ctrl input: $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procmux$20100_CMP
  found ctrl input: $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:173$2589_Y
  found ctrl input: \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.o_TX_Ready
  found ctrl input: $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:155$2587_Y
  found state code: 2'10
  found ctrl input: $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$and$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:140$2584_Y
  found state code: 2'01
  found ctrl output: $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procmux$20100_CMP
  found ctrl output: $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procmux$20094_CMP
  found ctrl output: $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procmux$20088_CMP
  ctrl inputs: { $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$and$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:140$2584_Y $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:155$2587_Y $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:173$2589_Y \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.o_TX_Ready \io_in [7] }
  ctrl outputs: { $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$0\r_SM_CS[1:0] $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procmux$20088_CMP $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procmux$20094_CMP $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procmux$20100_CMP }
  transition:       2'00 5'----0 ->       2'00 5'00001
  transition:       2'00 5'0---1 ->       2'00 5'00001
  transition:       2'00 5'1---1 ->       2'01 5'01001
  transition:       2'10 5'----0 ->       2'00 5'00100
  transition:       2'10 5'--0-1 ->       2'00 5'00100
  transition:       2'10 5'--1-1 ->       2'10 5'10100
  transition:       2'01 5'----0 ->       2'00 5'00010
  transition:       2'01 5'---01 ->       2'01 5'01010
  transition:       2'01 5'-0-11 ->       2'10 5'10010
  transition:       2'01 5'-1-11 ->       2'01 5'01010
Extracting FSM `\soc_i.obi_qspi_controller_inst.spimemio_inst.state' from module `\user_project_wrapper'.
  found $dff cell for state register: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procdff$186900
  root of input selection tree: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$0\state[3:0]
  found reset state: 4'0000 (guessed from mux tree)
  found ctrl input: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$logic_or$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:219$158_Y
  found ctrl input: \soc_i.obi_qspi_controller_inst.spimemio_inst.jump
  found ctrl input: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185647_CMP
  found ctrl input: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185650_CMP
  found ctrl input: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185653_CMP
  found ctrl input: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185656_CMP
  found ctrl input: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185659_CMP
  found ctrl input: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185662_CMP
  found ctrl input: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185665_CMP
  found ctrl input: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185670_CMP
  found ctrl input: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185673_CMP
  found ctrl input: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185633_CMP
  found ctrl input: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185679_CMP
  found ctrl input: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185636_CMP
  found ctrl input: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185685_CMP
  found ctrl input: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$logic_or$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:358$176_Y
  found ctrl input: \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.din_ready
  found state code: 4'1001
  found state code: 4'1100
  found state code: 4'1011
  found state code: 4'1010
  found ctrl input: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$logic_or$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:318$172_Y
  found state code: 4'1000
  found state code: 4'0111
  found ctrl input: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$logic_and$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:290$171_Y
  found state code: 4'0110
  found state code: 4'0101
  found ctrl input: \soc_i.obi_qspi_controller_inst.spimemio_inst.dout_valid
  found state code: 4'0100
  found state code: 4'0011
  found state code: 4'0010
  found state code: 4'0001
  found ctrl input: \soc_i.obi_qspi_controller_inst.spimemio_inst.config_cont
  found state code: 4'0000
  found ctrl output: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185685_CMP
  found ctrl output: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185679_CMP
  found ctrl output: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185673_CMP
  found ctrl output: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185670_CMP
  found ctrl output: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185665_CMP
  found ctrl output: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185662_CMP
  found ctrl output: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185659_CMP
  found ctrl output: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185656_CMP
  found ctrl output: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185653_CMP
  found ctrl output: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185650_CMP
  found ctrl output: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185647_CMP
  found ctrl output: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185636_CMP
  found ctrl output: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185633_CMP
  ctrl inputs: { \soc_i.obi_qspi_controller_inst.spimemio_inst.dout_valid \soc_i.obi_qspi_controller_inst.spimemio_inst.jump \soc_i.obi_qspi_controller_inst.spimemio_inst.config_cont $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$logic_or$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:219$158_Y $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$logic_and$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:290$171_Y $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$logic_or$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:318$172_Y $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$logic_or$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:358$176_Y \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.din_ready }
  ctrl outputs: { $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$0\state[3:0] $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185633_CMP $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185636_CMP $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185647_CMP $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185650_CMP $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185653_CMP $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185656_CMP $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185659_CMP $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185662_CMP $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185665_CMP $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185670_CMP $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185673_CMP $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185679_CMP $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185685_CMP }
  transition:     4'0000 8'-0-0---0 ->     4'0000 17'00000000000000001
  transition:     4'0000 8'-0-0---1 ->     4'0001 17'00010000000000001
  transition:     4'0000 8'-100---- ->     4'0100 17'01000000000000001
  transition:     4'0000 8'-110---- ->     4'0101 17'01010000000000001
  transition:     4'0000 8'---1---- ->     4'0000 17'00000000000000001
  transition:     4'1000 8'-0-0---0 ->     4'1000 17'10000000001000000
  transition:     4'1000 8'-0-0---1 ->     4'1001 17'10010000001000000
  transition:     4'1000 8'-100---- ->     4'0100 17'01000000001000000
  transition:     4'1000 8'-110---- ->     4'0101 17'01010000001000000
  transition:     4'1000 8'---1---- ->     4'0000 17'00000000001000000
  transition:     4'0100 8'-0-0---0 ->     4'0100 17'01000000000000100
  transition:     4'0100 8'-0-0---1 ->     4'0101 17'01010000000000100
  transition:     4'0100 8'-100---- ->     4'0100 17'01000000000000100
  transition:     4'0100 8'-110---- ->     4'0101 17'01010000000000100
  transition:     4'0100 8'---1---- ->     4'0000 17'00000000000000100
  transition:     4'1100 8'-0-0--0- ->     4'1100 17'11000010000000000
  transition:     4'1100 8'-0-0--10 ->     4'1100 17'11000010000000000
  transition:     4'1100 8'-0-0--11 ->     4'1001 17'10010010000000000
  transition:     4'1100 8'-100---- ->     4'0100 17'01000010000000000
  transition:     4'1100 8'-110---- ->     4'0101 17'01010010000000000
  transition:     4'1100 8'---1---- ->     4'0000 17'00000010000000000
  transition:     4'0010 8'-0-0---0 ->     4'0010 17'00100000000000010
  transition:     4'0010 8'-0-0---1 ->     4'0011 17'00110000000000010
  transition:     4'0010 8'-100---- ->     4'0100 17'01000000000000010
  transition:     4'0010 8'-110---- ->     4'0101 17'01010000000000010
  transition:     4'0010 8'---1---- ->     4'0000 17'00000000000000010
  transition:     4'1010 8'-0-0---0 ->     4'1010 17'10100000100000000
  transition:     4'1010 8'-0-0---1 ->     4'1011 17'10110000100000000
  transition:     4'1010 8'-100---- ->     4'0100 17'01000000100000000
  transition:     4'1010 8'-110---- ->     4'0101 17'01010000100000000
  transition:     4'1010 8'---1---- ->     4'0000 17'00000000100000000
  transition:     4'0110 8'-0-0---0 ->     4'0110 17'01100000000010000
  transition:     4'0110 8'-0-0---1 ->     4'0111 17'01110000000010000
  transition:     4'0110 8'-100---- ->     4'0100 17'01000000000010000
  transition:     4'0110 8'-110---- ->     4'0101 17'01010000000010000
  transition:     4'0110 8'---1---- ->     4'0000 17'00000000000010000
  transition:     4'0001 8'00-0---- ->     4'0001 17'00010100000000000
  transition:     4'0001 8'10-0---- ->     4'0010 17'00100100000000000
  transition:     4'0001 8'-100---- ->     4'0100 17'01000100000000000
  transition:     4'0001 8'-110---- ->     4'0101 17'01010100000000000
  transition:     4'0001 8'---1---- ->     4'0000 17'00000100000000000
  transition:     4'1001 8'-0-0---0 ->     4'1001 17'10010000010000000
  transition:     4'1001 8'-0-0---1 ->     4'1010 17'10100000010000000
  transition:     4'1001 8'-100---- ->     4'0100 17'01000000010000000
  transition:     4'1001 8'-110---- ->     4'0101 17'01010000010000000
  transition:     4'1001 8'---1---- ->     4'0000 17'00000000010000000
  transition:     4'0101 8'-0-00--- ->     4'0101 17'01010000000001000
  transition:     4'0101 8'-0-01--0 ->     4'0101 17'01010000000001000
  transition:     4'0101 8'-0-01--1 ->     4'0110 17'01100000000001000
  transition:     4'0101 8'-100---- ->     4'0100 17'01000000000001000
  transition:     4'0101 8'-110---- ->     4'0101 17'01010000000001000
  transition:     4'0101 8'---1---- ->     4'0000 17'00000000000001000
  transition:     4'0011 8'00-0---- ->     4'0011 17'00111000000000000
  transition:     4'0011 8'10-0---- ->     4'0100 17'01001000000000000
  transition:     4'0011 8'-100---- ->     4'0100 17'01001000000000000
  transition:     4'0011 8'-110---- ->     4'0101 17'01011000000000000
  transition:     4'0011 8'---1---- ->     4'0000 17'00001000000000000
  transition:     4'1011 8'-0-0---0 ->     4'1011 17'10110001000000000
  transition:     4'1011 8'-0-0---1 ->     4'1100 17'11000001000000000
  transition:     4'1011 8'-100---- ->     4'0100 17'01000001000000000
  transition:     4'1011 8'-110---- ->     4'0101 17'01010001000000000
  transition:     4'1011 8'---1---- ->     4'0000 17'00000001000000000
  transition:     4'0111 8'-0-0---0 ->     4'0111 17'01110000000100000
  transition:     4'0111 8'-0-0-0-1 ->     4'1001 17'10010000000100000
  transition:     4'0111 8'-0-0-1-1 ->     4'1000 17'10000000000100000
  transition:     4'0111 8'-100---- ->     4'0100 17'01000000000100000
  transition:     4'0111 8'-110---- ->     4'0101 17'01010000000100000
  transition:     4'0111 8'---1---- ->     4'0000 17'00000000000100000

82.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\soc_i.obi_qspi_controller_inst.spimemio_inst.state$187202' from module `\user_project_wrapper'.
Optimizing FSM `$fsm$\soc_i.i_peripheral_unit.genblk2[1].SPI_b.r_SM_CS$187197' from module `\user_project_wrapper'.
Optimizing FSM `$fsm$\soc_i.i_peripheral_unit.genblk2[0].SPI_b.r_SM_CS$187192' from module `\user_project_wrapper'.
Optimizing FSM `$fsm$\soc_i.i_memory_interface_unit.i_obi_xbar.imem_demux.resp_sel$187186' from module `\user_project_wrapper'.
Optimizing FSM `$fsm$\soc_i.i_memory_interface_unit.i_obi_xbar.dmem_demux.resp_sel$187180' from module `\user_project_wrapper'.

82.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 67 unused cells and 67 unused wires.
<suppressed ~68 debug messages>

82.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\soc_i.i_memory_interface_unit.i_obi_xbar.dmem_demux.resp_sel$187180' from module `\user_project_wrapper'.
  Removing unused output signal $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$0\resp_sel[2:0] [0].
  Removing unused output signal $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$0\resp_sel[2:0] [1].
  Removing unused output signal $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$0\resp_sel[2:0] [2].
Optimizing FSM `$fsm$\soc_i.i_memory_interface_unit.i_obi_xbar.imem_demux.resp_sel$187186' from module `\user_project_wrapper'.
  Removing unused output signal $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$0\resp_sel[2:0] [0].
  Removing unused output signal $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$0\resp_sel[2:0] [1].
  Removing unused output signal $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$0\resp_sel[2:0] [2].
Optimizing FSM `$fsm$\soc_i.i_peripheral_unit.genblk2[0].SPI_b.r_SM_CS$187192' from module `\user_project_wrapper'.
  Removing unused output signal $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$0\r_SM_CS[1:0] [0].
  Removing unused output signal $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$0\r_SM_CS[1:0] [1].
Optimizing FSM `$fsm$\soc_i.i_peripheral_unit.genblk2[1].SPI_b.r_SM_CS$187197' from module `\user_project_wrapper'.
  Removing unused output signal $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$0\r_SM_CS[1:0] [0].
  Removing unused output signal $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$0\r_SM_CS[1:0] [1].
Optimizing FSM `$fsm$\soc_i.obi_qspi_controller_inst.spimemio_inst.state$187202' from module `\user_project_wrapper'.
  Removing unused output signal $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$0\state[3:0] [0].
  Removing unused output signal $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$0\state[3:0] [1].
  Removing unused output signal $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$0\state[3:0] [2].
  Removing unused output signal $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$0\state[3:0] [3].

82.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\soc_i.i_memory_interface_unit.i_obi_xbar.dmem_demux.resp_sel$187180' from module `\user_project_wrapper' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\soc_i.i_memory_interface_unit.i_obi_xbar.imem_demux.resp_sel$187186' from module `\user_project_wrapper' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\soc_i.i_peripheral_unit.genblk2[0].SPI_b.r_SM_CS$187192' from module `\user_project_wrapper' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\soc_i.i_peripheral_unit.genblk2[1].SPI_b.r_SM_CS$187197' from module `\user_project_wrapper' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\soc_i.obi_qspi_controller_inst.spimemio_inst.state$187202' from module `\user_project_wrapper' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> ------------1
  1000 -> -----------1-
  0100 -> ----------1--
  1100 -> ---------1---
  0010 -> --------1----
  1010 -> -------1-----
  0110 -> ------1------
  0001 -> -----1-------
  1001 -> ----1--------
  0101 -> ---1---------
  0011 -> --1----------
  1011 -> -1-----------
  0111 -> 1------------

82.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\soc_i.i_memory_interface_unit.i_obi_xbar.dmem_demux.resp_sel$187180' from module `user_project_wrapper':
-------------------------------------

  Information on FSM $fsm$\soc_i.i_memory_interface_unit.i_obi_xbar.dmem_demux.resp_sel$187180 (\soc_i.i_memory_interface_unit.i_obi_xbar.dmem_demux.resp_sel):

  Number of input signals:    6
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: \io_in [7]
    1: \soc_i.i_memory_interface_unit.i_obi_xbar.dmem_demux.accepted
    2: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$logic_and$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:87$7337_Y
    3: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$logic_and$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:89$7340_Y
    4: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$logic_and$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:91$7343_Y
    5: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$logic_and$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:93$7346_Y

  Output signals:
    0: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$procmux$19515_CMP
    1: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$procmux$19516_CMP
    2: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$procmux$19517_CMP
    3: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$procmux$19518_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'-----0   ->     0 4'0000
      1:     0 6'----01   ->     0 4'0000
      2:     0 6'000011   ->     0 4'0000
      3:     0 6'100011   ->     1 4'0000
      4:     0 6'--1011   ->     2 4'0000
      5:     0 6'---111   ->     3 4'0000
      6:     0 6'-10011   ->     4 4'0000
      7:     1 6'-----0   ->     0 4'0001
      8:     1 6'000011   ->     0 4'0001
      9:     1 6'----01   ->     1 4'0001
     10:     1 6'100011   ->     1 4'0001
     11:     1 6'--1011   ->     2 4'0001
     12:     1 6'---111   ->     3 4'0001
     13:     1 6'-10011   ->     4 4'0001
     14:     2 6'-----0   ->     0 4'0100
     15:     2 6'000011   ->     0 4'0100
     16:     2 6'100011   ->     1 4'0100
     17:     2 6'----01   ->     2 4'0100
     18:     2 6'--1011   ->     2 4'0100
     19:     2 6'---111   ->     3 4'0100
     20:     2 6'-10011   ->     4 4'0100
     21:     3 6'-----0   ->     0 4'1000
     22:     3 6'000011   ->     0 4'1000
     23:     3 6'100011   ->     1 4'1000
     24:     3 6'--1011   ->     2 4'1000
     25:     3 6'----01   ->     3 4'1000
     26:     3 6'---111   ->     3 4'1000
     27:     3 6'-10011   ->     4 4'1000
     28:     4 6'-----0   ->     0 4'0010
     29:     4 6'000011   ->     0 4'0010
     30:     4 6'100011   ->     1 4'0010
     31:     4 6'--1011   ->     2 4'0010
     32:     4 6'---111   ->     3 4'0010
     33:     4 6'----01   ->     4 4'0010
     34:     4 6'-10011   ->     4 4'0010

-------------------------------------

FSM `$fsm$\soc_i.i_memory_interface_unit.i_obi_xbar.imem_demux.resp_sel$187186' from module `user_project_wrapper':
-------------------------------------

  Information on FSM $fsm$\soc_i.i_memory_interface_unit.i_obi_xbar.imem_demux.resp_sel$187186 (\soc_i.i_memory_interface_unit.i_obi_xbar.imem_demux.resp_sel):

  Number of input signals:    6
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: \io_in [7]
    1: \soc_i.i_memory_interface_unit.i_obi_xbar.imem_demux.accepted
    2: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$logic_and$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:87$7337_Y
    3: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$logic_and$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:89$7340_Y
    4: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$logic_and$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:91$7343_Y
    5: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$logic_and$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:93$7346_Y

  Output signals:
    0: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$procmux$19515_CMP
    1: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$procmux$19516_CMP
    2: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$procmux$19517_CMP
    3: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$procmux$19518_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'-----0   ->     0 4'0000
      1:     0 6'----01   ->     0 4'0000
      2:     0 6'000011   ->     0 4'0000
      3:     0 6'100011   ->     1 4'0000
      4:     0 6'--1011   ->     2 4'0000
      5:     0 6'---111   ->     3 4'0000
      6:     0 6'-10011   ->     4 4'0000
      7:     1 6'-----0   ->     0 4'0001
      8:     1 6'000011   ->     0 4'0001
      9:     1 6'----01   ->     1 4'0001
     10:     1 6'100011   ->     1 4'0001
     11:     1 6'--1011   ->     2 4'0001
     12:     1 6'---111   ->     3 4'0001
     13:     1 6'-10011   ->     4 4'0001
     14:     2 6'-----0   ->     0 4'0100
     15:     2 6'000011   ->     0 4'0100
     16:     2 6'100011   ->     1 4'0100
     17:     2 6'----01   ->     2 4'0100
     18:     2 6'--1011   ->     2 4'0100
     19:     2 6'---111   ->     3 4'0100
     20:     2 6'-10011   ->     4 4'0100
     21:     3 6'-----0   ->     0 4'1000
     22:     3 6'000011   ->     0 4'1000
     23:     3 6'100011   ->     1 4'1000
     24:     3 6'--1011   ->     2 4'1000
     25:     3 6'----01   ->     3 4'1000
     26:     3 6'---111   ->     3 4'1000
     27:     3 6'-10011   ->     4 4'1000
     28:     4 6'-----0   ->     0 4'0010
     29:     4 6'000011   ->     0 4'0010
     30:     4 6'100011   ->     1 4'0010
     31:     4 6'--1011   ->     2 4'0010
     32:     4 6'---111   ->     3 4'0010
     33:     4 6'----01   ->     4 4'0010
     34:     4 6'-10011   ->     4 4'0010

-------------------------------------

FSM `$fsm$\soc_i.i_peripheral_unit.genblk2[0].SPI_b.r_SM_CS$187192' from module `user_project_wrapper':
-------------------------------------

  Information on FSM $fsm$\soc_i.i_peripheral_unit.genblk2[0].SPI_b.r_SM_CS$187192 (\soc_i.i_peripheral_unit.genblk2[0].SPI_b.r_SM_CS):

  Number of input signals:    5
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \io_in [7]
    1: \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.o_TX_Ready
    2: $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:173$2589_Y
    3: $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:155$2587_Y
    4: $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$and$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:140$2584_Y

  Output signals:
    0: $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procmux$20100_CMP
    1: $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procmux$20094_CMP
    2: $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procmux$20088_CMP

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'----0   ->     0 3'001
      1:     0 5'0---1   ->     0 3'001
      2:     0 5'1---1   ->     2 3'001
      3:     1 5'----0   ->     0 3'100
      4:     1 5'--0-1   ->     0 3'100
      5:     1 5'--1-1   ->     1 3'100
      6:     2 5'----0   ->     0 3'010
      7:     2 5'-0-11   ->     1 3'010
      8:     2 5'---01   ->     2 3'010
      9:     2 5'-1-11   ->     2 3'010

-------------------------------------

FSM `$fsm$\soc_i.i_peripheral_unit.genblk2[1].SPI_b.r_SM_CS$187197' from module `user_project_wrapper':
-------------------------------------

  Information on FSM $fsm$\soc_i.i_peripheral_unit.genblk2[1].SPI_b.r_SM_CS$187197 (\soc_i.i_peripheral_unit.genblk2[1].SPI_b.r_SM_CS):

  Number of input signals:    5
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \io_in [7]
    1: \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.o_TX_Ready
    2: $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:173$2589_Y
    3: $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:155$2587_Y
    4: $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$and$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:140$2584_Y

  Output signals:
    0: $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procmux$20100_CMP
    1: $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procmux$20094_CMP
    2: $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procmux$20088_CMP

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'----0   ->     0 3'001
      1:     0 5'0---1   ->     0 3'001
      2:     0 5'1---1   ->     2 3'001
      3:     1 5'----0   ->     0 3'100
      4:     1 5'--0-1   ->     0 3'100
      5:     1 5'--1-1   ->     1 3'100
      6:     2 5'----0   ->     0 3'010
      7:     2 5'-0-11   ->     1 3'010
      8:     2 5'---01   ->     2 3'010
      9:     2 5'-1-11   ->     2 3'010

-------------------------------------

FSM `$fsm$\soc_i.obi_qspi_controller_inst.spimemio_inst.state$187202' from module `user_project_wrapper':
-------------------------------------

  Information on FSM $fsm$\soc_i.obi_qspi_controller_inst.spimemio_inst.state$187202 (\soc_i.obi_qspi_controller_inst.spimemio_inst.state):

  Number of input signals:    8
  Number of output signals:  13
  Number of state bits:      13

  Input signals:
    0: \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.din_ready
    1: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$logic_or$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:358$176_Y
    2: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$logic_or$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:318$172_Y
    3: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$logic_and$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:290$171_Y
    4: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$logic_or$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:219$158_Y
    5: \soc_i.obi_qspi_controller_inst.spimemio_inst.config_cont
    6: \soc_i.obi_qspi_controller_inst.spimemio_inst.jump
    7: \soc_i.obi_qspi_controller_inst.spimemio_inst.dout_valid

  Output signals:
    0: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185685_CMP
    1: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185679_CMP
    2: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185673_CMP
    3: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185670_CMP
    4: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185665_CMP
    5: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185662_CMP
    6: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185659_CMP
    7: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185656_CMP
    8: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185653_CMP
    9: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185650_CMP
   10: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185647_CMP
   11: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185636_CMP
   12: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185633_CMP

  State encoding:
    0: 13'------------1  <RESET STATE>
    1: 13'-----------1-
    2: 13'----------1--
    3: 13'---------1---
    4: 13'--------1----
    5: 13'-------1-----
    6: 13'------1------
    7: 13'-----1-------
    8: 13'----1--------
    9: 13'---1---------
   10: 13'--1----------
   11: 13'-1-----------
   12: 13'1------------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 8'-0-0---0   ->     0 13'0000000000001
      1:     0 8'---1----   ->     0 13'0000000000001
      2:     0 8'-100----   ->     2 13'0000000000001
      3:     0 8'-0-0---1   ->     7 13'0000000000001
      4:     0 8'-110----   ->     9 13'0000000000001
      5:     1 8'---1----   ->     0 13'0000001000000
      6:     1 8'-0-0---0   ->     1 13'0000001000000
      7:     1 8'-100----   ->     2 13'0000001000000
      8:     1 8'-0-0---1   ->     8 13'0000001000000
      9:     1 8'-110----   ->     9 13'0000001000000
     10:     2 8'---1----   ->     0 13'0000000000100
     11:     2 8'-0-0---0   ->     2 13'0000000000100
     12:     2 8'-100----   ->     2 13'0000000000100
     13:     2 8'-0-0---1   ->     9 13'0000000000100
     14:     2 8'-110----   ->     9 13'0000000000100
     15:     3 8'---1----   ->     0 13'0010000000000
     16:     3 8'-100----   ->     2 13'0010000000000
     17:     3 8'-0-0--10   ->     3 13'0010000000000
     18:     3 8'-0-0--0-   ->     3 13'0010000000000
     19:     3 8'-0-0--11   ->     8 13'0010000000000
     20:     3 8'-110----   ->     9 13'0010000000000
     21:     4 8'---1----   ->     0 13'0000000000010
     22:     4 8'-100----   ->     2 13'0000000000010
     23:     4 8'-0-0---0   ->     4 13'0000000000010
     24:     4 8'-110----   ->     9 13'0000000000010
     25:     4 8'-0-0---1   ->    10 13'0000000000010
     26:     5 8'---1----   ->     0 13'0000100000000
     27:     5 8'-100----   ->     2 13'0000100000000
     28:     5 8'-0-0---0   ->     5 13'0000100000000
     29:     5 8'-110----   ->     9 13'0000100000000
     30:     5 8'-0-0---1   ->    11 13'0000100000000
     31:     6 8'---1----   ->     0 13'0000000010000
     32:     6 8'-100----   ->     2 13'0000000010000
     33:     6 8'-0-0---0   ->     6 13'0000000010000
     34:     6 8'-110----   ->     9 13'0000000010000
     35:     6 8'-0-0---1   ->    12 13'0000000010000
     36:     7 8'---1----   ->     0 13'0100000000000
     37:     7 8'-100----   ->     2 13'0100000000000
     38:     7 8'10-0----   ->     4 13'0100000000000
     39:     7 8'00-0----   ->     7 13'0100000000000
     40:     7 8'-110----   ->     9 13'0100000000000
     41:     8 8'---1----   ->     0 13'0000010000000
     42:     8 8'-100----   ->     2 13'0000010000000
     43:     8 8'-0-0---1   ->     5 13'0000010000000
     44:     8 8'-0-0---0   ->     8 13'0000010000000
     45:     8 8'-110----   ->     9 13'0000010000000
     46:     9 8'---1----   ->     0 13'0000000001000
     47:     9 8'-100----   ->     2 13'0000000001000
     48:     9 8'-0-01--1   ->     6 13'0000000001000
     49:     9 8'-0-01--0   ->     9 13'0000000001000
     50:     9 8'-0-00---   ->     9 13'0000000001000
     51:     9 8'-110----   ->     9 13'0000000001000
     52:    10 8'---1----   ->     0 13'1000000000000
     53:    10 8'-100----   ->     2 13'1000000000000
     54:    10 8'10-0----   ->     2 13'1000000000000
     55:    10 8'-110----   ->     9 13'1000000000000
     56:    10 8'00-0----   ->    10 13'1000000000000
     57:    11 8'---1----   ->     0 13'0001000000000
     58:    11 8'-100----   ->     2 13'0001000000000
     59:    11 8'-0-0---1   ->     3 13'0001000000000
     60:    11 8'-110----   ->     9 13'0001000000000
     61:    11 8'-0-0---0   ->    11 13'0001000000000
     62:    12 8'---1----   ->     0 13'0000000100000
     63:    12 8'-0-0-1-1   ->     1 13'0000000100000
     64:    12 8'-100----   ->     2 13'0000000100000
     65:    12 8'-0-0-0-1   ->     8 13'0000000100000
     66:    12 8'-110----   ->     9 13'0000000100000
     67:    12 8'-0-0---0   ->    12 13'0000000100000

-------------------------------------

82.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\soc_i.i_memory_interface_unit.i_obi_xbar.dmem_demux.resp_sel$187180' from module `\user_project_wrapper'.
Mapping FSM `$fsm$\soc_i.i_memory_interface_unit.i_obi_xbar.imem_demux.resp_sel$187186' from module `\user_project_wrapper'.
Mapping FSM `$fsm$\soc_i.i_peripheral_unit.genblk2[0].SPI_b.r_SM_CS$187192' from module `\user_project_wrapper'.
Mapping FSM `$fsm$\soc_i.i_peripheral_unit.genblk2[1].SPI_b.r_SM_CS$187197' from module `\user_project_wrapper'.
Mapping FSM `$fsm$\soc_i.obi_qspi_controller_inst.spimemio_inst.state$187202' from module `\user_project_wrapper'.

83. Executing OPT pass (performing simple optimizations).

83.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~18 debug messages>

83.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~87 debug messages>
Removed a total of 29 cells.

83.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Giving up (too many iterations)
Removed 0 multiplexer ports.
<suppressed ~2264 debug messages>

83.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
Performed a total of 0 changes.

83.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

83.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procdff$186883 ($dff) from module user_project_wrapper (D = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.fetch, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.last_fetch, rval = 1'1).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procdff$186882 ($dff) from module user_project_wrapper (D = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.next_fetch, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.fetch, rval = 1'1).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procdff$186881 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185269_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.xfer_tag, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$187516 ($sdff) from module user_project_wrapper (D = \soc_i.obi_qspi_controller_inst.spimemio_inst.din_tag, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.xfer_tag).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procdff$186880 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185274_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.xfer_rd, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187518 ($sdff) from module user_project_wrapper (D = \soc_i.obi_qspi_controller_inst.spimemio_inst.din_rd, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.xfer_rd).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procdff$186879 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185279_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.xfer_qspi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187520 ($sdff) from module user_project_wrapper (D = \soc_i.obi_qspi_controller_inst.spimemio_inst.din_qspi, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.xfer_qspi).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procdff$186877 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185292_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.dummy_count, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$187522 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185292_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.dummy_count).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procdff$186876 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185300_Y [2:0], Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.count [2:0], rval = 3'000).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procdff$186876 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185302_Y [3], Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.count [3], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187531 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185302_Y [3], Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.count [3]).
Adding EN signal on $auto$ff.cc:266:slice$187526 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$2\next_count[3:0] [2:0], Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.count [2:0]).
Adding EN signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procdff$186875 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$2\next_ibuffer[7:0], Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.ibuffer).
Adding EN signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procdff$186874 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185320_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.obuffer).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procdff$186873 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185325_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.xfer_ddr, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187580 ($sdff) from module user_project_wrapper (D = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.din_ddr, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.xfer_ddr).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procdff$186872 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185330_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.xfer_dspi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187582 ($sdff) from module user_project_wrapper (D = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.din_dspi, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.xfer_dspi).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procdff$186871 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185338_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.flash_clk, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187584 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185338_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.flash_clk).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procdff$186870 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185345_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.flash_csb, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$187592 ($sdff) from module user_project_wrapper (D = 1'0, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.flash_csb).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procdff$186914 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185877_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.config_do, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$187594 ($sdff) from module user_project_wrapper (D = \soc_i.obi_qspi_controller_inst.spimemio_inst.cfgreg_di [3:0], Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.config_do).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procdff$186913 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185882_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.config_clk, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187596 ($sdff) from module user_project_wrapper (D = \soc_i.obi_qspi_controller_inst.spimemio_inst.cfgreg_di [4], Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.config_clk).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procdff$186912 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185887_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.config_csb, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187598 ($sdff) from module user_project_wrapper (D = \soc_i.obi_qspi_controller_inst.spimemio_inst.cfgreg_di [5], Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.config_csb).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procdff$186911 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185892_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.config_oe, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$187600 ($sdff) from module user_project_wrapper (D = \soc_i.obi_qspi_controller_inst.spimemio_inst.cfgreg_di [11:8], Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.config_oe).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procdff$186910 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185897_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.config_dummy, rval = 4'1000).
Adding EN signal on $auto$ff.cc:266:slice$187602 ($sdff) from module user_project_wrapper (D = \soc_i.obi_qspi_controller_inst.spimemio_inst.cfgreg_di [19:16], Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.config_dummy).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procdff$186909 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185902_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.config_cont, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187604 ($sdff) from module user_project_wrapper (D = \soc_i.obi_qspi_controller_inst.spimemio_inst.cfgreg_di [20], Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.config_cont).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procdff$186908 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185907_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.config_qspi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187606 ($sdff) from module user_project_wrapper (D = \soc_i.obi_qspi_controller_inst.spimemio_inst.cfgreg_di [21], Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.config_qspi).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procdff$186907 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185912_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.config_ddr, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187608 ($sdff) from module user_project_wrapper (D = \soc_i.obi_qspi_controller_inst.spimemio_inst.cfgreg_di [22], Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.config_ddr).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procdff$186906 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185917_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.config_en, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$187610 ($sdff) from module user_project_wrapper (D = \soc_i.obi_qspi_controller_inst.spimemio_inst.cfgreg_di [31], Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.config_en).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procdff$186905 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$logic_or$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:108$136_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.softreset, rval = 1'1).
Adding EN signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procdff$186899 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185706_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.rd_inc).
Adding SRST signal on $auto$ff.cc:266:slice$187613 ($dffe) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185694_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.rd_inc, rval = 1'0).
Adding EN signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procdff$186898 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185713_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.rd_wait).
Adding SRST signal on $auto$ff.cc:266:slice$187623 ($dffe) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185711_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.rd_wait, rval = 1'0).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procdff$186897 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185718_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.rd_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187631 ($sdff) from module user_project_wrapper (D = 1'1, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.rd_valid).
Adding EN signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procdff$186896 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$ternary$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:234$169_Y [23:0], Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.rd_addr).
Adding EN signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procdff$186895 ($dff) from module user_project_wrapper (D = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.ibuffer, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.buffer [23:16]).
Adding EN signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procdff$186895 ($dff) from module user_project_wrapper (D = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.ibuffer, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.buffer [15:8]).
Adding EN signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procdff$186895 ($dff) from module user_project_wrapper (D = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.ibuffer, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.buffer [7:0]).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procdff$186894 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185777_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.din_rd, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187655 ($sdff) from module user_project_wrapper (D = 1'1, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.din_rd).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procdff$186893 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185798_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.din_ddr, rval = 1'0).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procdff$186892 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185817_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.din_qspi, rval = 1'0).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procdff$186890 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185827_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.din_tag, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$187663 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185827_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.din_tag).
Adding EN signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procdff$186889 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185846_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.din_data).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procdff$186888 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185734_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.din_valid, rval = 1'0).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procdff$186887 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185632_Y, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer_resetn, rval = 1'0).
Adding EN signal on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procdff$186886 ($dff) from module user_project_wrapper (D = { \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.ibuffer \soc_i.obi_qspi_controller_inst.spimemio_inst.buffer }, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.rdata).
Adding EN signal on $flatten\soc_i.\obi_qspi_controller_inst.$procdff$186918 ($dff) from module user_project_wrapper (D = \soc_i.obi_qspi_controller_inst.obi_addr_i, Q = \soc_i.obi_qspi_controller_inst.addr_latched).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.$procdff$186917 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.$procmux$185944_Y, Q = \soc_i.obi_qspi_controller_inst.read_in_progress, rval = 1'0).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.$procdff$186916 ($dff) from module user_project_wrapper (D = { $flatten\soc_i.\obi_qspi_controller_inst.$procmux$185938_Y [31:30] $flatten\soc_i.\obi_qspi_controller_inst.$procmux$185938_Y [28:25] $flatten\soc_i.\obi_qspi_controller_inst.$procmux$185938_Y [23:15] $flatten\soc_i.\obi_qspi_controller_inst.$procmux$185938_Y [13:0] }, Q = { \soc_i.obi_qspi_controller_inst.obi_rdata_o [31:30] \soc_i.obi_qspi_controller_inst.obi_rdata_o [28:25] \soc_i.obi_qspi_controller_inst.obi_rdata_o [23:15] \soc_i.obi_qspi_controller_inst.obi_rdata_o [13:0] }, rval = 29'11111110101101111111011101111).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.$procdff$186916 ($dff) from module user_project_wrapper (D = { $flatten\soc_i.\obi_qspi_controller_inst.$procmux$185935_Y [29] $flatten\soc_i.\obi_qspi_controller_inst.$procmux$185935_Y [24] $flatten\soc_i.\obi_qspi_controller_inst.$procmux$185935_Y [14] }, Q = { \soc_i.obi_qspi_controller_inst.obi_rdata_o [29] \soc_i.obi_qspi_controller_inst.obi_rdata_o [24] \soc_i.obi_qspi_controller_inst.obi_rdata_o [14] }, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$187698 ($sdff) from module user_project_wrapper (D = { \soc_i.obi_qspi_controller_inst.spimemio_inst.rdata [29] \soc_i.obi_qspi_controller_inst.spimemio_inst.rdata [24] \soc_i.obi_qspi_controller_inst.spimemio_inst.rdata [14] }, Q = { \soc_i.obi_qspi_controller_inst.obi_rdata_o [29] \soc_i.obi_qspi_controller_inst.obi_rdata_o [24] \soc_i.obi_qspi_controller_inst.obi_rdata_o [14] }).
Adding EN signal on $auto$ff.cc:266:slice$187697 ($sdff) from module user_project_wrapper (D = { $flatten\soc_i.\obi_qspi_controller_inst.$procmux$185938_Y [31:30] $flatten\soc_i.\obi_qspi_controller_inst.$procmux$185938_Y [28:25] $flatten\soc_i.\obi_qspi_controller_inst.$procmux$185938_Y [23:15] $flatten\soc_i.\obi_qspi_controller_inst.$procmux$185938_Y [13:0] }, Q = { \soc_i.obi_qspi_controller_inst.obi_rdata_o [31:30] \soc_i.obi_qspi_controller_inst.obi_rdata_o [28:25] \soc_i.obi_qspi_controller_inst.obi_rdata_o [23:15] \soc_i.obi_qspi_controller_inst.obi_rdata_o [13:0] }).
Adding SRST signal on $flatten\soc_i.\obi_qspi_controller_inst.$procdff$186915 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\obi_qspi_controller_inst.$procmux$185929_Y, Q = \soc_i.obi_qspi_controller_inst.obi_rvalid_o, rval = 1'0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_9.$procdff$186649 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_9.$procmux$21632_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_9.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187708 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_9.$procmux$21630_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_9.INTR).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_8.$procdff$186649 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_8.$procmux$21632_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_8.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187714 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_8.$procmux$21630_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_8.INTR).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_7.$procdff$186649 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_7.$procmux$21632_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_7.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187720 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_7.$procmux$21630_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_7.INTR).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_6.$procdff$186649 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_6.$procmux$21632_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_6.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187726 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_6.$procmux$21630_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_6.INTR).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_5.$procdff$186649 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_5.$procmux$21632_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_5.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187732 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_5.$procmux$21630_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_5.INTR).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_4.$procdff$186649 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_4.$procmux$21632_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_4.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187738 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_4.$procmux$21630_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_4.INTR).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_3.$procdff$186649 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_3.$procmux$21632_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_3.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187744 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_3.$procmux$21630_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_3.INTR).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_24.$procdff$186649 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_24.$procmux$21632_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_24.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187750 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_24.$procmux$21630_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_24.INTR).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_23.$procdff$186649 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_23.$procmux$21632_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_23.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187756 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_23.$procmux$21630_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_23.INTR).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_22.$procdff$186649 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_22.$procmux$21632_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_22.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187762 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_22.$procmux$21630_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_22.INTR).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_21.$procdff$186649 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_21.$procmux$21632_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_21.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187768 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_21.$procmux$21630_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_21.INTR).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_20.$procdff$186649 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_20.$procmux$21632_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_20.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187774 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_20.$procmux$21630_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_20.INTR).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_2.$procdff$186649 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_2.$procmux$21632_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_2.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187780 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_2.$procmux$21630_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_2.INTR).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_19.$procdff$186649 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_19.$procmux$21632_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_19.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187786 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_19.$procmux$21630_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_19.INTR).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_18.$procdff$186649 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_18.$procmux$21632_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_18.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187792 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_18.$procmux$21630_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_18.INTR).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_17.$procdff$186649 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_17.$procmux$21632_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_17.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187798 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_17.$procmux$21630_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_17.INTR).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_16.$procdff$186649 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_16.$procmux$21632_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_16.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187804 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_16.$procmux$21630_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_16.INTR).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_15.$procdff$186649 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_15.$procmux$21632_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_15.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187810 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_15.$procmux$21630_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_15.INTR).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_14.$procdff$186649 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_14.$procmux$21632_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_14.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187816 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_14.$procmux$21630_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_14.INTR).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_13.$procdff$186649 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_13.$procmux$21632_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_13.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187822 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_13.$procmux$21630_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_13.INTR).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_12.$procdff$186649 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_12.$procmux$21632_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_12.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187828 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_12.$procmux$21630_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_12.INTR).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_11.$procdff$186649 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_11.$procmux$21632_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_11.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187834 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_11.$procmux$21630_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_11.INTR).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_10.$procdff$186649 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_10.$procmux$21632_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_10.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187840 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_10.$procmux$21630_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_10.INTR).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_1.$procdff$186649 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_1.$procmux$21632_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_1.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$187846 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_1.$procmux$21630_Y, Q = \soc_i.i_peripheral_unit.pin_mux.PIN_1.INTR).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\txInst.$procdff$186454 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\txInst.$0\bitIdx[2:0], Q = \soc_i.i_peripheral_unit.genblk9[3].UART_b.txInst.bitIdx).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\txInst.$procdff$186453 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\txInst.$0\data[7:0], Q = \soc_i.i_peripheral_unit.genblk9[3].UART_b.txInst.data).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\txInst.$procdff$186451 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\txInst.$0\out[0:0], Q = \soc_i.i_peripheral_unit.genblk9[3].UART_b.txInst.out).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\txInst.$procdff$186449 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\txInst.$0\state[2:0], Q = \soc_i.i_peripheral_unit.genblk9[3].UART_b.txInst.state).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$procdff$186465 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$0$lookahead\receivedData$2820[7:0]$2825, Q = \soc_i.i_peripheral_unit.genblk9[3].UART_b.rxInst.receivedData).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$procdff$186464 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$0\clockCount[3:0], Q = \soc_i.i_peripheral_unit.genblk9[3].UART_b.rxInst.clockCount).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$procdff$186462 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$0\bitIdx[2:0], Q = \soc_i.i_peripheral_unit.genblk9[3].UART_b.rxInst.bitIdx).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$procdff$186460 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$0\done[0:0], Q = \soc_i.i_peripheral_unit.genblk9[3].UART_b.rxInst.done).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$procdff$186459 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$0\out[7:0], Q = \soc_i.i_peripheral_unit.genblk9[3].UART_b.rxInst.out).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\generatorInst.$procdff$186656 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\generatorInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:37$1613_Y, Q = \soc_i.i_peripheral_unit.genblk9[3].UART_b.generatorInst.txCounter, rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\generatorInst.$procdff$186655 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\generatorInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:30$1610_Y, Q = \soc_i.i_peripheral_unit.genblk9[3].UART_b.generatorInst.rxCounter, rval = 0).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\generatorInst.$procdff$186654 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\generatorInst.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:35$1612_Y, Q = \soc_i.i_peripheral_unit.genblk9[3].UART_b.generatorInst.txClk).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\generatorInst.$procdff$186653 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\generatorInst.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:28$1609_Y, Q = \soc_i.i_peripheral_unit.genblk9[3].UART_b.generatorInst.rxClk).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.$procdff$186483 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.UART_TX_RATE_DIV_4, Q = \soc_i.i_peripheral_unit.genblk9[3].UART_b.max_rate_tx_r).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.$procdff$186482 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.UART_RX_RATE_DIV_4, Q = \soc_i.i_peripheral_unit.genblk9[3].UART_b.max_rate_rx_r).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.$procdff$186481 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.UART_TX_DATA_4 [7:0], Q = \soc_i.i_peripheral_unit.genblk9[3].UART_b.data).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.$procdff$186480 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.UART_CR_4 [2], Q = \soc_i.i_peripheral_unit.genblk9[3].UART_b.rxEn_r).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.$procdff$186479 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.UART_CR_4 [1], Q = \soc_i.i_peripheral_unit.genblk9[3].UART_b.txStart_r).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.$procdff$186478 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.UART_CR_4 [0], Q = \soc_i.i_peripheral_unit.genblk9[3].UART_b.txEn_r).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\txInst.$procdff$186454 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\txInst.$0\bitIdx[2:0], Q = \soc_i.i_peripheral_unit.genblk9[2].UART_b.txInst.bitIdx).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\txInst.$procdff$186453 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\txInst.$0\data[7:0], Q = \soc_i.i_peripheral_unit.genblk9[2].UART_b.txInst.data).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\txInst.$procdff$186451 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\txInst.$0\out[0:0], Q = \soc_i.i_peripheral_unit.genblk9[2].UART_b.txInst.out).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\txInst.$procdff$186449 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\txInst.$0\state[2:0], Q = \soc_i.i_peripheral_unit.genblk9[2].UART_b.txInst.state).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$procdff$186465 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$0$lookahead\receivedData$2820[7:0]$2825, Q = \soc_i.i_peripheral_unit.genblk9[2].UART_b.rxInst.receivedData).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$procdff$186464 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$0\clockCount[3:0], Q = \soc_i.i_peripheral_unit.genblk9[2].UART_b.rxInst.clockCount).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$procdff$186462 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$0\bitIdx[2:0], Q = \soc_i.i_peripheral_unit.genblk9[2].UART_b.rxInst.bitIdx).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$procdff$186460 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$0\done[0:0], Q = \soc_i.i_peripheral_unit.genblk9[2].UART_b.rxInst.done).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$procdff$186459 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$0\out[7:0], Q = \soc_i.i_peripheral_unit.genblk9[2].UART_b.rxInst.out).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\generatorInst.$procdff$186656 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\generatorInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:37$1613_Y, Q = \soc_i.i_peripheral_unit.genblk9[2].UART_b.generatorInst.txCounter, rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\generatorInst.$procdff$186655 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\generatorInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:30$1610_Y, Q = \soc_i.i_peripheral_unit.genblk9[2].UART_b.generatorInst.rxCounter, rval = 0).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\generatorInst.$procdff$186654 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\generatorInst.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:35$1612_Y, Q = \soc_i.i_peripheral_unit.genblk9[2].UART_b.generatorInst.txClk).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\generatorInst.$procdff$186653 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\generatorInst.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:28$1609_Y, Q = \soc_i.i_peripheral_unit.genblk9[2].UART_b.generatorInst.rxClk).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.$procdff$186483 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.UART_TX_RATE_DIV_3, Q = \soc_i.i_peripheral_unit.genblk9[2].UART_b.max_rate_tx_r).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.$procdff$186482 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.UART_RX_RATE_DIV_3, Q = \soc_i.i_peripheral_unit.genblk9[2].UART_b.max_rate_rx_r).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.$procdff$186481 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.UART_TX_DATA_3 [7:0], Q = \soc_i.i_peripheral_unit.genblk9[2].UART_b.data).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.$procdff$186480 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.UART_CR_3 [2], Q = \soc_i.i_peripheral_unit.genblk9[2].UART_b.rxEn_r).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.$procdff$186479 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.UART_CR_3 [1], Q = \soc_i.i_peripheral_unit.genblk9[2].UART_b.txStart_r).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.$procdff$186478 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.UART_CR_3 [0], Q = \soc_i.i_peripheral_unit.genblk9[2].UART_b.txEn_r).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\txInst.$procdff$186454 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\txInst.$0\bitIdx[2:0], Q = \soc_i.i_peripheral_unit.genblk9[1].UART_b.txInst.bitIdx).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\txInst.$procdff$186453 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\txInst.$0\data[7:0], Q = \soc_i.i_peripheral_unit.genblk9[1].UART_b.txInst.data).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\txInst.$procdff$186451 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\txInst.$0\out[0:0], Q = \soc_i.i_peripheral_unit.genblk9[1].UART_b.txInst.out).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\txInst.$procdff$186449 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\txInst.$0\state[2:0], Q = \soc_i.i_peripheral_unit.genblk9[1].UART_b.txInst.state).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$procdff$186465 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$0$lookahead\receivedData$2820[7:0]$2825, Q = \soc_i.i_peripheral_unit.genblk9[1].UART_b.rxInst.receivedData).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$procdff$186464 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$0\clockCount[3:0], Q = \soc_i.i_peripheral_unit.genblk9[1].UART_b.rxInst.clockCount).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$procdff$186462 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$0\bitIdx[2:0], Q = \soc_i.i_peripheral_unit.genblk9[1].UART_b.rxInst.bitIdx).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$procdff$186460 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$0\done[0:0], Q = \soc_i.i_peripheral_unit.genblk9[1].UART_b.rxInst.done).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$procdff$186459 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$0\out[7:0], Q = \soc_i.i_peripheral_unit.genblk9[1].UART_b.rxInst.out).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\generatorInst.$procdff$186656 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\generatorInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:37$1613_Y, Q = \soc_i.i_peripheral_unit.genblk9[1].UART_b.generatorInst.txCounter, rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\generatorInst.$procdff$186655 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\generatorInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:30$1610_Y, Q = \soc_i.i_peripheral_unit.genblk9[1].UART_b.generatorInst.rxCounter, rval = 0).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\generatorInst.$procdff$186654 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\generatorInst.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:35$1612_Y, Q = \soc_i.i_peripheral_unit.genblk9[1].UART_b.generatorInst.txClk).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\generatorInst.$procdff$186653 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\generatorInst.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:28$1609_Y, Q = \soc_i.i_peripheral_unit.genblk9[1].UART_b.generatorInst.rxClk).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.$procdff$186483 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.UART_TX_RATE_DIV_2, Q = \soc_i.i_peripheral_unit.genblk9[1].UART_b.max_rate_tx_r).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.$procdff$186482 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.UART_RX_RATE_DIV_2, Q = \soc_i.i_peripheral_unit.genblk9[1].UART_b.max_rate_rx_r).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.$procdff$186481 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.UART_TX_DATA_2 [7:0], Q = \soc_i.i_peripheral_unit.genblk9[1].UART_b.data).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.$procdff$186480 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.UART_CR_2 [2], Q = \soc_i.i_peripheral_unit.genblk9[1].UART_b.rxEn_r).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.$procdff$186479 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.UART_CR_2 [1], Q = \soc_i.i_peripheral_unit.genblk9[1].UART_b.txStart_r).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.$procdff$186478 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.UART_CR_2 [0], Q = \soc_i.i_peripheral_unit.genblk9[1].UART_b.txEn_r).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\txInst.$procdff$186454 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\txInst.$0\bitIdx[2:0], Q = \soc_i.i_peripheral_unit.genblk9[0].UART_b.txInst.bitIdx).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\txInst.$procdff$186453 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\txInst.$0\data[7:0], Q = \soc_i.i_peripheral_unit.genblk9[0].UART_b.txInst.data).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\txInst.$procdff$186451 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\txInst.$0\out[0:0], Q = \soc_i.i_peripheral_unit.genblk9[0].UART_b.txInst.out).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\txInst.$procdff$186449 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\txInst.$0\state[2:0], Q = \soc_i.i_peripheral_unit.genblk9[0].UART_b.txInst.state).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$procdff$186465 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$0$lookahead\receivedData$2820[7:0]$2825, Q = \soc_i.i_peripheral_unit.genblk9[0].UART_b.rxInst.receivedData).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$procdff$186464 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$0\clockCount[3:0], Q = \soc_i.i_peripheral_unit.genblk9[0].UART_b.rxInst.clockCount).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$procdff$186462 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$0\bitIdx[2:0], Q = \soc_i.i_peripheral_unit.genblk9[0].UART_b.rxInst.bitIdx).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$procdff$186460 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$0\done[0:0], Q = \soc_i.i_peripheral_unit.genblk9[0].UART_b.rxInst.done).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$procdff$186459 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$0\out[7:0], Q = \soc_i.i_peripheral_unit.genblk9[0].UART_b.rxInst.out).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\generatorInst.$procdff$186656 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\generatorInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:37$1613_Y, Q = \soc_i.i_peripheral_unit.genblk9[0].UART_b.generatorInst.txCounter, rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\generatorInst.$procdff$186655 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\generatorInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:30$1610_Y, Q = \soc_i.i_peripheral_unit.genblk9[0].UART_b.generatorInst.rxCounter, rval = 0).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\generatorInst.$procdff$186654 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\generatorInst.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:35$1612_Y, Q = \soc_i.i_peripheral_unit.genblk9[0].UART_b.generatorInst.txClk).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\generatorInst.$procdff$186653 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\generatorInst.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:28$1609_Y, Q = \soc_i.i_peripheral_unit.genblk9[0].UART_b.generatorInst.rxClk).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.$procdff$186483 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.UART_TX_RATE_DIV_1, Q = \soc_i.i_peripheral_unit.genblk9[0].UART_b.max_rate_tx_r).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.$procdff$186482 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.UART_RX_RATE_DIV_1, Q = \soc_i.i_peripheral_unit.genblk9[0].UART_b.max_rate_rx_r).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.$procdff$186481 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.UART_TX_DATA_1 [7:0], Q = \soc_i.i_peripheral_unit.genblk9[0].UART_b.data).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.$procdff$186480 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.UART_CR_1 [2], Q = \soc_i.i_peripheral_unit.genblk9[0].UART_b.rxEn_r).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.$procdff$186479 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.UART_CR_1 [1], Q = \soc_i.i_peripheral_unit.genblk9[0].UART_b.txStart_r).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.$procdff$186478 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.UART_CR_1 [0], Q = \soc_i.i_peripheral_unit.genblk9[0].UART_b.txEn_r).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[3].TIMER_b.$procdff$186492 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk7[3].TIMER_b.wr_mtimecmp_in_l_r1, Q = \soc_i.i_peripheral_unit.genblk7[3].TIMER_b.wr_mtimecmp_in_l_r2).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[3].TIMER_b.$procdff$186491 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk7[3].TIMER_b.wr_mtimecmp_in_l, Q = \soc_i.i_peripheral_unit.genblk7[3].TIMER_b.wr_mtimecmp_in_l_r1).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[3].TIMER_b.$procdff$186490 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk7[3].TIMER_b.wr_mtimecmp_in_h_r1, Q = \soc_i.i_peripheral_unit.genblk7[3].TIMER_b.wr_mtimecmp_in_h_r2).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[3].TIMER_b.$procdff$186489 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk7[3].TIMER_b.wr_mtimecmp_in_h, Q = \soc_i.i_peripheral_unit.genblk7[3].TIMER_b.wr_mtimecmp_in_h_r1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[3].TIMER_b.$procdff$186488 ($dff) from module user_project_wrapper (D = { $flatten\soc_i.\i_peripheral_unit.\genblk7[3].TIMER_b.$procmux$19784_Y $flatten\soc_i.\i_peripheral_unit.\genblk7[3].TIMER_b.$procmux$19789_Y }, Q = \soc_i.i_peripheral_unit.genblk7[3].TIMER_b.mtimecmp, rval = 64'1111111111111111111111111111111111111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:266:slice$188124 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_THRESH_L_4, Q = \soc_i.i_peripheral_unit.genblk7[3].TIMER_b.mtimecmp [31:0]).
Adding EN signal on $auto$ff.cc:266:slice$188124 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_THRESH_H_4, Q = \soc_i.i_peripheral_unit.genblk7[3].TIMER_b.mtimecmp [63:32]).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[3].TIMER_b.$procdff$186487 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk7[3].TIMER_b.$procmux$19806_Y, Q = \soc_i.i_peripheral_unit.genblk7[3].TIMER_b.mtime, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$188127 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk7[3].TIMER_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:73$2784_Y, Q = \soc_i.i_peripheral_unit.genblk7[3].TIMER_b.mtime).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[3].TIMER_b.$procdff$186486 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk7[3].TIMER_b.wr_en_r1, Q = \soc_i.i_peripheral_unit.genblk7[3].TIMER_b.wr_en_r2).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[3].TIMER_b.$procdff$186485 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk7[3].TIMER_b.wr_en, Q = \soc_i.i_peripheral_unit.genblk7[3].TIMER_b.wr_en_r1).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[3].TIMER_b.$procdff$186484 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_CTRL_4 [0], Q = \soc_i.i_peripheral_unit.genblk7[3].TIMER_b.en_r).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[2].TIMER_b.$procdff$186492 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk7[2].TIMER_b.wr_mtimecmp_in_l_r1, Q = \soc_i.i_peripheral_unit.genblk7[2].TIMER_b.wr_mtimecmp_in_l_r2).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[2].TIMER_b.$procdff$186491 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk7[2].TIMER_b.wr_mtimecmp_in_l, Q = \soc_i.i_peripheral_unit.genblk7[2].TIMER_b.wr_mtimecmp_in_l_r1).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[2].TIMER_b.$procdff$186490 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk7[2].TIMER_b.wr_mtimecmp_in_h_r1, Q = \soc_i.i_peripheral_unit.genblk7[2].TIMER_b.wr_mtimecmp_in_h_r2).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[2].TIMER_b.$procdff$186489 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk7[2].TIMER_b.wr_mtimecmp_in_h, Q = \soc_i.i_peripheral_unit.genblk7[2].TIMER_b.wr_mtimecmp_in_h_r1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[2].TIMER_b.$procdff$186488 ($dff) from module user_project_wrapper (D = { $flatten\soc_i.\i_peripheral_unit.\genblk7[2].TIMER_b.$procmux$19784_Y $flatten\soc_i.\i_peripheral_unit.\genblk7[2].TIMER_b.$procmux$19789_Y }, Q = \soc_i.i_peripheral_unit.genblk7[2].TIMER_b.mtimecmp, rval = 64'1111111111111111111111111111111111111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:266:slice$188138 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_THRESH_L_3, Q = \soc_i.i_peripheral_unit.genblk7[2].TIMER_b.mtimecmp [31:0]).
Adding EN signal on $auto$ff.cc:266:slice$188138 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_THRESH_H_3, Q = \soc_i.i_peripheral_unit.genblk7[2].TIMER_b.mtimecmp [63:32]).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[2].TIMER_b.$procdff$186487 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk7[2].TIMER_b.$procmux$19806_Y, Q = \soc_i.i_peripheral_unit.genblk7[2].TIMER_b.mtime, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$188141 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk7[2].TIMER_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:73$2784_Y, Q = \soc_i.i_peripheral_unit.genblk7[2].TIMER_b.mtime).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[2].TIMER_b.$procdff$186486 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk7[2].TIMER_b.wr_en_r1, Q = \soc_i.i_peripheral_unit.genblk7[2].TIMER_b.wr_en_r2).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[2].TIMER_b.$procdff$186485 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk7[2].TIMER_b.wr_en, Q = \soc_i.i_peripheral_unit.genblk7[2].TIMER_b.wr_en_r1).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[2].TIMER_b.$procdff$186484 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_CTRL_3 [0], Q = \soc_i.i_peripheral_unit.genblk7[2].TIMER_b.en_r).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[1].TIMER_b.$procdff$186492 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk7[1].TIMER_b.wr_mtimecmp_in_l_r1, Q = \soc_i.i_peripheral_unit.genblk7[1].TIMER_b.wr_mtimecmp_in_l_r2).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[1].TIMER_b.$procdff$186491 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk7[1].TIMER_b.wr_mtimecmp_in_l, Q = \soc_i.i_peripheral_unit.genblk7[1].TIMER_b.wr_mtimecmp_in_l_r1).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[1].TIMER_b.$procdff$186490 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk7[1].TIMER_b.wr_mtimecmp_in_h_r1, Q = \soc_i.i_peripheral_unit.genblk7[1].TIMER_b.wr_mtimecmp_in_h_r2).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[1].TIMER_b.$procdff$186489 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk7[1].TIMER_b.wr_mtimecmp_in_h, Q = \soc_i.i_peripheral_unit.genblk7[1].TIMER_b.wr_mtimecmp_in_h_r1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[1].TIMER_b.$procdff$186488 ($dff) from module user_project_wrapper (D = { $flatten\soc_i.\i_peripheral_unit.\genblk7[1].TIMER_b.$procmux$19784_Y $flatten\soc_i.\i_peripheral_unit.\genblk7[1].TIMER_b.$procmux$19789_Y }, Q = \soc_i.i_peripheral_unit.genblk7[1].TIMER_b.mtimecmp, rval = 64'1111111111111111111111111111111111111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:266:slice$188152 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_THRESH_L_2, Q = \soc_i.i_peripheral_unit.genblk7[1].TIMER_b.mtimecmp [31:0]).
Adding EN signal on $auto$ff.cc:266:slice$188152 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_THRESH_H_2, Q = \soc_i.i_peripheral_unit.genblk7[1].TIMER_b.mtimecmp [63:32]).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[1].TIMER_b.$procdff$186487 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk7[1].TIMER_b.$procmux$19806_Y, Q = \soc_i.i_peripheral_unit.genblk7[1].TIMER_b.mtime, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$188155 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk7[1].TIMER_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:73$2784_Y, Q = \soc_i.i_peripheral_unit.genblk7[1].TIMER_b.mtime).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[1].TIMER_b.$procdff$186486 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk7[1].TIMER_b.wr_en_r1, Q = \soc_i.i_peripheral_unit.genblk7[1].TIMER_b.wr_en_r2).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[1].TIMER_b.$procdff$186485 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk7[1].TIMER_b.wr_en, Q = \soc_i.i_peripheral_unit.genblk7[1].TIMER_b.wr_en_r1).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[1].TIMER_b.$procdff$186484 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_CTRL_2 [0], Q = \soc_i.i_peripheral_unit.genblk7[1].TIMER_b.en_r).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[0].TIMER_b.$procdff$186492 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk7[0].TIMER_b.wr_mtimecmp_in_l_r1, Q = \soc_i.i_peripheral_unit.genblk7[0].TIMER_b.wr_mtimecmp_in_l_r2).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[0].TIMER_b.$procdff$186491 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk7[0].TIMER_b.wr_mtimecmp_in_l, Q = \soc_i.i_peripheral_unit.genblk7[0].TIMER_b.wr_mtimecmp_in_l_r1).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[0].TIMER_b.$procdff$186490 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk7[0].TIMER_b.wr_mtimecmp_in_h_r1, Q = \soc_i.i_peripheral_unit.genblk7[0].TIMER_b.wr_mtimecmp_in_h_r2).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[0].TIMER_b.$procdff$186489 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk7[0].TIMER_b.wr_mtimecmp_in_h, Q = \soc_i.i_peripheral_unit.genblk7[0].TIMER_b.wr_mtimecmp_in_h_r1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[0].TIMER_b.$procdff$186488 ($dff) from module user_project_wrapper (D = { $flatten\soc_i.\i_peripheral_unit.\genblk7[0].TIMER_b.$procmux$19784_Y $flatten\soc_i.\i_peripheral_unit.\genblk7[0].TIMER_b.$procmux$19789_Y }, Q = \soc_i.i_peripheral_unit.genblk7[0].TIMER_b.mtimecmp, rval = 64'1111111111111111111111111111111111111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:266:slice$188166 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_THRESH_L_1, Q = \soc_i.i_peripheral_unit.genblk7[0].TIMER_b.mtimecmp [31:0]).
Adding EN signal on $auto$ff.cc:266:slice$188166 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_THRESH_H_1, Q = \soc_i.i_peripheral_unit.genblk7[0].TIMER_b.mtimecmp [63:32]).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[0].TIMER_b.$procdff$186487 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk7[0].TIMER_b.$procmux$19806_Y, Q = \soc_i.i_peripheral_unit.genblk7[0].TIMER_b.mtime, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$188169 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk7[0].TIMER_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:73$2784_Y, Q = \soc_i.i_peripheral_unit.genblk7[0].TIMER_b.mtime).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[0].TIMER_b.$procdff$186486 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk7[0].TIMER_b.wr_en_r1, Q = \soc_i.i_peripheral_unit.genblk7[0].TIMER_b.wr_en_r2).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[0].TIMER_b.$procdff$186485 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk7[0].TIMER_b.wr_en, Q = \soc_i.i_peripheral_unit.genblk7[0].TIMER_b.wr_en_r1).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk7[0].TIMER_b.$procdff$186484 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_CTRL_1 [0], Q = \soc_i.i_peripheral_unit.genblk7[0].TIMER_b.en_r).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk6[3].PWM_b.\pg1.$procdff$186661 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk6[3].PWM_b.\pg1.$procmux$21711_Y, Q = \soc_i.i_peripheral_unit.genblk6[3].PWM_b.pg1.seq_cntr_0_d1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$188176 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk6[3].PWM_b.pg1.seq_cntr_0, Q = \soc_i.i_peripheral_unit.genblk6[3].PWM_b.pg1.seq_cntr_0_d1).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk6[3].PWM_b.\pg1.$procdff$186658 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk6[3].PWM_b.\pg1.$0\seq_cntr[8:0], Q = \soc_i.i_peripheral_unit.genblk6[3].PWM_b.pg1.seq_cntr).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk6[3].PWM_b.\cd1.$procdff$186648 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk6[3].PWM_b.\cd1.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_divider.sv:38$5774_Y, Q = \soc_i.i_peripheral_unit.genblk6[3].PWM_b.cd1.out, rval = 0).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk6[3].PWM_b.$procdff$186641 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_EN_4 [0], Q = \soc_i.i_peripheral_unit.genblk6[3].PWM_b.en_r).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk6[3].PWM_b.$procdff$186640 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_MOD_SETPOINT_4 [7:0], Q = \soc_i.i_peripheral_unit.genblk6[3].PWM_b.mod_setpoint_r).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk6[3].PWM_b.$procdff$186639 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_PERIOD_DIV_4 [7:0], Q = \soc_i.i_peripheral_unit.genblk6[3].PWM_b.pwm_period_div_r).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk6[2].PWM_b.\pg1.$procdff$186661 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk6[2].PWM_b.\pg1.$procmux$21711_Y, Q = \soc_i.i_peripheral_unit.genblk6[2].PWM_b.pg1.seq_cntr_0_d1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$188185 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk6[2].PWM_b.pg1.seq_cntr_0, Q = \soc_i.i_peripheral_unit.genblk6[2].PWM_b.pg1.seq_cntr_0_d1).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk6[2].PWM_b.\pg1.$procdff$186658 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk6[2].PWM_b.\pg1.$0\seq_cntr[8:0], Q = \soc_i.i_peripheral_unit.genblk6[2].PWM_b.pg1.seq_cntr).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk6[2].PWM_b.\cd1.$procdff$186648 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk6[2].PWM_b.\cd1.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_divider.sv:38$5774_Y, Q = \soc_i.i_peripheral_unit.genblk6[2].PWM_b.cd1.out, rval = 0).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk6[2].PWM_b.$procdff$186641 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_EN_3 [0], Q = \soc_i.i_peripheral_unit.genblk6[2].PWM_b.en_r).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk6[2].PWM_b.$procdff$186640 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_MOD_SETPOINT_3 [7:0], Q = \soc_i.i_peripheral_unit.genblk6[2].PWM_b.mod_setpoint_r).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk6[2].PWM_b.$procdff$186639 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_PERIOD_DIV_3 [7:0], Q = \soc_i.i_peripheral_unit.genblk6[2].PWM_b.pwm_period_div_r).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk6[1].PWM_b.\pg1.$procdff$186661 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk6[1].PWM_b.\pg1.$procmux$21711_Y, Q = \soc_i.i_peripheral_unit.genblk6[1].PWM_b.pg1.seq_cntr_0_d1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$188194 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk6[1].PWM_b.pg1.seq_cntr_0, Q = \soc_i.i_peripheral_unit.genblk6[1].PWM_b.pg1.seq_cntr_0_d1).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk6[1].PWM_b.\pg1.$procdff$186658 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk6[1].PWM_b.\pg1.$0\seq_cntr[8:0], Q = \soc_i.i_peripheral_unit.genblk6[1].PWM_b.pg1.seq_cntr).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk6[1].PWM_b.\cd1.$procdff$186648 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk6[1].PWM_b.\cd1.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_divider.sv:38$5774_Y, Q = \soc_i.i_peripheral_unit.genblk6[1].PWM_b.cd1.out, rval = 0).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk6[1].PWM_b.$procdff$186641 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_EN_2 [0], Q = \soc_i.i_peripheral_unit.genblk6[1].PWM_b.en_r).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk6[1].PWM_b.$procdff$186640 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_MOD_SETPOINT_2 [7:0], Q = \soc_i.i_peripheral_unit.genblk6[1].PWM_b.mod_setpoint_r).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk6[1].PWM_b.$procdff$186639 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_PERIOD_DIV_2 [7:0], Q = \soc_i.i_peripheral_unit.genblk6[1].PWM_b.pwm_period_div_r).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk6[0].PWM_b.\pg1.$procdff$186661 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk6[0].PWM_b.\pg1.$procmux$21711_Y, Q = \soc_i.i_peripheral_unit.genblk6[0].PWM_b.pg1.seq_cntr_0_d1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$188203 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk6[0].PWM_b.pg1.seq_cntr_0, Q = \soc_i.i_peripheral_unit.genblk6[0].PWM_b.pg1.seq_cntr_0_d1).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk6[0].PWM_b.\pg1.$procdff$186658 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk6[0].PWM_b.\pg1.$0\seq_cntr[8:0], Q = \soc_i.i_peripheral_unit.genblk6[0].PWM_b.pg1.seq_cntr).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk6[0].PWM_b.\cd1.$procdff$186648 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk6[0].PWM_b.\cd1.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_divider.sv:38$5774_Y, Q = \soc_i.i_peripheral_unit.genblk6[0].PWM_b.cd1.out, rval = 0).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk6[0].PWM_b.$procdff$186641 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_EN_1 [0], Q = \soc_i.i_peripheral_unit.genblk6[0].PWM_b.en_r).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk6[0].PWM_b.$procdff$186640 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_MOD_SETPOINT_1 [7:0], Q = \soc_i.i_peripheral_unit.genblk6[0].PWM_b.mod_setpoint_r).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk6[0].PWM_b.$procdff$186639 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_PERIOD_DIV_1 [7:0], Q = \soc_i.i_peripheral_unit.genblk6[0].PWM_b.pwm_period_div_r).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procdff$186630 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:143$5829_Y [15:0], Q = \soc_i.i_peripheral_unit.genblk4[1].I2C_b.divider_counter, rval = 16'0000000000000000).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procdff$186622 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.I2C_CR_2 [31:16], Q = \soc_i.i_peripheral_unit.genblk4[1].I2C_b.clk_div).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procdff$186621 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20913_Y, Q = \soc_i.i_peripheral_unit.genblk4[1].I2C_b.rw, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$188220 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.I2C_CR_2 [0], Q = \soc_i.i_peripheral_unit.genblk4[1].I2C_b.rw).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procdff$186620 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20944_Y, Q = \soc_i.i_peripheral_unit.genblk4[1].I2C_b.enable, rval = 1'0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procdff$186619 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21023_Y, Q = \soc_i.i_peripheral_unit.genblk4[1].I2C_b.ack_recieved, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$188225 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20959_Y, Q = \soc_i.i_peripheral_unit.genblk4[1].I2C_b.ack_recieved).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procdff$186618 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21040_Y, Q = \soc_i.i_peripheral_unit.genblk4[1].I2C_b.post_sda_out).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procdff$186617 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21154_Y, Q = \soc_i.i_peripheral_unit.genblk4[1].I2C_b.sda_out, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$188260 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21085_Y, Q = \soc_i.i_peripheral_unit.genblk4[1].I2C_b.sda_out).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procdff$186616 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21221_Y, Q = \soc_i.i_peripheral_unit.genblk4[1].I2C_b.bit_counter, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$188298 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21167_Y, Q = \soc_i.i_peripheral_unit.genblk4[1].I2C_b.bit_counter).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procdff$186615 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21338_Y, Q = \soc_i.i_peripheral_unit.genblk4[1].I2C_b.proc_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$188312 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21235_Y, Q = \soc_i.i_peripheral_unit.genblk4[1].I2C_b.proc_counter).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procdff$186614 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21400_Y, Q = \soc_i.i_peripheral_unit.genblk4[1].I2C_b.post_state, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$188322 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21353_Y, Q = \soc_i.i_peripheral_unit.genblk4[1].I2C_b.post_state).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procdff$186613 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21407_Y, Q = \soc_i.i_peripheral_unit.genblk4[1].I2C_b.saved_mosi_data, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$188352 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.I2C_MOSI_DATA_2 [7:0], Q = \soc_i.i_peripheral_unit.genblk4[1].I2C_b.saved_mosi_data).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procdff$186612 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21414_Y, Q = \soc_i.i_peripheral_unit.genblk4[1].I2C_b.saved_reg_addr, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$188356 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.I2C_REG_ADDR_2 [7:0], Q = \soc_i.i_peripheral_unit.genblk4[1].I2C_b.saved_reg_addr).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procdff$186611 ($dff) from module user_project_wrapper (D = { $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20860_Y $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20881_Y }, Q = \soc_i.i_peripheral_unit.genblk4[1].I2C_b.saved_device_addr, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$188360 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.I2C_DEV_ADDR_2 [6:0], Q = \soc_i.i_peripheral_unit.genblk4[1].I2C_b.saved_device_addr [7:1]).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procdff$186610 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21494_Y, Q = \soc_i.i_peripheral_unit.genblk4[1].I2C_b.scl_out, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$188365 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21429_Y, Q = \soc_i.i_peripheral_unit.genblk4[1].I2C_b.scl_out).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procdff$186609 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21522_Y, Q = \soc_i.i_peripheral_unit.genblk4[1].I2C_b.o_busy, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$188377 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21519_Y, Q = \soc_i.i_peripheral_unit.genblk4[1].I2C_b.o_busy).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procdff$186608 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$2$lookahead\o_miso_data$5830[7:0]$5854, Q = \soc_i.i_peripheral_unit.genblk4[1].I2C_b.o_miso_data, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$188385 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$2$lookahead\o_miso_data$5830[7:0]$5854, Q = \soc_i.i_peripheral_unit.genblk4[1].I2C_b.o_miso_data).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procdff$186607 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21600_Y, Q = \soc_i.i_peripheral_unit.genblk4[1].I2C_b.state, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$188397 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21531_Y, Q = \soc_i.i_peripheral_unit.genblk4[1].I2C_b.state).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procdff$186630 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:143$5829_Y [15:0], Q = \soc_i.i_peripheral_unit.genblk4[0].I2C_b.divider_counter, rval = 16'0000000000000000).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procdff$186622 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.I2C_CR_1 [31:16], Q = \soc_i.i_peripheral_unit.genblk4[0].I2C_b.clk_div).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procdff$186621 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20913_Y, Q = \soc_i.i_peripheral_unit.genblk4[0].I2C_b.rw, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$188435 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.I2C_CR_1 [0], Q = \soc_i.i_peripheral_unit.genblk4[0].I2C_b.rw).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procdff$186620 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20944_Y, Q = \soc_i.i_peripheral_unit.genblk4[0].I2C_b.enable, rval = 1'0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procdff$186619 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21023_Y, Q = \soc_i.i_peripheral_unit.genblk4[0].I2C_b.ack_recieved, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$188440 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20959_Y, Q = \soc_i.i_peripheral_unit.genblk4[0].I2C_b.ack_recieved).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procdff$186618 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21040_Y, Q = \soc_i.i_peripheral_unit.genblk4[0].I2C_b.post_sda_out).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procdff$186617 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21154_Y, Q = \soc_i.i_peripheral_unit.genblk4[0].I2C_b.sda_out, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$188475 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21085_Y, Q = \soc_i.i_peripheral_unit.genblk4[0].I2C_b.sda_out).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procdff$186616 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21221_Y, Q = \soc_i.i_peripheral_unit.genblk4[0].I2C_b.bit_counter, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$188513 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21167_Y, Q = \soc_i.i_peripheral_unit.genblk4[0].I2C_b.bit_counter).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procdff$186615 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21338_Y, Q = \soc_i.i_peripheral_unit.genblk4[0].I2C_b.proc_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$188527 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21235_Y, Q = \soc_i.i_peripheral_unit.genblk4[0].I2C_b.proc_counter).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procdff$186614 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21400_Y, Q = \soc_i.i_peripheral_unit.genblk4[0].I2C_b.post_state, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$188537 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21353_Y, Q = \soc_i.i_peripheral_unit.genblk4[0].I2C_b.post_state).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procdff$186613 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21407_Y, Q = \soc_i.i_peripheral_unit.genblk4[0].I2C_b.saved_mosi_data, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$188567 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.I2C_MOSI_DATA_1 [7:0], Q = \soc_i.i_peripheral_unit.genblk4[0].I2C_b.saved_mosi_data).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procdff$186612 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21414_Y, Q = \soc_i.i_peripheral_unit.genblk4[0].I2C_b.saved_reg_addr, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$188571 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.I2C_REG_ADDR_1 [7:0], Q = \soc_i.i_peripheral_unit.genblk4[0].I2C_b.saved_reg_addr).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procdff$186611 ($dff) from module user_project_wrapper (D = { $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20860_Y $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20881_Y }, Q = \soc_i.i_peripheral_unit.genblk4[0].I2C_b.saved_device_addr, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$188575 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.I2C_DEV_ADDR_1 [6:0], Q = \soc_i.i_peripheral_unit.genblk4[0].I2C_b.saved_device_addr [7:1]).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procdff$186610 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21494_Y, Q = \soc_i.i_peripheral_unit.genblk4[0].I2C_b.scl_out, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$188580 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21429_Y, Q = \soc_i.i_peripheral_unit.genblk4[0].I2C_b.scl_out).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procdff$186609 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21522_Y, Q = \soc_i.i_peripheral_unit.genblk4[0].I2C_b.o_busy, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$188592 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21519_Y, Q = \soc_i.i_peripheral_unit.genblk4[0].I2C_b.o_busy).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procdff$186608 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$2$lookahead\o_miso_data$5830[7:0]$5854, Q = \soc_i.i_peripheral_unit.genblk4[0].I2C_b.o_miso_data, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$188600 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$2$lookahead\o_miso_data$5830[7:0]$5854, Q = \soc_i.i_peripheral_unit.genblk4[0].I2C_b.o_miso_data).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procdff$186607 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21600_Y, Q = \soc_i.i_peripheral_unit.genblk4[0].I2C_b.state, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$188612 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21531_Y, Q = \soc_i.i_peripheral_unit.genblk4[0].I2C_b.state).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$186582 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SPI_CR_2 [11:8], Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.r_RX_data_length).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$186581 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SPI_CR_2 [7:4], Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.r_TX_data_length).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$186580 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$20373_Y, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.r_Trailing_Edge, rval = 1'0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$186579 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$20385_Y, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.r_Leading_Edge, rval = 1'0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$186578 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$20427_Y [5:1], Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges [5:1], rval = 5'00000).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$186578 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$20424_Y [0], Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges [0], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$188663 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$20422_Y [0], Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges [0]).
Adding EN signal on $auto$ff.cc:266:slice$188662 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$20427_Y [5:1], Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges [5:1]).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$186577 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$0\r_SPI_Clk[0:0], Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.r_SPI_Clk).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$186576 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$20457_Y, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$188689 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$20452_Y, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$186575 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$20462_Y, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$188695 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SPI_CR_2 [31:16], Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$186574 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$20467_Y, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.r_spi_mode, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$188697 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SPI_CR_2 [13:12], Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.r_spi_mode).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$186573 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.r1_wr_data, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.r2_wr_data).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$186572 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.i_wr_data, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.r1_wr_data).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$186571 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$20399_Y, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.o_TX_Ready, rval = 1'0).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$186570 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.r1_wr_cr, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.r2_wr_cr).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$186569 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.i_wr_cr, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.r1_wr_cr).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$186568 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$20366_Y, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.r_TX_Data, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$188708 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SPI_TX_DATA_2 [15:0], Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.r_TX_Data).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$186567 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.i_TX_DV, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.r_TX_DV, rval = 1'0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$186566 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$20347_Y, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.r_TX_Bit_Count, rval = 4'1111).
Adding EN signal on $auto$ff.cc:266:slice$188711 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$20347_Y, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.r_TX_Bit_Count).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$186565 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$20358_Y, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.o_SPI_MOSI, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$188715 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$20355_Y, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.o_SPI_MOSI).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$186560 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$20336_Y, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.r_RX_Bit_Count, rval = 4'1111).
Adding EN signal on $auto$ff.cc:266:slice$188723 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$20336_Y, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.r_RX_Bit_Count).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$186559 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$2$lookahead\o_RX_Data$2531[15:0]$2545, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.o_RX_Data, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$188727 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$2$lookahead\o_RX_Data$2531[15:0]$2545, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.o_RX_Data).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$186558 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$20310_Y, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.o_RX_DV, rval = 1'0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procdff$186555 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procmux$20184_Y, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.r_TX_Count, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$188742 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procmux$20184_Y, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.r_TX_Count).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procdff$186554 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procmux$20197_Y, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.r_CS_Inactive_Count, rval = 2'10).
Adding EN signal on $auto$ff.cc:266:slice$188756 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procmux$20197_Y, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.r_CS_Inactive_Count).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procdff$186553 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.TX_DV_1, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.TX_DV_2, rval = 1'0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procdff$186552 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SPI_TX_START_2 [0], Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.TX_DV_1, rval = 1'0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procdff$186551 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procmux$20211_Y, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.r_SPI_CS_en, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$188770 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SPI_CR_2 [3:0], Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.r_SPI_CS_en).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procdff$186550 ($dff) from module user_project_wrapper (D = { $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procmux$20087_Y $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procmux$20123_Y $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procmux$20141_Y $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procmux$20105_Y }, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.r_CS_n, rval = 4'1111).
Adding EN signal on $auto$ff.cc:266:slice$188772 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procmux$20105_Y, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.r_CS_n [0]).
Adding EN signal on $auto$ff.cc:266:slice$188772 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procmux$20141_Y, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.r_CS_n [1]).
Adding EN signal on $auto$ff.cc:266:slice$188772 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procmux$20123_Y, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.r_CS_n [2]).
Adding EN signal on $auto$ff.cc:266:slice$188772 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procmux$20087_Y, Q = \soc_i.i_peripheral_unit.genblk2[1].SPI_b.r_CS_n [3]).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$186582 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SPI_CR_1 [11:8], Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.r_RX_data_length).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$186581 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SPI_CR_1 [7:4], Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.r_TX_data_length).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$186580 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$20373_Y, Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.r_Trailing_Edge, rval = 1'0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$186579 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$20385_Y, Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.r_Leading_Edge, rval = 1'0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$186578 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$20427_Y [5:1], Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges [5:1], rval = 5'00000).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$186578 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$20424_Y [0], Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges [0], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$188846 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$20422_Y [0], Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges [0]).
Adding EN signal on $auto$ff.cc:266:slice$188845 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$20427_Y [5:1], Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges [5:1]).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$186577 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$0\r_SPI_Clk[0:0], Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.r_SPI_Clk).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$186576 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$20457_Y, Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$188872 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$20452_Y, Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$186575 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$20462_Y, Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$188878 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SPI_CR_1 [31:16], Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$186574 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$20467_Y, Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.r_spi_mode, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$188880 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SPI_CR_1 [13:12], Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.r_spi_mode).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$186573 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.r1_wr_data, Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.r2_wr_data).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$186572 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.i_wr_data, Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.r1_wr_data).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$186571 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$20399_Y, Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.o_TX_Ready, rval = 1'0).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$186570 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.r1_wr_cr, Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.r2_wr_cr).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$186569 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.i_wr_cr, Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.r1_wr_cr).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$186568 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$20366_Y, Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.r_TX_Data, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$188891 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SPI_TX_DATA_1 [15:0], Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.r_TX_Data).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$186567 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.i_TX_DV, Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.r_TX_DV, rval = 1'0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$186566 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$20347_Y, Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.r_TX_Bit_Count, rval = 4'1111).
Adding EN signal on $auto$ff.cc:266:slice$188894 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$20347_Y, Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.r_TX_Bit_Count).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$186565 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$20358_Y, Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.o_SPI_MOSI, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$188898 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$20355_Y, Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.o_SPI_MOSI).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$186560 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$20336_Y, Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.r_RX_Bit_Count, rval = 4'1111).
Adding EN signal on $auto$ff.cc:266:slice$188906 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$20336_Y, Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.r_RX_Bit_Count).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$186558 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$20310_Y, Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.o_RX_DV, rval = 1'0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procdff$186555 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procmux$20184_Y, Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.r_TX_Count, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$188917 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procmux$20184_Y, Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.r_TX_Count).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procdff$186554 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procmux$20197_Y, Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.r_CS_Inactive_Count, rval = 2'10).
Adding EN signal on $auto$ff.cc:266:slice$188931 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procmux$20197_Y, Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.r_CS_Inactive_Count).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procdff$186553 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.TX_DV_1, Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.TX_DV_2, rval = 1'0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procdff$186552 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SPI_TX_START_1 [0], Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.TX_DV_1, rval = 1'0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procdff$186551 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procmux$20211_Y, Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.r_SPI_CS_en, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$188945 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SPI_CR_1 [3:0], Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.r_SPI_CS_en).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procdff$186550 ($dff) from module user_project_wrapper (D = { $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procmux$20087_Y $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procmux$20123_Y $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procmux$20141_Y $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procmux$20105_Y }, Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.r_CS_n, rval = 4'1111).
Adding EN signal on $auto$ff.cc:266:slice$188947 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procmux$20105_Y, Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.r_CS_n [0]).
Adding EN signal on $auto$ff.cc:266:slice$188947 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procmux$20141_Y, Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.r_CS_n [1]).
Adding EN signal on $auto$ff.cc:266:slice$188947 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procmux$20123_Y, Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.r_CS_n [2]).
Adding EN signal on $auto$ff.cc:266:slice$188947 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procmux$20087_Y, Q = \soc_i.i_peripheral_unit.genblk2[0].SPI_b.r_CS_n [3]).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$procdff$186606 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_THRESH_4, Q = \soc_i.i_peripheral_unit.genblk13[3].QEM_b.count_thresh_reg).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$procdff$186605 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_CR_4 [1], Q = \soc_i.i_peripheral_unit.genblk13[3].QEM_b.calib_motor_stopped_reg).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$procdff$186604 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_CR_4 [0], Q = \soc_i.i_peripheral_unit.genblk13[3].QEM_b.calib_mode_reg).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$procdff$186598 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk13[3].QEM_b.quadB, Q = \soc_i.i_peripheral_unit.genblk13[3].QEM_b.quadB_delayed).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$procdff$186597 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk13[3].QEM_b.quadA, Q = \soc_i.i_peripheral_unit.genblk13[3].QEM_b.quadA_delayed).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$procdff$186596 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$procmux$20521_Y, Q = \soc_i.i_peripheral_unit.genblk13[3].QEM_b.calib_state).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$procdff$186595 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:130$2461_Y, Q = \soc_i.i_peripheral_unit.genblk13[3].QEM_b.calib_pos).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$procdff$186594 ($dff) from module user_project_wrapper (D = 1'0, Q = \soc_i.i_peripheral_unit.genblk13[3].QEM_b.calib_mode_reg).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$procdff$186593 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk13[3].QEM_b.count, Q = \soc_i.i_peripheral_unit.genblk13[3].QEM_b.latched_count).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$procdff$186590 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$procmux$20517_Y, Q = \soc_i.i_peripheral_unit.genblk13[3].QEM_b.thresh_reached).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$procdff$186589 ($dff) from module user_project_wrapper (D = 2'00, Q = \soc_i.i_peripheral_unit.genblk13[3].QEM_b.calib_state).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$procdff$186588 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk13[3].QEM_b.count_wr_reg1, Q = \soc_i.i_peripheral_unit.genblk13[3].QEM_b.count_wr_reg2).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$procdff$186587 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk13[3].QEM_b.count_wr, Q = \soc_i.i_peripheral_unit.genblk13[3].QEM_b.count_wr_reg1).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$procdff$186586 ($dff) from module user_project_wrapper (D = 1'0, Q = \soc_i.i_peripheral_unit.genblk13[3].QEM_b.thresh_reached).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$procdff$186583 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$procmux$20511_Y, Q = \soc_i.i_peripheral_unit.genblk13[3].QEM_b.count, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189034 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$procmux$20511_Y, Q = \soc_i.i_peripheral_unit.genblk13[3].QEM_b.count).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$procdff$186606 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_THRESH_3, Q = \soc_i.i_peripheral_unit.genblk13[2].QEM_b.count_thresh_reg).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$procdff$186605 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_CR_3 [1], Q = \soc_i.i_peripheral_unit.genblk13[2].QEM_b.calib_motor_stopped_reg).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$procdff$186604 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_CR_3 [0], Q = \soc_i.i_peripheral_unit.genblk13[2].QEM_b.calib_mode_reg).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$procdff$186598 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk13[2].QEM_b.quadB, Q = \soc_i.i_peripheral_unit.genblk13[2].QEM_b.quadB_delayed).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$procdff$186597 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk13[2].QEM_b.quadA, Q = \soc_i.i_peripheral_unit.genblk13[2].QEM_b.quadA_delayed).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$procdff$186596 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$procmux$20521_Y, Q = \soc_i.i_peripheral_unit.genblk13[2].QEM_b.calib_state).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$procdff$186595 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:130$2461_Y, Q = \soc_i.i_peripheral_unit.genblk13[2].QEM_b.calib_pos).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$procdff$186594 ($dff) from module user_project_wrapper (D = 1'0, Q = \soc_i.i_peripheral_unit.genblk13[2].QEM_b.calib_mode_reg).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$procdff$186593 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk13[2].QEM_b.count, Q = \soc_i.i_peripheral_unit.genblk13[2].QEM_b.latched_count).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$procdff$186590 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$procmux$20517_Y, Q = \soc_i.i_peripheral_unit.genblk13[2].QEM_b.thresh_reached).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$procdff$186589 ($dff) from module user_project_wrapper (D = 2'00, Q = \soc_i.i_peripheral_unit.genblk13[2].QEM_b.calib_state).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$procdff$186588 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk13[2].QEM_b.count_wr_reg1, Q = \soc_i.i_peripheral_unit.genblk13[2].QEM_b.count_wr_reg2).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$procdff$186587 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk13[2].QEM_b.count_wr, Q = \soc_i.i_peripheral_unit.genblk13[2].QEM_b.count_wr_reg1).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$procdff$186586 ($dff) from module user_project_wrapper (D = 1'0, Q = \soc_i.i_peripheral_unit.genblk13[2].QEM_b.thresh_reached).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$procdff$186583 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$procmux$20511_Y, Q = \soc_i.i_peripheral_unit.genblk13[2].QEM_b.count, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189072 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$procmux$20511_Y, Q = \soc_i.i_peripheral_unit.genblk13[2].QEM_b.count).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$procdff$186606 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_THRESH_2, Q = \soc_i.i_peripheral_unit.genblk13[1].QEM_b.count_thresh_reg).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$procdff$186605 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_CR_2 [1], Q = \soc_i.i_peripheral_unit.genblk13[1].QEM_b.calib_motor_stopped_reg).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$procdff$186604 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_CR_2 [0], Q = \soc_i.i_peripheral_unit.genblk13[1].QEM_b.calib_mode_reg).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$procdff$186598 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk13[1].QEM_b.quadB, Q = \soc_i.i_peripheral_unit.genblk13[1].QEM_b.quadB_delayed).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$procdff$186597 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk13[1].QEM_b.quadA, Q = \soc_i.i_peripheral_unit.genblk13[1].QEM_b.quadA_delayed).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$procdff$186596 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$procmux$20521_Y, Q = \soc_i.i_peripheral_unit.genblk13[1].QEM_b.calib_state).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$procdff$186595 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:130$2461_Y, Q = \soc_i.i_peripheral_unit.genblk13[1].QEM_b.calib_pos).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$procdff$186594 ($dff) from module user_project_wrapper (D = 1'0, Q = \soc_i.i_peripheral_unit.genblk13[1].QEM_b.calib_mode_reg).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$procdff$186593 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk13[1].QEM_b.count, Q = \soc_i.i_peripheral_unit.genblk13[1].QEM_b.latched_count).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$procdff$186590 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$procmux$20517_Y, Q = \soc_i.i_peripheral_unit.genblk13[1].QEM_b.thresh_reached).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$procdff$186589 ($dff) from module user_project_wrapper (D = 2'00, Q = \soc_i.i_peripheral_unit.genblk13[1].QEM_b.calib_state).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$procdff$186588 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk13[1].QEM_b.count_wr_reg1, Q = \soc_i.i_peripheral_unit.genblk13[1].QEM_b.count_wr_reg2).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$procdff$186587 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk13[1].QEM_b.count_wr, Q = \soc_i.i_peripheral_unit.genblk13[1].QEM_b.count_wr_reg1).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$procdff$186586 ($dff) from module user_project_wrapper (D = 1'0, Q = \soc_i.i_peripheral_unit.genblk13[1].QEM_b.thresh_reached).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$procdff$186583 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$procmux$20511_Y, Q = \soc_i.i_peripheral_unit.genblk13[1].QEM_b.count, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189110 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$procmux$20511_Y, Q = \soc_i.i_peripheral_unit.genblk13[1].QEM_b.count).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$procdff$186606 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_THRESH_1, Q = \soc_i.i_peripheral_unit.genblk13[0].QEM_b.count_thresh_reg).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$procdff$186605 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_CR_1 [1], Q = \soc_i.i_peripheral_unit.genblk13[0].QEM_b.calib_motor_stopped_reg).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$procdff$186604 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_CR_1 [0], Q = \soc_i.i_peripheral_unit.genblk13[0].QEM_b.calib_mode_reg).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$procdff$186598 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk13[0].QEM_b.quadB, Q = \soc_i.i_peripheral_unit.genblk13[0].QEM_b.quadB_delayed).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$procdff$186597 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk13[0].QEM_b.quadA, Q = \soc_i.i_peripheral_unit.genblk13[0].QEM_b.quadA_delayed).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$procdff$186596 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$procmux$20521_Y, Q = \soc_i.i_peripheral_unit.genblk13[0].QEM_b.calib_state).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$procdff$186595 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:130$2461_Y, Q = \soc_i.i_peripheral_unit.genblk13[0].QEM_b.calib_pos).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$procdff$186594 ($dff) from module user_project_wrapper (D = 1'0, Q = \soc_i.i_peripheral_unit.genblk13[0].QEM_b.calib_mode_reg).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$procdff$186593 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk13[0].QEM_b.count, Q = \soc_i.i_peripheral_unit.genblk13[0].QEM_b.latched_count).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$procdff$186590 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$procmux$20517_Y, Q = \soc_i.i_peripheral_unit.genblk13[0].QEM_b.thresh_reached).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$procdff$186589 ($dff) from module user_project_wrapper (D = 2'00, Q = \soc_i.i_peripheral_unit.genblk13[0].QEM_b.calib_state).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$procdff$186588 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk13[0].QEM_b.count_wr_reg1, Q = \soc_i.i_peripheral_unit.genblk13[0].QEM_b.count_wr_reg2).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$procdff$186587 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk13[0].QEM_b.count_wr, Q = \soc_i.i_peripheral_unit.genblk13[0].QEM_b.count_wr_reg1).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$procdff$186586 ($dff) from module user_project_wrapper (D = 1'0, Q = \soc_i.i_peripheral_unit.genblk13[0].QEM_b.thresh_reached).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$procdff$186583 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$procmux$20511_Y, Q = \soc_i.i_peripheral_unit.genblk13[0].QEM_b.count, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189148 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$procmux$20511_Y, Q = \soc_i.i_peripheral_unit.genblk13[0].QEM_b.count).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.\op_clk.$procdff$186448 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.\op_clk.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:15$2885_Y [15:0], Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.op_clk.div_cnt, rval = 16'0000000000000000).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.\op_clk.$procdff$186447 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.\op_clk.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:12$2884_Y, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.op_clk.sclk).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186531 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_RADDR_4 [3:0], Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.raddr).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186530 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_ACCEL_DUR_4, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186529 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_JERK_DUR_4, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186528 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_JERK_4, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186527 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_TOT_STEPS_4, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186526 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_STOP_4 [1], Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.swstop).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186525 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_STOP_4 [0], Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.estop).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186524 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_CR_4 [1], Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.bypass).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186523 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_CR_4 [0], Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.dir).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186522 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_START_4 [0], Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.start).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186521 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:180$2634_Y, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.clk_div).
Adding SRST signal on $auto$ff.cc:266:slice$189164 ($dffe) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_CR_4 [31:16], Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.clk_div, rval = 16'0000000000000010).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186520 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$20027_Y, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189166 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_ACCEL_DUR_4, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186519 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$20032_Y, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189168 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_JERK_DUR_4, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186518 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$20037_Y, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189170 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_JERK_4, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186517 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$20042_Y, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189172 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_TOT_STEPS_4, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186515 ($dff) from module user_project_wrapper (D = 1'0, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.dir).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186514 ($dff) from module user_project_wrapper (D = 1'0, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.zero_stop).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186513 ($dff) from module user_project_wrapper (D = 1'0, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.zero_clear).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186511 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$20022_Y, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.done, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$189177 ($sdff) from module user_project_wrapper (D = 1'0, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.done).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186506 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$20004_Y, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.busy, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$189179 ($sdff) from module user_project_wrapper (D = 1'0, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.busy).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186505 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19913_Y, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.phase_count, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189181 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19913_Y, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.phase_count).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186504 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19965_Y, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$189195 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19965_Y, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.state).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186503 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19902_Y, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.cur_accel, rval = 47'00000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$189215 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19902_Y, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.cur_accel).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186502 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19856_Y, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.motor_stopped, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$189223 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19856_Y, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.motor_stopped).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186501 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19881_Y, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.cur_speed, rval = 47'00000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$189235 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19881_Y, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.cur_speed).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186500 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19848_Y, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.step_accum, rval = 22'0100000000000000000000).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186499 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19841_Y, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.steps_left, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189250 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19841_Y, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.steps_left).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186498 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19833_Y [0], Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.step_timer [0], rval = 1'0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186498 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19830_Y [8:1], Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.step_timer [8:1], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$189255 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:531$2699_Y [8:1], Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.step_timer [8:1]).
Adding EN signal on $auto$ff.cc:266:slice$189254 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19833_Y [0], Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.step_timer [0]).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procdff$186496 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19825_Y, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.drv_dir, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$189264 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.dir, Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.drv_dir).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.\op_clk.$procdff$186448 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.\op_clk.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:15$2885_Y [15:0], Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.op_clk.div_cnt, rval = 16'0000000000000000).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.\op_clk.$procdff$186447 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.\op_clk.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:12$2884_Y, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.op_clk.sclk).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186531 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_RADDR_3 [3:0], Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.raddr).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186530 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_ACCEL_DUR_3, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186529 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_JERK_DUR_3, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186528 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_JERK_3, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186527 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_TOT_STEPS_3, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186526 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_STOP_3 [1], Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.swstop).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186525 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_STOP_3 [0], Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.estop).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186524 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_CR_3 [1], Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.bypass).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186523 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_CR_3 [0], Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.dir).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186522 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_START_3 [0], Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.start).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186521 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:180$2634_Y, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.clk_div).
Adding SRST signal on $auto$ff.cc:266:slice$189278 ($dffe) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_CR_3 [31:16], Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.clk_div, rval = 16'0000000000000010).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186520 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$20027_Y, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189280 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_ACCEL_DUR_3, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186519 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$20032_Y, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189282 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_JERK_DUR_3, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186518 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$20037_Y, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189284 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_JERK_3, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186517 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$20042_Y, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189286 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_TOT_STEPS_3, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186515 ($dff) from module user_project_wrapper (D = 1'0, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.dir).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186514 ($dff) from module user_project_wrapper (D = 1'0, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.zero_stop).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186513 ($dff) from module user_project_wrapper (D = 1'0, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.zero_clear).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186511 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$20022_Y, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.done, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$189291 ($sdff) from module user_project_wrapper (D = 1'0, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.done).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186506 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$20004_Y, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.busy, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$189293 ($sdff) from module user_project_wrapper (D = 1'0, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.busy).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186505 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19913_Y, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.phase_count, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189295 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19913_Y, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.phase_count).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186504 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19965_Y, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$189309 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19965_Y, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.state).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186503 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19902_Y, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.cur_accel, rval = 47'00000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$189329 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19902_Y, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.cur_accel).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186502 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19856_Y, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.motor_stopped, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$189337 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19856_Y, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.motor_stopped).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186501 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19881_Y, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.cur_speed, rval = 47'00000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$189349 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19881_Y, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.cur_speed).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186500 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19848_Y, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.step_accum, rval = 22'0100000000000000000000).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186499 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19841_Y, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.steps_left, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189364 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19841_Y, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.steps_left).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186498 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19833_Y [0], Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.step_timer [0], rval = 1'0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186498 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19830_Y [8:1], Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.step_timer [8:1], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$189369 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:531$2699_Y [8:1], Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.step_timer [8:1]).
Adding EN signal on $auto$ff.cc:266:slice$189368 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19833_Y [0], Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.step_timer [0]).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procdff$186496 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19825_Y, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.drv_dir, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$189378 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.dir, Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.drv_dir).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.\op_clk.$procdff$186448 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.\op_clk.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:15$2885_Y [15:0], Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.op_clk.div_cnt, rval = 16'0000000000000000).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.\op_clk.$procdff$186447 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.\op_clk.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:12$2884_Y, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.op_clk.sclk).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186531 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_RADDR_2 [3:0], Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.raddr).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186530 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_ACCEL_DUR_2, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186529 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_JERK_DUR_2, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186528 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_JERK_2, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186527 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_TOT_STEPS_2, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186526 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_STOP_2 [1], Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.swstop).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186525 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_STOP_2 [0], Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.estop).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186524 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_CR_2 [1], Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.bypass).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186523 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_CR_2 [0], Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.dir).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186522 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_START_2 [0], Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.start).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186521 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:180$2634_Y, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.clk_div).
Adding SRST signal on $auto$ff.cc:266:slice$189392 ($dffe) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_CR_2 [31:16], Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.clk_div, rval = 16'0000000000000010).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186520 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$20027_Y, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189394 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_ACCEL_DUR_2, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186519 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$20032_Y, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189396 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_JERK_DUR_2, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186518 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$20037_Y, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189398 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_JERK_2, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186517 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$20042_Y, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189400 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_TOT_STEPS_2, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186515 ($dff) from module user_project_wrapper (D = 1'0, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.dir).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186514 ($dff) from module user_project_wrapper (D = 1'0, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.zero_stop).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186513 ($dff) from module user_project_wrapper (D = 1'0, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.zero_clear).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186511 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$20022_Y, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.done, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$189405 ($sdff) from module user_project_wrapper (D = 1'0, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.done).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186506 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$20004_Y, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.busy, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$189407 ($sdff) from module user_project_wrapper (D = 1'0, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.busy).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186505 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19913_Y, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.phase_count, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189409 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19913_Y, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.phase_count).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186504 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19965_Y, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$189423 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19965_Y, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.state).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186503 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19902_Y, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.cur_accel, rval = 47'00000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$189443 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19902_Y, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.cur_accel).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186502 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19856_Y, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.motor_stopped, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$189451 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19856_Y, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.motor_stopped).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186501 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19881_Y, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.cur_speed, rval = 47'00000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$189463 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19881_Y, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.cur_speed).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186500 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19848_Y, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.step_accum, rval = 22'0100000000000000000000).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186499 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19841_Y, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.steps_left, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189478 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19841_Y, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.steps_left).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186498 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19833_Y [0], Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.step_timer [0], rval = 1'0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186498 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19830_Y [8:1], Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.step_timer [8:1], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$189483 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:531$2699_Y [8:1], Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.step_timer [8:1]).
Adding EN signal on $auto$ff.cc:266:slice$189482 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19833_Y [0], Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.step_timer [0]).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procdff$186496 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19825_Y, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.drv_dir, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$189492 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.dir, Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.drv_dir).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.\op_clk.$procdff$186448 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.\op_clk.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:15$2885_Y [15:0], Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.op_clk.div_cnt, rval = 16'0000000000000000).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.\op_clk.$procdff$186447 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.\op_clk.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:12$2884_Y, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.op_clk.sclk).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186531 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_RADDR_1 [3:0], Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.raddr).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186530 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_ACCEL_DUR_1, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186529 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_JERK_DUR_1, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186528 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_JERK_1, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186527 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_TOT_STEPS_1, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186526 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_STOP_1 [1], Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.swstop).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186525 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_STOP_1 [0], Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.estop).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186524 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_CR_1 [1], Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.bypass).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186523 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_CR_1 [0], Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.dir).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186522 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_START_1 [0], Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.start).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186521 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:180$2634_Y, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.clk_div).
Adding SRST signal on $auto$ff.cc:266:slice$189506 ($dffe) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_CR_1 [31:16], Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.clk_div, rval = 16'0000000000000010).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186520 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$20027_Y, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189508 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_ACCEL_DUR_1, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186519 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$20032_Y, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189510 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_JERK_DUR_1, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186518 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$20037_Y, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189512 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_JERK_1, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186517 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$20042_Y, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189514 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.SD_TOT_STEPS_1, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186515 ($dff) from module user_project_wrapper (D = 1'0, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.dir).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186514 ($dff) from module user_project_wrapper (D = 1'0, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.zero_stop).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186513 ($dff) from module user_project_wrapper (D = 1'0, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.zero_clear).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186511 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$20022_Y, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.done, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$189519 ($sdff) from module user_project_wrapper (D = 1'0, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.done).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186506 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$20004_Y, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.busy, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$189521 ($sdff) from module user_project_wrapper (D = 1'0, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.busy).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186505 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19913_Y, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.phase_count, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189523 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19913_Y, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.phase_count).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186504 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19965_Y, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$189537 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19965_Y, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.state).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186503 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19902_Y, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.cur_accel, rval = 47'00000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$189557 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19902_Y, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.cur_accel).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186502 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19856_Y, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.motor_stopped, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$189565 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19856_Y, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.motor_stopped).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186501 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19881_Y, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.cur_speed, rval = 47'00000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$189577 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19881_Y, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.cur_speed).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186500 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19848_Y, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.step_accum, rval = 22'0100000000000000000000).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186499 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19841_Y, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.steps_left, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189592 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19841_Y, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.steps_left).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186498 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19833_Y [0], Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.step_timer [0], rval = 1'0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186498 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19830_Y [8:1], Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.step_timer [8:1], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$189597 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:531$2699_Y [8:1], Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.step_timer [8:1]).
Adding EN signal on $auto$ff.cc:266:slice$189596 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19833_Y [0], Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.step_timer [0]).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procdff$186496 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19825_Y, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.drv_dir, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$189606 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.dir, Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.drv_dir).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186444 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.gpio_intr_buf1, Q = \soc_i.i_peripheral_unit.P_REG_FILE.gpio_intr_buf2).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186443 ($dff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.pin_mux.PIN_24.INTR \soc_i.i_peripheral_unit.pin_mux.PIN_23.INTR \soc_i.i_peripheral_unit.pin_mux.PIN_22.INTR \soc_i.i_peripheral_unit.pin_mux.PIN_21.INTR \soc_i.i_peripheral_unit.pin_mux.PIN_20.INTR \soc_i.i_peripheral_unit.pin_mux.PIN_19.INTR \soc_i.i_peripheral_unit.pin_mux.PIN_18.INTR \soc_i.i_peripheral_unit.pin_mux.PIN_17.INTR \soc_i.i_peripheral_unit.pin_mux.PIN_16.INTR \soc_i.i_peripheral_unit.pin_mux.PIN_15.INTR \soc_i.i_peripheral_unit.pin_mux.PIN_14.INTR \soc_i.i_peripheral_unit.pin_mux.PIN_13.INTR \soc_i.i_peripheral_unit.pin_mux.PIN_12.INTR \soc_i.i_peripheral_unit.pin_mux.PIN_11.INTR \soc_i.i_peripheral_unit.pin_mux.PIN_10.INTR \soc_i.i_peripheral_unit.pin_mux.PIN_9.INTR \soc_i.i_peripheral_unit.pin_mux.PIN_8.INTR \soc_i.i_peripheral_unit.pin_mux.PIN_7.INTR \soc_i.i_peripheral_unit.pin_mux.PIN_6.INTR \soc_i.i_peripheral_unit.pin_mux.PIN_5.INTR \soc_i.i_peripheral_unit.pin_mux.PIN_4.INTR \soc_i.i_peripheral_unit.pin_mux.PIN_3.INTR \soc_i.i_peripheral_unit.pin_mux.PIN_2.INTR \soc_i.i_peripheral_unit.pin_mux.PIN_1.INTR }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.gpio_intr_buf1).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186442 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.qem_thresh_reached_buf1, Q = \soc_i.i_peripheral_unit.P_REG_FILE.qem_thresh_reached_buf2).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186441 ($dff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.genblk13[3].QEM_b.thresh_reached \soc_i.i_peripheral_unit.genblk13[2].QEM_b.thresh_reached \soc_i.i_peripheral_unit.genblk13[1].QEM_b.thresh_reached \soc_i.i_peripheral_unit.genblk13[0].QEM_b.thresh_reached }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.qem_thresh_reached_buf1).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186438 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.sd_done_buf1, Q = \soc_i.i_peripheral_unit.P_REG_FILE.sd_done_buf2).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186437 ($dff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.genblk11[3].SCG_b.done \soc_i.i_peripheral_unit.genblk11[2].SCG_b.done \soc_i.i_peripheral_unit.genblk11[1].SCG_b.done \soc_i.i_peripheral_unit.genblk11[0].SCG_b.done }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.sd_done_buf1).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186436 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.uart_rx_done_buf1, Q = \soc_i.i_peripheral_unit.P_REG_FILE.uart_rx_done_buf2).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186435 ($dff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.genblk9[3].UART_b.rxInst.done \soc_i.i_peripheral_unit.genblk9[2].UART_b.rxInst.done \soc_i.i_peripheral_unit.genblk9[1].UART_b.rxInst.done \soc_i.i_peripheral_unit.genblk9[0].UART_b.rxInst.done }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.uart_rx_done_buf1).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186432 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.i2c_done_buf1, Q = \soc_i.i_peripheral_unit.P_REG_FILE.i2c_done_buf2).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186431 ($dff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.genblk4[1].I2C_b.o_busy \soc_i.i_peripheral_unit.genblk4[0].I2C_b.o_busy }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.i2c_done_buf1).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186430 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.spi_rx_done_buf1, Q = \soc_i.i_peripheral_unit.P_REG_FILE.spi_rx_done_buf2).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186429 ($dff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.genblk2[1].SPI_b.SPI_Master_Inst.o_RX_DV \soc_i.i_peripheral_unit.genblk2[0].SPI_b.SPI_Master_Inst.o_RX_DV }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.spi_rx_done_buf1).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186426 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.mem_access_err_buf1, Q = \soc_i.i_peripheral_unit.P_REG_FILE.mem_access_err_buf2).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186425 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.MEM_ACCESS_ERR, Q = \soc_i.i_peripheral_unit.P_REG_FILE.mem_access_err_buf1).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186423 ($dff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.gpio_intr \soc_i.i_peripheral_unit.P_REG_FILE.qem_thresh_reached [3] \soc_i.i_peripheral_unit.P_REG_FILE.qem_thresh_reached [3:2] \soc_i.i_peripheral_unit.P_REG_FILE.qem_thresh_reached [2:1] \soc_i.i_peripheral_unit.P_REG_FILE.qem_thresh_reached [1:0] \soc_i.i_peripheral_unit.P_REG_FILE.qem_thresh_reached [0] \soc_i.i_peripheral_unit.P_REG_FILE.sd_done \soc_i.i_peripheral_unit.P_REG_FILE.uart_rx_done [3] \soc_i.i_peripheral_unit.P_REG_FILE.uart_rx_done [3:2] \soc_i.i_peripheral_unit.P_REG_FILE.uart_rx_done [2:1] \soc_i.i_peripheral_unit.P_REG_FILE.uart_rx_done [1:0] \soc_i.i_peripheral_unit.P_REG_FILE.uart_rx_done [0] \soc_i.i_peripheral_unit.P_REG_FILE.TIM_INT [3:1] \soc_i.i_core.i_csr.timer_intr_i \soc_i.i_peripheral_unit.P_REG_FILE.i2c_done \soc_i.i_peripheral_unit.P_REG_FILE.spi_rx_done [1] \soc_i.i_peripheral_unit.P_REG_FILE.spi_rx_done \soc_i.i_peripheral_unit.P_REG_FILE.spi_rx_done [0] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.INTERRUPTS).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186422 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$and$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:695$5982_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.MEM_ERR_INT).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186421 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.P_I_EN_REG[1]).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186420 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.P_I_EN_REG[0]).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186417 ($dff) from module user_project_wrapper (D = { $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$19154_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9080_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9136_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9192_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9248_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9304_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9360_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9416_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9472_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9528_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9584_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9640_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9696_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9752_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9808_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9864_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9920_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9976_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10032_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10088_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10144_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10200_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10256_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10312_Y }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_OUT, rval = 24'000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$189630 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [16] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [0] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_OUT [9:8]).
Adding EN signal on $auto$ff.cc:266:slice$189630 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [16] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [0] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_OUT [11:10]).
Adding EN signal on $auto$ff.cc:266:slice$189630 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [16] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [0] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_OUT [13:12]).
Adding EN signal on $auto$ff.cc:266:slice$189630 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [16] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [0] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_OUT [15:14]).
Adding EN signal on $auto$ff.cc:266:slice$189630 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [16] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [0] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_OUT [17:16]).
Adding EN signal on $auto$ff.cc:266:slice$189630 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [16] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [0] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_OUT [19:18]).
Adding EN signal on $auto$ff.cc:266:slice$189630 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [16] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [0] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_OUT [21:20]).
Adding EN signal on $auto$ff.cc:266:slice$189630 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [16] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [0] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_OUT [23:22]).
Adding EN signal on $auto$ff.cc:266:slice$189630 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [16] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [0] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_OUT [1:0]).
Adding EN signal on $auto$ff.cc:266:slice$189630 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [16] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [0] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_OUT [3:2]).
Adding EN signal on $auto$ff.cc:266:slice$189630 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [16] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [0] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_OUT [5:4]).
Adding EN signal on $auto$ff.cc:266:slice$189630 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [16] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [0] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_OUT [7:6]).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186416 ($dff) from module user_project_wrapper (D = { $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10473_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9094_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9150_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9206_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9262_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9318_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9374_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9430_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9486_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9542_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9598_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9654_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9710_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9766_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9822_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9878_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9934_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9990_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10046_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10102_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10158_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10214_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10270_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10326_Y }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQRES, rval = 24'000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$189667 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [18] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [2] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQRES [9:8]).
Adding EN signal on $auto$ff.cc:266:slice$189667 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [18] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [2] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQRES [11:10]).
Adding EN signal on $auto$ff.cc:266:slice$189667 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [18] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [2] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQRES [13:12]).
Adding EN signal on $auto$ff.cc:266:slice$189667 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [18] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [2] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQRES [15:14]).
Adding EN signal on $auto$ff.cc:266:slice$189667 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [18] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [2] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQRES [17:16]).
Adding EN signal on $auto$ff.cc:266:slice$189667 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [18] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [2] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQRES [19:18]).
Adding EN signal on $auto$ff.cc:266:slice$189667 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [18] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [2] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQRES [21:20]).
Adding EN signal on $auto$ff.cc:266:slice$189667 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [18] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [2] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQRES [23:22]).
Adding EN signal on $auto$ff.cc:266:slice$189667 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [18] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [2] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQRES [1:0]).
Adding EN signal on $auto$ff.cc:266:slice$189667 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [18] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [2] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQRES [3:2]).
Adding EN signal on $auto$ff.cc:266:slice$189667 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [18] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [2] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQRES [5:4]).
Adding EN signal on $auto$ff.cc:266:slice$189667 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [18] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [2] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQRES [7:6]).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186415 ($dff) from module user_project_wrapper (D = { $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10445_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9108_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9164_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9220_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9276_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9332_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9388_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9444_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9500_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9556_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9612_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9668_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9724_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9780_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9836_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9892_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9948_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10004_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10060_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10116_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10172_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10228_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10284_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10340_Y }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQPOL, rval = 24'000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$189704 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [20] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [4] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQPOL [9:8]).
Adding EN signal on $auto$ff.cc:266:slice$189704 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [20] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [4] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQPOL [11:10]).
Adding EN signal on $auto$ff.cc:266:slice$189704 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [20] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [4] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQPOL [13:12]).
Adding EN signal on $auto$ff.cc:266:slice$189704 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [20] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [4] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQPOL [15:14]).
Adding EN signal on $auto$ff.cc:266:slice$189704 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [20] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [4] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQPOL [17:16]).
Adding EN signal on $auto$ff.cc:266:slice$189704 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [20] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [4] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQPOL [19:18]).
Adding EN signal on $auto$ff.cc:266:slice$189704 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [20] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [4] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQPOL [21:20]).
Adding EN signal on $auto$ff.cc:266:slice$189704 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [20] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [4] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQPOL [23:22]).
Adding EN signal on $auto$ff.cc:266:slice$189704 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [20] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [4] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQPOL [1:0]).
Adding EN signal on $auto$ff.cc:266:slice$189704 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [20] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [4] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQPOL [3:2]).
Adding EN signal on $auto$ff.cc:266:slice$189704 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [20] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [4] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQPOL [5:4]).
Adding EN signal on $auto$ff.cc:266:slice$189704 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [20] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [4] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQPOL [7:6]).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186414 ($dff) from module user_project_wrapper (D = { $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10459_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9122_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9178_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9234_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9290_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9346_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9402_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9458_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9514_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9570_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9626_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9682_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9738_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9794_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9850_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9906_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9962_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10018_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10074_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10130_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10186_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10242_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10298_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10354_Y }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQEN, rval = 24'000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$189741 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [21] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [5] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQEN [9:8]).
Adding EN signal on $auto$ff.cc:266:slice$189741 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [21] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [5] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQEN [11:10]).
Adding EN signal on $auto$ff.cc:266:slice$189741 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [21] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [5] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQEN [13:12]).
Adding EN signal on $auto$ff.cc:266:slice$189741 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [21] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [5] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQEN [15:14]).
Adding EN signal on $auto$ff.cc:266:slice$189741 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [21] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [5] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQEN [17:16]).
Adding EN signal on $auto$ff.cc:266:slice$189741 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [21] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [5] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQEN [19:18]).
Adding EN signal on $auto$ff.cc:266:slice$189741 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [21] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [5] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQEN [21:20]).
Adding EN signal on $auto$ff.cc:266:slice$189741 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [21] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [5] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQEN [23:22]).
Adding EN signal on $auto$ff.cc:266:slice$189741 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [21] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [5] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQEN [1:0]).
Adding EN signal on $auto$ff.cc:266:slice$189741 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [21] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [5] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQEN [3:2]).
Adding EN signal on $auto$ff.cc:266:slice$189741 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [21] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [5] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQEN [5:4]).
Adding EN signal on $auto$ff.cc:266:slice$189741 ($sdff) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.DIN [21] \soc_i.i_peripheral_unit.P_REG_FILE.DIN [5] }, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQEN [7:6]).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186413 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10501_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_24, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189778 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [23:22], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_24).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186412 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10517_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_24, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189782 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [25:24], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_24).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186411 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10533_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_23, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189786 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [7:6], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_23).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186410 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10549_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_23, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189790 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [9:8], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_23).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186409 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10566_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_22, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189794 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [23:22], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_22).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186408 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10583_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_22, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189798 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [25:24], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_22).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186407 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10600_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_21, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189802 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [7:6], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_21).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186406 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10617_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_21, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189806 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [9:8], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_21).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186405 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10635_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_20, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189810 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [23:22], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_20).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186404 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10653_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_20, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189814 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [25:24], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_20).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186403 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10671_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_19, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189818 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [7:6], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_19).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186402 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10689_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_19, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189822 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [9:8], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_19).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186401 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10708_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_18, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189826 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [23:22], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_18).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186400 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10727_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_18, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189830 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [25:24], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_18).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186399 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10746_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_17, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189834 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [7:6], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_17).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186398 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10765_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_17, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189838 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [9:8], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_17).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186397 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10785_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_16, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189842 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [23:22], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_16).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186396 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10805_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_16, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189846 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [25:24], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_16).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186395 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10825_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_15, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189850 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [7:6], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_15).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186394 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10845_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_15, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189854 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [9:8], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_15).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186393 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10866_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_14, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189858 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [23:22], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_14).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186392 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10887_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_14, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189862 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [25:24], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_14).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186391 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10908_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_13, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189866 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [7:6], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_13).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186390 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10929_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_13, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189870 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [9:8], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_13).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186389 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10951_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_12, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189874 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [23:22], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_12).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186388 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10973_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_12, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189878 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [25:24], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_12).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186387 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10995_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_11, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189882 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [7:6], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_11).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186386 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11017_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_11, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189886 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [9:8], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_11).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186385 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11040_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_10, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189890 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [23:22], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_10).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186384 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11063_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_10, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189894 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [25:24], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_10).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186383 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11086_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_9, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189898 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [7:6], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_9).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186382 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11109_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_9, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189902 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [9:8], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_9).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186381 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11133_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_8, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189906 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [23:22], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_8).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186380 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11157_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_8, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189910 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [25:24], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_8).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186379 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11181_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_7, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189914 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [7:6], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_7).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186378 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11205_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_7, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189918 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [9:8], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_7).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186377 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11230_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_6, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189922 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [23:22], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_6).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186376 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11255_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_6, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189926 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [25:24], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_6).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186375 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11280_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_5, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189930 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [7:6], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_5).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186374 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11305_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_5, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189934 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [9:8], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_5).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186373 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11331_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_4, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189938 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [23:22], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_4).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186372 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11357_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_4, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189942 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [25:24], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_4).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186371 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11383_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_3, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189946 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [7:6], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_3).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186370 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11409_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_3, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189950 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [9:8], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_3).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186369 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11436_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_2, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189954 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [23:22], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_2).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186368 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11463_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_2, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189958 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [25:24], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_2).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186367 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11490_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_1, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189962 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [7:6], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_SEL_1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186366 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11517_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_1, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$189966 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [9:8], Q = \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_MOD_1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186365 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11545_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_THRESH_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189970 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_THRESH_4).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186364 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11574_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_I_CNT_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189974 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_I_CNT_4).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186363 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11604_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_CR_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189978 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_CR_4).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186362 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11635_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_THRESH_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189982 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_THRESH_3).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186361 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11667_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_I_CNT_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189986 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_I_CNT_3).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186360 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11700_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_CR_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189990 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_CR_3).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186359 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11734_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_THRESH_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189994 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_THRESH_2).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186358 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11769_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_I_CNT_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$189998 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_I_CNT_2).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186357 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11805_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_CR_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190002 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_CR_2).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186356 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11842_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_THRESH_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190006 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_THRESH_1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186355 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11880_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_I_CNT_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190010 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_I_CNT_1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186354 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11919_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_CR_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190014 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.QEM_CR_1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186353 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11959_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_RADDR_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190018 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_RADDR_4).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186352 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12000_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_ACCEL_DUR_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190022 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_ACCEL_DUR_4).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186351 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12042_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_JERK_DUR_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190026 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_JERK_DUR_4).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186350 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12085_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_JERK_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190030 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_JERK_4).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186349 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12129_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_TOT_STEPS_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190034 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_TOT_STEPS_4).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186348 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12174_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_STOP_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190038 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_STOP_4).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186347 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12220_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_START_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190042 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_START_4).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186346 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12267_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_CR_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190046 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_CR_4).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186345 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12315_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_RADDR_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190050 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_RADDR_3).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186344 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12364_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_ACCEL_DUR_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190054 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_ACCEL_DUR_3).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186343 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12414_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_JERK_DUR_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190058 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_JERK_DUR_3).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186342 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12465_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_JERK_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190062 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_JERK_3).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186341 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12517_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_TOT_STEPS_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190066 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_TOT_STEPS_3).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186340 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12570_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_STOP_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190070 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_STOP_3).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186339 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12624_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_START_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190074 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_START_3).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186338 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12679_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_CR_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190078 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_CR_3).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186337 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12735_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_RADDR_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190082 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_RADDR_2).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186336 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12792_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_ACCEL_DUR_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190086 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_ACCEL_DUR_2).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186335 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12850_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_JERK_DUR_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190090 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_JERK_DUR_2).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186334 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12909_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_JERK_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190094 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_JERK_2).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186333 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12969_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_TOT_STEPS_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190098 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_TOT_STEPS_2).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186332 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13030_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_STOP_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190102 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_STOP_2).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186331 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13092_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_START_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190106 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_START_2).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186330 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13155_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_CR_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190110 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_CR_2).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186329 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13219_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_RADDR_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190114 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_RADDR_1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186328 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13284_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_ACCEL_DUR_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190118 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_ACCEL_DUR_1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186327 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13350_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_JERK_DUR_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190122 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_JERK_DUR_1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186326 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13417_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_JERK_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190126 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_JERK_1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186325 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13485_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_TOT_STEPS_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190130 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_TOT_STEPS_1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186324 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13554_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_STOP_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190134 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_STOP_1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186323 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13624_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_START_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190138 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_START_1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186322 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13695_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_CR_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190142 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SD_CR_1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186321 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13767_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.UART_TX_DATA_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190146 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.UART_TX_DATA_4).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186320 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13840_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.UART_RX_RATE_DIV_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190150 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.UART_RX_RATE_DIV_4).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186319 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13914_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.UART_TX_RATE_DIV_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190154 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.UART_TX_RATE_DIV_4).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186318 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13989_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.UART_CR_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190158 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.UART_CR_4).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186317 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$14065_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.UART_TX_DATA_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190162 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.UART_TX_DATA_3).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186316 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$14142_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.UART_RX_RATE_DIV_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190166 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.UART_RX_RATE_DIV_3).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186315 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$14220_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.UART_TX_RATE_DIV_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190170 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.UART_TX_RATE_DIV_3).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186314 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$14299_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.UART_CR_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190174 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.UART_CR_3).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186313 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$14379_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.UART_TX_DATA_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190178 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.UART_TX_DATA_2).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186312 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$14460_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.UART_RX_RATE_DIV_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190182 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.UART_RX_RATE_DIV_2).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186311 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$14542_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.UART_TX_RATE_DIV_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190186 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.UART_TX_RATE_DIV_2).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186310 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$14625_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.UART_CR_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190190 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.UART_CR_2).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186309 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$14709_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.UART_TX_DATA_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190194 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.UART_TX_DATA_1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186308 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$14794_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.UART_RX_RATE_DIV_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190198 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.UART_RX_RATE_DIV_1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186307 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$14880_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.UART_TX_RATE_DIV_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190202 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.UART_TX_RATE_DIV_1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186306 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$14967_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.UART_CR_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190206 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.UART_CR_1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186305 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15055_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_THRESH_L_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190210 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_THRESH_L_4).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186304 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15144_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_THRESH_H_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190214 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_THRESH_H_4).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186303 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15234_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_CTRL_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190218 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_CTRL_4).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186302 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15325_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_THRESH_L_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190222 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_THRESH_L_3).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186301 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15417_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_THRESH_H_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190226 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_THRESH_H_3).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186300 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15510_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_CTRL_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190230 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_CTRL_3).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186299 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15604_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_THRESH_L_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190234 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_THRESH_L_2).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186298 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15699_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_THRESH_H_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190238 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_THRESH_H_2).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186297 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15795_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_CTRL_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190242 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_CTRL_2).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186296 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15892_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_THRESH_L_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190246 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_THRESH_L_1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186295 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15990_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_THRESH_H_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190250 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_THRESH_H_1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186294 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$16089_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_CTRL_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190254 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.TIM_CTRL_1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186293 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$16189_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_EN_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190258 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_EN_4).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186292 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$16290_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_MOD_SETPOINT_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190262 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_MOD_SETPOINT_4).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186291 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$16392_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_PERIOD_DIV_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190266 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_PERIOD_DIV_4).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186290 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$16495_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_EN_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190270 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_EN_3).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186289 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$16599_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_MOD_SETPOINT_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190274 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_MOD_SETPOINT_3).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186288 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$16704_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_PERIOD_DIV_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190278 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_PERIOD_DIV_3).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186287 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$16810_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_EN_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190282 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_EN_2).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186286 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$16917_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_MOD_SETPOINT_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190286 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_MOD_SETPOINT_2).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186285 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$17025_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_PERIOD_DIV_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190290 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_PERIOD_DIV_2).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186284 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$17134_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_EN_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190294 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_EN_1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186283 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$17244_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_MOD_SETPOINT_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190298 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_MOD_SETPOINT_1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186282 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$17355_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_PERIOD_DIV_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190302 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.PWM_PERIOD_DIV_1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186281 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$17467_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.I2C_DEV_ADDR_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190306 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.I2C_DEV_ADDR_2).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186280 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$17580_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.I2C_REG_ADDR_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190310 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.I2C_REG_ADDR_2).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186279 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$17694_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.I2C_MOSI_DATA_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190314 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.I2C_MOSI_DATA_2).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186278 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$17809_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.I2C_CR_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190318 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.I2C_CR_2).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186277 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$17925_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.I2C_DEV_ADDR_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190322 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.I2C_DEV_ADDR_1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186276 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18042_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.I2C_REG_ADDR_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190326 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.I2C_REG_ADDR_1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186275 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18160_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.I2C_MOSI_DATA_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190330 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.I2C_MOSI_DATA_1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186274 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18279_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.I2C_CR_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190334 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.I2C_CR_1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186273 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18399_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SPI_CR_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190338 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SPI_CR_2).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186272 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18520_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SPI_TX_START_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190342 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SPI_TX_START_2).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186271 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18642_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SPI_TX_DATA_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190346 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SPI_TX_DATA_2).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186270 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18765_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SPI_CR_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190350 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SPI_CR_1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186269 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18889_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SPI_TX_START_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190354 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SPI_TX_START_1).
Adding SRST signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186268 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$19014_Y, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SPI_TX_DATA_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190358 ($sdff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.SPI_TX_DATA_1).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186267 ($dff) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.P_REG_FILE.DIN [0], Q = \soc_i.i_peripheral_unit.P_REG_FILE.ME_I_EN).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186266 ($dff) from module user_project_wrapper (D = { $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$8567_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$9059_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$8039_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7937_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7922_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7907_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7892_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7952_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$8285_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$8813_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$8303_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$8321_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$8024_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$8006_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7988_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7970_Y }, Q = { \soc_i.i_peripheral_unit.P_REG_FILE.DOUT [25:16] \soc_i.i_peripheral_unit.P_REG_FILE.DOUT [9:0] }).
Adding EN signal on $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procdff$186266 ($dff) from module user_project_wrapper (D = { $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7631_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7877_Y }, Q = { \soc_i.i_peripheral_unit.P_REG_FILE.DOUT [31:26] \soc_i.i_peripheral_unit.P_REG_FILE.DOUT [15:10] }).
Adding SRST signal on $auto$ff.cc:266:slice$190370 ($dffe) from module user_project_wrapper (D = { $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7400_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7646_Y }, Q = { \soc_i.i_peripheral_unit.P_REG_FILE.DOUT [31:26] \soc_i.i_peripheral_unit.P_REG_FILE.DOUT [15:10] }, rval = 12'000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$190365 ($dffe) from module user_project_wrapper (D = { $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$8336_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$8828_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$8054_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$8582_Y }, Q = { \soc_i.i_peripheral_unit.P_REG_FILE.DOUT [25:22] \soc_i.i_peripheral_unit.P_REG_FILE.DOUT [9:6] }, rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$190365 ($dffe) from module user_project_wrapper (D = { \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQEN [23] \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQPOL [23] \soc_i.i_peripheral_unit.pin_mux.PIN_24.INTR \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQRES [23] \soc_i.i_peripheral_unit.pin_mux.PIN_24.in_demux.A \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_OUT [23] \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQEN [22] \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQPOL [22] \soc_i.i_peripheral_unit.pin_mux.PIN_23.INTR \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_IRQRES [22] \soc_i.i_peripheral_unit.pin_mux.PIN_23.in_demux.A \soc_i.i_peripheral_unit.P_REG_FILE.GPIO_OUT [22] }, Q = { \soc_i.i_peripheral_unit.P_REG_FILE.DOUT [21:16] \soc_i.i_peripheral_unit.P_REG_FILE.DOUT [5:0] }, rval = 12'000000000000).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186726 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[53][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[53], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186725 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[52][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[52], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186724 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[51][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[51], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186723 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[50][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[50], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186722 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[49][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[49], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186721 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[48][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[48], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186720 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[47][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[47], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186719 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[46][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[46], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186718 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[45][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[45], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186717 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[44][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[44], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186716 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[43][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[43], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186715 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[42][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[42], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186714 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[41][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[41], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186713 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[40][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[40], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186712 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[39][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[39], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186711 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[38][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[38], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186710 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[37][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[37], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186709 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[36][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[36], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186708 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[35][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[35], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186707 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[34][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[34], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186706 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[33][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[33], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186705 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[32][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[32], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186704 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[31][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[31], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186703 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[30][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[30], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186702 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[29][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[29], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186701 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[28][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[28], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186700 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[27][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[27], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186699 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[26][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[26], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186698 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[25][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[25], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186697 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[24][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[24], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186696 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[23][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[23], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186695 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[22][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[22], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186694 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[21][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[21], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186693 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[20][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[20], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186692 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[19][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[19], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186691 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[18][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[18], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186690 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[17][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[17], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186689 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[16][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[16], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186688 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[15][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[15], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186687 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[14][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[14], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186686 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[13][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[13], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186685 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[12][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[12], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186684 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[11][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[11], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186683 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[10][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[10], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186682 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[9][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[9], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186681 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[8][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[8], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186680 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[7][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[7], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186679 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[6][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[6], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186678 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[5][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[5], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186677 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[4][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[4], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186676 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[3][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[3], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186675 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[2][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[2], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186674 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[1][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[1], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186673 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[0][31:0], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[0], rval = 0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186667 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$184301_Y, Q = \soc_i.i_peripheral_interrupt_queue.queue_full, rval = 1'0).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186666 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$184307_Y, Q = \soc_i.i_peripheral_interrupt_queue.end_ind, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$190439 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:100$5735_Y, Q = \soc_i.i_peripheral_interrupt_queue.end_ind).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186665 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$184316_Y, Q = \soc_i.i_peripheral_interrupt_queue.start_ind, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$190441 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:114$5747_Y [5:0], Q = \soc_i.i_peripheral_interrupt_queue.start_ind).
Adding EN signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186664 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$4$mem2reg_rd$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:107$4727_DATA[31:0]$5746, Q = \soc_i.i_peripheral_interrupt_queue.p_mcause).
Adding EN signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186663 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$184335_Y, Q = \soc_i.i_peripheral_interrupt_queue.p_int).
Adding SRST signal on $flatten\soc_i.\i_peripheral_interrupt_queue.$procdff$186662 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$184350_Y, Q = \soc_i.i_peripheral_interrupt_queue.state, rval = 2'01).
Adding EN signal on $auto$ff.cc:266:slice$190457 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$184350_Y, Q = \soc_i.i_peripheral_interrupt_queue.state).
Adding SRST signal on $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\i_periph_obi_mux.$procdff$186926 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\i_periph_obi_mux.$procmux$186250_Y, Q = \soc_i.i_memory_interface_unit.i_obi_xbar.i_periph_obi_mux.sec_read_outstanding, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$190465 ($sdff) from module user_project_wrapper (D = \soc_i.i_memory_interface_unit.i_obi_xbar.i_periph_obi_mux.sec_accepted, Q = \soc_i.i_memory_interface_unit.i_obi_xbar.i_periph_obi_mux.sec_read_outstanding).
Adding SRST signal on $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\i_periph_obi_mux.$procdff$186925 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\i_periph_obi_mux.$procmux$186255_Y, Q = \soc_i.i_memory_interface_unit.i_obi_xbar.i_periph_obi_mux.pri_read_outstanding, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$190467 ($sdff) from module user_project_wrapper (D = \soc_i.i_memory_interface_unit.i_obi_xbar.i_periph_obi_mux.pri_accepted, Q = \soc_i.i_memory_interface_unit.i_obi_xbar.i_periph_obi_mux.pri_read_outstanding).
Adding SRST signal on $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\i_flash_obi_mux.$procdff$186926 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\i_flash_obi_mux.$procmux$186250_Y, Q = \soc_i.i_memory_interface_unit.i_obi_xbar.i_flash_obi_mux.sec_read_outstanding, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$190469 ($sdff) from module user_project_wrapper (D = \soc_i.i_memory_interface_unit.i_obi_xbar.i_flash_obi_mux.sec_accepted, Q = \soc_i.i_memory_interface_unit.i_obi_xbar.i_flash_obi_mux.sec_read_outstanding).
Adding SRST signal on $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\i_flash_obi_mux.$procdff$186925 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\i_flash_obi_mux.$procmux$186255_Y, Q = \soc_i.i_memory_interface_unit.i_obi_xbar.i_flash_obi_mux.pri_read_outstanding, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$190471 ($sdff) from module user_project_wrapper (D = \soc_i.i_memory_interface_unit.i_obi_xbar.i_flash_obi_mux.pri_accepted, Q = \soc_i.i_memory_interface_unit.i_obi_xbar.i_flash_obi_mux.pri_read_outstanding).
Adding SRST signal on $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$procdff$186265 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4146_Y, Q = \soc_i.i_memory_interface_unit.i_bootloader.imem_rdata_o, rval = 32'11011110101011011011111011101111).
Adding SRST signal on $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$procdff$186263 ($dff) from module user_project_wrapper (D = \soc_i.i_memory_interface_unit.i_bootloader.imem_req_i, Q = \soc_i.i_memory_interface_unit.i_bootloader.imem_gnt_o, rval = 1'0).
Adding SRST signal on $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$procdff$186261 ($dff) from module user_project_wrapper (D = \soc_i.i_memory_interface_unit.i_bootloader.dmem_req_i, Q = \soc_i.i_memory_interface_unit.i_bootloader.dmem_gnt_o, rval = 1'0).
Adding SRST signal on $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$procdff$186260 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4150_Y, Q = \soc_i.i_memory_interface_unit.i_bootloader.dmem_rdata_o, rval = 32'11011110101011011011111011101111).
Adding SRST signal on $flatten\soc_i.\i_core.\i_mem_slice_stage.$procdff$186841 ($dff) from module user_project_wrapper (D = { $flatten\soc_i.\i_core.\i_mem_slice_stage.$procmux$184439_Y $flatten\soc_i.\i_core.\i_mem_slice_stage.$procmux$184434_Y $flatten\soc_i.\i_core.\i_mem_slice_stage.$procmux$184429_Y $flatten\soc_i.\i_core.\i_mem_slice_stage.$procmux$184424_Y $flatten\soc_i.\i_core.\i_mem_slice_stage.$procmux$184414_Y $flatten\soc_i.\i_core.\i_mem_slice_stage.$procmux$184409_Y $flatten\soc_i.\i_core.\i_mem_slice_stage.$procmux$184444_Y $flatten\soc_i.\i_core.\i_mem_slice_stage.$procmux$184404_Y $flatten\soc_i.\i_core.\i_mem_slice_stage.$procmux$184419_Y }, Q = \soc_i.i_core.i_mem_slice_stage.mem_state_o, rval = 135'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$190481 ($sdff) from module user_project_wrapper (D = { \soc_i.i_core.i_exec_stage.exec_state_o [102:32] \soc_i.i_core.i_mem_slice_stage.pre_data \soc_i.i_core.i_exec_stage.exec_state_o [31:0] }, Q = \soc_i.i_core.i_mem_slice_stage.mem_state_o).
Adding SRST signal on $flatten\soc_i.\i_core.\i_mem_slice_stage.$procdff$186840 ($dff) from module user_project_wrapper (D = { $flatten\soc_i.\i_core.\i_mem_slice_stage.$procmux$184399_Y $flatten\soc_i.\i_core.\i_mem_slice_stage.$procmux$184394_Y $flatten\soc_i.\i_core.\i_mem_slice_stage.$procmux$184389_Y $flatten\soc_i.\i_core.\i_mem_slice_stage.$procmux$184384_Y $flatten\soc_i.\i_core.\i_mem_slice_stage.$procmux$184379_Y $flatten\soc_i.\i_core.\i_mem_slice_stage.$procmux$184374_Y $flatten\soc_i.\i_core.\i_mem_slice_stage.$procmux$184364_Y $flatten\soc_i.\i_core.\i_mem_slice_stage.$procmux$184369_Y }, Q = \soc_i.i_core.i_mem_slice_stage.reg_meta_o, rval = 82'0000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$190483 ($sdff) from module user_project_wrapper (D = \soc_i.i_core.i_exec_stage.reg_meta_o, Q = \soc_i.i_core.i_mem_slice_stage.reg_meta_o).
Adding SRST signal on $flatten\soc_i.\i_core.\i_mem_slice_stage.$procdff$186839 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_core.\i_mem_slice_stage.$procmux$184449_Y, Q = \soc_i.i_core.i_mem_slice_stage.valid_o, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$190485 ($sdff) from module user_project_wrapper (D = \soc_i.i_core.i_exec_stage.valid_o, Q = \soc_i.i_core.i_mem_slice_stage.valid_o).
Adding SRST signal on $flatten\soc_i.\i_core.\i_imem_obi_driver.$procdff$186859 ($dff) from module user_project_wrapper (D = \soc_i.i_core.i_imem_obi_driver.NS, Q = \soc_i.i_core.i_imem_obi_driver.PS, rval = 1'0).
Adding SRST signal on $flatten\soc_i.\i_core.\i_hazard_unit.$procdff$186862 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_core.\i_hazard_unit.$2\NS[2:0] [2:1], Q = \soc_i.i_core.i_hazard_unit.PS [2:1], rval = 2'00).
Adding SRST signal on $flatten\soc_i.\i_core.\i_hazard_unit.$procdff$186862 ($dff) from module user_project_wrapper (D = 1'x, Q = \soc_i.i_core.i_hazard_unit.PS [0], rval = 1'0).
Adding EN signal on $flatten\soc_i.\i_core.\i_fetch_stage.\i_prog_cntr.$procdff$186858 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_core.\i_fetch_stage.\i_prog_cntr.$0\pc_raw[31:0], Q = \soc_i.i_core.i_fetch_stage.i_prog_cntr.pc_raw).
Adding SRST signal on $flatten\soc_i.\i_core.\i_fetch_stage.$procdff$186846 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_core.\i_fetch_stage.$procmux$184556_Y, Q = \soc_i.i_core.i_fetch_stage.target_sel_saved, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$190497 ($sdff) from module user_project_wrapper (D = \soc_i.i_core.i_fetch_stage.target_sel_i, Q = \soc_i.i_core.i_fetch_stage.target_sel_saved).
Adding SRST signal on $flatten\soc_i.\i_core.\i_fetch_stage.$procdff$186845 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_core.\i_fetch_stage.$procmux$184561_Y, Q = \soc_i.i_core.i_fetch_stage.branch_ctrl_saved, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$190501 ($sdff) from module user_project_wrapper (D = 1'1, Q = \soc_i.i_core.i_fetch_stage.branch_ctrl_saved).
Adding SRST signal on $flatten\soc_i.\i_core.\i_fetch_stage.$procdff$186844 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_core.\i_fetch_stage.$procmux$184572_Y, Q = \soc_i.i_core.i_fetch_stage.target_saved, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190505 ($sdff) from module user_project_wrapper (D = \soc_i.i_core.i_exec_stage.alu_out, Q = \soc_i.i_core.i_fetch_stage.target_saved).
Adding SRST signal on $flatten\soc_i.\i_core.\i_fetch_stage.$procdff$186843 ($dff) from module user_project_wrapper (D = { $flatten\soc_i.\i_core.\i_fetch_stage.$procmux$184538_Y $flatten\soc_i.\i_core.\i_fetch_stage.$procmux$184543_Y }, Q = \soc_i.i_core.i_fetch_stage.fetch_state_o, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$190509 ($sdff) from module user_project_wrapper (D = { \soc_i.i_core.i_fetch_stage.pc_out \soc_i.i_core.i_fetch_stage.pc_plus_4 }, Q = \soc_i.i_core.i_fetch_stage.fetch_state_o).
Adding SRST signal on $flatten\soc_i.\i_core.\i_fetch_stage.$procdff$186842 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_core.\i_fetch_stage.$procmux$184548_Y, Q = \soc_i.i_core.i_fetch_stage.valid_o, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$190511 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_core.\i_fetch_stage.$not$./designs/CARPSoC/clam-soc/core/rtl/core/stages/fetch_stage.sv:104$466_Y, Q = \soc_i.i_core.i_fetch_stage.valid_o).
Adding SRST signal on $flatten\soc_i.\i_core.\i_exec_stage.$procdff$186850 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_core.\i_exec_stage.$procmux$184668_Y, Q = \soc_i.i_core.i_exec_stage.last_dmem_addr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190513 ($sdff) from module user_project_wrapper (D = { \soc_i.i_core.i_exec_stage.alu_out [31:2] 2'00 }, Q = \soc_i.i_core.i_exec_stage.last_dmem_addr).
Adding SRST signal on $flatten\soc_i.\i_core.\i_exec_stage.$procdff$186849 ($dff) from module user_project_wrapper (D = { $flatten\soc_i.\i_core.\i_exec_stage.$procmux$184653_Y $flatten\soc_i.\i_core.\i_exec_stage.$procmux$184648_Y $flatten\soc_i.\i_core.\i_exec_stage.$procmux$184638_Y $flatten\soc_i.\i_core.\i_exec_stage.$procmux$184633_Y $flatten\soc_i.\i_core.\i_exec_stage.$procmux$184628_Y $flatten\soc_i.\i_core.\i_exec_stage.$procmux$184658_Y $flatten\soc_i.\i_core.\i_exec_stage.$procmux$184623_Y $flatten\soc_i.\i_core.\i_exec_stage.$procmux$184643_Y }, Q = \soc_i.i_core.i_exec_stage.exec_state_o, rval = 103'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$190515 ($sdff) from module user_project_wrapper (D = { \soc_i.i_core.i_decode_stage.decode_state_o [61:30] \soc_i.i_core.i_exec_stage.alu_out \soc_i.i_core.i_decode_stage.decode_state_o [29:27] \soc_i.i_core.i_dmem_obi_driver.rd_i \soc_i.i_core.i_decode_stage.decode_state_o [24:22] \soc_i.i_core.i_exec_stage.csr_read_i }, Q = \soc_i.i_core.i_exec_stage.exec_state_o).
Adding SRST signal on $flatten\soc_i.\i_core.\i_exec_stage.$procdff$186848 ($dff) from module user_project_wrapper (D = { $flatten\soc_i.\i_core.\i_exec_stage.$procmux$184618_Y $flatten\soc_i.\i_core.\i_exec_stage.$procmux$184613_Y $flatten\soc_i.\i_core.\i_exec_stage.$procmux$184608_Y $flatten\soc_i.\i_core.\i_exec_stage.$procmux$184603_Y $flatten\soc_i.\i_core.\i_exec_stage.$procmux$184598_Y $flatten\soc_i.\i_core.\i_exec_stage.$procmux$184593_Y $flatten\soc_i.\i_core.\i_exec_stage.$procmux$184583_Y $flatten\soc_i.\i_core.\i_exec_stage.$procmux$184588_Y }, Q = \soc_i.i_core.i_exec_stage.reg_meta_o, rval = 82'0000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$190517 ($sdff) from module user_project_wrapper (D = { \soc_i.i_core.i_decode_stage.reg_meta_o [81:76] \soc_i.i_core.i_csr.rs1 \soc_i.i_core.i_decode_stage.reg_meta_o [43:38] \soc_i.i_core.i_exec_stage.i_branch_gen.rs2_data_i \soc_i.i_core.i_decode_stage.reg_meta_o [5:0] }, Q = \soc_i.i_core.i_exec_stage.reg_meta_o).
Adding SRST signal on $flatten\soc_i.\i_core.\i_exec_stage.$procdff$186847 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_core.\i_exec_stage.$procmux$184663_Y, Q = \soc_i.i_core.i_exec_stage.valid_o, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$190519 ($sdff) from module user_project_wrapper (D = \soc_i.i_core.i_exec_stage.valid, Q = \soc_i.i_core.i_exec_stage.valid_o).
Adding SRST signal on $flatten\soc_i.\i_core.\i_dmem_obi_driver.$procdff$186859 ($dff) from module user_project_wrapper (D = \soc_i.i_core.i_dmem_obi_driver.NS, Q = \soc_i.i_core.i_dmem_obi_driver.PS, rval = 1'0).
Adding SRST signal on $flatten\soc_i.\i_core.\i_decode_stage.$procdff$186853 ($dff) from module user_project_wrapper (D = { $flatten\soc_i.\i_core.\i_decode_stage.$procmux$184718_Y $flatten\soc_i.\i_core.\i_decode_stage.$procmux$184713_Y $flatten\soc_i.\i_core.\i_decode_stage.$procmux$184708_Y $flatten\soc_i.\i_core.\i_decode_stage.$procmux$184703_Y $flatten\soc_i.\i_core.\i_decode_stage.$procmux$184698_Y $flatten\soc_i.\i_core.\i_decode_stage.$procmux$184693_Y $flatten\soc_i.\i_core.\i_decode_stage.$procmux$184683_Y $flatten\soc_i.\i_core.\i_decode_stage.$procmux$184688_Y }, Q = \soc_i.i_core.i_decode_stage.reg_meta_o, rval = 82'0000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$190522 ($sdff) from module user_project_wrapper (D = { \soc_i.i_core.i_decode_stage.rs1_used \soc_i.i_core.i_decode_stage.inst_i [19:15] \soc_i.i_core.i_decode_stage.rf_rs1_i \soc_i.i_core.i_decode_stage.rs2_used \soc_i.i_core.i_decode_stage.inst_i [24:20] \soc_i.i_core.i_decode_stage.rf_rs2_i \soc_i.i_core.i_decode_stage.i_decoder.rf_wr_en_o \soc_i.i_core.i_decode_stage.inst_i [11:7] }, Q = \soc_i.i_core.i_decode_stage.reg_meta_o).
Adding SRST signal on $flatten\soc_i.\i_core.\i_decode_stage.$procdff$186852 ($dff) from module user_project_wrapper (D = { $flatten\soc_i.\i_core.\i_decode_stage.$procmux$184833_Y $flatten\soc_i.\i_core.\i_decode_stage.$procmux$184828_Y $flatten\soc_i.\i_core.\i_decode_stage.$procmux$184823_Y $flatten\soc_i.\i_core.\i_decode_stage.$procmux$184818_Y $flatten\soc_i.\i_core.\i_decode_stage.$procmux$184813_Y $flatten\soc_i.\i_core.\i_decode_stage.$procmux$184808_Y $flatten\soc_i.\i_core.\i_decode_stage.$procmux$184803_Y $flatten\soc_i.\i_core.\i_decode_stage.$procmux$184798_Y $flatten\soc_i.\i_core.\i_decode_stage.$procmux$184793_Y $flatten\soc_i.\i_core.\i_decode_stage.$procmux$184788_Y $flatten\soc_i.\i_core.\i_decode_stage.$procmux$184783_Y $flatten\soc_i.\i_core.\i_decode_stage.$procmux$184778_Y $flatten\soc_i.\i_core.\i_decode_stage.$procmux$184773_Y $flatten\soc_i.\i_core.\i_decode_stage.$procmux$184768_Y $flatten\soc_i.\i_core.\i_decode_stage.$procmux$184763_Y $flatten\soc_i.\i_core.\i_decode_stage.$procmux$184758_Y $flatten\soc_i.\i_core.\i_decode_stage.$procmux$184753_Y $flatten\soc_i.\i_core.\i_decode_stage.$procmux$184748_Y $flatten\soc_i.\i_core.\i_decode_stage.$procmux$184743_Y $flatten\soc_i.\i_core.\i_decode_stage.$procmux$184738_Y $flatten\soc_i.\i_core.\i_decode_stage.$procmux$184733_Y $flatten\soc_i.\i_core.\i_decode_stage.$procmux$184728_Y $flatten\soc_i.\i_core.\i_decode_stage.$procmux$184838_Y $flatten\soc_i.\i_core.\i_decode_stage.$procmux$184723_Y }, Q = \soc_i.i_core.i_decode_stage.decode_state_o, rval = 266'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$190524 ($sdff) from module user_project_wrapper (D = { \soc_i.i_core.i_decode_stage.pc_src \soc_i.i_core.i_decode_stage.branch_op \soc_i.i_core.i_decode_stage.alu_op \soc_i.i_core.i_decode_stage.alu_a_src \soc_i.i_core.i_decode_stage.alu_b_src \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31:20] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31:25] \soc_i.i_core.i_decode_stage.inst_i [11:7] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [7] \soc_i.i_core.i_decode_stage.inst_i [30:25] \soc_i.i_core.i_decode_stage.inst_i [11:8] 1'0 \soc_i.i_core.i_decode_stage.inst_i [31:12] 12'000000000000 \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [31] \soc_i.i_core.i_decode_stage.inst_i [19:12] \soc_i.i_core.i_decode_stage.inst_i [20] \soc_i.i_core.i_decode_stage.inst_i [30:21] 1'0 \soc_i.i_core.i_fetch_stage.fetch_state_o $flatten\soc_i.\i_core.\i_decode_stage.$logic_and$./designs/CARPSoC/clam-soc/core/rtl/core/stages/decode_stage.sv:135$429_Y \soc_i.i_core.i_decode_stage.rf_wr_src \soc_i.i_core.i_decode_stage.mem_read \soc_i.i_core.i_decode_stage.mem_write \soc_i.i_core.i_decode_stage.inst_i [14:12] \soc_i.i_core.i_decode_stage.csr_wr \soc_i.i_core.i_decode_stage.csr_mret \soc_i.i_core.i_decode_stage.inst_i [31:20] \soc_i.i_core.i_decode_stage.inst_i [13:12] \soc_i.i_core.i_decode_stage.inst_i [19:14] }, Q = \soc_i.i_core.i_decode_stage.decode_state_o).
Adding EN signal on $flatten\soc_i.\i_core.\i_decode_stage.$procdff$186851 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_core.\i_decode_stage.$and$./designs/CARPSoC/clam-soc/core/rtl/core/stages/decode_stage.sv:115$426_Y, Q = \soc_i.i_core.i_decode_stage.valid_o).
Adding SRST signal on $flatten\soc_i.\i_core.\i_csr.$procdff$186869 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_core.\i_csr.$procmux$185192_Y, Q = \soc_i.i_core.i_csr.mcause, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190531 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_core.\i_csr.$procmux$185192_Y, Q = \soc_i.i_core.i_csr.mcause).
Adding SRST signal on $flatten\soc_i.\i_core.\i_csr.$procdff$186868 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_core.\i_csr.$procmux$185119_Y, Q = \soc_i.i_core.i_csr.mepc, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190547 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_core.\i_csr.$procmux$185119_Y, Q = \soc_i.i_core.i_csr.mepc).
Adding SRST signal on $flatten\soc_i.\i_core.\i_csr.$procdff$186867 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_core.\i_csr.$procmux$185133_Y, Q = \soc_i.i_core.i_csr.mtvec, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190563 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_core.\i_csr.$procmux$185124_Y, Q = \soc_i.i_core.i_csr.mtvec).
Adding SRST signal on $flatten\soc_i.\i_core.\i_csr.$procdff$186866 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_core.\i_csr.$procmux$185148_Y, Q = \soc_i.i_core.i_csr.mie, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190571 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_core.\i_csr.$procmux$185139_Y, Q = \soc_i.i_core.i_csr.mie).
Adding SRST signal on $flatten\soc_i.\i_core.\i_csr.$procdff$186865 ($dff) from module user_project_wrapper (D = { $flatten\soc_i.\i_core.\i_csr.$procmux$184995_Y $flatten\soc_i.\i_core.\i_csr.$procmux$185032_Y $flatten\soc_i.\i_core.\i_csr.$procmux$185011_Y $flatten\soc_i.\i_core.\i_csr.$procmux$185075_Y $flatten\soc_i.\i_core.\i_csr.$procmux$185048_Y }, Q = \soc_i.i_core.i_csr.mstatus, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$190579 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_core.\i_csr.$procmux$185032_Y, Q = \soc_i.i_core.i_csr.mstatus [7]).
Adding EN signal on $auto$ff.cc:266:slice$190579 ($sdff) from module user_project_wrapper (D = { $flatten\soc_i.\i_core.\i_csr.$procmux$184986_Y $flatten\soc_i.\i_core.\i_csr.$procmux$185002_Y $flatten\soc_i.\i_core.\i_csr.$procmux$185039_Y }, Q = { \soc_i.i_core.i_csr.mstatus [31:8] \soc_i.i_core.i_csr.mstatus [6:4] \soc_i.i_core.i_csr.mstatus [2:0] }).
Adding EN signal on $auto$ff.cc:266:slice$190579 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_core.\i_csr.$procmux$185075_Y, Q = \soc_i.i_core.i_csr.mstatus [3]).
Adding SRST signal on $flatten\soc_i.\i_core.\i_csr.$procdff$186864 ($dff) from module user_project_wrapper (D = { $flatten\soc_i.\i_core.\i_csr.$procmux$185167_Y $flatten\soc_i.\i_core.\i_csr.$procmux$185091_Y }, Q = \soc_i.i_core.i_csr.int_state, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$190601 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_core.\i_csr.$procmux$185167_Y, Q = \soc_i.i_core.i_csr.int_state [4:3]).
Adding EN signal on $auto$ff.cc:266:slice$190601 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_core.\i_csr.$procmux$185091_Y, Q = \soc_i.i_core.i_csr.int_state [2:0]).
Adding EN signal on $flatten\soc_i.\i_core.\i_csr.$procdff$186863 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_core.\i_csr.$procmux$185198_Y, Q = \soc_i.i_core.i_csr.p_int_read_o).
Adding SRST signal on $flatten\soc_i.\i_caravel_obi_mux.$procdff$186926 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_caravel_obi_mux.$procmux$186250_Y, Q = \soc_i.i_caravel_obi_mux.sec_read_outstanding, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$190621 ($sdff) from module user_project_wrapper (D = \soc_i.i_caravel_obi_mux.sec_accepted, Q = \soc_i.i_caravel_obi_mux.sec_read_outstanding).
Adding SRST signal on $flatten\soc_i.\i_caravel_obi_mux.$procdff$186925 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_caravel_obi_mux.$procmux$186255_Y, Q = \soc_i.i_caravel_obi_mux.pri_read_outstanding, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$190623 ($sdff) from module user_project_wrapper (D = \soc_i.i_caravel_obi_mux.pri_accepted, Q = \soc_i.i_caravel_obi_mux.pri_read_outstanding).
Adding SRST signal on $flatten\soc_i.\i_SRAM_adapter.$procdff$186924 ($dff) from module user_project_wrapper (D = $flatten\soc_i.\i_SRAM_adapter.$procmux$186243_Y, Q = \soc_i.i_SRAM_adapter.read_outstanding, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$190625 ($sdff) from module user_project_wrapper (D = 1'0, Q = \soc_i.i_SRAM_adapter.read_outstanding).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$190628 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 94 on $auto$ff.cc:266:slice$190525 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 126 on $auto$ff.cc:266:slice$190525 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 127 on $auto$ff.cc:266:slice$190525 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 128 on $auto$ff.cc:266:slice$190525 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 129 on $auto$ff.cc:266:slice$190525 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 130 on $auto$ff.cc:266:slice$190525 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 131 on $auto$ff.cc:266:slice$190525 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 132 on $auto$ff.cc:266:slice$190525 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 133 on $auto$ff.cc:266:slice$190525 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 134 on $auto$ff.cc:266:slice$190525 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 135 on $auto$ff.cc:266:slice$190525 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 136 on $auto$ff.cc:266:slice$190525 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 137 on $auto$ff.cc:266:slice$190525 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 158 on $auto$ff.cc:266:slice$190525 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$190514 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$190514 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$190489 ($sdff) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$189518 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$189517 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$189516 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$189404 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$189403 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$189402 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$189290 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$189289 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$189288 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$189176 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$189175 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$189174 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$189147 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$189144 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$189144 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$189137 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$189109 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$189106 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$189106 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$189099 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$189071 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$189068 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$189068 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$189061 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$189033 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$189030 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$189030 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$189023 ($dffe) from module user_project_wrapper.

83.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Warning: Driver-driver conflict for \soc_i.i_peripheral_unit.genblk13[3].QEM_b.calib_state [1] between cell $auto$ff.cc:266:slice$189009.Q and constant 1'0 in user_project_wrapper: Resolved using constant.
Warning: Driver-driver conflict for \soc_i.i_peripheral_unit.genblk13[3].QEM_b.calib_state [0] between cell $auto$ff.cc:266:slice$189009.Q and constant 1'0 in user_project_wrapper: Resolved using constant.
Warning: Driver-driver conflict for \soc_i.i_peripheral_unit.genblk13[3].QEM_b.thresh_reached between cell $auto$ff.cc:266:slice$189029.Q and constant 1'0 in user_project_wrapper: Resolved using constant.
Warning: Driver-driver conflict for \soc_i.i_peripheral_unit.genblk13[2].QEM_b.calib_state [1] between cell $auto$ff.cc:266:slice$189047.Q and constant 1'0 in user_project_wrapper: Resolved using constant.
Warning: Driver-driver conflict for \soc_i.i_peripheral_unit.genblk13[2].QEM_b.calib_state [0] between cell $auto$ff.cc:266:slice$189047.Q and constant 1'0 in user_project_wrapper: Resolved using constant.
Warning: Driver-driver conflict for \soc_i.i_peripheral_unit.genblk13[2].QEM_b.thresh_reached between cell $auto$ff.cc:266:slice$189067.Q and constant 1'0 in user_project_wrapper: Resolved using constant.
Warning: Driver-driver conflict for \soc_i.i_peripheral_unit.genblk13[1].QEM_b.calib_state [1] between cell $auto$ff.cc:266:slice$189085.Q and constant 1'0 in user_project_wrapper: Resolved using constant.
Warning: Driver-driver conflict for \soc_i.i_peripheral_unit.genblk13[1].QEM_b.calib_state [0] between cell $auto$ff.cc:266:slice$189085.Q and constant 1'0 in user_project_wrapper: Resolved using constant.
Warning: Driver-driver conflict for \soc_i.i_peripheral_unit.genblk13[1].QEM_b.thresh_reached between cell $auto$ff.cc:266:slice$189105.Q and constant 1'0 in user_project_wrapper: Resolved using constant.
Warning: Driver-driver conflict for \soc_i.i_peripheral_unit.genblk13[0].QEM_b.calib_state [1] between cell $auto$ff.cc:266:slice$189123.Q and constant 1'0 in user_project_wrapper: Resolved using constant.
Warning: Driver-driver conflict for \soc_i.i_peripheral_unit.genblk13[0].QEM_b.calib_state [0] between cell $auto$ff.cc:266:slice$189123.Q and constant 1'0 in user_project_wrapper: Resolved using constant.
Warning: Driver-driver conflict for \soc_i.i_peripheral_unit.genblk13[0].QEM_b.thresh_reached between cell $auto$ff.cc:266:slice$189143.Q and constant 1'0 in user_project_wrapper: Resolved using constant.
Warning: Driver-driver conflict for \soc_i.i_peripheral_unit.genblk11[3].SCG_b.dir between cell $auto$ff.cc:266:slice$189162.Q and constant 1'0 in user_project_wrapper: Resolved using constant.
Warning: Driver-driver conflict for \soc_i.i_peripheral_unit.genblk11[2].SCG_b.dir between cell $auto$ff.cc:266:slice$189276.Q and constant 1'0 in user_project_wrapper: Resolved using constant.
Warning: Driver-driver conflict for \soc_i.i_peripheral_unit.genblk11[1].SCG_b.dir between cell $auto$ff.cc:266:slice$189390.Q and constant 1'0 in user_project_wrapper: Resolved using constant.
Warning: Driver-driver conflict for \soc_i.i_peripheral_unit.genblk11[0].SCG_b.dir between cell $auto$ff.cc:266:slice$189504.Q and constant 1'0 in user_project_wrapper: Resolved using constant.
Removed 2598 unused cells and 2384 unused wires.
<suppressed ~2626 debug messages>

83.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~170 debug messages>

83.9. Rerunning OPT passes. (Maybe there is more to do..)

83.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Giving up (too many iterations)
Removed 0 multiplexer ports.
<suppressed ~2162 debug messages>

83.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$20010: { $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$20020_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$20019_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$20018_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$20017_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$20016_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$20015_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$20014_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$20013_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$20012_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$20011_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$20010: { $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$20020_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$20019_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$20018_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$20017_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$20016_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$20015_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$20014_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$20013_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$20012_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$20011_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$20010: { $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$20020_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$20019_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$20018_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$20017_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$20016_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$20015_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$20014_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$20013_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$20012_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$20011_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$20010: { $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$20020_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$20019_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$20018_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$20017_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$20016_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$20015_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$20014_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$20013_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$20012_CMP $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$20011_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20592: $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20594_CMP
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20661: $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20594_CMP
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20592: $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20594_CMP
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20661: $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20594_CMP
  Optimizing cells in module \user_project_wrapper.
Performed a total of 8 changes.

83.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~816 debug messages>
Removed a total of 272 cells.

83.13. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:266:slice$189140 ($dffe) from module user_project_wrapper (removing D path).
Handling never-active EN on $auto$ff.cc:266:slice$189134 ($dffe) from module user_project_wrapper (removing D path).
Handling never-active EN on $auto$ff.cc:266:slice$189102 ($dffe) from module user_project_wrapper (removing D path).
Handling never-active EN on $auto$ff.cc:266:slice$189096 ($dffe) from module user_project_wrapper (removing D path).
Handling never-active EN on $auto$ff.cc:266:slice$189064 ($dffe) from module user_project_wrapper (removing D path).
Handling never-active EN on $auto$ff.cc:266:slice$189058 ($dffe) from module user_project_wrapper (removing D path).
Handling never-active EN on $auto$ff.cc:266:slice$189026 ($dffe) from module user_project_wrapper (removing D path).
Handling never-active EN on $auto$ff.cc:266:slice$189020 ($dffe) from module user_project_wrapper (removing D path).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$189265 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$189379 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$189493 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$189607 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$189611 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$189611 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$189611 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$189611 ($dffe) from module user_project_wrapper.

83.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 62 unused cells and 370 unused wires.
<suppressed ~98 debug messages>

83.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~5 debug messages>

83.16. Rerunning OPT passes. (Maybe there is more to do..)

83.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Giving up (too many iterations)
Removed 0 multiplexer ports.
<suppressed ~2161 debug messages>

83.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7400: { $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:588$6088_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18884_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:589$6093_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:588$6098_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18515_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:589$6103_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:592$6108_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:593$6113_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:594$6118_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:595$6123_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:592$6128_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:593$6133_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:594$6138_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:595$6143_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6148_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6153_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6158_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6163_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6168_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6173_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6178_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6183_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6188_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6193_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6198_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6203_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6208_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6213_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6218_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15985_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15887_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6223_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6228_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6233_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15694_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15599_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6238_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6243_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6248_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15412_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15320_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6253_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6258_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6263_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15139_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15050_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6268_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6273_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6278_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6283_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6288_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6293_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6298_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6303_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6308_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6313_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6318_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6323_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6328_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6333_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6338_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6343_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6348_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6353_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6358_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6363_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6368_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6373_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6378_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6383_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13279_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6388_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6393_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6398_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6403_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6408_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6413_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6418_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6423_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12787_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6428_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6433_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6438_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6443_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6448_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6453_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6458_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6463_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12359_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6468_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6473_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6478_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6483_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6488_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6493_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6498_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6503_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11995_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6508_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6513_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6518_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7433_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6523_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6528_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6533_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7427_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6538_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6543_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6548_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7421_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6553_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6558_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6563_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7415_CMP $auto$opt_reduce.cc:134:opt_pmux$186937 $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10561_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10496_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7646: { $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:588$6088_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18884_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:589$6093_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:588$6098_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18515_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:589$6103_Y $auto$opt_reduce.cc:134:opt_pmux$186943 $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:592$6108_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:593$6113_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:594$6118_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:595$6123_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:592$6128_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:593$6133_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:594$6138_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:595$6143_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6148_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6153_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6158_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6163_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6168_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6173_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6178_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6183_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6188_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6193_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6198_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6203_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6208_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6213_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6218_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15985_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15887_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6223_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6228_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6233_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15694_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15599_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6238_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6243_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6248_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15412_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15320_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6253_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6258_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6263_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15139_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15050_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6268_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6273_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6278_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6283_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6288_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6293_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6298_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6303_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6308_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6313_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6318_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6323_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6328_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6333_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6338_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6343_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6348_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6353_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6358_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6363_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6368_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6373_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6378_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6383_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13279_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6388_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6393_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6398_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6403_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6408_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6413_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6418_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6423_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12787_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6428_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6433_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6438_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6443_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6448_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6453_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6458_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6463_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12359_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6468_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6473_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6478_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6483_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6488_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6493_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6498_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6503_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11995_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6508_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6513_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6518_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7433_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6523_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6528_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6533_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7427_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6538_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6543_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6548_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7421_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6553_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6558_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6563_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7415_CMP $auto$opt_reduce.cc:134:opt_pmux$186937 $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10561_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10496_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$8054: { $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:588$6088_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18884_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:589$6093_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:588$6098_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18515_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:589$6103_Y $auto$opt_reduce.cc:134:opt_pmux$186943 $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:592$6108_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:593$6113_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:594$6118_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:595$6123_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:592$6128_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:593$6133_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:594$6138_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:595$6143_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6148_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6153_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6158_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6163_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6168_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6173_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6178_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6183_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6188_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6193_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6198_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6203_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6208_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6213_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6218_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15985_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15887_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6223_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6228_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6233_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15694_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15599_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6238_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6243_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6248_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15412_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15320_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6253_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6258_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6263_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15139_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15050_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6268_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6273_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6278_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6283_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6288_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6293_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6298_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6303_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6308_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6313_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6318_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6323_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6328_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6333_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6338_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6343_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6348_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6353_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6358_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6363_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6368_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6373_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6378_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6383_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13279_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6388_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6393_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6398_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6403_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6408_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6413_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6418_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6423_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12787_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6428_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6433_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6438_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6443_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6448_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6453_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6458_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6463_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12359_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6468_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6473_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6478_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6483_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6488_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6493_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6498_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6503_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11995_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6508_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6513_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6518_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7433_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6523_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6528_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6533_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7427_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6538_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6543_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6548_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7421_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6553_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6558_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6563_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7415_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10251_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10139_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10027_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10013_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11225_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11128_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11035_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10946_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10861_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10780_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10703_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10440_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10561_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10496_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$8336: { $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:588$6088_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18884_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:589$6093_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:588$6098_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18515_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:589$6103_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:592$6108_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:593$6113_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:594$6118_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:595$6123_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:592$6128_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:593$6133_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:594$6138_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:595$6143_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6148_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6153_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6158_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6163_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6168_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6173_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6178_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6183_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6188_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6193_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6198_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6203_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6208_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6213_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6218_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15985_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15887_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6223_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6228_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6233_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15694_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15599_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6238_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6243_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6248_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15412_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15320_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6253_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6258_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6263_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15139_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15050_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6268_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6273_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6278_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6283_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6288_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6293_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6298_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6303_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6308_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6313_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6318_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6323_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6328_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6333_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6338_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6343_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6348_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6353_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6358_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6363_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6368_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6373_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6378_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6383_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13279_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6388_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6393_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6398_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6403_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6408_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6413_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6418_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6423_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12787_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6428_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6433_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6438_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6443_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6448_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6453_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6458_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6463_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12359_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6468_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6473_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6478_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6483_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6488_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6493_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6498_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6503_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11995_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6508_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6513_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6518_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7433_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6523_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6528_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6533_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7427_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6538_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6543_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6548_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7421_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6553_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6558_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6563_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7415_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10251_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10139_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10027_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10013_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11225_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11128_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11035_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10946_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10861_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10780_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10703_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10440_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10561_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10496_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$8582: { $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:588$6088_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18884_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:589$6093_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:588$6098_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18515_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:589$6103_Y $auto$opt_reduce.cc:134:opt_pmux$186943 $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:592$6108_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:593$6113_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:594$6118_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:595$6123_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7546_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:592$6128_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:593$6133_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:594$6138_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:595$6143_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7540_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6148_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6153_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6158_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6163_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6168_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6173_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6178_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6183_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6188_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6193_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6198_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6203_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6208_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6213_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6218_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15985_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15887_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6223_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6228_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6233_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15694_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15599_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6238_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6243_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6248_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15412_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15320_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6253_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6258_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6263_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15139_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15050_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6268_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6273_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6278_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6283_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$14704_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6288_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6293_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6298_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6303_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$14374_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6308_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6313_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6318_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6323_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$14060_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6328_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6333_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6338_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6343_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13762_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6348_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6353_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6358_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6363_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6368_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6373_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6378_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6383_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13279_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6388_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6393_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6398_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6403_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6408_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6413_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6418_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6423_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12787_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6428_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6433_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6438_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6443_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6448_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6453_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6458_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6463_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12359_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6468_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6473_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6478_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6483_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6488_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6493_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6498_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6503_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11995_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6508_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6513_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6518_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7433_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6523_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6528_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6533_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7427_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6538_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6543_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6548_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7421_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6553_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6558_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6563_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7415_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10251_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10139_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10027_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10013_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11225_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11128_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11035_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10946_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10861_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10780_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10703_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10440_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10561_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10496_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$8828: { $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:588$6088_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18884_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:589$6093_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:588$6098_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18515_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:589$6103_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:592$6108_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:593$6113_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:594$6118_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:595$6123_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:592$6128_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:593$6133_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:594$6138_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:595$6143_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6148_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6153_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6158_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6163_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6168_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6173_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6178_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6183_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6188_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6193_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6198_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6203_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6208_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6213_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6218_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15985_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15887_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6223_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6228_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6233_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15694_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15599_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6238_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6243_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6248_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15412_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15320_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6253_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6258_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6263_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15139_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15050_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6268_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6273_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6278_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6283_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6288_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6293_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6298_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6303_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6308_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6313_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6318_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6323_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6328_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6333_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6338_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6343_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6348_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6353_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6358_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6363_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6368_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6373_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6378_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6383_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13279_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6388_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6393_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6398_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6403_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6408_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6413_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6418_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6423_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12787_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6428_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6433_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6438_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6443_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6448_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6453_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6458_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6463_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12359_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6468_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6473_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6478_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6483_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6488_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6493_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6498_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6503_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11995_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6508_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6513_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6518_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7433_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6523_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6528_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6533_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7427_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6538_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6543_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6548_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7421_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6553_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6558_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6563_Y $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7415_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10251_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10139_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10027_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10013_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11225_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11128_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11035_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10946_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10861_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10780_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10703_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10440_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10561_CMP $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10496_CMP }
  Optimizing cells in module \user_project_wrapper.
Performed a total of 6 changes.

83.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

83.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$189610 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$189610 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$189610 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$189610 ($dffe) from module user_project_wrapper.

83.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 1 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

83.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

83.23. Rerunning OPT passes. (Maybe there is more to do..)

83.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Giving up (too many iterations)
Removed 0 multiplexer ports.
<suppressed ~2161 debug messages>

83.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
Performed a total of 0 changes.

83.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

83.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$189622 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$189622 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$189622 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$189622 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$189622 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$189622 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$189622 ($dffe) from module user_project_wrapper.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$189622 ($dffe) from module user_project_wrapper.

83.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..

83.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~2224 debug messages>

83.30. Rerunning OPT passes. (Maybe there is more to do..)

83.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Giving up (too many iterations)
Removed 0 multiplexer ports.
<suppressed ~2584 debug messages>

83.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
    New input vector for $reduce_or cell $flatten\soc_i.\i_peripheral_interrupt_queue.$reduce_or$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:75$4958: { \soc_i.i_peripheral_unit.P_REG_FILE.INTERRUPTS [53:30] \soc_i.i_peripheral_unit.P_REG_FILE.INTERRUPTS [21:0] }
  Optimizing cells in module \user_project_wrapper.
Performed a total of 1 changes.

83.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

83.34. Executing OPT_DFF pass (perform DFF optimizations).

83.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 904 unused cells and 3128 unused wires.
<suppressed ~905 debug messages>

83.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

83.37. Rerunning OPT passes. (Maybe there is more to do..)

83.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Giving up (too many iterations)
Removed 0 multiplexer ports.
<suppressed ~2263 debug messages>

83.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
Performed a total of 0 changes.

83.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

83.41. Executing OPT_DFF pass (perform DFF optimizations).

83.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..

83.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

83.44. Finished OPT passes. (There is nothing left to do.)

84. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$mem.cc:319:emit$7377 ($flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375).
Removed top 28 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$mem.cc:319:emit$7381 ($flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:51$4158 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:52$4159 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:53$4160 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:54$4161 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:55$4162 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:56$4163 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:57$4164 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:58$4165 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:59$4166 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:60$4167 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:61$4168 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:62$4169 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:63$4170 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:64$4171 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:65$4172 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:66$4173 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:67$4174 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:68$4175 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:69$4176 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:70$4177 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:71$4178 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:72$4179 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:73$4180 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:74$4181 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:75$4182 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:76$4183 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:77$4184 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:78$4185 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:79$4186 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:80$4187 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:81$4188 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:82$4189 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:83$4190 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:84$4191 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:85$4192 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:86$4193 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:87$4194 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:88$4195 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:89$4196 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:90$4197 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:91$4198 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:92$4199 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:93$4200 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:94$4201 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:95$4202 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:96$4203 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:97$4204 (soc_i.i_memory_interface_unit.i_bootloader.copy_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:100$4206 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4207 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4208 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4209 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4210 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4211 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4212 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4213 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4214 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4215 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4216 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4217 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4218 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4219 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4220 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4221 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4222 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4223 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4224 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4225 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4226 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4227 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4228 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4229 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4230 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4231 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4232 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4233 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4234 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4235 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4236 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4237 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4238 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4239 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4240 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4241 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4242 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4243 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4244 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4245 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4246 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4247 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4248 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4249 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4250 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:102$4251 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 26 address bits (of 32) from memory init port user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$meminit$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:99$4205 (soc_i.i_memory_interface_unit.i_bootloader.jump_rom).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_d_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:125$4364 (soc_i.sram.sram_d_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_d_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:125$4372 (soc_i.sram.sram_d_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_d_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:125$4380 (soc_i.sram.sram_d_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_d_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:125$4388 (soc_i.sram.sram_d_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_d_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:125$4396 (soc_i.sram.sram_d_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_d_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:125$4404 (soc_i.sram.sram_d_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_d_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:125$4412 (soc_i.sram.sram_d_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_d_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:125$4420 (soc_i.sram.sram_d_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_d_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:125$4428 (soc_i.sram.sram_d_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_d_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:125$4436 (soc_i.sram.sram_d_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_d_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:125$4444 (soc_i.sram.sram_d_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_d_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:125$4452 (soc_i.sram.sram_d_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_d_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:125$4460 (soc_i.sram.sram_d_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_d_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:125$4468 (soc_i.sram.sram_d_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_d_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:125$4476 (soc_i.sram.sram_d_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_d_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:125$4484 (soc_i.sram.sram_d_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_d_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:125$4492 (soc_i.sram.sram_d_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_d_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:125$4500 (soc_i.sram.sram_d_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_d_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:125$4508 (soc_i.sram.sram_d_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_d_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:125$4516 (soc_i.sram.sram_d_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_d_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:125$4524 (soc_i.sram.sram_d_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_d_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:125$4532 (soc_i.sram.sram_d_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_d_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:125$4540 (soc_i.sram.sram_d_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_d_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:125$4548 (soc_i.sram.sram_d_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_i_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:126$4366 (soc_i.sram.sram_i_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_i_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:126$4374 (soc_i.sram.sram_i_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_i_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:126$4382 (soc_i.sram.sram_i_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_i_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:126$4390 (soc_i.sram.sram_i_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_i_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:126$4398 (soc_i.sram.sram_i_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_i_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:126$4406 (soc_i.sram.sram_i_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_i_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:126$4414 (soc_i.sram.sram_i_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_i_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:126$4422 (soc_i.sram.sram_i_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_i_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:126$4430 (soc_i.sram.sram_i_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_i_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:126$4438 (soc_i.sram.sram_i_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_i_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:126$4446 (soc_i.sram.sram_i_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_i_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:126$4454 (soc_i.sram.sram_i_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_i_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:126$4462 (soc_i.sram.sram_i_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_i_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:126$4470 (soc_i.sram.sram_i_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_i_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:126$4478 (soc_i.sram.sram_i_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_i_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:126$4486 (soc_i.sram.sram_i_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_i_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:126$4494 (soc_i.sram.sram_i_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_i_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:126$4502 (soc_i.sram.sram_i_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_i_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:126$4510 (soc_i.sram.sram_i_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_i_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:126$4518 (soc_i.sram.sram_i_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_i_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:126$4526 (soc_i.sram.sram_i_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_i_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:126$4534 (soc_i.sram.sram_i_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_i_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:126$4542 (soc_i.sram.sram_i_read_vec).
Removed top 27 address bits (of 32) from memory read port user_project_wrapper.$flatten\soc_i.\sram.$memrd$\sram_i_read_vec$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:126$4550 (soc_i.sram.sram_i_read_vec).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$187440 ($eq).
Removed top 3 bits (of 5) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$187545 ($ne).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$187458 ($eq).
Removed top 3 bits (of 4) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$187462 ($eq).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$187471 ($eq).
Removed top 4 bits (of 7) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$187552 ($ne).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$187508 ($eq).
Removed top 4 bits (of 10) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$187565 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189466 ($ne).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189454 ($ne).
Removed top 3 bits (of 4) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189448 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189446 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189438 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189432 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189430 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189428 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189426 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189420 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189418 ($ne).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189414 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189352 ($ne).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189340 ($ne).
Removed top 3 bits (of 4) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189334 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189332 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189324 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189318 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189316 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189314 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189312 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189306 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189304 ($ne).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189300 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189238 ($ne).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189226 ($ne).
Removed top 3 bits (of 4) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189220 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189218 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189210 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189204 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189202 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189200 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189198 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189192 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189190 ($ne).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189186 ($ne).
Removed top 2 bits (of 5) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188867 ($ne).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188865 ($ne).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188860 ($ne).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188730 ($ne).
Removed top 2 bits (of 5) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188684 ($ne).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188682 ($ne).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188677 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188621 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188617 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188609 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188597 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188587 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188585 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188583 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188564 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188558 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188556 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188520 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188518 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188506 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188504 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188502 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188500 ($ne).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188496 ($ne).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188494 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188492 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188486 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188482 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188480 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188478 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188472 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188470 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188468 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188466 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188464 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188462 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188460 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188458 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188449 ($ne).
Removed top 3 bits (of 4) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188445 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188406 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188402 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188394 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188382 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188372 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188370 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188368 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188349 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188339 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188337 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188305 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188303 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188291 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188289 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188287 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188285 ($ne).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188281 ($ne).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188279 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188277 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188271 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188267 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188265 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188263 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188249 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188247 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188245 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188243 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188234 ($ne).
Removed top 3 bits (of 4) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188230 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188207 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188198 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188189 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$188180 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$187252 ($eq).
Removed top 4 bits (of 5) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$190556 ($ne).
Removed top 3 bits (of 8) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$190554 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$190542 ($ne).
Removed top 4 bits (of 5) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$190538 ($ne).
Removed top 3 bits (of 8) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$190536 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$190460 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$190454 ($ne).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$190586 ($ne).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$190584 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189552 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189546 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189544 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189542 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189540 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189534 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189532 ($ne).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189528 ($ne).
Removed top 3 bits (of 4) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189562 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189560 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189580 ($ne).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$189568 ($ne).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$187269 ($eq).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$187405 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$187228 ($eq).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$187352 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$187361 ($eq).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$187389 ($eq).
Removed top 26 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:80$5074 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:80$5074 ($add).
Removed top 25 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$sub$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:84$5080 ($sub).
Removed top 26 bits (of 32) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$sub$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:84$5081 ($sub).
Removed top 5 bits (of 6) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$eq$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:84$5082 ($eq).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5201 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5201 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5211 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5211 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5221 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5221 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5231 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5231 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5241 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5241 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5251 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5251 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5261 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5261 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5271 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5271 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5281 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5281 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5291 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5291 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5301 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5301 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5311 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5311 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5321 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5321 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5331 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5331 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5341 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5341 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5351 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5351 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5361 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5361 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5371 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5371 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5381 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5381 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5391 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5391 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5401 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5401 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5411 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5411 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5501 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5501 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5511 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5511 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5521 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5521 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5531 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5531 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5541 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5541 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5551 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5551 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5561 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5561 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5571 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5571 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5581 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5581 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5591 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5591 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5601 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5601 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5611 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5611 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5621 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5621 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5631 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5631 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5641 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5641 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5651 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5651 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5661 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5661 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5671 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5671 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5681 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5681 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5691 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5691 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5701 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5701 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5711 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5711 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5721 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5721 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5731 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5731 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:114$5747 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:114$5747 ($add).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21746_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21747_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21748_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21749_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21750_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21751_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21752_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21753_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21754_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21755_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21756_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21757_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21758_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21759_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21760_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21761_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21762_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21763_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21764_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21765_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21766_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21767_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21768_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21769_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21770_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21771_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21772_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21773_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21774_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21775_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21776_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$22490_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$22528_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$22567_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$22607_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$22648_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$22690_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$22733_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$22777_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$22822_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$22868_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$22915_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$22963_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$23012_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$23062_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$23113_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$23165_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$23218_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$23272_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$23327_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$23383_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$23440_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$23498_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$23557_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$23617_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$23678_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$23740_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$23803_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$23867_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$23932_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$23998_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$24065_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$25442_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$25480_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$25519_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$25559_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$25600_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$25642_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$25685_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$25729_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$25774_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$25820_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$25867_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$25915_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$25964_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$26014_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$26065_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$26117_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$26170_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$26224_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$26279_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$26335_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$26392_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$26450_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$26509_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$26569_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$26630_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$26692_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$26755_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$26819_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$26884_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$26950_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$27017_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$28394_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$28432_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$28471_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$28511_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$28552_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$28594_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$28637_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$28681_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$28726_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$28772_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$28819_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$28867_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$28916_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$28966_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$29017_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$29069_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$29122_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$29176_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$29231_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$29287_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$29344_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$29402_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$29461_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$29521_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$29582_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$29644_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$29707_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$29771_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$29836_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$29902_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$29969_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$31346_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$31384_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$31423_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$31463_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$31504_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$31546_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$31589_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$31633_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$31678_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$31724_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$31771_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$31819_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$31868_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$31918_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$31969_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$32021_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$32074_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$32128_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$32183_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$32239_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$32296_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$32354_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$32413_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$32473_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$32534_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$32596_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$32659_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$32723_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$32788_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$32854_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$32921_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$34298_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$34336_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$34375_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$34415_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$34456_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$34498_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$34541_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$34585_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$34630_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$34676_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$34723_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$34771_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$34820_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$34870_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$34921_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$34973_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$35026_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$35080_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$35135_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$35191_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$35248_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$35306_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$35365_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$35425_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$35486_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$35548_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$35611_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$35675_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$35740_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$35806_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$35873_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$37250_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$37288_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$37327_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$37367_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$37408_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$37450_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$37493_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$37537_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$37582_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$37628_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$37675_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$37723_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$37772_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$37822_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$37873_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$37925_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$37978_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$38032_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$38087_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$38143_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$38200_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$38258_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$38317_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$38377_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$38438_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$38500_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$38563_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$38627_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$38692_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$38758_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$38825_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$40202_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$40240_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$40279_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$40319_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$40360_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$40402_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$40445_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$40489_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$40534_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$40580_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$40627_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$40675_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$40724_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$40774_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$40825_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$40877_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$40930_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$40984_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$41039_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$41095_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$41152_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$41210_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$41269_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$41329_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$41390_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$41452_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$41515_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$41579_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$41644_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$41710_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$41777_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$43154_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$43192_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$43231_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$43271_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$43312_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$43354_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$43397_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$43441_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$43486_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$43532_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$43579_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$43627_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$43676_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$43726_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$43777_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$43829_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$43882_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$43936_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$43991_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$44047_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$44104_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$44162_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$44221_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$44281_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$44342_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$44404_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$44467_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$44531_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$44596_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$44662_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$44729_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$46106_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$46144_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$46183_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$46223_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$46264_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$46306_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$46349_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$46393_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$46438_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$46484_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$46531_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$46579_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$46628_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$46678_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$46729_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$46781_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$46834_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$46888_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$46943_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$46999_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$47056_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$47114_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$47173_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$47233_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$47294_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$47356_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$47419_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$47483_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$47548_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$47614_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$47681_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$49058_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$49096_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$49135_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$49175_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$49216_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$49258_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$49301_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$49345_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$49390_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$49436_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$49483_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$49531_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$49580_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$49630_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$49681_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$49733_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$49786_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$49840_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$49895_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$49951_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$50008_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$50066_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$50125_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$50185_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$50246_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$50308_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$50371_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$50435_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$50500_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$50566_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$50633_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$52010_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$52048_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$52087_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$52127_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$52168_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$52210_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$52253_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$52297_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$52342_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$52388_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$52435_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$52483_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$52532_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$52582_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$52633_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$52685_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$52738_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$52792_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$52847_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$52903_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$52960_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$53018_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$53077_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$53137_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$53198_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$53260_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$53323_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$53387_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$53452_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$53518_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$53585_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$54962_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$55000_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$55039_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$55079_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$55120_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$55162_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$55205_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$55249_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$55294_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$55340_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$55387_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$55435_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$55484_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$55534_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$55585_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$55637_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$55690_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$55744_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$55799_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$55855_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$55912_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$55970_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$56029_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$56089_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$56150_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$56212_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$56275_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$56339_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$56404_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$56470_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$56537_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$57914_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$57952_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$57991_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$58031_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$58072_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$58114_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$58157_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$58201_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$58246_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$58292_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$58339_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$58387_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$58436_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$58486_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$58537_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$58589_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$58642_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$58696_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$58751_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$58807_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$58864_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$58922_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$58981_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$59041_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$59102_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$59164_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$59227_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$59291_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$59356_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$59422_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$59489_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$60866_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$60904_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$60943_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$60983_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$61024_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$61066_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$61109_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$61153_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$61198_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$61244_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$61291_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$61339_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$61388_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$61438_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$61489_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$61541_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$61594_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$61648_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$61703_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$61759_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$61816_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$61874_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$61933_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$61993_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$62054_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$62116_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$62179_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$62243_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$62308_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$62374_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$62441_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$63818_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$63856_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$63895_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$63935_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$63976_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$64018_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$64061_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$64105_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$64150_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$64196_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$64243_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$64291_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$64340_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$64390_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$64441_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$64493_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$64546_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$64600_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$64655_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$64711_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$64768_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$64826_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$64885_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$64945_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$65006_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$65068_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$65131_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$65195_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$65260_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$65326_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$65393_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$66770_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$66808_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$66847_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$66887_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$66928_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$66970_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$67013_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$67057_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$67102_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$67148_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$67195_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$67243_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$67292_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$67342_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$67393_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$67445_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$67498_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$67552_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$67607_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$67663_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$67720_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$67778_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$67837_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$67897_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$67958_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$68020_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$68083_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$68147_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$68212_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$68278_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$68345_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$69722_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$69760_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$69799_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$69839_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$69880_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$69922_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$69965_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$70009_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$70054_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$70100_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$70147_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$70195_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$70244_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$70294_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$70345_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$70397_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$70450_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$70504_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$70559_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$70615_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$70672_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$70730_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$70789_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$70849_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$70910_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$70972_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$71035_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$71099_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$71164_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$71230_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$71297_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$72674_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$72712_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$72751_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$72791_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$72832_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$72874_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$72917_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$72961_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$73006_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$73052_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$73099_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$73147_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$73196_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$73246_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$73297_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$73349_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$73402_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$73456_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$73511_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$73567_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$73624_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$73682_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$73741_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$73801_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$73862_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$73924_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$73987_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$74051_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$74116_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$74182_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$74249_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$75626_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$75664_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$75703_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$75743_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$75784_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$75826_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$75869_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$75913_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$75958_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$76004_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$76051_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$76099_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$76148_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$76198_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$76249_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$76301_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$76354_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$76408_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$76463_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$76519_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$76576_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$76634_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$76693_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$76753_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$76814_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$76876_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$76939_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$77003_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$77068_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$77134_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$77201_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$78578_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$78616_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$78655_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$78695_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$78736_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$78778_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$78821_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$78865_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$78910_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$78956_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$79003_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$79051_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$79100_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$79150_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$79201_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$79253_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$79306_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$79360_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$79415_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$79471_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$79528_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$79586_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$79645_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$79705_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$79766_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$79828_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$79891_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$79955_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$80020_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$80086_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$80153_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$81530_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$81568_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$81607_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$81647_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$81688_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$81730_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$81773_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$81817_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$81862_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$81908_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$81955_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$82003_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$82052_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$82102_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$82153_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$82205_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$82258_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$82312_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$82367_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$82423_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$82480_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$82538_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$82597_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$82657_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$82718_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$82780_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$82843_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$82907_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$82972_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$83038_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$83105_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$84482_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$84520_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$84559_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$84599_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$84640_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$84682_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$84725_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$84769_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$84814_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$84860_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$84907_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$84955_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$85004_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$85054_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$85105_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$85157_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$85210_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$85264_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$85319_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$85375_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$85432_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$85490_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$85549_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$85609_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$85670_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$85732_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$85795_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$85859_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$85924_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$85990_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$86057_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$87434_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$87472_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$87511_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$87551_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$87592_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$87634_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$87677_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$87721_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$87766_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$87812_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$87859_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$87907_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$87956_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$88006_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$88057_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$88109_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$88162_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$88216_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$88271_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$88327_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$88384_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$88442_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$88501_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$88561_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$88622_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$88684_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$88747_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$88811_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$88876_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$88942_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$89009_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$90386_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$90424_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$90463_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$90503_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$90544_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$90586_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$90629_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$90673_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$90718_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$90764_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$90811_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$90859_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$90908_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$90958_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$91009_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$91061_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$91114_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$91168_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$91223_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$91279_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$91336_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$91394_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$91453_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$91513_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$91574_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$91636_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$91699_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$91763_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$91828_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$91894_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$91961_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$116954_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$116992_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$117031_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$117071_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$117112_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$117154_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$117197_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$117241_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$117286_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$117332_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$117379_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$117427_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$117476_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$117526_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$117577_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$117629_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$117682_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$117736_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$117791_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$117847_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$117904_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$117962_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$118021_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$118081_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$118142_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$118204_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$118267_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$118331_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$118396_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$118462_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$118529_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$119906_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$119944_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$119983_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$120023_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$120064_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$120106_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$120149_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$120193_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$120238_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$120284_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$120331_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$120379_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$120428_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$120478_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$120529_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$120581_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$120634_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$120688_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$120743_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$120799_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$120856_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$120914_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$120973_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$121033_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$121094_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$121156_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$121219_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$121283_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$121348_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$121414_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$121481_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$122858_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$122896_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$122935_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$122975_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$123016_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$123058_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$123101_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$123145_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$123190_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$123236_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$123283_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$123331_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$123380_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$123430_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$123481_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$123533_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$123586_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$123640_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$123695_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$123751_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$123808_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$123866_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$123925_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$123985_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$124046_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$124108_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$124171_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$124235_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$124300_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$124366_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$124433_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$125810_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$125848_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$125887_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$125927_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$125968_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$126010_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$126053_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$126097_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$126142_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$126188_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$126235_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$126283_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$126332_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$126382_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$126433_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$126485_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$126538_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$126592_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$126647_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$126703_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$126760_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$126818_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$126877_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$126937_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$126998_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$127060_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$127123_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$127187_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$127252_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$127318_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$127385_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$128762_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$128800_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$128839_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$128879_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$128920_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$128962_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$129005_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$129049_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$129094_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$129140_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$129187_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$129235_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$129284_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$129334_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$129385_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$129437_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$129490_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$129544_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$129599_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$129655_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$129712_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$129770_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$129829_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$129889_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$129950_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$130012_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$130075_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$130139_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$130204_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$130270_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$130337_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$131714_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$131752_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$131791_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$131831_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$131872_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$131914_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$131957_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$132001_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$132046_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$132092_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$132139_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$132187_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$132236_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$132286_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$132337_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$132389_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$132442_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$132496_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$132551_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$132607_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$132664_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$132722_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$132781_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$132841_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$132902_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$132964_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$133027_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$133091_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$133156_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$133222_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$133289_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$134666_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$134704_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$134743_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$134783_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$134824_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$134866_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$134909_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$134953_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$134998_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$135044_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$135091_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$135139_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$135188_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$135238_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$135289_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$135341_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$135394_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$135448_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$135503_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$135559_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$135616_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$135674_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$135733_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$135793_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$135854_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$135916_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$135979_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$136043_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$136108_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$136174_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$136241_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$137618_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$137656_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$137695_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$137735_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$137776_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$137818_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$137861_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$137905_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$137950_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$137996_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$138043_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$138091_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$138140_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$138190_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$138241_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$138293_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$138346_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$138400_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$138455_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$138511_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$138568_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$138626_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$138685_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$138745_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$138806_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$138868_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$138931_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$138995_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$139060_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$139126_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$139193_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$140570_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$140608_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$140647_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$140687_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$140728_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$140770_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$140813_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$140857_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$140902_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$140948_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$140995_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$141043_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$141092_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$141142_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$141193_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$141245_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$141298_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$141352_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$141407_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$141463_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$141520_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$141578_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$141637_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$141697_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$141758_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$141820_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$141883_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$141947_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$142012_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$142078_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$142145_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$143522_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$143560_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$143599_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$143639_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$143680_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$143722_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$143765_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$143809_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$143854_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$143900_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$143947_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$143995_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$144044_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$144094_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$144145_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$144197_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$144250_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$144304_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$144359_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$144415_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$144472_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$144530_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$144589_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$144649_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$144710_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$144772_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$144835_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$144899_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$144964_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$145030_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$145097_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$146474_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$146512_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$146551_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$146591_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$146632_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$146674_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$146717_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$146761_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$146806_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$146852_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$146899_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$146947_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$146996_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$147046_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$147097_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$147149_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$147202_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$147256_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$147311_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$147367_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$147424_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$147482_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$147541_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$147601_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$147662_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$147724_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$147787_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$147851_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$147916_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$147982_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$148049_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$149426_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$149464_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$149503_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$149543_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$149584_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$149626_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$149669_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$149713_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$149758_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$149804_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$149851_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$149899_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$149948_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$149998_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$150049_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$150101_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$150154_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$150208_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$150263_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$150319_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$150376_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$150434_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$150493_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$150553_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$150614_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$150676_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$150739_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$150803_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$150868_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$150934_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$151001_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$152378_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$152416_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$152455_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$152495_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$152536_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$152578_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$152621_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$152665_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$152710_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$152756_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$152803_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$152851_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$152900_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$152950_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$153001_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$153053_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$153106_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$153160_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$153215_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$153271_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$153328_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$153386_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$153445_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$153505_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$153566_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$153628_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$153691_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$153755_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$153820_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$153886_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$153953_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$155330_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$155368_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$155407_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$155447_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$155488_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$155530_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$155573_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$155617_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$155662_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$155708_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$155755_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$155803_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$155852_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$155902_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$155953_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$156005_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$156058_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$156112_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$156167_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$156223_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$156280_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$156338_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$156397_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$156457_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$156518_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$156580_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$156643_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$156707_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$156772_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$156838_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$156905_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$158282_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$158320_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$158359_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$158399_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$158440_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$158482_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$158525_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$158569_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$158614_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$158660_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$158707_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$158755_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$158804_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$158854_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$158905_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$158957_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$159010_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$159064_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$159119_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$159175_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$159232_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$159290_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$159349_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$159409_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$159470_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$159532_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$159595_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$159659_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$159724_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$159790_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$159857_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$161234_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$161272_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$161311_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$161351_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$161392_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$161434_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$161477_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$161521_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$161566_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$161612_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$161659_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$161707_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$161756_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$161806_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$161857_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$161909_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$161962_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$162016_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$162071_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$162127_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$162184_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$162242_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$162301_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$162361_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$162422_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$162484_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$162547_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$162611_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$162676_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$162742_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$162809_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$164186_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$164224_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$164263_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$164303_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$164344_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$164386_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$164429_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$164473_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$164518_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$164564_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$164611_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$164659_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$164708_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$164758_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$164809_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$164861_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$164914_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$164968_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$165023_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$165079_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$165136_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$165194_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$165253_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$165313_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$165374_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$165436_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$165499_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$165563_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$165628_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$165694_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$165761_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$167138_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$167176_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$167215_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$167255_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$167296_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$167338_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$167381_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$167425_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$167470_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$167516_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$167563_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$167611_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$167660_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$167710_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$167761_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$167813_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$167866_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$167920_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$167975_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$168031_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$168088_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$168146_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$168205_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$168265_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$168326_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$168388_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$168451_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$168515_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$168580_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$168646_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$168713_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$170090_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$170128_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$170167_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$170207_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$170248_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$170290_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$170333_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$170377_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$170422_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$170468_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$170515_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$170563_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$170612_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$170662_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$170713_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$170765_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$170818_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$170872_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$170927_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$170983_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$171040_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$171098_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$171157_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$171217_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$171278_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$171340_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$171403_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$171467_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$171532_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$171598_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$171665_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$173042_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$173080_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$173119_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$173159_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$173200_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$173242_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$173285_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$173329_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$173374_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$173420_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$173467_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$173515_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$173564_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$173614_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$173665_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$173717_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$173770_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$173824_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$173879_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$173935_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$173992_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$174050_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$174109_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$174169_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$174230_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$174292_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$174355_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$174419_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$174484_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$174550_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$174617_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$175994_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$176032_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$176071_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$176111_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$176152_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$176194_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$176237_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$176281_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$176326_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$176372_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$176419_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$176467_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$176516_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$176566_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$176617_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$176669_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$176722_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$176776_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$176831_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$176887_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$176944_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$177002_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$177061_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$177121_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$177182_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$177244_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$177307_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$177371_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$177436_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$177502_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$177569_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$178946_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$178984_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$179023_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$179063_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$179104_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$179146_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$179189_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$179233_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$179278_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$179324_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$179371_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$179419_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$179468_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$179518_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$179569_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$179621_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$179674_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$179728_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$179783_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$179839_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$179896_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$179954_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$180013_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$180073_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$180134_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$180196_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$180259_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$180323_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$180388_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$180454_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$180521_CMP0 ($eq).
Removed top 5 bits (of 6) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$182735 ($mux).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$184327_CMP0 ($eq).
Removed top 1 bits (of 32) from FF cell user_project_wrapper.$auto$ff.cc:266:slice$190445 ($dffe).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_24.\oeb_mux.$procmux$21620_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_24.\in_demux.$procmux$21640_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_23.\oeb_mux.$procmux$21620_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_23.\in_demux.$procmux$21640_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_22.\oeb_mux.$procmux$21620_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_22.\in_demux.$procmux$21640_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_21.\out_mux.$procmux$21620_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_21.\oeb_mux.$procmux$21620_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_20.\oeb_mux.$procmux$21620_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_20.\in_demux.$procmux$21640_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_19.\oeb_mux.$procmux$21620_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_19.\in_demux.$procmux$21640_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_18.\oeb_mux.$procmux$21620_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_18.\in_demux.$procmux$21640_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_17.\oeb_mux.$procmux$21620_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_17.\in_demux.$procmux$21640_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_16.\oeb_mux.$procmux$21620_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_16.\in_demux.$procmux$21640_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_15.\oeb_mux.$procmux$21620_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_15.\in_demux.$procmux$21640_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_14.\oeb_mux.$procmux$21620_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_14.\in_demux.$procmux$21640_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_13.\oeb_mux.$procmux$21620_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_13.\in_demux.$procmux$21650_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_12.\oeb_mux.$procmux$21620_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_12.\in_demux.$procmux$21640_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_11.\oeb_mux.$procmux$21620_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_11.\in_demux.$procmux$21640_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_10.\oeb_mux.$procmux$21620_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_10.\in_demux.$procmux$21640_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_9.\oeb_mux.$procmux$21620_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_9.\in_demux.$procmux$21640_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_8.\oeb_mux.$procmux$21620_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_8.\in_demux.$procmux$21640_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_7.\oeb_mux.$procmux$21620_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_7.\in_demux.$procmux$21640_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_6.\oeb_mux.$procmux$21620_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_6.\in_demux.$procmux$21640_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_5.\out_mux.$procmux$21620_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_5.\oeb_mux.$procmux$21620_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_4.\oeb_mux.$procmux$21620_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_4.\in_demux.$procmux$21640_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_3.\oeb_mux.$procmux$21620_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_3.\in_demux.$procmux$21640_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_2.\oeb_mux.$procmux$21620_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_2.\in_demux.$procmux$21640_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_1.\out_mux.$procmux$21620_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\pin_mux.\PIN_1.\oeb_mux.$procmux$21620_CMP0 ($eq).
Removed top 27 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18884_CMP0 ($eq).
Removed top 26 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$18515_CMP0 ($eq).
Removed top 23 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$16490_CMP0 ($eq).
Removed top 23 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$16285_CMP0 ($eq).
Removed top 23 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15985_CMP0 ($eq).
Removed top 23 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15887_CMP0 ($eq).
Removed top 23 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15694_CMP0 ($eq).
Removed top 23 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15599_CMP0 ($eq).
Removed top 23 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15412_CMP0 ($eq).
Removed top 23 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15320_CMP0 ($eq).
Removed top 23 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15139_CMP0 ($eq).
Removed top 23 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$15050_CMP0 ($eq).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$14789_CMP0 ($eq).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$14704_CMP0 ($eq).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$14455_CMP0 ($eq).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$14374_CMP0 ($eq).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$14137_CMP0 ($eq).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$14060_CMP0 ($eq).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13835_CMP0 ($eq).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13762_CMP0 ($eq).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13279_CMP0 ($eq).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$13214_CMP0 ($eq).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12787_CMP0 ($eq).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12730_CMP0 ($eq).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12359_CMP0 ($eq).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$12310_CMP0 ($eq).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11995_CMP0 ($eq).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11954_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11875_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11837_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11764_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11729_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11662_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11630_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11569_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11540_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11225_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11128_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$11035_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10946_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10861_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10780_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10703_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10561_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10496_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10440_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10426_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10411_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10251_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10139_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10027_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$10013_CMP0 ($eq).
Removed top 26 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7556_CMP0 ($eq).
Removed top 25 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7551_CMP0 ($eq).
Removed top 25 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7546_CMP0 ($eq).
Removed top 24 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7540_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7433_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7427_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7421_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$procmux$7415_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6563 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6560 ($mux).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6558 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6553 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6548 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6545 ($mux).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6543 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6538 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6533 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6530 ($mux).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6528 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6523 ($eq).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:626$6518 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6515 ($mux).
Removed top 21 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:625$6513 ($eq).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:624$6508 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6505 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6503 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6500 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6498 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6495 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6493 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6490 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6488 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6485 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6483 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6480 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6478 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6475 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6473 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6470 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6468 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6465 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6463 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6460 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6458 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6455 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6453 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6450 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6448 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6445 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6443 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6440 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6438 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6435 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6433 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6430 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6428 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6425 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6423 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6420 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6418 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6415 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6413 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6410 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6408 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6405 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6403 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6400 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6398 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6395 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6393 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6390 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6388 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6385 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:621$6383 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6380 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:620$6378 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6375 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:619$6373 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6370 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:618$6368 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6365 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:617$6363 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6360 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:616$6358 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6355 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:615$6353 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6350 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:614$6348 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6345 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6343 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6340 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6338 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6335 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6333 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6330 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6328 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6325 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6323 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6320 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6318 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6315 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6313 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6310 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6308 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6305 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6303 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6300 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6298 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6295 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6293 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6290 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6288 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6285 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:611$6283 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6280 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:610$6278 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6275 ($mux).
Removed top 22 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:609$6273 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6270 ($mux).
Removed top 23 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:608$6268 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6265 ($mux).
Removed top 23 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6263 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6260 ($mux).
Removed top 23 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6258 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6255 ($mux).
Removed top 23 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6253 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6250 ($mux).
Removed top 23 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6248 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6245 ($mux).
Removed top 23 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6243 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6240 ($mux).
Removed top 23 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6238 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6235 ($mux).
Removed top 23 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6233 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6230 ($mux).
Removed top 23 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6228 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6225 ($mux).
Removed top 23 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6223 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6220 ($mux).
Removed top 23 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:605$6218 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6215 ($mux).
Removed top 23 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:604$6213 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6210 ($mux).
Removed top 23 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:603$6208 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6205 ($mux).
Removed top 23 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6203 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6200 ($mux).
Removed top 23 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6198 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6195 ($mux).
Removed top 23 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6193 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6190 ($mux).
Removed top 23 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6188 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6185 ($mux).
Removed top 23 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6183 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6180 ($mux).
Removed top 24 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6178 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6175 ($mux).
Removed top 24 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6173 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6170 ($mux).
Removed top 24 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6168 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6165 ($mux).
Removed top 24 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6163 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6160 ($mux).
Removed top 24 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:600$6158 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6155 ($mux).
Removed top 24 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:599$6153 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6150 ($mux).
Removed top 24 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:598$6148 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:595$6145 ($mux).
Removed top 24 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:595$6143 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:594$6140 ($mux).
Removed top 24 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:594$6138 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:593$6135 ($mux).
Removed top 24 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:593$6133 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:592$6130 ($mux).
Removed top 24 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:592$6128 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:595$6125 ($mux).
Removed top 25 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:595$6123 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:594$6120 ($mux).
Removed top 25 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:594$6118 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:593$6115 ($mux).
Removed top 25 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:593$6113 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:592$6110 ($mux).
Removed top 25 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:592$6108 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:589$6105 ($mux).
Removed top 25 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:589$6103 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:588$6100 ($mux).
Removed top 26 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:588$6098 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:589$6095 ($mux).
Removed top 27 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:589$6093 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:588$6090 ($mux).
Removed top 28 bits (of 29) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:588$6088 ($eq).
Removed top 3 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:886$5985 ($ge).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:93$2494 ($eq).
Removed top 2 bits (of 6) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:134$2503 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:134$2503 ($add).
Removed top 27 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:134$2503 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:136$2505 ($gt).
Removed top 15 bits (of 32) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:140$2507 ($sub).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:140$2507 ($sub).
Removed top 14 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:140$2507 ($sub).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:147$2511 ($sub).
Removed top 15 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:147$2511 ($sub).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:209$2524 ($sub).
Removed top 28 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:209$2524 ($sub).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$187347 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$187343 ($eq).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:173$2589 ($gt).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:155$2587 ($gt).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:93$2494 ($eq).
Removed top 2 bits (of 6) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:134$2503 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:134$2503 ($add).
Removed top 27 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:134$2503 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:136$2505 ($gt).
Removed top 15 bits (of 32) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:140$2507 ($sub).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:140$2507 ($sub).
Removed top 14 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:140$2507 ($sub).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:147$2511 ($sub).
Removed top 15 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:147$2511 ($sub).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:209$2524 ($sub).
Removed top 28 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:209$2524 ($sub).
Removed top 27 bits (of 32) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:0$2555 ($neg).
Converting cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:0$2555 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:0$2555 ($neg).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:173$2589 ($gt).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:155$2587 ($gt).
Removed top 4 bits (of 8) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21378 ($mux).
Removed top 4 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21092_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21086_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21074_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21021_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21009_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21002_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20995_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20988_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20981_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20960_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20943_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20880_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20667_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20598_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20595_CMP0 ($eq).
Converting cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:0$5920 ($neg) from signed to unsigned.
Removed top 1 bits (of 33) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:0$5920 ($neg).
Converting cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:0$5902 ($neg) from signed to unsigned.
Removed top 1 bits (of 33) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:0$5902 ($neg).
Removed top 29 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:316$5872 ($add).
Removed top 23 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:316$5872 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:234$5863 ($sub).
Removed top 23 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:234$5863 ($sub).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:143$5829 ($add).
Removed top 16 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:143$5829 ($add).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:131$5825 ($mux).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$ne$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:121$5818 ($ne).
Removed top 4 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$ne$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:118$5815 ($ne).
Removed top 5 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$ne$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:118$5813 ($ne).
Removed top 6 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$ne$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:118$5811 ($ne).
Removed top 4 bits (of 8) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21378 ($mux).
Removed top 4 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21092_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21086_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21074_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21021_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21009_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21002_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20995_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20988_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20981_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20960_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20943_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20880_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20667_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20598_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20595_CMP0 ($eq).
Converting cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:0$5920 ($neg) from signed to unsigned.
Removed top 1 bits (of 33) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:0$5920 ($neg).
Converting cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:0$5902 ($neg) from signed to unsigned.
Removed top 1 bits (of 33) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:0$5902 ($neg).
Removed top 29 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:316$5872 ($add).
Removed top 23 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:316$5872 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:234$5863 ($sub).
Removed top 23 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:234$5863 ($sub).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:143$5829 ($add).
Removed top 16 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:143$5829 ($add).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:131$5825 ($mux).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$ne$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:121$5818 ($ne).
Removed top 4 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$ne$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:118$5815 ($ne).
Removed top 5 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$ne$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:118$5813 ($ne).
Removed top 6 bits (of 8) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$ne$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:118$5811 ($ne).
Removed top 28 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk6[0].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5785 ($sub).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk6[0].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5784 ($sub).
Removed top 23 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk6[0].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5784 ($sub).
Removed top 28 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk6[1].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5785 ($sub).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk6[1].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5784 ($sub).
Removed top 23 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk6[1].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5784 ($sub).
Removed top 28 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk6[2].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5785 ($sub).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk6[2].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5784 ($sub).
Removed top 23 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk6[2].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5784 ($sub).
Removed top 28 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk6[3].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5785 ($sub).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk6[3].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5784 ($sub).
Removed top 23 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk6[3].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5784 ($sub).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk7[0].TIMER_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:73$2784 ($add).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk7[0].TIMER_b.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:50$2781 ($mux).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk7[1].TIMER_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:73$2784 ($add).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk7[1].TIMER_b.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:50$2781 ($mux).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk7[2].TIMER_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:73$2784 ($add).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk7[2].TIMER_b.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:50$2781 ($mux).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk7[3].TIMER_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:73$2784 ($add).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk7[3].TIMER_b.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:50$2781 ($mux).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\txInst.$procmux$19579_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\txInst.$procmux$19594_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:74$2838 ($add).
Removed top 28 bits (of 32) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2845 ($neg).
Converting cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2845 ($neg) from signed to unsigned.
Removed top 1 bits (of 4) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2845 ($neg).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:88$2855 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:106$2863 ($add).
Removed top 28 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:106$2863 ($add).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$procmux$19648_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$procmux$19654_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\txInst.$procmux$19579_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\txInst.$procmux$19594_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:74$2838 ($add).
Removed top 28 bits (of 32) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2845 ($neg).
Converting cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2845 ($neg) from signed to unsigned.
Removed top 1 bits (of 4) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2845 ($neg).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:88$2855 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:106$2863 ($add).
Removed top 28 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:106$2863 ($add).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$procmux$19648_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$procmux$19654_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\txInst.$procmux$19579_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\txInst.$procmux$19594_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:74$2838 ($add).
Removed top 28 bits (of 32) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2845 ($neg).
Converting cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2845 ($neg) from signed to unsigned.
Removed top 1 bits (of 4) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2845 ($neg).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:88$2855 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:106$2863 ($add).
Removed top 28 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:106$2863 ($add).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$procmux$19648_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$procmux$19654_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\txInst.$procmux$19579_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\txInst.$procmux$19594_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:74$2838 ($add).
Removed top 28 bits (of 32) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2845 ($neg).
Converting cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2845 ($neg) from signed to unsigned.
Removed top 1 bits (of 4) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2845 ($neg).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:88$2855 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:106$2863 ($add).
Removed top 28 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:106$2863 ($add).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$procmux$19648_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$procmux$19654_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.\op_clk.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:15$2885 ($add).
Removed top 16 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.\op_clk.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:15$2885 ($add).
Removed top 3 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$20020_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$20019_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$20018_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$20017_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$20016_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$20015_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$20014_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19851_CMP6 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19851_CMP5 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19851_CMP4 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19851_CMP3 ($eq).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19851_CMP2 ($eq).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19851_CMP1 ($eq).
Removed top 3 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19851_CMP0 ($eq).
Removed top 8 bits (of 9) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19833 ($mux).
Removed top 8 bits (of 9) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19830 ($mux).
Removed top 15 bits (of 47) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:430$2677 ($sub).
Removed top 15 bits (of 47) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:426$2675 ($gt).
Removed top 15 bits (of 47) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:423$2674 ($add).
Removed top 1 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:307$2656 ($eq).
Removed top 17 bits (of 32) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:212$2636 ($sub).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:212$2636 ($sub).
Removed top 16 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:212$2636 ($sub).
Removed top 30 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:180$2633 ($ge).
Removed top 1 bits (of 33) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:139$2606 ($sub).
Removed top 30 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SD_P.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:38$2771 ($add).
Removed top 30 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SD_P.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:38$2771 ($add).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SD_P.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:35$2768 ($mux).
Removed top 31 bits (of 32) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SD_P.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:35$2767 ($not).
Removed top 31 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SD_P.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:35$2767 ($not).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SD_P.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:34$2765 ($mux).
Removed top 31 bits (of 32) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SD_P.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:34$2764 ($not).
Removed top 31 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SD_P.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:34$2764 ($not).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.\op_clk.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:15$2885 ($add).
Removed top 16 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.\op_clk.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:15$2885 ($add).
Removed top 3 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$20020_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$20019_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$20018_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$20017_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$20016_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$20015_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$20014_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19851_CMP6 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19851_CMP5 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19851_CMP4 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19851_CMP3 ($eq).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19851_CMP2 ($eq).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19851_CMP1 ($eq).
Removed top 3 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19851_CMP0 ($eq).
Removed top 8 bits (of 9) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19833 ($mux).
Removed top 8 bits (of 9) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19830 ($mux).
Removed top 15 bits (of 47) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:430$2677 ($sub).
Removed top 15 bits (of 47) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:426$2675 ($gt).
Removed top 15 bits (of 47) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:423$2674 ($add).
Removed top 1 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:307$2656 ($eq).
Removed top 17 bits (of 32) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:212$2636 ($sub).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:212$2636 ($sub).
Removed top 16 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:212$2636 ($sub).
Removed top 30 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:180$2633 ($ge).
Removed top 1 bits (of 33) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:139$2606 ($sub).
Removed top 30 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SD_P.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:38$2771 ($add).
Removed top 30 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SD_P.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:38$2771 ($add).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SD_P.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:35$2768 ($mux).
Removed top 31 bits (of 32) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SD_P.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:35$2767 ($not).
Removed top 31 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SD_P.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:35$2767 ($not).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SD_P.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:34$2765 ($mux).
Removed top 31 bits (of 32) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SD_P.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:34$2764 ($not).
Removed top 31 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SD_P.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:34$2764 ($not).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.\op_clk.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:15$2885 ($add).
Removed top 16 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.\op_clk.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:15$2885 ($add).
Removed top 3 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$20020_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$20019_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$20018_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$20017_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$20016_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$20015_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$20014_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19851_CMP6 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19851_CMP5 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19851_CMP4 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19851_CMP3 ($eq).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19851_CMP2 ($eq).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19851_CMP1 ($eq).
Removed top 3 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19851_CMP0 ($eq).
Removed top 8 bits (of 9) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19833 ($mux).
Removed top 8 bits (of 9) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19830 ($mux).
Removed top 15 bits (of 47) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:430$2677 ($sub).
Removed top 15 bits (of 47) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:426$2675 ($gt).
Removed top 15 bits (of 47) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:423$2674 ($add).
Removed top 1 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:307$2656 ($eq).
Removed top 17 bits (of 32) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:212$2636 ($sub).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:212$2636 ($sub).
Removed top 16 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:212$2636 ($sub).
Removed top 30 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:180$2633 ($ge).
Removed top 1 bits (of 33) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:139$2606 ($sub).
Removed top 30 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SD_P.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:38$2771 ($add).
Removed top 30 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SD_P.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:38$2771 ($add).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SD_P.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:35$2768 ($mux).
Removed top 31 bits (of 32) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SD_P.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:35$2767 ($not).
Removed top 31 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SD_P.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:35$2767 ($not).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SD_P.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:34$2765 ($mux).
Removed top 31 bits (of 32) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SD_P.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:34$2764 ($not).
Removed top 31 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SD_P.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:34$2764 ($not).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.\op_clk.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:15$2885 ($add).
Removed top 16 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.\op_clk.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:15$2885 ($add).
Removed top 3 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$20020_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$20019_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$20018_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$20017_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$20016_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$20015_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$20014_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19851_CMP6 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19851_CMP5 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19851_CMP4 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19851_CMP3 ($eq).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19851_CMP2 ($eq).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19851_CMP1 ($eq).
Removed top 3 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19851_CMP0 ($eq).
Removed top 8 bits (of 9) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19833 ($mux).
Removed top 8 bits (of 9) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19830 ($mux).
Removed top 15 bits (of 47) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:430$2677 ($sub).
Removed top 15 bits (of 47) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:426$2675 ($gt).
Removed top 15 bits (of 47) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:423$2674 ($add).
Removed top 1 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$eq$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:307$2656 ($eq).
Removed top 17 bits (of 32) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:212$2636 ($sub).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:212$2636 ($sub).
Removed top 16 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:212$2636 ($sub).
Removed top 30 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:180$2633 ($ge).
Removed top 1 bits (of 33) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:139$2606 ($sub).
Removed top 30 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SD_P.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:38$2771 ($add).
Removed top 30 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SD_P.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:38$2771 ($add).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SD_P.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:35$2768 ($mux).
Removed top 31 bits (of 32) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SD_P.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:35$2767 ($not).
Removed top 31 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SD_P.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:35$2767 ($not).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SD_P.$ternary$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:34$2765 ($mux).
Removed top 31 bits (of 32) from port A of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SD_P.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:34$2764 ($not).
Removed top 31 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SD_P.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:34$2764 ($not).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:176$2468 ($sub).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:174$2467 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:176$2468 ($sub).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:174$2467 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:176$2468 ($sub).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:174$2467 ($add).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:176$2468 ($sub).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:174$2467 ($add).
Removed top 2 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\obi_qspi_controller_inst.$eq$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/obi_qspi_controller.sv:66$105 ($eq).
Removed top 3 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$sub$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:479$189 ($sub).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$sub$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:499$196 ($sub).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$sub$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:532$208 ($sub).
Removed top 28 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$ternary$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:575$225 ($mux).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185359_CMP0 ($eq).
Removed top 8 bits (of 32) from FF cell user_project_wrapper.$auto$ff.cc:266:slice$187691 ($dffe).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185861_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$187324 ($eq).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$187315 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$187310 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$187306 ($eq).
Removed top 3 bits (of 8) from port B of cell user_project_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$187534 ($ne).
Removed top 1 bits (of 8) from mux cell user_project_wrapper.$flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$ternary$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:324$174 ($mux).
Removed top 8 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$ternary$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:234$169 ($mux).
Removed top 29 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$add$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:234$167 ($add).
Removed top 7 bits (of 32) from port Y of cell user_project_wrapper.$flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$add$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:234$167 ($add).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$eq$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:232$165 ($eq).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$eq$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:231$163 ($eq).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$eq$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:230$161 ($eq).
Removed top 3 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$eq$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:229$159 ($eq).
Removed top 7 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$ne$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:80$131 ($ne).
Removed top 4 bits (of 5) from port A of cell user_project_wrapper.$flatten\soc_i.\sram.$eq$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:122$4367 ($eq).
Removed top 4 bits (of 5) from port A of cell user_project_wrapper.$flatten\soc_i.\sram.$eq$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:123$4369 ($eq).
Removed top 3 bits (of 5) from port A of cell user_project_wrapper.$flatten\soc_i.\sram.$eq$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:122$4375 ($eq).
Removed top 3 bits (of 5) from port A of cell user_project_wrapper.$flatten\soc_i.\sram.$eq$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:123$4377 ($eq).
Removed top 3 bits (of 5) from port A of cell user_project_wrapper.$flatten\soc_i.\sram.$eq$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:122$4383 ($eq).
Removed top 3 bits (of 5) from port A of cell user_project_wrapper.$flatten\soc_i.\sram.$eq$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:123$4385 ($eq).
Removed top 2 bits (of 5) from port A of cell user_project_wrapper.$flatten\soc_i.\sram.$eq$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:122$4391 ($eq).
Removed top 2 bits (of 5) from port A of cell user_project_wrapper.$flatten\soc_i.\sram.$eq$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:123$4393 ($eq).
Removed top 2 bits (of 5) from port A of cell user_project_wrapper.$flatten\soc_i.\sram.$eq$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:122$4399 ($eq).
Removed top 2 bits (of 5) from port A of cell user_project_wrapper.$flatten\soc_i.\sram.$eq$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:123$4401 ($eq).
Removed top 2 bits (of 5) from port A of cell user_project_wrapper.$flatten\soc_i.\sram.$eq$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:122$4407 ($eq).
Removed top 2 bits (of 5) from port A of cell user_project_wrapper.$flatten\soc_i.\sram.$eq$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:123$4409 ($eq).
Removed top 2 bits (of 5) from port A of cell user_project_wrapper.$flatten\soc_i.\sram.$eq$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:122$4415 ($eq).
Removed top 2 bits (of 5) from port A of cell user_project_wrapper.$flatten\soc_i.\sram.$eq$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:123$4417 ($eq).
Removed top 1 bits (of 5) from port A of cell user_project_wrapper.$flatten\soc_i.\sram.$eq$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:122$4423 ($eq).
Removed top 1 bits (of 5) from port A of cell user_project_wrapper.$flatten\soc_i.\sram.$eq$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:123$4425 ($eq).
Removed top 1 bits (of 5) from port A of cell user_project_wrapper.$flatten\soc_i.\sram.$eq$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:122$4431 ($eq).
Removed top 1 bits (of 5) from port A of cell user_project_wrapper.$flatten\soc_i.\sram.$eq$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:123$4433 ($eq).
Removed top 1 bits (of 5) from port A of cell user_project_wrapper.$flatten\soc_i.\sram.$eq$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:122$4439 ($eq).
Removed top 1 bits (of 5) from port A of cell user_project_wrapper.$flatten\soc_i.\sram.$eq$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:123$4441 ($eq).
Removed top 1 bits (of 5) from port A of cell user_project_wrapper.$flatten\soc_i.\sram.$eq$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:122$4447 ($eq).
Removed top 1 bits (of 5) from port A of cell user_project_wrapper.$flatten\soc_i.\sram.$eq$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:123$4449 ($eq).
Removed top 1 bits (of 5) from port A of cell user_project_wrapper.$flatten\soc_i.\sram.$eq$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:122$4455 ($eq).
Removed top 1 bits (of 5) from port A of cell user_project_wrapper.$flatten\soc_i.\sram.$eq$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:123$4457 ($eq).
Removed top 1 bits (of 5) from port A of cell user_project_wrapper.$flatten\soc_i.\sram.$eq$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:122$4463 ($eq).
Removed top 1 bits (of 5) from port A of cell user_project_wrapper.$flatten\soc_i.\sram.$eq$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:123$4465 ($eq).
Removed top 1 bits (of 5) from port A of cell user_project_wrapper.$flatten\soc_i.\sram.$eq$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:122$4471 ($eq).
Removed top 1 bits (of 5) from port A of cell user_project_wrapper.$flatten\soc_i.\sram.$eq$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:123$4473 ($eq).
Removed top 1 bits (of 5) from port A of cell user_project_wrapper.$flatten\soc_i.\sram.$eq$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:122$4479 ($eq).
Removed top 1 bits (of 5) from port A of cell user_project_wrapper.$flatten\soc_i.\sram.$eq$./designs/CARPSoC/clam-soc/rtl/soc/modules/sram_wrap.sv:123$4481 ($eq).
Removed top 16 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_caravel_obi_mux.$ternary$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_mux_2_to_1.sv:112$52 ($mux).
Removed top 20 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$le$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:87$7336 ($le).
Removed top 2 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$ge$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:91$7341 ($ge).
Removed top 2 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$le$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:91$7342 ($le).
Removed top 3 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$ge$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:93$7344 ($ge).
Removed top 3 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$le$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:93$7345 ($le).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$eq$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:117$7349 ($eq).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$eq$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:118$7351 ($eq).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$eq$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:119$7353 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$187293 ($eq).
Removed top 20 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$le$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:87$7336 ($le).
Removed top 2 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$ge$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:91$7341 ($ge).
Removed top 2 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$le$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:91$7342 ($le).
Removed top 3 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$ge$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:93$7344 ($ge).
Removed top 3 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$le$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:93$7345 ($le).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$eq$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:117$7349 ($eq).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$eq$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:118$7351 ($eq).
Removed top 1 bits (of 3) from port B of cell user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$eq$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:119$7353 ($eq).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$ge$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:87$7335 ($ge).
Removed top 26 bits (of 32) from port A of cell user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$lt$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:135$4147 ($lt).
Removed top 26 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$lt$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:135$4147 ($lt).
Removed top 26 bits (of 32) from port A of cell user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$lt$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:127$4143 ($lt).
Removed top 26 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$lt$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:127$4143 ($lt).
Removed top 2 bits (of 7) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$eq$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:173$297 ($eq).
Removed top 1 bits (of 7) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$ne$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:179$301 ($ne).
Removed top 1 bits (of 7) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$ne$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:200$308 ($ne).
Removed top 2 bits (of 7) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$ne$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:201$309 ($ne).
Removed top 1 bits (of 7) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$eq$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:207$315 ($eq).
Removed top 1 bits (of 7) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$eq$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:208$317 ($eq).
Removed top 5 bits (of 7) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$eq$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:220$326 ($eq).
Removed top 2 bits (of 7) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$procmux$184929_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$procmux$184935_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$procmux$184941_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$procmux$184965_CMP0 ($eq).
Removed top 3 bits (of 4) from port A of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_exec_stage.\i_mem_prep.$shl$./designs/CARPSoC/clam-soc/core/rtl/core/modules/mem_prep.sv:51$354 ($shl).
Removed top 2 bits (of 4) from port A of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_exec_stage.\i_mem_prep.$shl$./designs/CARPSoC/clam-soc/core/rtl/core/modules/mem_prep.sv:58$355 ($shl).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_exec_stage.\i_mem_prep.$procmux$184885_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_exec_stage.\i_branch_gen.$procmux$185248_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_core.\i_exec_stage.\i_alu.$ternary$./designs/CARPSoC/clam-soc/core/rtl/core/modules/alu.sv:42$236 ($mux).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_core.\i_exec_stage.\i_alu.$ternary$./designs/CARPSoC/clam-soc/core/rtl/core/modules/alu.sv:43$238 ($mux).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_exec_stage.\i_alu.$procmux$185253_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_exec_stage.\i_alu.$procmux$185254_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_exec_stage.\i_alu.$procmux$185256_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_exec_stage.\i_alu.$procmux$185257_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_exec_stage.\i_alu.$procmux$185258_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_exec_stage.\i_alu.$procmux$185259_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_exec_stage.\i_alu.$procmux$185260_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_exec_stage.$procmux$184681_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_exec_stage.$procmux$184676_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_core.\i_exec_stage.$ternary$./designs/CARPSoC/clam-soc/core/rtl/core/stages/exec_stage.sv:96$434 ($mux).
Removed top 77 bits (of 82) from FF cell user_project_wrapper.$auto$ff.cc:266:slice$190484 ($sdffe).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_mem_slice_stage.$procmux$184478_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_mem_slice_stage.$procmux$184464_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_wb_stage.$procmux$184362_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_csr.$procmux$184989_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_csr.$procmux$184983_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_csr.$procmux$184982_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_csr.$procmux$184981_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_csr.$procmux$184980_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_csr.$procmux$184979_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_csr.$eq$./designs/CARPSoC/clam-soc/core/rtl/core/modules/csr.sv:104$249 ($eq).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_core.\i_imem_obi_driver.$ternary$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:69$367 ($mux).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_core.\i_imem_obi_driver.$ternary$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:65$363 ($mux).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_core.\i_dmem_obi_driver.$ternary$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:69$367 ($mux).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_core.\i_dmem_obi_driver.$ternary$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:65$363 ($mux).
Removed cell user_project_wrapper.$flatten\soc_i.$procmux$7395 ($mux).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/soc.sv:570$4033 ($mux).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/soc.sv:544$4031 ($mux).
Removed top 2 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.$ge$./designs/CARPSoC/clam-soc/rtl/soc/soc.sv:349$4026 ($ge).
Removed top 31 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/soc.sv:314$4022 ($mux).
Removed top 31 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$ge$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:87$7335 ($ge).
Removed top 29 bits (of 32) from port B of cell user_project_wrapper.$flatten\soc_i.\i_core.\i_fetch_stage.$add$./designs/CARPSoC/clam-soc/core/rtl/core/stages/fetch_stage.sv:42$452 ($add).
Removed top 1 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21783 ($mux).
Removed top 77 bits (of 82) from FF cell user_project_wrapper.$auto$ff.cc:266:slice$190518 ($sdffe).
Removed top 1 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21780 ($mux).
Removed top 1 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21778 ($mux).
Removed top 1 bits (of 32) from mux cell user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21723 ($pmux).
Removed top 31 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_core.\i_dmem_obi_driver.$ternary$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:65$363_Y.
Removed top 31 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_core.\i_dmem_obi_driver.$ternary$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:69$367_Y.
Removed top 31 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_core.\i_exec_stage.\i_alu.$ternary$./designs/CARPSoC/clam-soc/core/rtl/core/modules/alu.sv:42$236_Y.
Removed top 31 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_core.\i_exec_stage.\i_alu.$ternary$./designs/CARPSoC/clam-soc/core/rtl/core/modules/alu.sv:43$238_Y.
Removed top 31 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_core.\i_imem_obi_driver.$ternary$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:65$363_Y.
Removed top 31 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_core.\i_imem_obi_driver.$ternary$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:69$367_Y.
Removed top 1 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$4$mem2reg_rd$\inter_queue$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:107$4727_DATA[31:0]$5746.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:114$5747_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:80$5074_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5201_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5221_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5231_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5241_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5251_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5261_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5271_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5291_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5301_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5311_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5321_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5331_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5341_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5351_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5361_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5371_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5381_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5391_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5401_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5411_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5501_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5511_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5521_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5531_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5541_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5551_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5561_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5571_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5581_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5591_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5601_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5611_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5621_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5631_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5641_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5651_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5661_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5671_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5681_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5691_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5701_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5711_Y.
Removed top 26 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5721_Y.
Removed top 5 bits (of 6) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$182735_Y.
Removed top 1 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21723_Y.
Removed top 1 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21778_Y.
Removed top 1 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$21780_Y.
Removed top 8 bits (of 9) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19830_Y.
Removed top 8 bits (of 9) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19833_Y.
Removed top 16 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.\op_clk.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:15$2885_Y.
Removed top 31 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SD_P.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:34$2764_Y.
Removed top 8 bits (of 9) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19830_Y.
Removed top 8 bits (of 9) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19833_Y.
Removed top 16 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.\op_clk.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:15$2885_Y.
Removed top 31 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SD_P.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:34$2764_Y.
Removed top 8 bits (of 9) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19830_Y.
Removed top 8 bits (of 9) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19833_Y.
Removed top 16 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.\op_clk.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:15$2885_Y.
Removed top 31 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SD_P.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:34$2764_Y.
Removed top 8 bits (of 9) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19830_Y.
Removed top 8 bits (of 9) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19833_Y.
Removed top 16 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.\op_clk.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:15$2885_Y.
Removed top 31 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SD_P.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:34$2764_Y.
Removed top 27 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:134$2503_Y.
Removed top 28 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:209$2524_Y.
Removed top 27 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:134$2503_Y.
Removed top 28 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:209$2524_Y.
Removed top 16 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:143$5829_Y.
Removed top 24 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:316$5872_Y.
Removed top 4 bits (of 8) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21378_Y.
Removed top 1 bits (of 33) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:0$5919_Y.
Removed top 16 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:143$5829_Y.
Removed top 26 bits (of 33) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:0$5902_Y.
Removed top 4 bits (of 8) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21378_Y.
Removed top 1 bits (of 8) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21380_Y.
Removed top 3 bits (of 8) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21382_Y.
Removed top 1 bits (of 8) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21386_Y.
Removed top 3 bits (of 8) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21388_Y.
Removed top 1 bits (of 8) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21397_Y.
Removed top 1 bits (of 8) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$shift$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:0$5903_Y.
Removed top 1 bits (of 8) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$shift$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:0$5907_Y.
Removed top 1 bits (of 33) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:0$5919_Y.
Removed top 28 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:106$2863_Y.
Removed top 7 bits (of 8) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$and$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2852_Y.
Removed top 28 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:106$2863_Y.
Removed top 5 bits (of 8) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2851_Y.
Removed top 1 bits (of 8) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$shift$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2850_Y.
Removed top 28 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:106$2863_Y.
Removed top 3 bits (of 8) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$not$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2851_Y.
Removed top 3 bits (of 8) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$shift$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2850_Y.
Removed top 28 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:106$2863_Y.
Removed top 25 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2845_Y.
Removed top 7 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$add$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:234$167_Y.
Removed top 14 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$ternary$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:234$169_Y.
Removed top 1 bits (of 8) from wire user_project_wrapper.$flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$ternary$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:324$174_Y.
Removed top 3 bits (of 4) from wire user_project_wrapper.$flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$reduce_or$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:479$188_Y.
Removed top 28 bits (of 32) from wire user_project_wrapper.$flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$ternary$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:575$225_Y.

85. Executing PEEPOPT pass (run peephole optimizers).

86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 3 unused cells and 223 unused wires.
<suppressed ~4 debug messages>

87. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module user_project_wrapper:
  creating $macc model for $flatten\soc_i.\i_core.\i_exec_stage.\i_alu.$add$./designs/CARPSoC/clam-soc/core/rtl/core/modules/alu.sv:34$227 ($add).
  creating $macc model for $flatten\soc_i.\i_core.\i_exec_stage.\i_alu.$sub$./designs/CARPSoC/clam-soc/core/rtl/core/modules/alu.sv:35$228 ($sub).
  creating $macc model for $flatten\soc_i.\i_core.\i_fetch_stage.$add$./designs/CARPSoC/clam-soc/core/rtl/core/stages/fetch_stage.sv:42$452 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:100$5735 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:114$5747 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:80$5074 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5200 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5210 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5220 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5230 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5240 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5250 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5260 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5270 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5280 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5290 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5300 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5310 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5320 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5330 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5340 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5350 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5360 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5370 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5380 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5390 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5400 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5410 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5500 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5510 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5520 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5530 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5540 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5550 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5560 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5570 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5580 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5590 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5600 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5610 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5620 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5630 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5640 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5650 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5660 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5670 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5680 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5690 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5700 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5710 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5720 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5730 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5201 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5211 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5221 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5231 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5241 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5251 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5261 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5271 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5281 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5291 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5301 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5311 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5321 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5331 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5341 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5351 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5361 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5371 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5381 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5391 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5401 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5411 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5501 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5511 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5521 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5531 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5541 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5551 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5561 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5571 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5581 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5591 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5601 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5611 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5621 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5631 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5641 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5651 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5661 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5671 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5681 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5691 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5701 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5711 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5721 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5731 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$sub$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:84$5080 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_interrupt_queue.$sub$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:84$5081 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:423$2674 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:456$2680 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:503$2690 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:139$2606 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:212$2636 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:309$2657 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:318$2658 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:326$2661 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:430$2677 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:473$2687 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:501$2689 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:517$2695 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:531$2699 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.\op_clk.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:15$2885 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SD_P.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:38$2771 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:423$2674 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:456$2680 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:503$2690 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:139$2606 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:212$2636 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:309$2657 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:318$2658 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:326$2661 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:430$2677 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:473$2687 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:501$2689 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:517$2695 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:531$2699 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.\op_clk.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:15$2885 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SD_P.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:38$2771 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:423$2674 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:456$2680 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:503$2690 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:139$2606 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:212$2636 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:309$2657 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:318$2658 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:326$2661 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:430$2677 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:473$2687 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:501$2689 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:517$2695 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:531$2699 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.\op_clk.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:15$2885 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SD_P.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:38$2771 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:423$2674 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:456$2680 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:503$2690 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:139$2606 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:212$2636 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:309$2657 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:318$2658 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:326$2661 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:430$2677 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:473$2687 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:501$2689 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:517$2695 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:531$2699 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.\op_clk.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:15$2885 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SD_P.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:38$2771 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:174$2467 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:176$2468 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:174$2467 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:176$2468 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:174$2467 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:176$2468 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:174$2467 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:176$2468 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:159$2588 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:175$2590 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:134$2503 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:151$2514 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:140$2507 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:142$2509 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:147$2511 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:209$2524 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:213$2529 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:242$2564 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:159$2588 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:175$2590 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:134$2503 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:151$2514 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:0$2555 ($neg).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:140$2507 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:142$2509 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:147$2511 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:209$2524 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:213$2529 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:242$2564 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:143$5829 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:316$5872 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:0$5902 ($neg).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:0$5920 ($neg).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:234$5863 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:143$5829 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:316$5872 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:0$5902 ($neg).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:0$5920 ($neg).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:234$5863 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk6[0].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5784 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk6[0].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5785 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk6[0].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:93$5783 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk6[0].PWM_b.\cd1.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_divider.sv:38$5774 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk6[0].PWM_b.\pg1.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:115$5763 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk6[1].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5784 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk6[1].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5785 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk6[1].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:93$5783 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk6[1].PWM_b.\cd1.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_divider.sv:38$5774 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk6[1].PWM_b.\pg1.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:115$5763 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk6[2].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5784 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk6[2].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5785 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk6[2].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:93$5783 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk6[2].PWM_b.\cd1.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_divider.sv:38$5774 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk6[2].PWM_b.\pg1.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:115$5763 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk6[3].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5784 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk6[3].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5785 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk6[3].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:93$5783 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk6[3].PWM_b.\cd1.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_divider.sv:38$5774 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk6[3].PWM_b.\pg1.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:115$5763 ($sub).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk7[0].TIMER_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:73$2784 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk7[1].TIMER_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:73$2784 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk7[2].TIMER_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:73$2784 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk7[3].TIMER_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:73$2784 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\generatorInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:30$1610 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\generatorInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:37$1613 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:106$2863 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:74$2838 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:88$2855 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2845 ($neg).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\txInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:65$2877 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\generatorInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:30$1610 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\generatorInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:37$1613 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:106$2863 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:74$2838 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:88$2855 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2845 ($neg).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\txInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:65$2877 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\generatorInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:30$1610 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\generatorInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:37$1613 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:106$2863 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:74$2838 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:88$2855 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2845 ($neg).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\txInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:65$2877 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\generatorInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:30$1610 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\generatorInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:37$1613 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:106$2863 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:74$2838 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:88$2855 ($add).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2845 ($neg).
  creating $macc model for $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\txInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:65$2877 ($add).
  creating $macc model for $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$add$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:234$167 ($add).
  creating $macc model for $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$sub$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:479$189 ($sub).
  creating $macc model for $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$sub$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:499$196 ($sub).
  creating $macc model for $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$sub$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:532$208 ($sub).
  creating $macc model for $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$sub$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:562$218 ($sub).
  creating $alu model for $macc $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$sub$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:562$218.
  creating $alu model for $macc $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$sub$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:532$208.
  creating $alu model for $macc $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$sub$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:499$196.
  creating $alu model for $macc $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$sub$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:479$189.
  creating $alu model for $macc $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$add$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:234$167.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\txInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:65$2877.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2845.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:88$2855.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:74$2838.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:106$2863.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\generatorInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:37$1613.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\generatorInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:30$1610.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\txInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:65$2877.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2845.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:88$2855.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:74$2838.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:106$2863.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\generatorInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:37$1613.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\generatorInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:30$1610.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\txInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:65$2877.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2845.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:88$2855.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:74$2838.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:106$2863.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\generatorInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:37$1613.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\generatorInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:30$1610.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\txInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:65$2877.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2845.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:88$2855.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:74$2838.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:106$2863.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\generatorInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:37$1613.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\generatorInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:30$1610.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk7[3].TIMER_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:73$2784.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk7[2].TIMER_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:73$2784.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk7[1].TIMER_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:73$2784.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk7[0].TIMER_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:73$2784.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk6[3].PWM_b.\pg1.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:115$5763.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk6[3].PWM_b.\cd1.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_divider.sv:38$5774.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk6[3].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:93$5783.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk6[3].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5785.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk6[3].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5784.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk6[2].PWM_b.\pg1.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:115$5763.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk6[2].PWM_b.\cd1.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_divider.sv:38$5774.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk6[2].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:93$5783.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk6[2].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5785.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk6[2].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5784.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk6[1].PWM_b.\pg1.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:115$5763.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk6[1].PWM_b.\cd1.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_divider.sv:38$5774.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk6[1].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:93$5783.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk6[1].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5785.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk6[1].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5784.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk6[0].PWM_b.\pg1.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:115$5763.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk6[0].PWM_b.\cd1.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_divider.sv:38$5774.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk6[0].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:93$5783.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk6[0].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5785.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk6[0].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5784.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:234$5863.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:0$5920.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:0$5902.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:316$5872.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:143$5829.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:234$5863.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:0$5920.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:0$5902.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:316$5872.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:143$5829.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:242$2564.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:213$2529.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:209$2524.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:147$2511.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:142$2509.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:140$2507.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:0$2555.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:151$2514.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:134$2503.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:175$2590.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:159$2588.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:242$2564.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:213$2529.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:209$2524.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:147$2511.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:142$2509.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:140$2507.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:151$2514.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:134$2503.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:175$2590.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:159$2588.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:176$2468.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:174$2467.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:176$2468.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:174$2467.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:176$2468.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:174$2467.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:176$2468.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:174$2467.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SD_P.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:38$2771.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.\op_clk.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:15$2885.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:531$2699.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:517$2695.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:501$2689.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:473$2687.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:430$2677.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:326$2661.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:318$2658.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:309$2657.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:212$2636.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:139$2606.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:503$2690.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:456$2680.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:423$2674.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SD_P.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:38$2771.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.\op_clk.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:15$2885.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:531$2699.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:517$2695.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:501$2689.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:473$2687.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:430$2677.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:326$2661.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:318$2658.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:309$2657.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:212$2636.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:139$2606.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:503$2690.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:456$2680.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:423$2674.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SD_P.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:38$2771.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.\op_clk.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:15$2885.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:531$2699.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:517$2695.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:501$2689.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:473$2687.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:430$2677.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:326$2661.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:318$2658.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:309$2657.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:212$2636.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:139$2606.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:503$2690.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:456$2680.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:423$2674.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SD_P.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:38$2771.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.\op_clk.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:15$2885.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:531$2699.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:517$2695.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:501$2689.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:473$2687.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:430$2677.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:326$2661.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:318$2658.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:309$2657.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:212$2636.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:139$2606.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:503$2690.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:456$2680.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:423$2674.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$sub$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:84$5081.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$sub$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:84$5080.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5731.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5721.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5711.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5701.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5691.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5681.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5671.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5661.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5651.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5641.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5631.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5621.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5611.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5601.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5591.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5581.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5571.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5561.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5551.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5541.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5531.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5521.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5511.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5501.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5411.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5401.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5391.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5381.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5371.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5361.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5351.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5341.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5331.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5321.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5311.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5301.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5291.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5281.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5271.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5261.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5251.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5241.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5231.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5221.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5211.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5201.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5730.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5720.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5710.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5700.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5690.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5680.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5670.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5660.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5650.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5640.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5630.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5620.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5610.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5600.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5590.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5580.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5570.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5560.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5550.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5540.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5530.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5520.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5510.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5500.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5410.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5400.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5390.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5380.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5370.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5360.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5350.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5340.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5330.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5320.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5310.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5300.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5290.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5280.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5270.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5260.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5250.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5240.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5230.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5220.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5210.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5200.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:80$5074.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:114$5747.
  creating $alu model for $macc $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:100$5735.
  creating $alu model for $macc $flatten\soc_i.\i_core.\i_fetch_stage.$add$./designs/CARPSoC/clam-soc/core/rtl/core/stages/fetch_stage.sv:42$452.
  creating $alu model for $macc $flatten\soc_i.\i_core.\i_exec_stage.\i_alu.$sub$./designs/CARPSoC/clam-soc/core/rtl/core/modules/alu.sv:35$228.
  creating $alu model for $macc $flatten\soc_i.\i_core.\i_exec_stage.\i_alu.$add$./designs/CARPSoC/clam-soc/core/rtl/core/modules/alu.sv:34$227.
  creating $alu model for $flatten\soc_i.\i_core.\i_exec_stage.\i_alu.$lt$./designs/CARPSoC/clam-soc/core/rtl/core/modules/alu.sv:42$235 ($lt): new $alu
  creating $alu model for $flatten\soc_i.\i_core.\i_exec_stage.\i_alu.$lt$./designs/CARPSoC/clam-soc/core/rtl/core/modules/alu.sv:43$237 ($lt): merged with $flatten\soc_i.\i_core.\i_exec_stage.\i_alu.$sub$./designs/CARPSoC/clam-soc/core/rtl/core/modules/alu.sv:35$228.
  creating $alu model for $flatten\soc_i.\i_core.\i_exec_stage.\i_branch_gen.$lt$./designs/CARPSoC/clam-soc/core/rtl/core/modules/branch_gen.sv:16$240 ($lt): new $alu
  creating $alu model for $flatten\soc_i.\i_core.\i_exec_stage.\i_branch_gen.$lt$./designs/CARPSoC/clam-soc/core/rtl/core/modules/branch_gen.sv:17$241 ($lt): new $alu
  creating $alu model for $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$lt$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:127$4143 ($lt): new $alu
  creating $alu model for $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$lt$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:135$4147 ($lt): new $alu
  creating $alu model for $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$ge$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:87$7335 ($ge): new $alu
  creating $alu model for $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$ge$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:89$7338 ($ge): new $alu
  creating $alu model for $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$ge$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:91$7341 ($ge): new $alu
  creating $alu model for $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$ge$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:93$7344 ($ge): new $alu
  creating $alu model for $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$le$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:87$7336 ($le): new $alu
  creating $alu model for $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$le$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:89$7339 ($le): new $alu
  creating $alu model for $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$le$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:91$7342 ($le): new $alu
  creating $alu model for $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$le$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:93$7345 ($le): new $alu
  creating $alu model for $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$ge$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:87$7335 ($ge): new $alu
  creating $alu model for $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$ge$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:89$7338 ($ge): new $alu
  creating $alu model for $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$ge$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:91$7341 ($ge): new $alu
  creating $alu model for $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$ge$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:93$7344 ($ge): new $alu
  creating $alu model for $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$le$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:87$7336 ($le): new $alu
  creating $alu model for $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$le$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:89$7339 ($le): new $alu
  creating $alu model for $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$le$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:91$7342 ($le): new $alu
  creating $alu model for $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$le$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:93$7345 ($le): new $alu
  creating $alu model for $flatten\soc_i.\i_peripheral_interrupt_queue.$lt$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:79$5073 ($lt): new $alu
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:886$5985 ($ge): new $alu
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:148$2609 ($ge): merged with $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:501$2689.
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:180$2633 ($ge): new $alu
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:426$2675 ($gt): new $alu
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:464$2683 ($gt): merged with $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:473$2687.
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:148$2609 ($ge): merged with $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:501$2689.
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:180$2633 ($ge): new $alu
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:426$2675 ($gt): new $alu
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:464$2683 ($gt): merged with $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:473$2687.
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:148$2609 ($ge): merged with $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:501$2689.
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:180$2633 ($ge): new $alu
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:426$2675 ($gt): new $alu
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:464$2683 ($gt): merged with $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:473$2687.
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:148$2609 ($ge): merged with $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:501$2689.
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:180$2633 ($ge): new $alu
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:426$2675 ($gt): new $alu
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:464$2683 ($gt): merged with $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:473$2687.
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:155$2587 ($gt): new $alu
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:173$2589 ($gt): new $alu
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:136$2505 ($gt): new $alu
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:155$2587 ($gt): new $alu
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:173$2589 ($gt): new $alu
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:136$2505 ($gt): new $alu
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk6[0].PWM_b.\pg1.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:127$5766 ($ge): new $alu
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk6[1].PWM_b.\pg1.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:127$5766 ($ge): new $alu
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk6[2].PWM_b.\pg1.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:127$5766 ($ge): new $alu
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk6[3].PWM_b.\pg1.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:127$5766 ($ge): new $alu
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk7[0].TIMER_b.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:50$2780 ($ge): new $alu
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk7[1].TIMER_b.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:50$2780 ($ge): new $alu
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk7[2].TIMER_b.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:50$2780 ($ge): new $alu
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk7[3].TIMER_b.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:50$2780 ($ge): new $alu
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:100$2858 ($ge): new $alu
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:100$2858 ($ge): new $alu
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:100$2858 ($ge): new $alu
  creating $alu model for $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:100$2858 ($ge): new $alu
  creating $alu model for $flatten\soc_i.\i_core.\i_exec_stage.\i_branch_gen.$eq$./designs/CARPSoC/clam-soc/core/rtl/core/modules/branch_gen.sv:15$239 ($eq): merged with $flatten\soc_i.\i_core.\i_exec_stage.\i_branch_gen.$lt$./designs/CARPSoC/clam-soc/core/rtl/core/modules/branch_gen.sv:17$241.
  creating $alu model for $flatten\soc_i.\i_peripheral_interrupt_queue.$eq$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:105$5739 ($eq): merged with $flatten\soc_i.\i_peripheral_interrupt_queue.$lt$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:79$5073.
  creating $alu model for $flatten\soc_i.\i_peripheral_interrupt_queue.$ne$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:115$5748 ($ne): merged with $flatten\soc_i.\i_peripheral_interrupt_queue.$lt$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:79$5073.
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:100$2858: $auto$alumacc.cc:485:replace_alu$190787
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:100$2858: $auto$alumacc.cc:485:replace_alu$190800
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:100$2858: $auto$alumacc.cc:485:replace_alu$190813
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:100$2858: $auto$alumacc.cc:485:replace_alu$190826
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk7[3].TIMER_b.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:50$2780: $auto$alumacc.cc:485:replace_alu$190839
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk7[2].TIMER_b.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:50$2780: $auto$alumacc.cc:485:replace_alu$190848
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk7[1].TIMER_b.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:50$2780: $auto$alumacc.cc:485:replace_alu$190857
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk7[0].TIMER_b.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:50$2780: $auto$alumacc.cc:485:replace_alu$190870
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk6[3].PWM_b.\pg1.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:127$5766: $auto$alumacc.cc:485:replace_alu$190879
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk6[2].PWM_b.\pg1.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:127$5766: $auto$alumacc.cc:485:replace_alu$190892
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk6[1].PWM_b.\pg1.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:127$5766: $auto$alumacc.cc:485:replace_alu$190901
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk6[0].PWM_b.\pg1.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:127$5766: $auto$alumacc.cc:485:replace_alu$190914
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:136$2505: $auto$alumacc.cc:485:replace_alu$190927
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:173$2589: $auto$alumacc.cc:485:replace_alu$190932
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:155$2587: $auto$alumacc.cc:485:replace_alu$190937
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:136$2505: $auto$alumacc.cc:485:replace_alu$190942
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:173$2589: $auto$alumacc.cc:485:replace_alu$190947
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:155$2587: $auto$alumacc.cc:485:replace_alu$190952
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:180$2633: $auto$alumacc.cc:485:replace_alu$190957
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:180$2633: $auto$alumacc.cc:485:replace_alu$190966
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:180$2633: $auto$alumacc.cc:485:replace_alu$190975
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:180$2633: $auto$alumacc.cc:485:replace_alu$190984
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\P_REG_FILE.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PeriphControlRegFile.sv:886$5985: $auto$alumacc.cc:485:replace_alu$190993
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$lt$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:79$5073, $flatten\soc_i.\i_peripheral_interrupt_queue.$eq$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:105$5739, $flatten\soc_i.\i_peripheral_interrupt_queue.$ne$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:115$5748: $auto$alumacc.cc:485:replace_alu$191002
  creating $alu cell for $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$le$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:93$7345: $auto$alumacc.cc:485:replace_alu$191011
  creating $alu cell for $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$le$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:91$7342: $auto$alumacc.cc:485:replace_alu$191024
  creating $alu cell for $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$le$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:89$7339: $auto$alumacc.cc:485:replace_alu$191037
  creating $alu cell for $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$le$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:87$7336: $auto$alumacc.cc:485:replace_alu$191046
  creating $alu cell for $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$ge$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:93$7344: $auto$alumacc.cc:485:replace_alu$191059
  creating $alu cell for $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$ge$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:91$7341: $auto$alumacc.cc:485:replace_alu$191068
  creating $alu cell for $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$ge$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:89$7338: $auto$alumacc.cc:485:replace_alu$191077
  creating $alu cell for $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$ge$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:87$7335: $auto$alumacc.cc:485:replace_alu$191090
  creating $alu cell for $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$le$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:93$7345: $auto$alumacc.cc:485:replace_alu$191099
  creating $alu cell for $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$le$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:91$7342: $auto$alumacc.cc:485:replace_alu$191112
  creating $alu cell for $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$le$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:89$7339: $auto$alumacc.cc:485:replace_alu$191125
  creating $alu cell for $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$le$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:87$7336: $auto$alumacc.cc:485:replace_alu$191134
  creating $alu cell for $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$ge$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:93$7344: $auto$alumacc.cc:485:replace_alu$191147
  creating $alu cell for $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$ge$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:91$7341: $auto$alumacc.cc:485:replace_alu$191156
  creating $alu cell for $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$ge$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:89$7338: $auto$alumacc.cc:485:replace_alu$191165
  creating $alu cell for $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$ge$./designs/CARPSoC/clam-soc/carp-lib/obi/obi_demux_1_to_4.sv:87$7335: $auto$alumacc.cc:485:replace_alu$191178
  creating $alu cell for $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$lt$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:135$4147: $auto$alumacc.cc:485:replace_alu$191187
  creating $alu cell for $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$lt$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:127$4143: $auto$alumacc.cc:485:replace_alu$191198
  creating $alu cell for $flatten\soc_i.\i_core.\i_exec_stage.\i_branch_gen.$lt$./designs/CARPSoC/clam-soc/core/rtl/core/modules/branch_gen.sv:17$241, $flatten\soc_i.\i_core.\i_exec_stage.\i_branch_gen.$eq$./designs/CARPSoC/clam-soc/core/rtl/core/modules/branch_gen.sv:15$239: $auto$alumacc.cc:485:replace_alu$191209
  creating $alu cell for $flatten\soc_i.\i_core.\i_exec_stage.\i_branch_gen.$lt$./designs/CARPSoC/clam-soc/core/rtl/core/modules/branch_gen.sv:16$240: $auto$alumacc.cc:485:replace_alu$191216
  creating $alu cell for $flatten\soc_i.\i_core.\i_exec_stage.\i_alu.$lt$./designs/CARPSoC/clam-soc/core/rtl/core/modules/alu.sv:42$235: $auto$alumacc.cc:485:replace_alu$191223
  creating $alu cell for $flatten\soc_i.\i_core.\i_exec_stage.\i_alu.$add$./designs/CARPSoC/clam-soc/core/rtl/core/modules/alu.sv:34$227: $auto$alumacc.cc:485:replace_alu$191230
  creating $alu cell for $flatten\soc_i.\i_core.\i_exec_stage.\i_alu.$sub$./designs/CARPSoC/clam-soc/core/rtl/core/modules/alu.sv:35$228, $flatten\soc_i.\i_core.\i_exec_stage.\i_alu.$lt$./designs/CARPSoC/clam-soc/core/rtl/core/modules/alu.sv:43$237: $auto$alumacc.cc:485:replace_alu$191233
  creating $alu cell for $flatten\soc_i.\i_core.\i_fetch_stage.$add$./designs/CARPSoC/clam-soc/core/rtl/core/stages/fetch_stage.sv:42$452: $auto$alumacc.cc:485:replace_alu$191238
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:100$5735: $auto$alumacc.cc:485:replace_alu$191241
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:114$5747: $auto$alumacc.cc:485:replace_alu$191244
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:80$5074: $auto$alumacc.cc:485:replace_alu$191247
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5200: $auto$alumacc.cc:485:replace_alu$191250
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5210: $auto$alumacc.cc:485:replace_alu$191253
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5220: $auto$alumacc.cc:485:replace_alu$191256
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5230: $auto$alumacc.cc:485:replace_alu$191259
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5240: $auto$alumacc.cc:485:replace_alu$191262
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5250: $auto$alumacc.cc:485:replace_alu$191265
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5260: $auto$alumacc.cc:485:replace_alu$191268
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5270: $auto$alumacc.cc:485:replace_alu$191271
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5280: $auto$alumacc.cc:485:replace_alu$191274
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5290: $auto$alumacc.cc:485:replace_alu$191277
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5300: $auto$alumacc.cc:485:replace_alu$191280
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5310: $auto$alumacc.cc:485:replace_alu$191283
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5320: $auto$alumacc.cc:485:replace_alu$191286
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5330: $auto$alumacc.cc:485:replace_alu$191289
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5340: $auto$alumacc.cc:485:replace_alu$191292
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5350: $auto$alumacc.cc:485:replace_alu$191295
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5360: $auto$alumacc.cc:485:replace_alu$191298
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5370: $auto$alumacc.cc:485:replace_alu$191301
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5380: $auto$alumacc.cc:485:replace_alu$191304
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5390: $auto$alumacc.cc:485:replace_alu$191307
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5400: $auto$alumacc.cc:485:replace_alu$191310
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5410: $auto$alumacc.cc:485:replace_alu$191313
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5500: $auto$alumacc.cc:485:replace_alu$191316
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5510: $auto$alumacc.cc:485:replace_alu$191319
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5520: $auto$alumacc.cc:485:replace_alu$191322
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5530: $auto$alumacc.cc:485:replace_alu$191325
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5540: $auto$alumacc.cc:485:replace_alu$191328
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5550: $auto$alumacc.cc:485:replace_alu$191331
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5560: $auto$alumacc.cc:485:replace_alu$191334
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5570: $auto$alumacc.cc:485:replace_alu$191337
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5580: $auto$alumacc.cc:485:replace_alu$191340
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5590: $auto$alumacc.cc:485:replace_alu$191343
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5600: $auto$alumacc.cc:485:replace_alu$191346
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5610: $auto$alumacc.cc:485:replace_alu$191349
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5620: $auto$alumacc.cc:485:replace_alu$191352
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5630: $auto$alumacc.cc:485:replace_alu$191355
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5640: $auto$alumacc.cc:485:replace_alu$191358
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5650: $auto$alumacc.cc:485:replace_alu$191361
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5660: $auto$alumacc.cc:485:replace_alu$191364
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5670: $auto$alumacc.cc:485:replace_alu$191367
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5680: $auto$alumacc.cc:485:replace_alu$191370
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5690: $auto$alumacc.cc:485:replace_alu$191373
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5700: $auto$alumacc.cc:485:replace_alu$191376
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5710: $auto$alumacc.cc:485:replace_alu$191379
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5720: $auto$alumacc.cc:485:replace_alu$191382
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:90$5730: $auto$alumacc.cc:485:replace_alu$191385
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5201: $auto$alumacc.cc:485:replace_alu$191388
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5211: $auto$alumacc.cc:485:replace_alu$191391
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5221: $auto$alumacc.cc:485:replace_alu$191394
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5231: $auto$alumacc.cc:485:replace_alu$191397
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5241: $auto$alumacc.cc:485:replace_alu$191400
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5251: $auto$alumacc.cc:485:replace_alu$191403
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5261: $auto$alumacc.cc:485:replace_alu$191406
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5271: $auto$alumacc.cc:485:replace_alu$191409
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5281: $auto$alumacc.cc:485:replace_alu$191412
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5291: $auto$alumacc.cc:485:replace_alu$191415
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5301: $auto$alumacc.cc:485:replace_alu$191418
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5311: $auto$alumacc.cc:485:replace_alu$191421
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5321: $auto$alumacc.cc:485:replace_alu$191424
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5331: $auto$alumacc.cc:485:replace_alu$191427
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5341: $auto$alumacc.cc:485:replace_alu$191430
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5351: $auto$alumacc.cc:485:replace_alu$191433
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5361: $auto$alumacc.cc:485:replace_alu$191436
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5371: $auto$alumacc.cc:485:replace_alu$191439
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5381: $auto$alumacc.cc:485:replace_alu$191442
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5391: $auto$alumacc.cc:485:replace_alu$191445
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5401: $auto$alumacc.cc:485:replace_alu$191448
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5411: $auto$alumacc.cc:485:replace_alu$191451
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5501: $auto$alumacc.cc:485:replace_alu$191454
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5511: $auto$alumacc.cc:485:replace_alu$191457
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5521: $auto$alumacc.cc:485:replace_alu$191460
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5531: $auto$alumacc.cc:485:replace_alu$191463
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5541: $auto$alumacc.cc:485:replace_alu$191466
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5551: $auto$alumacc.cc:485:replace_alu$191469
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5561: $auto$alumacc.cc:485:replace_alu$191472
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5571: $auto$alumacc.cc:485:replace_alu$191475
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5581: $auto$alumacc.cc:485:replace_alu$191478
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5591: $auto$alumacc.cc:485:replace_alu$191481
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5601: $auto$alumacc.cc:485:replace_alu$191484
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5611: $auto$alumacc.cc:485:replace_alu$191487
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5621: $auto$alumacc.cc:485:replace_alu$191490
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5631: $auto$alumacc.cc:485:replace_alu$191493
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5641: $auto$alumacc.cc:485:replace_alu$191496
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5651: $auto$alumacc.cc:485:replace_alu$191499
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5661: $auto$alumacc.cc:485:replace_alu$191502
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5671: $auto$alumacc.cc:485:replace_alu$191505
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5681: $auto$alumacc.cc:485:replace_alu$191508
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5691: $auto$alumacc.cc:485:replace_alu$191511
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5701: $auto$alumacc.cc:485:replace_alu$191514
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5711: $auto$alumacc.cc:485:replace_alu$191517
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5721: $auto$alumacc.cc:485:replace_alu$191520
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5731: $auto$alumacc.cc:485:replace_alu$191523
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$sub$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:84$5080: $auto$alumacc.cc:485:replace_alu$191526
  creating $alu cell for $flatten\soc_i.\i_peripheral_interrupt_queue.$sub$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:84$5081: $auto$alumacc.cc:485:replace_alu$191529
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:426$2675: $auto$alumacc.cc:485:replace_alu$191532
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:423$2674: $auto$alumacc.cc:485:replace_alu$191543
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:503$2690: $auto$alumacc.cc:485:replace_alu$191546
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:139$2606: $auto$alumacc.cc:485:replace_alu$191549
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:212$2636: $auto$alumacc.cc:485:replace_alu$191552
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:309$2657: $auto$alumacc.cc:485:replace_alu$191555
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:318$2658: $auto$alumacc.cc:485:replace_alu$191558
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:326$2661: $auto$alumacc.cc:485:replace_alu$191561
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:430$2677: $auto$alumacc.cc:485:replace_alu$191564
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:456$2680: $auto$alumacc.cc:485:replace_alu$191567
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:473$2687, $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:464$2683: $auto$alumacc.cc:485:replace_alu$191570
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:501$2689, $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:148$2609: $auto$alumacc.cc:485:replace_alu$191575
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:517$2695: $auto$alumacc.cc:485:replace_alu$191588
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:531$2699: $auto$alumacc.cc:485:replace_alu$191591
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.\op_clk.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:15$2885: $auto$alumacc.cc:485:replace_alu$191594
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SD_P.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:38$2771: $auto$alumacc.cc:485:replace_alu$191597
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:426$2675: $auto$alumacc.cc:485:replace_alu$191600
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:423$2674: $auto$alumacc.cc:485:replace_alu$191611
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:503$2690: $auto$alumacc.cc:485:replace_alu$191614
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:139$2606: $auto$alumacc.cc:485:replace_alu$191617
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:212$2636: $auto$alumacc.cc:485:replace_alu$191620
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:309$2657: $auto$alumacc.cc:485:replace_alu$191623
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:318$2658: $auto$alumacc.cc:485:replace_alu$191626
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:326$2661: $auto$alumacc.cc:485:replace_alu$191629
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:430$2677: $auto$alumacc.cc:485:replace_alu$191632
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:456$2680: $auto$alumacc.cc:485:replace_alu$191635
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:473$2687, $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:464$2683: $auto$alumacc.cc:485:replace_alu$191638
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:501$2689, $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:148$2609: $auto$alumacc.cc:485:replace_alu$191643
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:517$2695: $auto$alumacc.cc:485:replace_alu$191656
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:531$2699: $auto$alumacc.cc:485:replace_alu$191659
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.\op_clk.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:15$2885: $auto$alumacc.cc:485:replace_alu$191662
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SD_P.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:38$2771: $auto$alumacc.cc:485:replace_alu$191665
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:426$2675: $auto$alumacc.cc:485:replace_alu$191668
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:423$2674: $auto$alumacc.cc:485:replace_alu$191679
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:503$2690: $auto$alumacc.cc:485:replace_alu$191682
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:139$2606: $auto$alumacc.cc:485:replace_alu$191685
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:212$2636: $auto$alumacc.cc:485:replace_alu$191688
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:309$2657: $auto$alumacc.cc:485:replace_alu$191691
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:318$2658: $auto$alumacc.cc:485:replace_alu$191694
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:326$2661: $auto$alumacc.cc:485:replace_alu$191697
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:430$2677: $auto$alumacc.cc:485:replace_alu$191700
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:456$2680: $auto$alumacc.cc:485:replace_alu$191703
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:473$2687, $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:464$2683: $auto$alumacc.cc:485:replace_alu$191706
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:501$2689, $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:148$2609: $auto$alumacc.cc:485:replace_alu$191711
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:517$2695: $auto$alumacc.cc:485:replace_alu$191724
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:531$2699: $auto$alumacc.cc:485:replace_alu$191727
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.\op_clk.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:15$2885: $auto$alumacc.cc:485:replace_alu$191730
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SD_P.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:38$2771: $auto$alumacc.cc:485:replace_alu$191733
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:426$2675: $auto$alumacc.cc:485:replace_alu$191736
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:423$2674: $auto$alumacc.cc:485:replace_alu$191747
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:503$2690: $auto$alumacc.cc:485:replace_alu$191750
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:139$2606: $auto$alumacc.cc:485:replace_alu$191753
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:212$2636: $auto$alumacc.cc:485:replace_alu$191756
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:309$2657: $auto$alumacc.cc:485:replace_alu$191759
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:318$2658: $auto$alumacc.cc:485:replace_alu$191762
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:326$2661: $auto$alumacc.cc:485:replace_alu$191765
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:430$2677: $auto$alumacc.cc:485:replace_alu$191768
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:456$2680: $auto$alumacc.cc:485:replace_alu$191771
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:473$2687, $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$gt$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:464$2683: $auto$alumacc.cc:485:replace_alu$191774
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:501$2689, $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$ge$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:148$2609: $auto$alumacc.cc:485:replace_alu$191779
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:517$2695: $auto$alumacc.cc:485:replace_alu$191792
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/S_Curve_Gen.sv:531$2699: $auto$alumacc.cc:485:replace_alu$191795
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.\op_clk.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_div_gen.sv:15$2885: $auto$alumacc.cc:485:replace_alu$191798
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SD_P.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Stepper_Driver.sv:38$2771: $auto$alumacc.cc:485:replace_alu$191801
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:174$2467: $auto$alumacc.cc:485:replace_alu$191804
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk13[0].QEM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:176$2468: $auto$alumacc.cc:485:replace_alu$191807
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:174$2467: $auto$alumacc.cc:485:replace_alu$191810
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk13[1].QEM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:176$2468: $auto$alumacc.cc:485:replace_alu$191813
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:174$2467: $auto$alumacc.cc:485:replace_alu$191816
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk13[2].QEM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:176$2468: $auto$alumacc.cc:485:replace_alu$191819
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:174$2467: $auto$alumacc.cc:485:replace_alu$191822
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk13[3].QEM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Quad_Enc_Man.sv:176$2468: $auto$alumacc.cc:485:replace_alu$191825
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:159$2588: $auto$alumacc.cc:485:replace_alu$191828
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:175$2590: $auto$alumacc.cc:485:replace_alu$191831
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:134$2503: $auto$alumacc.cc:485:replace_alu$191834
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:151$2514: $auto$alumacc.cc:485:replace_alu$191837
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:140$2507: $auto$alumacc.cc:485:replace_alu$191840
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:142$2509: $auto$alumacc.cc:485:replace_alu$191843
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:147$2511: $auto$alumacc.cc:485:replace_alu$191846
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:209$2524: $auto$alumacc.cc:485:replace_alu$191849
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:213$2529: $auto$alumacc.cc:485:replace_alu$191852
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:242$2564: $auto$alumacc.cc:485:replace_alu$191855
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:159$2588: $auto$alumacc.cc:485:replace_alu$191858
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv:175$2590: $auto$alumacc.cc:485:replace_alu$191861
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:134$2503: $auto$alumacc.cc:485:replace_alu$191864
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:151$2514: $auto$alumacc.cc:485:replace_alu$191867
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:0$2555: $auto$alumacc.cc:485:replace_alu$191870
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:140$2507: $auto$alumacc.cc:485:replace_alu$191873
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:142$2509: $auto$alumacc.cc:485:replace_alu$191876
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:147$2511: $auto$alumacc.cc:485:replace_alu$191879
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:209$2524: $auto$alumacc.cc:485:replace_alu$191882
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:213$2529: $auto$alumacc.cc:485:replace_alu$191885
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:242$2564: $auto$alumacc.cc:485:replace_alu$191888
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:143$5829: $auto$alumacc.cc:485:replace_alu$191891
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:316$5872: $auto$alumacc.cc:485:replace_alu$191894
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:0$5902: $auto$alumacc.cc:485:replace_alu$191897
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:0$5920: $auto$alumacc.cc:485:replace_alu$191900
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:234$5863: $auto$alumacc.cc:485:replace_alu$191903
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:143$5829: $auto$alumacc.cc:485:replace_alu$191906
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:316$5872: $auto$alumacc.cc:485:replace_alu$191909
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:0$5902: $auto$alumacc.cc:485:replace_alu$191912
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:0$5920: $auto$alumacc.cc:485:replace_alu$191915
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/I2C_Master.sv:234$5863: $auto$alumacc.cc:485:replace_alu$191918
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk6[0].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5784: $auto$alumacc.cc:485:replace_alu$191921
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk6[0].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5785: $auto$alumacc.cc:485:replace_alu$191924
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk6[0].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:93$5783: $auto$alumacc.cc:485:replace_alu$191927
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk6[0].PWM_b.\cd1.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_divider.sv:38$5774: $auto$alumacc.cc:485:replace_alu$191930
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk6[0].PWM_b.\pg1.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:115$5763: $auto$alumacc.cc:485:replace_alu$191933
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk6[1].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5784: $auto$alumacc.cc:485:replace_alu$191936
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk6[1].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5785: $auto$alumacc.cc:485:replace_alu$191939
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk6[1].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:93$5783: $auto$alumacc.cc:485:replace_alu$191942
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk6[1].PWM_b.\cd1.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_divider.sv:38$5774: $auto$alumacc.cc:485:replace_alu$191945
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk6[1].PWM_b.\pg1.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:115$5763: $auto$alumacc.cc:485:replace_alu$191948
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk6[2].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5784: $auto$alumacc.cc:485:replace_alu$191951
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk6[2].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5785: $auto$alumacc.cc:485:replace_alu$191954
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk6[2].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:93$5783: $auto$alumacc.cc:485:replace_alu$191957
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk6[2].PWM_b.\cd1.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_divider.sv:38$5774: $auto$alumacc.cc:485:replace_alu$191960
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk6[2].PWM_b.\pg1.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:115$5763: $auto$alumacc.cc:485:replace_alu$191963
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk6[3].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5784: $auto$alumacc.cc:485:replace_alu$191966
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk6[3].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:100$5785: $auto$alumacc.cc:485:replace_alu$191969
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk6[3].PWM_b.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/PWM_modulator.sv:93$5783: $auto$alumacc.cc:485:replace_alu$191972
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk6[3].PWM_b.\cd1.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/clk_divider.sv:38$5774: $auto$alumacc.cc:485:replace_alu$191975
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk6[3].PWM_b.\pg1.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:115$5763: $auto$alumacc.cc:485:replace_alu$191978
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk7[0].TIMER_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:73$2784: $auto$alumacc.cc:485:replace_alu$191981
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk7[1].TIMER_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:73$2784: $auto$alumacc.cc:485:replace_alu$191984
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk7[2].TIMER_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:73$2784: $auto$alumacc.cc:485:replace_alu$191987
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk7[3].TIMER_b.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/Timer.sv:73$2784: $auto$alumacc.cc:485:replace_alu$191990
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\generatorInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:30$1610: $auto$alumacc.cc:485:replace_alu$191993
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\generatorInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:37$1613: $auto$alumacc.cc:485:replace_alu$191996
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:106$2863: $auto$alumacc.cc:485:replace_alu$191999
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:74$2838: $auto$alumacc.cc:485:replace_alu$192002
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:88$2855: $auto$alumacc.cc:485:replace_alu$192005
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2845: $auto$alumacc.cc:485:replace_alu$192008
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\txInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:65$2877: $auto$alumacc.cc:485:replace_alu$192011
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\generatorInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:30$1610: $auto$alumacc.cc:485:replace_alu$192014
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\generatorInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:37$1613: $auto$alumacc.cc:485:replace_alu$192017
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:106$2863: $auto$alumacc.cc:485:replace_alu$192020
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:74$2838: $auto$alumacc.cc:485:replace_alu$192023
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:88$2855: $auto$alumacc.cc:485:replace_alu$192026
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2845: $auto$alumacc.cc:485:replace_alu$192029
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\txInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:65$2877: $auto$alumacc.cc:485:replace_alu$192032
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\generatorInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:30$1610: $auto$alumacc.cc:485:replace_alu$192035
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\generatorInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:37$1613: $auto$alumacc.cc:485:replace_alu$192038
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:106$2863: $auto$alumacc.cc:485:replace_alu$192041
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:74$2838: $auto$alumacc.cc:485:replace_alu$192044
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:88$2855: $auto$alumacc.cc:485:replace_alu$192047
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2845: $auto$alumacc.cc:485:replace_alu$192050
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\txInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:65$2877: $auto$alumacc.cc:485:replace_alu$192053
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\generatorInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:30$1610: $auto$alumacc.cc:485:replace_alu$192056
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\generatorInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/BaudRateGenerator.sv:37$1613: $auto$alumacc.cc:485:replace_alu$192059
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:106$2863: $auto$alumacc.cc:485:replace_alu$192062
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:74$2838: $auto$alumacc.cc:485:replace_alu$192065
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:88$2855: $auto$alumacc.cc:485:replace_alu$192068
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$neg$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:0$2845: $auto$alumacc.cc:485:replace_alu$192071
  creating $alu cell for $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\txInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:65$2877: $auto$alumacc.cc:485:replace_alu$192074
  creating $alu cell for $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$add$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:234$167: $auto$alumacc.cc:485:replace_alu$192077
  creating $alu cell for $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$sub$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:479$189: $auto$alumacc.cc:485:replace_alu$192080
  creating $alu cell for $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$sub$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:499$196: $auto$alumacc.cc:485:replace_alu$192083
  creating $alu cell for $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$sub$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:532$208: $auto$alumacc.cc:485:replace_alu$192086
  creating $alu cell for $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$sub$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:562$218: $auto$alumacc.cc:485:replace_alu$192089
  created 305 $alu and 0 $macc cells.

88. Executing SHARE pass (SAT-based resource sharing).
Found 11 cells in module user_project_wrapper that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\soc_i.\i_reg_file.$memrd$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:41$399 ($memrd):
    Found 1 activation_patterns using ctrl signal $flatten\soc_i.\i_reg_file.$ne$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:41$398_Y.
    Found 1 candidates: $flatten\soc_i.\i_reg_file.$memrd$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:40$396
    Analyzing resource sharing with $flatten\soc_i.\i_reg_file.$memrd$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:40$396 ($memrd):
      Found 1 activation_patterns using ctrl signal $flatten\soc_i.\i_reg_file.$ne$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:40$395_Y.
      Activation pattern for cell $flatten\soc_i.\i_reg_file.$memrd$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:41$399: $flatten\soc_i.\i_reg_file.$ne$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:41$398_Y = 1'1
      Activation pattern for cell $flatten\soc_i.\i_reg_file.$memrd$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:40$396: $flatten\soc_i.\i_reg_file.$ne$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:40$395_Y = 1'1
      Size of SAT problem: 0 cells, 7124 variables, 16979 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $flatten\soc_i.\i_reg_file.$ne$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:41$398_Y $flatten\soc_i.\i_reg_file.$ne$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:40$395_Y } = 2'11
  Analyzing resource sharing options for $flatten\soc_i.\i_reg_file.$memrd$\RF$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:40$396 ($memrd):
    Found 1 activation_patterns using ctrl signal $flatten\soc_i.\i_reg_file.$ne$./designs/CARPSoC/clam-soc/core/rtl/core/modules/reg_file.sv:40$395_Y.
    No candidates found.
  Analyzing resource sharing options for $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149 ($memrd):
    Found 1 activation_patterns using ctrl signal \io_in [8].
    Found 1 candidates: $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145
    Analyzing resource sharing with $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145 ($memrd):
      Found 1 activation_patterns using ctrl signal \io_in [8].
      Activation pattern for cell $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149: \io_in [8] = 1'0
      Activation pattern for cell $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145: \io_in [8] = 1'0
      Size of SAT problem: 0 cells, 5 variables, 9 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: \io_in [8] = 1'0
  Analyzing resource sharing options for $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145 ($memrd):
    Found 1 activation_patterns using ctrl signal \io_in [8].
    No candidates found.
  Analyzing resource sharing options for $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148 ($memrd):
    Found 1 activation_patterns using ctrl signal \io_in [8].
    Found 1 candidates: $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144
    Analyzing resource sharing with $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144 ($memrd):
      Found 1 activation_patterns using ctrl signal \io_in [8].
      Activation pattern for cell $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148: \io_in [8] = 1'1
      Activation pattern for cell $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144: \io_in [8] = 1'1
      Size of SAT problem: 0 cells, 5 variables, 9 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: \io_in [8] = 1'1
  Analyzing resource sharing options for $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144 ($memrd):
    Found 1 activation_patterns using ctrl signal \io_in [8].
    No candidates found.
  Analyzing resource sharing options for $flatten\soc_i.\i_core.\i_exec_stage.\i_alu.$sshr$./designs/CARPSoC/clam-soc/core/rtl/core/modules/alu.sv:41$234 ($sshr):
    Found 1 activation_patterns using ctrl signal $flatten\soc_i.\i_core.\i_exec_stage.\i_alu.$procmux$185255_CMP.
    No candidates found.
  Analyzing resource sharing options for $flatten\soc_i.\i_core.\i_exec_stage.\i_alu.$shr$./designs/CARPSoC/clam-soc/core/rtl/core/modules/alu.sv:39$232 ($shr):
    Found 1 activation_patterns using ctrl signal $flatten\soc_i.\i_core.\i_exec_stage.\i_alu.$procmux$185257_CMP.
    No candidates found.
  Analyzing resource sharing options for $flatten\soc_i.\i_core.\i_exec_stage.\i_alu.$shl$./designs/CARPSoC/clam-soc/core/rtl/core/modules/alu.sv:40$233 ($shl):
    Found 1 activation_patterns using ctrl signal $flatten\soc_i.\i_core.\i_exec_stage.\i_alu.$procmux$185256_CMP.
    No candidates found.
  Analyzing resource sharing options for $flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$mem.cc:273:emit$7380 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$eq$./designs/CARPSoC/clam-soc/core/rtl/core/modules/decoder.sv:208$317_Y.
    No candidates found.
  Analyzing resource sharing options for $flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$mem.cc:273:emit$7376 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$procmux$184929_CMP.
    No candidates found.

89. Executing OPT pass (performing simple optimizations).

89.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~33 debug messages>

89.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~23 debug messages>
Removed a total of 5 cells.

89.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Giving up (too many iterations)
Removed 0 multiplexer ports.
<suppressed ~2263 debug messages>

89.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
Performed a total of 0 changes.

89.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

89.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$190437 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[0][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[0] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190436 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[1][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[1] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190435 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[2][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[2] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190434 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[3][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[3] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190433 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[4][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[4] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190432 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[5][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[5] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190431 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[6][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[6] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190430 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[7][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[7] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190429 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[8][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[8] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190428 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[9][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[9] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190427 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[10][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[10] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190426 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[11][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[11] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190425 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[12][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[12] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190424 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[13][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[13] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190423 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[14][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[14] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190422 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[15][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[15] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190421 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[16][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[16] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190420 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[17][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[17] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190419 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[18][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[18] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190418 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[19][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[19] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190417 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[20][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[20] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190416 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[21][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[21] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190415 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[22][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[22] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190414 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[23][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[23] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190413 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[24][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[24] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190412 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[25][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[25] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190411 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[26][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[26] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190410 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[27][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[27] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190409 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[28][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[28] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190408 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[29][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[29] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190407 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[30][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[30] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190406 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[31][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[31] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190405 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[32][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[32] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190404 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[33][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[33] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190403 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[34][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[34] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190402 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[35][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[35] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190401 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[36][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[36] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190400 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[37][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[37] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190399 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[38][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[38] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190398 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[39][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[39] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190397 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[40][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[40] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190396 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[41][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[41] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190395 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[42][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[42] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190394 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[43][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[43] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190393 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[44][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[44] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190392 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[45][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[45] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190391 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[46][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[46] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190390 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[47][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[47] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190389 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[48][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[48] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190388 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[49][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[49] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190387 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[50][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[50] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190386 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[51][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[51] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190385 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[52][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[52] [31]).
Adding EN signal on $auto$ff.cc:266:slice$190384 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_interrupt_queue.$2\inter_queue[53][31:0] [31], Q = \soc_i.i_peripheral_interrupt_queue.inter_queue[53] [31]).

89.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 2 unused cells and 79 unused wires.
<suppressed ~3 debug messages>

89.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

89.9. Rerunning OPT passes. (Maybe there is more to do..)

89.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Giving up (too many iterations)
Removed 0 multiplexer ports.
<suppressed ~2263 debug messages>

89.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
Performed a total of 0 changes.

89.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~477 debug messages>
Removed a total of 159 cells.

89.13. Executing OPT_DFF pass (perform DFF optimizations).

89.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 0 unused cells and 159 unused wires.
<suppressed ~1 debug messages>

89.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

89.16. Rerunning OPT passes. (Maybe there is more to do..)

89.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Giving up (too many iterations)
Removed 0 multiplexer ports.
<suppressed ~2263 debug messages>

89.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
Performed a total of 0 changes.

89.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

89.20. Executing OPT_DFF pass (perform DFF optimizations).

89.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..

89.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

89.23. Finished OPT passes. (There is nothing left to do.)

90. Executing MEMORY pass.

90.1. Executing OPT_MEM pass (optimize memories).
user_project_wrapper.soc_i.i_memory_interface_unit.i_bootloader.copy_rom: removing const-1 lane 0
user_project_wrapper.soc_i.i_memory_interface_unit.i_bootloader.copy_rom: removing const-1 lane 1
user_project_wrapper.soc_i.i_memory_interface_unit.i_bootloader.copy_rom: removing const-0 lane 3
user_project_wrapper.soc_i.i_memory_interface_unit.i_bootloader.copy_rom: removing const-0 lane 14
user_project_wrapper.soc_i.i_memory_interface_unit.i_bootloader.copy_rom: removing const-0 lane 19
user_project_wrapper.soc_i.i_memory_interface_unit.i_bootloader.jump_rom: removing const-1 lane 0
user_project_wrapper.soc_i.i_memory_interface_unit.i_bootloader.jump_rom: removing const-1 lane 1
user_project_wrapper.soc_i.i_memory_interface_unit.i_bootloader.jump_rom: removing const-0 lane 3
user_project_wrapper.soc_i.i_memory_interface_unit.i_bootloader.jump_rom: removing const-0 lane 9
user_project_wrapper.soc_i.i_memory_interface_unit.i_bootloader.jump_rom: removing const-0 lane 11
user_project_wrapper.soc_i.i_memory_interface_unit.i_bootloader.jump_rom: removing const-0 lane 12
user_project_wrapper.soc_i.i_memory_interface_unit.i_bootloader.jump_rom: removing const-0 lane 13
user_project_wrapper.soc_i.i_memory_interface_unit.i_bootloader.jump_rom: removing const-0 lane 14
user_project_wrapper.soc_i.i_memory_interface_unit.i_bootloader.jump_rom: removing const-0 lane 17
user_project_wrapper.soc_i.i_memory_interface_unit.i_bootloader.jump_rom: removing const-0 lane 19
user_project_wrapper.soc_i.i_memory_interface_unit.i_bootloader.jump_rom: removing const-0 lane 20
user_project_wrapper.soc_i.i_memory_interface_unit.i_bootloader.jump_rom: removing const-0 lane 21
user_project_wrapper.soc_i.i_memory_interface_unit.i_bootloader.jump_rom: removing const-0 lane 22
user_project_wrapper.soc_i.i_memory_interface_unit.i_bootloader.jump_rom: removing const-0 lane 23
user_project_wrapper.soc_i.i_memory_interface_unit.i_bootloader.jump_rom: removing const-0 lane 24
user_project_wrapper.soc_i.i_memory_interface_unit.i_bootloader.jump_rom: removing const-0 lane 25
user_project_wrapper.soc_i.i_memory_interface_unit.i_bootloader.jump_rom: removing const-0 lane 26
user_project_wrapper.soc_i.i_memory_interface_unit.i_bootloader.jump_rom: removing const-0 lane 27
user_project_wrapper.soc_i.i_memory_interface_unit.i_bootloader.jump_rom: removing const-0 lane 28
user_project_wrapper.soc_i.i_memory_interface_unit.i_bootloader.jump_rom: removing const-0 lane 30
user_project_wrapper.soc_i.i_memory_interface_unit.i_bootloader.jump_rom: removing const-0 lane 31
user_project_wrapper.soc_i.sram.sram_d_read_vec: removing const-x lane 0
user_project_wrapper.soc_i.sram.sram_d_read_vec: removing const-x lane 1
user_project_wrapper.soc_i.sram.sram_d_read_vec: removing const-x lane 2
user_project_wrapper.soc_i.sram.sram_d_read_vec: removing const-x lane 3
user_project_wrapper.soc_i.sram.sram_d_read_vec: removing const-x lane 4
user_project_wrapper.soc_i.sram.sram_d_read_vec: removing const-x lane 5
user_project_wrapper.soc_i.sram.sram_d_read_vec: removing const-x lane 6
user_project_wrapper.soc_i.sram.sram_d_read_vec: removing const-x lane 7
user_project_wrapper.soc_i.sram.sram_d_read_vec: removing const-x lane 8
user_project_wrapper.soc_i.sram.sram_d_read_vec: removing const-x lane 9
user_project_wrapper.soc_i.sram.sram_d_read_vec: removing const-x lane 10
user_project_wrapper.soc_i.sram.sram_d_read_vec: removing const-x lane 11
user_project_wrapper.soc_i.sram.sram_d_read_vec: removing const-x lane 12
user_project_wrapper.soc_i.sram.sram_d_read_vec: removing const-x lane 13
user_project_wrapper.soc_i.sram.sram_d_read_vec: removing const-x lane 14
user_project_wrapper.soc_i.sram.sram_d_read_vec: removing const-x lane 15
user_project_wrapper.soc_i.sram.sram_d_read_vec: removing const-x lane 16
user_project_wrapper.soc_i.sram.sram_d_read_vec: removing const-x lane 17
user_project_wrapper.soc_i.sram.sram_d_read_vec: removing const-x lane 18
user_project_wrapper.soc_i.sram.sram_d_read_vec: removing const-x lane 19
user_project_wrapper.soc_i.sram.sram_d_read_vec: removing const-x lane 20
user_project_wrapper.soc_i.sram.sram_d_read_vec: removing const-x lane 21
user_project_wrapper.soc_i.sram.sram_d_read_vec: removing const-x lane 22
user_project_wrapper.soc_i.sram.sram_d_read_vec: removing const-x lane 23
user_project_wrapper.soc_i.sram.sram_d_read_vec: removing const-x lane 24
user_project_wrapper.soc_i.sram.sram_d_read_vec: removing const-x lane 25
user_project_wrapper.soc_i.sram.sram_d_read_vec: removing const-x lane 26
user_project_wrapper.soc_i.sram.sram_d_read_vec: removing const-x lane 27
user_project_wrapper.soc_i.sram.sram_d_read_vec: removing const-x lane 28
user_project_wrapper.soc_i.sram.sram_d_read_vec: removing const-x lane 29
user_project_wrapper.soc_i.sram.sram_d_read_vec: removing const-x lane 30
user_project_wrapper.soc_i.sram.sram_d_read_vec: removing const-x lane 31
user_project_wrapper.soc_i.sram.sram_i_read_vec: removing const-x lane 0
user_project_wrapper.soc_i.sram.sram_i_read_vec: removing const-x lane 1
user_project_wrapper.soc_i.sram.sram_i_read_vec: removing const-x lane 2
user_project_wrapper.soc_i.sram.sram_i_read_vec: removing const-x lane 3
user_project_wrapper.soc_i.sram.sram_i_read_vec: removing const-x lane 4
user_project_wrapper.soc_i.sram.sram_i_read_vec: removing const-x lane 5
user_project_wrapper.soc_i.sram.sram_i_read_vec: removing const-x lane 6
user_project_wrapper.soc_i.sram.sram_i_read_vec: removing const-x lane 7
user_project_wrapper.soc_i.sram.sram_i_read_vec: removing const-x lane 8
user_project_wrapper.soc_i.sram.sram_i_read_vec: removing const-x lane 9
user_project_wrapper.soc_i.sram.sram_i_read_vec: removing const-x lane 10
user_project_wrapper.soc_i.sram.sram_i_read_vec: removing const-x lane 11
user_project_wrapper.soc_i.sram.sram_i_read_vec: removing const-x lane 12
user_project_wrapper.soc_i.sram.sram_i_read_vec: removing const-x lane 13
user_project_wrapper.soc_i.sram.sram_i_read_vec: removing const-x lane 14
user_project_wrapper.soc_i.sram.sram_i_read_vec: removing const-x lane 15
user_project_wrapper.soc_i.sram.sram_i_read_vec: removing const-x lane 16
user_project_wrapper.soc_i.sram.sram_i_read_vec: removing const-x lane 17
user_project_wrapper.soc_i.sram.sram_i_read_vec: removing const-x lane 18
user_project_wrapper.soc_i.sram.sram_i_read_vec: removing const-x lane 19
user_project_wrapper.soc_i.sram.sram_i_read_vec: removing const-x lane 20
user_project_wrapper.soc_i.sram.sram_i_read_vec: removing const-x lane 21
user_project_wrapper.soc_i.sram.sram_i_read_vec: removing const-x lane 22
user_project_wrapper.soc_i.sram.sram_i_read_vec: removing const-x lane 23
user_project_wrapper.soc_i.sram.sram_i_read_vec: removing const-x lane 24
user_project_wrapper.soc_i.sram.sram_i_read_vec: removing const-x lane 25
user_project_wrapper.soc_i.sram.sram_i_read_vec: removing const-x lane 26
user_project_wrapper.soc_i.sram.sram_i_read_vec: removing const-x lane 27
user_project_wrapper.soc_i.sram.sram_i_read_vec: removing const-x lane 28
user_project_wrapper.soc_i.sram.sram_i_read_vec: removing const-x lane 29
user_project_wrapper.soc_i.sram.sram_i_read_vec: removing const-x lane 30
user_project_wrapper.soc_i.sram.sram_i_read_vec: removing const-x lane 31
Performed a total of 4 transformations.

90.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

90.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing user_project_wrapper.soc_i.i_reg_file.RF write port 0.

90.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

90.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\soc_i.i_memory_interface_unit.i_bootloader.copy_rom'[0] in module `\user_project_wrapper': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\soc_i.i_memory_interface_unit.i_bootloader.copy_rom'[1] in module `\user_project_wrapper': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\soc_i.i_memory_interface_unit.i_bootloader.jump_rom'[0] in module `\user_project_wrapper': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\soc_i.i_memory_interface_unit.i_bootloader.jump_rom'[1] in module `\user_project_wrapper': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\soc_i.i_reg_file.RF'[0] in module `\user_project_wrapper': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\soc_i.i_reg_file.RF'[1] in module `\user_project_wrapper': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375'[0] in module `\user_project_wrapper': no output FF found.
Checking read port `$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379'[0] in module `\user_project_wrapper': no output FF found.
Checking read port address `\soc_i.i_memory_interface_unit.i_bootloader.copy_rom'[0] in module `\user_project_wrapper': no address FF found.
Checking read port address `\soc_i.i_memory_interface_unit.i_bootloader.copy_rom'[1] in module `\user_project_wrapper': no address FF found.
Checking read port address `\soc_i.i_memory_interface_unit.i_bootloader.jump_rom'[0] in module `\user_project_wrapper': no address FF found.
Checking read port address `\soc_i.i_memory_interface_unit.i_bootloader.jump_rom'[1] in module `\user_project_wrapper': no address FF found.
Checking read port address `\soc_i.i_reg_file.RF'[0] in module `\user_project_wrapper': no address FF found.
Checking read port address `\soc_i.i_reg_file.RF'[1] in module `\user_project_wrapper': no address FF found.
Checking read port address `$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375'[0] in module `\user_project_wrapper': no address FF found.
Checking read port address `$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379'[0] in module `\user_project_wrapper': no address FF found.

90.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 0 unused cells and 48 unused wires.
<suppressed ~1 debug messages>

90.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory user_project_wrapper.soc_i.i_memory_interface_unit.i_bootloader.copy_rom by address:
Consolidating read ports of memory user_project_wrapper.soc_i.i_memory_interface_unit.i_bootloader.jump_rom by address:
Consolidating read ports of memory user_project_wrapper.soc_i.i_reg_file.RF by address:

90.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

90.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..

90.10. Executing MEMORY_COLLECT pass (generating $mem cells).

91. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..

92. Executing OPT pass (performing simple optimizations).

92.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~20768 debug messages>

92.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~416 debug messages>
Removed a total of 138 cells.

92.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$187989 ($dffe) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk9[1].UART_b.data, Q = \soc_i.i_peripheral_unit.genblk9[1].UART_b.txInst.data, rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$188196 ($dffe) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk6[1].PWM_b.\pg1.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:115$5763_Y [8], Q = \soc_i.i_peripheral_unit.genblk6[1].PWM_b.pg1.seq_cntr [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$188196 ($dffe) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk6[1].PWM_b.\pg1.$procmux$21697_Y [7:0], Q = \soc_i.i_peripheral_unit.genblk6[1].PWM_b.pg1.seq_cntr [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$187919 ($dffe) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\txInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:65$2877_Y, Q = \soc_i.i_peripheral_unit.genblk9[2].UART_b.txInst.bitIdx, rval = 3'000).
Adding SRST signal on $auto$ff.cc:266:slice$190383 ($sdffce) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.pin_mux.PIN_24.in_demux.DEMUX_IN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.DOUT [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$190383 ($sdffce) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.pin_mux.PIN_23.in_demux.DEMUX_IN, Q = \soc_i.i_peripheral_unit.P_REG_FILE.DOUT [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$187852 ($dffe) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\txInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:65$2877_Y, Q = \soc_i.i_peripheral_unit.genblk9[3].UART_b.txInst.bitIdx, rval = 3'000).
Adding SRST signal on $auto$ff.cc:266:slice$190473 ($sdff) from module user_project_wrapper (D = { $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [24] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [22] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [20] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [17] }, Q = { \soc_i.i_memory_interface_unit.i_bootloader.imem_rdata_o [24] \soc_i.i_memory_interface_unit.i_bootloader.imem_rdata_o [22] \soc_i.i_memory_interface_unit.i_bootloader.imem_rdata_o [20] \soc_i.i_memory_interface_unit.i_bootloader.imem_rdata_o [17] }, rval = 4'0000).
Removing always-active EN on $auto$ff.cc:266:slice$190466 ($sdffe) from module user_project_wrapper.
Adding SRST signal on $auto$ff.cc:266:slice$190478 ($sdff) from module user_project_wrapper (D = { $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [24] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [22] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [20] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [17] }, Q = { \soc_i.i_memory_interface_unit.i_bootloader.dmem_rdata_o [24] \soc_i.i_memory_interface_unit.i_bootloader.dmem_rdata_o [22] \soc_i.i_memory_interface_unit.i_bootloader.dmem_rdata_o [20] \soc_i.i_memory_interface_unit.i_bootloader.dmem_rdata_o [17] }, rval = 4'0000).
Adding SRST signal on $auto$ff.cc:266:slice$188056 ($dffe) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk9[0].UART_b.data, Q = \soc_i.i_peripheral_unit.genblk9[0].UART_b.txInst.data, rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$188053 ($dffe) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\txInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:65$2877_Y, Q = \soc_i.i_peripheral_unit.genblk9[0].UART_b.txInst.bitIdx, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$189587 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19848_Y [20:0], Q = \soc_i.i_peripheral_unit.genblk11[0].SCG_b.step_accum [20:0]).
Adding EN signal on $auto$ff.cc:266:slice$189245 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19848_Y [20:0], Q = \soc_i.i_peripheral_unit.genblk11[3].SCG_b.step_accum [20:0]).
Adding SRST signal on $auto$ff.cc:266:slice$187922 ($dffe) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk9[2].UART_b.data, Q = \soc_i.i_peripheral_unit.genblk9[2].UART_b.txInst.data, rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$188205 ($dffe) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk6[0].PWM_b.\pg1.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:115$5763_Y [8], Q = \soc_i.i_peripheral_unit.genblk6[0].PWM_b.pg1.seq_cntr [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$188205 ($dffe) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk6[0].PWM_b.\pg1.$procmux$21697_Y [7:0], Q = \soc_i.i_peripheral_unit.genblk6[0].PWM_b.pg1.seq_cntr [7:0], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$187635 ($dffe) from module user_project_wrapper (D = $auto$wreduce.cc:455:run$190734 [1:0], Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.rd_addr [1:0]).
Adding EN signal on $auto$ff.cc:266:slice$189359 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19848_Y [20:0], Q = \soc_i.i_peripheral_unit.genblk11[2].SCG_b.step_accum [20:0]).
Adding SRST signal on $auto$ff.cc:266:slice$188187 ($dffe) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk6[2].PWM_b.\pg1.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:115$5763_Y [8], Q = \soc_i.i_peripheral_unit.genblk6[2].PWM_b.pg1.seq_cntr [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$188187 ($dffe) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk6[2].PWM_b.\pg1.$procmux$21697_Y [7:0], Q = \soc_i.i_peripheral_unit.genblk6[2].PWM_b.pg1.seq_cntr [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$188178 ($dffe) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk6[3].PWM_b.\pg1.$sub$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/pulse_gen.sv:115$5763_Y [8], Q = \soc_i.i_peripheral_unit.genblk6[3].PWM_b.pg1.seq_cntr [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$188178 ($dffe) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk6[3].PWM_b.\pg1.$procmux$21697_Y [7:0], Q = \soc_i.i_peripheral_unit.genblk6[3].PWM_b.pg1.seq_cntr [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$187986 ($dffe) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\txInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Transmitter.sv:65$2877_Y, Q = \soc_i.i_peripheral_unit.genblk9[1].UART_b.txInst.bitIdx, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$189473 ($sdff) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19848_Y [20:0], Q = \soc_i.i_peripheral_unit.genblk11[1].SCG_b.step_accum [20:0]).
Adding SRST signal on $auto$ff.cc:266:slice$187855 ($dffe) from module user_project_wrapper (D = \soc_i.i_peripheral_unit.genblk9[3].UART_b.data, Q = \soc_i.i_peripheral_unit.genblk9[3].UART_b.txInst.data, rval = 8'00000000).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$190466 ($sdff) from module user_project_wrapper.

92.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 194 unused cells and 20564 unused wires.
<suppressed ~199 debug messages>

92.5. Rerunning OPT passes. (Removed registers in this run.)

92.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~33 debug messages>

92.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

92.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$190488 ($sdff) from module user_project_wrapper (D = \soc_i.i_core.i_hazard_unit.PS [1], Q = \soc_i.i_core.i_hazard_unit.PS [2], rval = 1'0).

92.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 379 unused cells and 471 unused wires.
<suppressed ~556 debug messages>

92.10. Rerunning OPT passes. (Removed registers in this run.)

92.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~84 debug messages>

92.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

92.13. Executing OPT_DFF pass (perform DFF optimizations).

92.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

92.15. Finished fast OPT passes.

93. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375 in module \user_project_wrapper:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379 in module \user_project_wrapper:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \soc_i.i_memory_interface_unit.i_bootloader.copy_rom in module \user_project_wrapper:
  created 47 $dff cells and 0 static cells of width 27.
  read interface: 0 $dff and 126 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \soc_i.i_memory_interface_unit.i_bootloader.jump_rom in module \user_project_wrapper:
  created 47 $dff cells and 0 static cells of width 11.
  read interface: 0 $dff and 126 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \soc_i.i_reg_file.RF in module \user_project_wrapper:
  created 32 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 62 $mux cells.
  write interface: 32 write mux blocks.

94. Executing OPT pass (performing simple optimizations).

94.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~272 debug messages>

94.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

94.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3567 debug messages>

94.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
    New input vector for $reduce_and cell $auto$opt_dff.cc:254:combine_resets$193260: { $auto$rtlil.cc:2399:Not$191197 \io_in [8:7] }
    New input vector for $reduce_and cell $auto$opt_dff.cc:254:combine_resets$193256: { $auto$rtlil.cc:2399:Not$191208 \io_in [8:7] }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$193295: { $auto$opt_dff.cc:194:make_patterns_logic$193292 $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$logic_and$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:232$166_Y $auto$rtlil.cc:2399:Not$187617 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][5][23]$194152:
      Old ports: A=11'00000000010, B=11'x, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][11]$b$194070
      New ports: A=2'10, B=2'x, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][11]$b$194070 [1:0]
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][11]$b$194070 [10:2] = { $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][11]$b$194070 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][11]$b$194070 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][11]$b$194070 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][11]$b$194070 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][11]$b$194070 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][11]$b$194070 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][11]$b$194070 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][11]$b$194070 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][11]$b$194070 [0] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][5][0]$194083:
      Old ports: A=11'10001110111, B=11'01110001101, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][0]$a$194036
      New ports: A=2'01, B=2'10, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][0]$a$194036 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][0]$a$194036 [1] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][0]$a$194036 [10:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][0]$a$194036 [2] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][0]$a$194036 [0] } = { $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][0]$a$194036 [1] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][0]$a$194036 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][0]$a$194036 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][0]$a$194036 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][0]$a$194036 [1] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][0]$a$194036 [1] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][0]$a$194036 [1] 2'11 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][5][23]$193963:
      Old ports: A=11'00000000010, B=11'x, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][11]$b$193881
      New ports: A=2'10, B=2'x, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][11]$b$193881 [1:0]
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][11]$b$193881 [10:2] = { $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][11]$b$193881 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][11]$b$193881 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][11]$b$193881 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][11]$b$193881 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][11]$b$193881 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][11]$b$193881 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][11]$b$193881 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][11]$b$193881 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][11]$b$193881 [0] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][5][0]$193894:
      Old ports: A=11'10001110111, B=11'01110001101, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][0]$a$193847
      New ports: A=2'01, B=2'10, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][0]$a$193847 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][0]$a$193847 [1] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][0]$a$193847 [10:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][0]$a$193847 [2] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][0]$a$193847 [0] } = { $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][0]$a$193847 [1] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][0]$a$193847 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][0]$a$193847 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][0]$a$193847 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][0]$a$193847 [1] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][0]$a$193847 [1] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][0]$a$193847 [1] 2'11 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][5][23]$193774:
      Old ports: A=27'000000000000000000000000010, B=27'x, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$b$193692
      New ports: A=2'10, B=2'x, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$b$193692 [1:0]
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$b$193692 [26:2] = { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$b$193692 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$b$193692 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$b$193692 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$b$193692 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$b$193692 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$b$193692 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$b$193692 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$b$193692 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$b$193692 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$b$193692 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$b$193692 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$b$193692 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$b$193692 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$b$193692 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$b$193692 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$b$193692 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$b$193692 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$b$193692 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$b$193692 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$b$193692 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$b$193692 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$b$193692 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$b$193692 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$b$193692 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$b$193692 [0] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][5][22]$193771:
      Old ports: A=27'000000000000111100000001101, B=27'000000000000000000000000010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$a$193691
      New ports: A=2'01, B=2'10, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$a$193691 [1:0]
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$a$193691 [26:2] = { 12'000000000000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$a$193691 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$a$193691 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$a$193691 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$a$193691 [0] 7'0000000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$a$193691 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$a$193691 [0] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][5][20]$193765:
      Old ports: A=27'111111100000110101011011100, B=27'100000000000000000011110111, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][10]$a$193688
      New ports: A=2'10, B=2'01, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][10]$a$193688 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][10]$a$193688 [0] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][10]$a$193688 [26:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][10]$a$193688 [2:1] } = { 1'1 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][10]$a$193688 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][10]$a$193688 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][10]$a$193688 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][10]$a$193688 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][10]$a$193688 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][10]$a$193688 [3] 5'00000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][10]$a$193688 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][10]$a$193688 [3] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][10]$a$193688 [3] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][10]$a$193688 [3] 3'011 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][10]$a$193688 [0] 2'11 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][10]$a$193688 [0] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][5][19]$193762:
      Old ports: A=27'000000000100110000011000010, B=27'111111111111110100011010010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$b$193686
      New ports: A=1'0, B=1'1, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$b$193686 [4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$b$193686 [26:5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$b$193686 [3:0] } = { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$b$193686 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$b$193686 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$b$193686 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$b$193686 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$b$193686 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$b$193686 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$b$193686 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$b$193686 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$b$193686 [4] 1'1 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$b$193686 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$b$193686 [4] 3'110 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$b$193686 [4] 10'0001100010 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][5][18]$193759:
      Old ports: A=27'000000001110110010000000100, B=27'000000000100101100010110010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$a$193685
      New ports: A=2'10, B=2'01, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$a$193685 [2:1]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$a$193685 [26:3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$a$193685 [0] } = { 8'00000000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$a$193685 [2] 1'1 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$a$193685 [2] 2'01 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$a$193685 [2:1] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$a$193685 [1] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$a$193685 [2] 2'00 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$a$193685 [1] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$a$193685 [1] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$a$193685 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][5][17]$193756:
      Old ports: A=27'001000000000000000011010010, B=27'000000000000101110011100000, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][8]$b$193683
      New ports: A=2'01, B=2'10, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][8]$b$193683 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][8]$b$193683 [1] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][8]$b$193683 [26:6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][8]$b$193683 [4:2] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][8]$b$193683 [0] } = { 2'00 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][8]$b$193683 [1] 9'000000000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][8]$b$193683 [5] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][8]$b$193683 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][8]$b$193683 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][8]$b$193683 [5] 4'0011 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][8]$b$193683 [1] 3'000 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][5][16]$193753:
      Old ports: A=27'100000000000000000011000111, B=27'000000000000000000000000010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][8]$a$193682
      New ports: A=1'1, B=1'0, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][8]$a$193682 [0]
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][8]$a$193682 [26:1] = { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][8]$a$193682 [0] 18'000000000000000000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][8]$a$193682 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][8]$a$193682 [0] 3'000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][8]$a$193682 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][5][15]$193750:
      Old ports: A=27'000000000000000000111110010, B=27'001000000000000000010110111, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][7]$b$193680
      New ports: A=2'10, B=2'01, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][7]$b$193680 [6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][7]$b$193680 [0] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][7]$b$193680 [26:7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][7]$b$193680 [5:1] } = { 2'00 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][7]$b$193680 [0] 15'000000000000000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][7]$b$193680 [6] 4'1110 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][7]$b$193680 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][5][14]$193747:
      Old ports: A=27'000000000000000000111010010, B=27'000000000000000000111100010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][7]$a$193679
      New ports: A=2'01, B=2'10, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][7]$a$193679 [5:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][7]$a$193679 [26:6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][7]$a$193679 [3:0] } = 25'0000000000000000001110010
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][5][13]$193744:
      Old ports: A=27'000000000000000000110110010, B=27'000000000000000000111000010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][6]$b$193677
      New ports: A=2'01, B=2'10, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][6]$b$193677 [6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][6]$b$193677 [4] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][6]$b$193677 [26:7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][6]$b$193677 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][6]$b$193677 [3:0] } = { 20'00000000000000000011 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][6]$b$193677 [4] 4'0010 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][5][12]$193741:
      Old ports: A=27'000000000000000000110010010, B=27'000000000000000000110100010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][6]$a$193676
      New ports: A=2'01, B=2'10, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][6]$a$193676 [5:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][6]$a$193676 [26:6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][6]$a$193676 [3:0] } = 25'0000000000000000001100010
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][5][11]$193738:
      Old ports: A=27'000000000000000000101110010, B=27'000000000000000000110000010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][5]$b$193674
      New ports: A=2'01, B=2'10, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][5]$b$193674 [7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][5]$b$193674 [4] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][5]$b$193674 [26:8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][5]$b$193674 [6:5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][5]$b$193674 [3:0] } = { 19'0000000000000000001 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][5]$b$193674 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][5]$b$193674 [4] 4'0010 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][5][10]$193735:
      Old ports: A=27'000000000000000000101010010, B=27'000000000000000000101100010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][5]$a$193673
      New ports: A=2'01, B=2'10, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][5]$a$193673 [5:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][5]$a$193673 [26:6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][5]$a$193673 [3:0] } = 25'0000000000000000001010010
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][5][9]$193732:
      Old ports: A=27'000000000000000000100110010, B=27'000000000000000000101000010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][4]$b$193671
      New ports: A=2'01, B=2'10, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][4]$b$193671 [6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][4]$b$193671 [4] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][4]$b$193671 [26:7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][4]$b$193671 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][4]$b$193671 [3:0] } = { 20'00000000000000000010 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][4]$b$193671 [4] 4'0010 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][5][8]$193729:
      Old ports: A=27'000000000000000000100010010, B=27'000000000000000000100100010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][4]$a$193670
      New ports: A=2'01, B=2'10, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][4]$a$193670 [5:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][4]$a$193670 [26:6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][4]$a$193670 [3:0] } = 25'0000000000000000001000010
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][5][7]$193726:
      Old ports: A=27'000000000000000000011110010, B=27'000000000000000000100000010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][3]$b$193668
      New ports: A=2'01, B=2'10, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][3]$b$193668 [8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][3]$b$193668 [4] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][3]$b$193668 [26:9] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][3]$b$193668 [7:5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][3]$b$193668 [3:0] } = { 18'000000000000000000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][3]$b$193668 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][3]$b$193668 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][3]$b$193668 [4] 4'0010 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][5][6]$193723:
      Old ports: A=27'000000000000000000011010010, B=27'000000000000000000011100010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][3]$a$193667
      New ports: A=2'01, B=2'10, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][3]$a$193667 [5:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][3]$a$193667 [26:6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][3]$a$193667 [3:0] } = 25'0000000000000000000110010
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][5][5]$193720:
      Old ports: A=27'000000000000000000010110010, B=27'000000000000000000011000010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][2]$b$193665
      New ports: A=2'01, B=2'10, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][2]$b$193665 [6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][2]$b$193665 [4] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][2]$b$193665 [26:7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][2]$b$193665 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][2]$b$193665 [3:0] } = { 20'00000000000000000001 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][2]$b$193665 [4] 4'0010 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][5][4]$193717:
      Old ports: A=27'000000000000000000010010010, B=27'000000000000000000010100010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][2]$a$193664
      New ports: A=2'01, B=2'10, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][2]$a$193664 [5:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][2]$a$193664 [26:6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][2]$a$193664 [3:0] } = 25'0000000000000000000100010
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][5][3]$193714:
      Old ports: A=27'000000000000000000001110010, B=27'000000000000000000010000010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][1]$b$193662
      New ports: A=2'01, B=2'10, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][1]$b$193662 [7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][1]$b$193662 [4] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][1]$b$193662 [26:8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][1]$b$193662 [6:5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][1]$b$193662 [3:0] } = { 19'0000000000000000000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][1]$b$193662 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][1]$b$193662 [4] 4'0010 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][5][2]$193711:
      Old ports: A=27'000000000000000000001010010, B=27'000000000000000000001100010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][1]$a$193661
      New ports: A=2'01, B=2'10, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][1]$a$193661 [5:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][1]$a$193661 [26:6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][1]$a$193661 [3:0] } = 25'0000000000000000000010010
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][5][1]$193708:
      Old ports: A=27'000000000000000000000110010, B=27'000000000000000000001000010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$b$193659
      New ports: A=2'01, B=2'10, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$b$193659 [6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$b$193659 [4] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$b$193659 [26:7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$b$193659 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$b$193659 [3:0] } = { 20'00000000000000000000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$b$193659 [4] 4'0010 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][5][0]$193705:
      Old ports: A=27'000000000000000000000010010, B=27'000000000000000000000100010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$a$193658
      New ports: A=2'01, B=2'10, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$a$193658 [5:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$a$193658 [26:6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$a$193658 [3:0] } = 25'0000000000000000000000010
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][5][23]$193585:
      Old ports: A=27'000000000000000000000000010, B=27'x, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$b$193503
      New ports: A=2'10, B=2'x, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$b$193503 [1:0]
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$b$193503 [26:2] = { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$b$193503 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$b$193503 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$b$193503 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$b$193503 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$b$193503 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$b$193503 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$b$193503 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$b$193503 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$b$193503 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$b$193503 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$b$193503 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$b$193503 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$b$193503 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$b$193503 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$b$193503 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$b$193503 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$b$193503 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$b$193503 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$b$193503 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$b$193503 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$b$193503 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$b$193503 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$b$193503 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$b$193503 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$b$193503 [0] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][5][22]$193582:
      Old ports: A=27'000000000000111100000001101, B=27'000000000000000000000000010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$a$193502
      New ports: A=2'01, B=2'10, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$a$193502 [1:0]
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$a$193502 [26:2] = { 12'000000000000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$a$193502 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$a$193502 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$a$193502 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$a$193502 [0] 7'0000000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$a$193502 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$a$193502 [0] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][5][20]$193576:
      Old ports: A=27'111111100000110101011011100, B=27'100000000000000000011110111, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][10]$a$193499
      New ports: A=2'10, B=2'01, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][10]$a$193499 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][10]$a$193499 [0] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][10]$a$193499 [26:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][10]$a$193499 [2:1] } = { 1'1 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][10]$a$193499 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][10]$a$193499 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][10]$a$193499 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][10]$a$193499 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][10]$a$193499 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][10]$a$193499 [3] 5'00000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][10]$a$193499 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][10]$a$193499 [3] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][10]$a$193499 [3] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][10]$a$193499 [3] 3'011 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][10]$a$193499 [0] 2'11 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][10]$a$193499 [0] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][5][19]$193573:
      Old ports: A=27'000000000100110000011000010, B=27'111111111111110100011010010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$b$193497
      New ports: A=1'0, B=1'1, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$b$193497 [4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$b$193497 [26:5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$b$193497 [3:0] } = { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$b$193497 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$b$193497 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$b$193497 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$b$193497 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$b$193497 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$b$193497 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$b$193497 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$b$193497 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$b$193497 [4] 1'1 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$b$193497 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$b$193497 [4] 3'110 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$b$193497 [4] 10'0001100010 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][5][18]$193570:
      Old ports: A=27'000000001110110010000000100, B=27'000000000100101100010110010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$a$193496
      New ports: A=2'10, B=2'01, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$a$193496 [2:1]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$a$193496 [26:3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$a$193496 [0] } = { 8'00000000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$a$193496 [2] 1'1 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$a$193496 [2] 2'01 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$a$193496 [2:1] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$a$193496 [1] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$a$193496 [2] 2'00 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$a$193496 [1] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$a$193496 [1] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$a$193496 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][5][17]$193567:
      Old ports: A=27'001000000000000000011010010, B=27'000000000000101110011100000, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][8]$b$193494
      New ports: A=2'01, B=2'10, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][8]$b$193494 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][8]$b$193494 [1] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][8]$b$193494 [26:6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][8]$b$193494 [4:2] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][8]$b$193494 [0] } = { 2'00 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][8]$b$193494 [1] 9'000000000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][8]$b$193494 [5] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][8]$b$193494 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][8]$b$193494 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][8]$b$193494 [5] 4'0011 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][8]$b$193494 [1] 3'000 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][5][16]$193564:
      Old ports: A=27'100000000000000000011000111, B=27'000000000000000000000000010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][8]$a$193493
      New ports: A=1'1, B=1'0, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][8]$a$193493 [0]
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][8]$a$193493 [26:1] = { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][8]$a$193493 [0] 18'000000000000000000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][8]$a$193493 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][8]$a$193493 [0] 3'000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][8]$a$193493 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][5][15]$193561:
      Old ports: A=27'000000000000000000111110010, B=27'001000000000000000010110111, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][7]$b$193491
      New ports: A=2'10, B=2'01, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][7]$b$193491 [6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][7]$b$193491 [0] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][7]$b$193491 [26:7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][7]$b$193491 [5:1] } = { 2'00 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][7]$b$193491 [0] 15'000000000000000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][7]$b$193491 [6] 4'1110 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][7]$b$193491 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][5][14]$193558:
      Old ports: A=27'000000000000000000111010010, B=27'000000000000000000111100010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][7]$a$193490
      New ports: A=2'01, B=2'10, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][7]$a$193490 [5:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][7]$a$193490 [26:6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][7]$a$193490 [3:0] } = 25'0000000000000000001110010
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][5][13]$193555:
      Old ports: A=27'000000000000000000110110010, B=27'000000000000000000111000010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][6]$b$193488
      New ports: A=2'01, B=2'10, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][6]$b$193488 [6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][6]$b$193488 [4] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][6]$b$193488 [26:7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][6]$b$193488 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][6]$b$193488 [3:0] } = { 20'00000000000000000011 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][6]$b$193488 [4] 4'0010 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][5][12]$193552:
      Old ports: A=27'000000000000000000110010010, B=27'000000000000000000110100010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][6]$a$193487
      New ports: A=2'01, B=2'10, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][6]$a$193487 [5:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][6]$a$193487 [26:6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][6]$a$193487 [3:0] } = 25'0000000000000000001100010
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][5][11]$193549:
      Old ports: A=27'000000000000000000101110010, B=27'000000000000000000110000010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][5]$b$193485
      New ports: A=2'01, B=2'10, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][5]$b$193485 [7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][5]$b$193485 [4] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][5]$b$193485 [26:8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][5]$b$193485 [6:5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][5]$b$193485 [3:0] } = { 19'0000000000000000001 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][5]$b$193485 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][5]$b$193485 [4] 4'0010 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][5][10]$193546:
      Old ports: A=27'000000000000000000101010010, B=27'000000000000000000101100010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][5]$a$193484
      New ports: A=2'01, B=2'10, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][5]$a$193484 [5:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][5]$a$193484 [26:6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][5]$a$193484 [3:0] } = 25'0000000000000000001010010
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][5][9]$193543:
      Old ports: A=27'000000000000000000100110010, B=27'000000000000000000101000010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][4]$b$193482
      New ports: A=2'01, B=2'10, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][4]$b$193482 [6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][4]$b$193482 [4] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][4]$b$193482 [26:7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][4]$b$193482 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][4]$b$193482 [3:0] } = { 20'00000000000000000010 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][4]$b$193482 [4] 4'0010 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][5][8]$193540:
      Old ports: A=27'000000000000000000100010010, B=27'000000000000000000100100010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][4]$a$193481
      New ports: A=2'01, B=2'10, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][4]$a$193481 [5:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][4]$a$193481 [26:6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][4]$a$193481 [3:0] } = 25'0000000000000000001000010
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][5][7]$193537:
      Old ports: A=27'000000000000000000011110010, B=27'000000000000000000100000010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][3]$b$193479
      New ports: A=2'01, B=2'10, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][3]$b$193479 [8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][3]$b$193479 [4] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][3]$b$193479 [26:9] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][3]$b$193479 [7:5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][3]$b$193479 [3:0] } = { 18'000000000000000000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][3]$b$193479 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][3]$b$193479 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][3]$b$193479 [4] 4'0010 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][5][6]$193534:
      Old ports: A=27'000000000000000000011010010, B=27'000000000000000000011100010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][3]$a$193478
      New ports: A=2'01, B=2'10, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][3]$a$193478 [5:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][3]$a$193478 [26:6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][3]$a$193478 [3:0] } = 25'0000000000000000000110010
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][5][5]$193531:
      Old ports: A=27'000000000000000000010110010, B=27'000000000000000000011000010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][2]$b$193476
      New ports: A=2'01, B=2'10, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][2]$b$193476 [6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][2]$b$193476 [4] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][2]$b$193476 [26:7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][2]$b$193476 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][2]$b$193476 [3:0] } = { 20'00000000000000000001 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][2]$b$193476 [4] 4'0010 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][5][4]$193528:
      Old ports: A=27'000000000000000000010010010, B=27'000000000000000000010100010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][2]$a$193475
      New ports: A=2'01, B=2'10, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][2]$a$193475 [5:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][2]$a$193475 [26:6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][2]$a$193475 [3:0] } = 25'0000000000000000000100010
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][5][3]$193525:
      Old ports: A=27'000000000000000000001110010, B=27'000000000000000000010000010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][1]$b$193473
      New ports: A=2'01, B=2'10, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][1]$b$193473 [7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][1]$b$193473 [4] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][1]$b$193473 [26:8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][1]$b$193473 [6:5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][1]$b$193473 [3:0] } = { 19'0000000000000000000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][1]$b$193473 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][1]$b$193473 [4] 4'0010 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][5][2]$193522:
      Old ports: A=27'000000000000000000001010010, B=27'000000000000000000001100010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][1]$a$193472
      New ports: A=2'01, B=2'10, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][1]$a$193472 [5:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][1]$a$193472 [26:6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][1]$a$193472 [3:0] } = 25'0000000000000000000010010
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][5][1]$193519:
      Old ports: A=27'000000000000000000000110010, B=27'000000000000000000001000010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$b$193470
      New ports: A=2'01, B=2'10, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$b$193470 [6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$b$193470 [4] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$b$193470 [26:7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$b$193470 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$b$193470 [3:0] } = { 20'00000000000000000000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$b$193470 [4] 4'0010 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][5][0]$193516:
      Old ports: A=27'000000000000000000000010010, B=27'000000000000000000000100010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$a$193469
      New ports: A=2'01, B=2'10, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$a$193469 [5:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$a$193469 [26:6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$a$193469 [3:0] } = 25'0000000000000000000000010
    Consolidated identical input bits for $mux cell $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][3][6]$193417:
      Old ports: A=4'0000, B=4'1101, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][3]$a$193397
      New ports: A=1'0, B=1'1, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][3]$a$193397 [0]
      New connections: $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][3]$a$193397 [3:1] = { $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][3]$a$193397 [0] $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][3]$a$193397 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][3][4]$193411:
      Old ports: A=4'1000, B=4'0000, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][2]$a$193394
      New ports: A=1'1, B=1'0, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][2]$a$193394 [3]
      New connections: $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][2]$a$193394 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][3][3]$193408:
      Old ports: A=4'0110, B=4'0111, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][1]$b$193392
      New ports: A=1'0, B=1'1, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][1]$b$193392 [0]
      New connections: $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][1]$b$193392 [3:1] = 3'011
    Consolidated identical input bits for $mux cell $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][3][2]$193405:
      Old ports: A=4'0100, B=4'0101, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][1]$a$193391
      New ports: A=1'0, B=1'1, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][1]$a$193391 [0]
      New connections: $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][1]$a$193391 [3:1] = 3'010
    Consolidated identical input bits for $mux cell $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][3][1]$193402:
      Old ports: A=4'0010, B=4'0011, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][0]$b$193389
      New ports: A=1'0, B=1'1, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][0]$b$193389 [0]
      New connections: $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][0]$b$193389 [3:1] = 3'001
    Consolidated identical input bits for $mux cell $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][3][0]$193399:
      Old ports: A=4'0000, B=4'0001, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][0]$a$193388
      New ports: A=1'0, B=1'1, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][0]$a$193388 [0]
      New connections: $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][0]$a$193388 [3:1] = 3'000
    Consolidated identical input bits for $mux cell $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][3][6]$193372:
      Old ports: A=4'0000, B=4'1101, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][3]$a$193352
      New ports: A=1'0, B=1'1, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][3]$a$193352 [0]
      New connections: $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][3]$a$193352 [3:1] = { $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][3]$a$193352 [0] $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][3]$a$193352 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][3][4]$193366:
      Old ports: A=4'1000, B=4'0000, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][2]$a$193349
      New ports: A=1'1, B=1'0, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][2]$a$193349 [3]
      New connections: $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][2]$a$193349 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][3][3]$193363:
      Old ports: A=4'0110, B=4'0111, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][1]$b$193347
      New ports: A=1'0, B=1'1, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][1]$b$193347 [0]
      New connections: $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][1]$b$193347 [3:1] = 3'011
    Consolidated identical input bits for $mux cell $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][3][2]$193360:
      Old ports: A=4'0100, B=4'0101, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][1]$a$193346
      New ports: A=1'0, B=1'1, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][1]$a$193346 [0]
      New connections: $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][1]$a$193346 [3:1] = 3'010
    Consolidated identical input bits for $mux cell $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][3][1]$193357:
      Old ports: A=4'0010, B=4'0011, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][0]$b$193344
      New ports: A=1'0, B=1'1, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][0]$b$193344 [0]
      New connections: $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][0]$b$193344 [3:1] = 3'001
    Consolidated identical input bits for $mux cell $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][3][0]$193354:
      Old ports: A=4'0000, B=4'0001, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][0]$a$193343
      New ports: A=1'0, B=1'1, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][0]$a$193343 [0]
      New connections: $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][0]$a$193343 [3:1] = 3'000
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_core.\i_csr.$procmux$185159:
      Old ports: A=2'00, B=2'10, Y=$flatten\soc_i.\i_core.\i_csr.$procmux$185159_Y
      New ports: A=1'0, B=1'1, Y=$flatten\soc_i.\i_core.\i_csr.$procmux$185159_Y [1]
      New connections: $flatten\soc_i.\i_core.\i_csr.$procmux$185159_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_core.\i_csr.$procmux$185190:
      Old ports: A=32'10000000000000000000000000000111, B={ 1'1 \soc_i.i_peripheral_interrupt_queue.p_mcause [30:0] }, Y=$flatten\soc_i.\i_core.\i_csr.$procmux$185190_Y
      New ports: A=31'0000000000000000000000000000111, B=\soc_i.i_peripheral_interrupt_queue.p_mcause [30:0], Y=$flatten\soc_i.\i_core.\i_csr.$procmux$185190_Y [30:0]
      New connections: $flatten\soc_i.\i_core.\i_csr.$procmux$185190_Y [31] = 1'1
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_core.\i_exec_stage.$ternary$./designs/CARPSoC/clam-soc/core/rtl/core/stages/exec_stage.sv:144$445:
      Old ports: A={ \soc_i.i_core.i_exec_stage.alu_out [31:2] 2'00 }, B={ \soc_i.i_core.i_exec_stage.last_dmem_addr [31:2] 2'00 }, Y=\soc_i.dmem_addr
      New ports: A=\soc_i.i_core.i_exec_stage.alu_out [31:2], B=\soc_i.i_core.i_exec_stage.last_dmem_addr [31:2], Y=\soc_i.dmem_addr [31:2]
      New connections: \soc_i.dmem_addr [1:0] = 2'00
    Consolidated identical input bits for $pmux cell $flatten\soc_i.\i_core.\i_exec_stage.\i_mem_prep.$procmux$184889:
      Old ports: A=\soc_i.i_core.i_exec_stage.i_branch_gen.rs2_data_i, B={ \soc_i.i_core.i_exec_stage.i_branch_gen.rs2_data_i [7:0] \soc_i.i_core.i_exec_stage.i_branch_gen.rs2_data_i [7:0] \soc_i.i_core.i_exec_stage.i_branch_gen.rs2_data_i [7:0] \soc_i.i_core.i_exec_stage.i_branch_gen.rs2_data_i [7:0] \soc_i.i_core.i_exec_stage.i_branch_gen.rs2_data_i [15:0] \soc_i.i_core.i_exec_stage.i_branch_gen.rs2_data_i [15:0] }, Y=\soc_i.i_memory_interface_unit.i_obi_xbar.i_flash_obi_mux.pri_wdata_i
      New ports: A=\soc_i.i_core.i_exec_stage.i_branch_gen.rs2_data_i [31:8], B={ \soc_i.i_core.i_exec_stage.i_branch_gen.rs2_data_i [7:0] \soc_i.i_core.i_exec_stage.i_branch_gen.rs2_data_i [7:0] \soc_i.i_core.i_exec_stage.i_branch_gen.rs2_data_i [7:0] \soc_i.i_core.i_exec_stage.i_branch_gen.rs2_data_i [15:0] \soc_i.i_core.i_exec_stage.i_branch_gen.rs2_data_i [15:8] }, Y=\soc_i.i_memory_interface_unit.i_obi_xbar.i_flash_obi_mux.pri_wdata_i [31:8]
      New connections: \soc_i.i_memory_interface_unit.i_obi_xbar.i_flash_obi_mux.pri_wdata_i [7:0] = \soc_i.i_core.i_exec_stage.i_branch_gen.rs2_data_i [7:0]
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_core.\i_exec_stage.\i_mem_prep.$ternary$./designs/CARPSoC/clam-soc/core/rtl/core/modules/mem_prep.sv:64$358:
      Old ports: A=4'1111, B=4'0000, Y=$flatten\soc_i.\i_core.\i_exec_stage.\i_mem_prep.$ternary$./designs/CARPSoC/clam-soc/core/rtl/core/modules/mem_prep.sv:64$358_Y
      New ports: A=1'1, B=1'0, Y=$flatten\soc_i.\i_core.\i_exec_stage.\i_mem_prep.$ternary$./designs/CARPSoC/clam-soc/core/rtl/core/modules/mem_prep.sv:64$358_Y [0]
      New connections: $flatten\soc_i.\i_core.\i_exec_stage.\i_mem_prep.$ternary$./designs/CARPSoC/clam-soc/core/rtl/core/modules/mem_prep.sv:64$358_Y [3:1] = { $flatten\soc_i.\i_core.\i_exec_stage.\i_mem_prep.$ternary$./designs/CARPSoC/clam-soc/core/rtl/core/modules/mem_prep.sv:64$358_Y [0] $flatten\soc_i.\i_core.\i_exec_stage.\i_mem_prep.$ternary$./designs/CARPSoC/clam-soc/core/rtl/core/modules/mem_prep.sv:64$358_Y [0] $flatten\soc_i.\i_core.\i_exec_stage.\i_mem_prep.$ternary$./designs/CARPSoC/clam-soc/core/rtl/core/modules/mem_prep.sv:64$358_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_core.\i_fetch_stage.\i_prog_cntr.$ternary$./designs/CARPSoC/clam-soc/core/rtl/core/modules/prog_cntr.sv:41$389:
      Old ports: A=0, B=32'10000000000000000000000000000000, Y=\soc_i.i_core.i_fetch_stage.i_prog_cntr.reset_addr
      New ports: A=1'0, B=1'1, Y=\soc_i.i_core.i_fetch_stage.i_prog_cntr.reset_addr [31]
      New connections: \soc_i.i_core.i_fetch_stage.i_prog_cntr.reset_addr [30:0] = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4146:
      Old ports: A={ 2'00 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [29] 10'0000000000 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [18] 1'0 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [16:15] 4'0000 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [10] 1'0 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [8:4] 1'0 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [2] 2'11 }, B={ $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [31:20] 1'0 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [18:15] 1'0 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [13:4] 1'0 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [2] 2'11 }, Y=$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4146_Y
      New ports: A={ 2'00 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [29] 9'000000000 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [18] 1'0 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [16:15] 3'000 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [10] 1'0 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [8:4] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [2] }, B={ $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [31:20] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [18:15] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [13:4] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [2] }, Y={ $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4146_Y [31:20] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4146_Y [18:15] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4146_Y [13:4] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4146_Y [2] }
      New connections: { $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4146_Y [19] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4146_Y [14] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4146_Y [3] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4146_Y [1:0] } = 5'00011
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4150:
      Old ports: A={ 2'00 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [29] 10'0000000000 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [18] 1'0 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [16:15] 4'0000 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [10] 1'0 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [8:4] 1'0 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [2] 2'11 }, B={ $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [31:20] 1'0 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [18:15] 1'0 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [13:4] 1'0 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [2] 2'11 }, Y=$flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4150_Y
      New ports: A={ 2'00 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [29] 9'000000000 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [18] 1'0 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [16:15] 3'000 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [10] 1'0 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [8:4] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [2] }, B={ $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [31:20] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [18:15] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [13:4] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [2] }, Y={ $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4150_Y [31:20] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4150_Y [18:15] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4150_Y [13:4] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4150_Y [2] }
      New connections: { $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4150_Y [19] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4150_Y [14] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4150_Y [3] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4150_Y [1:0] } = 5'00011
    New ctrl vector for $pmux cell $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$procmux$19514: { \soc_i.i_memory_interface_unit.i_obi_xbar.dmem_demux.resp_sel [3] \soc_i.i_memory_interface_unit.i_obi_xbar.dmem_demux.resp_sel [4] $auto$opt_reduce.cc:134:opt_pmux$194674 }
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$procmux$19537:
      Old ports: A=3'000, B=3'100, Y=$flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$4\addr_sel[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$4\addr_sel[2:0] [2]
      New connections: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$4\addr_sel[2:0] [1:0] = 2'00
    New ctrl vector for $pmux cell $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$procmux$19514: { \soc_i.i_memory_interface_unit.i_obi_xbar.imem_demux.resp_sel [3] \soc_i.i_memory_interface_unit.i_obi_xbar.imem_demux.resp_sel [4] $auto$opt_reduce.cc:134:opt_pmux$194676 }
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$procmux$19537:
      Old ports: A=3'000, B=3'100, Y=$flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$4\addr_sel[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$4\addr_sel[2:0] [2]
      New connections: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$4\addr_sel[2:0] [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$180546:
      Old ports: A={ 5'00000 $auto$wreduce.cc:455:run$190684 [0] }, B={ 4'0000 $auto$wreduce.cc:455:run$190641 [1:0] }, Y=$flatten\soc_i.\i_peripheral_interrupt_queue.$5\cnt[5:0]
      New ports: A={ 1'0 $auto$wreduce.cc:455:run$190684 [0] }, B=$auto$wreduce.cc:455:run$190641 [1:0], Y=$flatten\soc_i.\i_peripheral_interrupt_queue.$5\cnt[5:0] [1:0]
      New connections: $flatten\soc_i.\i_peripheral_interrupt_queue.$5\cnt[5:0] [5:2] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$182762:
      Old ports: A={ $auto$wreduce.cc:455:run$190640 [5:1] \soc_i.i_peripheral_interrupt_queue.end_ind [0] }, B=\soc_i.i_peripheral_interrupt_queue.end_ind, Y=$flatten\soc_i.\i_peripheral_interrupt_queue.$3\temp_end_ind[5:0]
      New ports: A=$auto$wreduce.cc:455:run$190640 [5:1], B=\soc_i.i_peripheral_interrupt_queue.end_ind [5:1], Y=$flatten\soc_i.\i_peripheral_interrupt_queue.$3\temp_end_ind[5:0] [5:1]
      New connections: $flatten\soc_i.\i_peripheral_interrupt_queue.$3\temp_end_ind[5:0] [0] = \soc_i.i_peripheral_interrupt_queue.end_ind [0]
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$184350: $flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$184327_CMP
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19856: { $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19851_CMP [3] $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19864_CTRL }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19881: { $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19866_CTRL $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19864_CTRL }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19913: { $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19851_CMP [0] $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19851_CMP [1] $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19851_CMP [2] $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19851_CMP [4] $auto$opt_reduce.cc:134:opt_pmux$194678 $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19851_CMP [6] }
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19977:
      Old ports: A=4'0101, B=4'1111, Y=$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19977_Y
      New ports: A=1'0, B=1'1, Y=$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19977_Y [1]
      New connections: { $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19977_Y [3:2] $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19977_Y [0] } = { $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19977_Y [1] 2'11 }
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19983:
      Old ports: A=4'0100, B=4'0101, Y=$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19983_Y
      New ports: A=1'0, B=1'1, Y=$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19983_Y [0]
      New connections: $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19983_Y [3:1] = 3'010
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19989:
      Old ports: A=4'0011, B=4'0110, Y=$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19989_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19989_Y [2] $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19989_Y [0] }
      New connections: { $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19989_Y [3] $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19989_Y [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19995:
      Old ports: A=4'0010, B=4'0111, Y=$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19995_Y
      New ports: A=1'0, B=1'1, Y=$flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19995_Y [0]
      New connections: $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19995_Y [3:1] = { 1'0 $flatten\soc_i.\i_peripheral_unit.\genblk11[0].SCG_b.$procmux$19995_Y [0] 1'1 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19856: { $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19851_CMP [3] $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19864_CTRL }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19881: { $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19866_CTRL $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19864_CTRL }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19913: { $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19851_CMP [0] $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19851_CMP [1] $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19851_CMP [2] $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19851_CMP [4] $auto$opt_reduce.cc:134:opt_pmux$194680 $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19851_CMP [6] }
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19977:
      Old ports: A=4'0101, B=4'1111, Y=$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19977_Y
      New ports: A=1'0, B=1'1, Y=$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19977_Y [1]
      New connections: { $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19977_Y [3:2] $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19977_Y [0] } = { $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19977_Y [1] 2'11 }
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19983:
      Old ports: A=4'0100, B=4'0101, Y=$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19983_Y
      New ports: A=1'0, B=1'1, Y=$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19983_Y [0]
      New connections: $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19983_Y [3:1] = 3'010
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19989:
      Old ports: A=4'0011, B=4'0110, Y=$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19989_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19989_Y [2] $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19989_Y [0] }
      New connections: { $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19989_Y [3] $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19989_Y [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19995:
      Old ports: A=4'0010, B=4'0111, Y=$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19995_Y
      New ports: A=1'0, B=1'1, Y=$flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19995_Y [0]
      New connections: $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19995_Y [3:1] = { 1'0 $flatten\soc_i.\i_peripheral_unit.\genblk11[1].SCG_b.$procmux$19995_Y [0] 1'1 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19856: { $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19851_CMP [3] $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19864_CTRL }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19881: { $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19866_CTRL $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19864_CTRL }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19913: { $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19851_CMP [0] $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19851_CMP [1] $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19851_CMP [2] $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19851_CMP [4] $auto$opt_reduce.cc:134:opt_pmux$194682 $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19851_CMP [6] }
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19977:
      Old ports: A=4'0101, B=4'1111, Y=$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19977_Y
      New ports: A=1'0, B=1'1, Y=$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19977_Y [1]
      New connections: { $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19977_Y [3:2] $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19977_Y [0] } = { $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19977_Y [1] 2'11 }
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19983:
      Old ports: A=4'0100, B=4'0101, Y=$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19983_Y
      New ports: A=1'0, B=1'1, Y=$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19983_Y [0]
      New connections: $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19983_Y [3:1] = 3'010
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19989:
      Old ports: A=4'0011, B=4'0110, Y=$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19989_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19989_Y [2] $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19989_Y [0] }
      New connections: { $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19989_Y [3] $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19989_Y [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19995:
      Old ports: A=4'0010, B=4'0111, Y=$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19995_Y
      New ports: A=1'0, B=1'1, Y=$flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19995_Y [0]
      New connections: $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19995_Y [3:1] = { 1'0 $flatten\soc_i.\i_peripheral_unit.\genblk11[2].SCG_b.$procmux$19995_Y [0] 1'1 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19856: { $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19851_CMP [3] $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19864_CTRL }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19881: { $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19866_CTRL $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19864_CTRL }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19913: { $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19851_CMP [0] $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19851_CMP [1] $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19851_CMP [2] $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19851_CMP [4] $auto$opt_reduce.cc:134:opt_pmux$194684 $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19851_CMP [6] }
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19977:
      Old ports: A=4'0101, B=4'1111, Y=$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19977_Y
      New ports: A=1'0, B=1'1, Y=$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19977_Y [1]
      New connections: { $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19977_Y [3:2] $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19977_Y [0] } = { $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19977_Y [1] 2'11 }
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19983:
      Old ports: A=4'0100, B=4'0101, Y=$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19983_Y
      New ports: A=1'0, B=1'1, Y=$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19983_Y [0]
      New connections: $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19983_Y [3:1] = 3'010
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19989:
      Old ports: A=4'0011, B=4'0110, Y=$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19989_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19989_Y [2] $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19989_Y [0] }
      New connections: { $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19989_Y [3] $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19989_Y [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19995:
      Old ports: A=4'0010, B=4'0111, Y=$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19995_Y
      New ports: A=1'0, B=1'1, Y=$flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19995_Y [0]
      New connections: $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19995_Y [3:1] = { 1'0 $flatten\soc_i.\i_peripheral_unit.\genblk11[3].SCG_b.$procmux$19995_Y [0] 1'1 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.$procmux$20087: \soc_i.i_peripheral_unit.genblk2[0].SPI_b.r_SM_CS [0]
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.$procmux$20087: \soc_i.i_peripheral_unit.genblk2[1].SPI_b.r_SM_CS [0]
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21085: { $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20943_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21021_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21009_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21002_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20995_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20988_CMP $auto$opt_reduce.cc:134:opt_pmux$187135 $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20960_CMP $auto$opt_reduce.cc:134:opt_pmux$194686 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21235: $auto$opt_reduce.cc:134:opt_pmux$194688
    Consolidated identical input bits for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21353:
      Old ports: A=8'00000010, B={ 12'000001000000 $auto$wreduce.cc:455:run$190710 [3:0] 32'00001010000010010000011000000111 }, Y=$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21353_Y
      New ports: A=4'0010, B={ 4'0100 $auto$wreduce.cc:455:run$190710 [3:0] 16'1010100101100111 }, Y=$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21353_Y [3:0]
      New connections: $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21353_Y [7:4] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21378:
      Old ports: A=4'1010, B=4'0101, Y=$auto$wreduce.cc:455:run$190710 [3:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:455:run$190710 [1:0]
      New connections: $auto$wreduce.cc:455:run$190710 [3:2] = $auto$wreduce.cc:455:run$190710 [1:0]
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21429: { $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20943_CMP $auto$opt_reduce.cc:134:opt_pmux$187147 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21531: { $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21021_CMP $auto$opt_reduce.cc:134:opt_pmux$187151 $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20667_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20598_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20960_CMP $auto$opt_reduce.cc:134:opt_pmux$187149 $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21086_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21085: { $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20943_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21021_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21009_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21002_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20995_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20988_CMP $auto$opt_reduce.cc:134:opt_pmux$187159 $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20960_CMP $auto$opt_reduce.cc:134:opt_pmux$194690 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21235: $auto$opt_reduce.cc:134:opt_pmux$194692
    Consolidated identical input bits for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21353:
      Old ports: A=8'00000010, B={ 12'000001000000 $auto$wreduce.cc:455:run$190714 [3:0] 32'00001010000010010000011000000111 }, Y=$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21353_Y
      New ports: A=4'0010, B={ 4'0100 $auto$wreduce.cc:455:run$190714 [3:0] 16'1010100101100111 }, Y=$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21353_Y [3:0]
      New connections: $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21353_Y [7:4] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21378:
      Old ports: A=4'1010, B=4'0101, Y=$auto$wreduce.cc:455:run$190714 [3:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:455:run$190714 [1:0]
      New connections: $auto$wreduce.cc:455:run$190714 [3:2] = $auto$wreduce.cc:455:run$190714 [1:0]
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21429: { $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20943_CMP $auto$opt_reduce.cc:134:opt_pmux$187171 }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21531: { $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21021_CMP $auto$opt_reduce.cc:134:opt_pmux$187175 $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20667_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20598_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20960_CMP $auto$opt_reduce.cc:134:opt_pmux$187173 $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21086_CMP }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$procmux$19671: { $auto$opt_reduce.cc:134:opt_pmux$194694 $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$0\done[0:0] }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$procmux$19692: $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$procmux$19619_CMP
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$procmux$19671: { $auto$opt_reduce.cc:134:opt_pmux$194696 $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$0\done[0:0] }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$procmux$19692: $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$procmux$19619_CMP
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$procmux$19671: { $auto$opt_reduce.cc:134:opt_pmux$194698 $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$0\done[0:0] }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$procmux$19692: $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$procmux$19619_CMP
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$procmux$19671: { $auto$opt_reduce.cc:134:opt_pmux$194700 $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$0\done[0:0] }
    New ctrl vector for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$procmux$19692: $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$procmux$19619_CMP
    Consolidated identical input bits for $pmux cell $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185827:
      Old ports: A=4'0000, B=20'00000001001000110100, Y=$flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185827_Y
      New ports: A=3'000, B=15'000001010011100, Y=$flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185827_Y [2:0]
      New connections: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185827_Y [3] = 1'0
    New ctrl vector for $pmux cell $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185827: { \soc_i.obi_qspi_controller_inst.spimemio_inst.state [8] \soc_i.obi_qspi_controller_inst.spimemio_inst.state [5] \soc_i.obi_qspi_controller_inst.spimemio_inst.state [11] \soc_i.obi_qspi_controller_inst.spimemio_inst.state [3] }
    Consolidated identical input bits for $pmux cell $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185858:
      Old ports: A=8'11101101, B=24'111010111011101100000011, Y=$flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185858_Y
      New ports: A=5'10110, B=15'101010110100001, Y={ $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185858_Y [6] $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185858_Y [4:1] }
      New connections: { $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185858_Y [7] $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185858_Y [5] $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185858_Y [0] } = { $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185858_Y [3] $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185858_Y [3] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$ternary$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:324$174:
      Old ports: A=7'1111111, B=7'0100101, Y=$auto$wreduce.cc:455:run$190735 [6:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$190735 [1]
      New connections: { $auto$wreduce.cc:455:run$190735 [6:2] $auto$wreduce.cc:455:run$190735 [0] } = { $auto$wreduce.cc:455:run$190735 [1] 1'1 $auto$wreduce.cc:455:run$190735 [1] $auto$wreduce.cc:455:run$190735 [1] 2'11 }
    Consolidated identical input bits for $mux cell $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185353:
      Old ports: A=\soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.count, B={ $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$sub$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:532$208_Y [3:1] \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.count [0] }, Y=$flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$5\next_count[3:0]
      New ports: A=\soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.count [3:1], B=$flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$sub$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:532$208_Y [3:1], Y=$flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$5\next_count[3:0] [3:1]
      New connections: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$5\next_count[3:0] [0] = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.count [0]
    Consolidated identical input bits for $mux cell $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185394:
      Old ports: A=\soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.count, B={ $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$sub$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:499$196_Y [3:2] \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.count [1:0] }, Y=$flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$4\next_count[3:0]
      New ports: A=\soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.count [3:2], B=$flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$sub$./designs/CARPSoC/clam-soc/carp-lib/obi_qspi_controller/spimemio.v:499$196_Y [3:2], Y=$flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$4\next_count[3:0] [3:2]
      New connections: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$4\next_count[3:0] [1:0] = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.count [1:0]
    New ctrl vector for $pmux cell $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185482: { $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185360_CMP $auto$opt_reduce.cc:134:opt_pmux$194702 }
    Consolidated identical input bits for $pmux cell $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185492:
      Old ports: A={ \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.obuffer [5:0] 2'00 }, B={ \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.obuffer [6:0] 1'0 \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.obuffer [3:0] 4'0000 \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.obuffer [3:0] 4'0000 }, Y=\soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.next_obuffer
      New ports: A={ \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.obuffer [5:0] 1'0 }, B={ \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.obuffer [6:0] \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.obuffer [3:0] 3'000 \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.obuffer [3:0] 3'000 }, Y=\soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.next_obuffer [7:1]
      New connections: \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.next_obuffer [0] = 1'0
    New ctrl vector for $pmux cell $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185492: { $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procmux$185360_CMP $auto$opt_reduce.cc:134:opt_pmux$194704 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$194687: { $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20598_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20667_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20880_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20943_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20960_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20981_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20988_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$20995_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21002_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21009_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21021_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21074_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21086_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21092_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$194691: { $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20598_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20667_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20880_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20943_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20960_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20981_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20988_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$20995_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21002_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21009_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21021_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21074_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21086_CMP $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21092_CMP }
  Optimizing cells in module \user_project_wrapper.
    New input vector for $reduce_and cell $auto$alumacc.cc:75:get_eq$191139: 1'0
    New input vector for $reduce_and cell $auto$alumacc.cc:75:get_eq$191117: 1'0
    New input vector for $reduce_and cell $auto$alumacc.cc:75:get_eq$191104: 1'0
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][11]$194068:
      Old ports: A=11'00000000010, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][11]$b$194070, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][3][5]$b$194028
      New ports: A=2'10, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][11]$b$194070 [1:0], Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][3][5]$b$194028 [1:0]
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][3][5]$b$194028 [10:2] = { $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][3][5]$b$194028 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][3][5]$b$194028 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][3][5]$b$194028 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][3][5]$b$194028 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][3][5]$b$194028 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][3][5]$b$194028 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][3][5]$b$194028 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][3][5]$b$194028 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][3][5]$b$194028 [0] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][0]$194035:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][0]$a$194036, B=11'00000000010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][3][0]$a$194012
      New ports: A={ $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][0]$a$194036 [1] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][0]$a$194036 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][4][0]$a$194036 [1] 1'1 }, B=4'0010, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][3][0]$a$194012 [4:3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][3][0]$a$194012 [1:0] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][3][0]$a$194012 [10:5] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][3][0]$a$194012 [2] } = { $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][3][0]$a$194012 [4:3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][3][0]$a$194012 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][3][0]$a$194012 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][3][0]$a$194012 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][3][0]$a$194012 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][3][0]$a$194012 [0] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][11]$193879:
      Old ports: A=11'00000000010, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][11]$b$193881, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][3][5]$b$193839
      New ports: A=2'10, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][11]$b$193881 [1:0], Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][3][5]$b$193839 [1:0]
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][3][5]$b$193839 [10:2] = { $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][3][5]$b$193839 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][3][5]$b$193839 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][3][5]$b$193839 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][3][5]$b$193839 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][3][5]$b$193839 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][3][5]$b$193839 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][3][5]$b$193839 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][3][5]$b$193839 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][3][5]$b$193839 [0] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][0]$193846:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][0]$a$193847, B=11'00000000010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][3][0]$a$193823
      New ports: A={ $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][0]$a$193847 [1] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][0]$a$193847 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][4][0]$a$193847 [1] 1'1 }, B=4'0010, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][3][0]$a$193823 [4:3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][3][0]$a$193823 [1:0] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][3][0]$a$193823 [10:5] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][3][0]$a$193823 [2] } = { $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][3][0]$a$193823 [4:3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][3][0]$a$193823 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][3][0]$a$193823 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][3][0]$a$193823 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][3][0]$a$193823 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][3][0]$a$193823 [0] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$193690:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$a$193691, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$b$193692, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650
      New ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$a$193691 [1:0] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$b$193692 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$b$193692 [1:0] }, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [1:0] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [26:5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [3:2] } = { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [0] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][10]$193687:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][10]$a$193688, B=27'000000000000000000000000010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649
      New ports: A={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][10]$a$193688 [3] 1'1 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][10]$a$193688 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][10]$a$193688 [0] }, B=4'0010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [3:0]
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [26:4] = { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [2] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [3] 5'00000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [3] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [3] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [3] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [2] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [2] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [2] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$193684:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$a$193685, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$b$193686, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$b$193647
      New ports: A={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$a$193685 [2] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$a$193685 [2] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$a$193685 [1] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$a$193685 [1] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$a$193685 [2:1] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$b$193686 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$b$193686 [4] 3'110 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][9]$b$193686 [4] 2'01 }, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$b$193647 [16:15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$b$193647 [13] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$b$193647 [6:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$b$193647 [2:1] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$b$193647 [26:17] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$b$193647 [14] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$b$193647 [12:7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$b$193647 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$b$193647 [0] } = { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$b$193647 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$b$193647 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$b$193647 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$b$193647 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$b$193647 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$b$193647 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$b$193647 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$b$193647 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$b$193647 [16] 2'11 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$b$193647 [5:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$b$193647 [2] 2'00 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$b$193647 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][8]$193681:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][8]$a$193682, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][8]$b$193683, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$a$193646
      New ports: A={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][8]$a$193682 [0] 3'001 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][8]$a$193682 [0] }, B={ 1'1 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][8]$b$193683 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][8]$b$193683 [1] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][8]$b$193683 [1] 1'0 }, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$a$193646 [6:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$a$193646 [1:0] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$a$193646 [26:7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$a$193646 [3:2] } = { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$a$193646 [0] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$a$193646 [4] 9'000000000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$a$193646 [5] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$a$193646 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$a$193646 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$a$193646 [5] 2'00 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$a$193646 [6] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$a$193646 [0] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][7]$193678:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][7]$a$193679, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][7]$b$193680, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][3]$b$193644
      New ports: A={ 1'1 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][7]$a$193679 [5:4] 1'0 }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][7]$b$193680 [6] 2'11 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][7]$b$193680 [0] }, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][3]$b$193644 [6:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][3]$b$193644 [0] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][3]$b$193644 [26:7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][3]$b$193644 [3:1] } = { 2'00 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][3]$b$193644 [0] 15'000000000000000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][3]$b$193644 [6] 2'10 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][3]$b$193644 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][6]$193675:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][6]$a$193676, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][6]$b$193677, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][3]$a$193643
      New ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][6]$a$193676 [5:4] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][6]$b$193677 [6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][6]$b$193677 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][6]$b$193677 [4] }, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][3]$a$193643 [6:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][3]$a$193643 [26:7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][3]$a$193643 [3:0] } = 24'000000000000000000110010
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][5]$193672:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][5]$a$193673, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][5]$b$193674, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][2]$b$193641
      New ports: A={ 2'01 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][5]$a$193673 [5:4] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][5]$b$193674 [7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][5]$b$193674 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][5]$b$193674 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][5]$b$193674 [4] }, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][2]$b$193641 [7:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][2]$b$193641 [26:8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][2]$b$193641 [3:0] } = 23'00000000000000000010010
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][4]$193669:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][4]$a$193670, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][4]$b$193671, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][2]$a$193640
      New ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][4]$a$193670 [5:4] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][4]$b$193671 [6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][4]$b$193671 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][4]$b$193671 [4] }, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][2]$a$193640 [6:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][2]$a$193640 [26:7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][2]$a$193640 [3:0] } = 24'000000000000000000100010
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][3]$193666:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][3]$a$193667, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][3]$b$193668, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][1]$b$193638
      New ports: A={ 2'01 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][3]$a$193667 [5:4] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][3]$b$193668 [8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][3]$b$193668 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][3]$b$193668 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][3]$b$193668 [4] }, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][1]$b$193638 [8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][1]$b$193638 [6:4] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][1]$b$193638 [26:9] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][1]$b$193638 [7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][1]$b$193638 [3:0] } = { 18'000000000000000000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][1]$b$193638 [6] 4'0010 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][2]$193663:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][2]$a$193664, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][2]$b$193665, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][1]$a$193637
      New ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][2]$a$193664 [5:4] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][2]$b$193665 [6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][2]$b$193665 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][2]$b$193665 [4] }, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][1]$a$193637 [6:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][1]$a$193637 [26:7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][1]$a$193637 [3:0] } = 24'000000000000000000010010
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][1]$193660:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][1]$a$193661, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][1]$b$193662, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][0]$b$193635
      New ports: A={ 2'01 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][1]$a$193661 [5:4] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][1]$b$193662 [7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][1]$b$193662 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][1]$b$193662 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][1]$b$193662 [4] }, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][0]$b$193635 [7:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][0]$b$193635 [26:8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][0]$b$193635 [3:0] } = 23'00000000000000000000010
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$193657:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$a$193658, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$b$193659, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][0]$a$193634
      New ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$a$193658 [5:4] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$b$193659 [6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$b$193659 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$b$193659 [4] }, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][0]$a$193634 [6:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][0]$a$193634 [26:7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][0]$a$193634 [3:0] } = 24'000000000000000000000010
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$193501:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$a$193502, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$b$193503, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461
      New ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$a$193502 [1:0] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$b$193503 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$b$193503 [1:0] }, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [1:0] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [26:5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [3:2] } = { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [0] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][10]$193498:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][10]$a$193499, B=27'000000000000000000000000010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460
      New ports: A={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][10]$a$193499 [3] 1'1 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][10]$a$193499 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][10]$a$193499 [0] }, B=4'0010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [3:0]
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [26:4] = { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [2] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [3] 5'00000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [3] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [3] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [3] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [2] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [2] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [2] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$193495:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$a$193496, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$b$193497, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$b$193458
      New ports: A={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$a$193496 [2] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$a$193496 [2] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$a$193496 [1] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$a$193496 [1] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$a$193496 [2:1] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$b$193497 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$b$193497 [4] 3'110 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][9]$b$193497 [4] 2'01 }, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$b$193458 [16:15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$b$193458 [13] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$b$193458 [6:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$b$193458 [2:1] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$b$193458 [26:17] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$b$193458 [14] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$b$193458 [12:7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$b$193458 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$b$193458 [0] } = { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$b$193458 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$b$193458 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$b$193458 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$b$193458 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$b$193458 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$b$193458 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$b$193458 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$b$193458 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$b$193458 [16] 2'11 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$b$193458 [5:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$b$193458 [2] 2'00 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$b$193458 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][8]$193492:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][8]$a$193493, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][8]$b$193494, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$a$193457
      New ports: A={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][8]$a$193493 [0] 3'001 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][8]$a$193493 [0] }, B={ 1'1 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][8]$b$193494 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][8]$b$193494 [1] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][8]$b$193494 [1] 1'0 }, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$a$193457 [6:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$a$193457 [1:0] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$a$193457 [26:7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$a$193457 [3:2] } = { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$a$193457 [0] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$a$193457 [4] 9'000000000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$a$193457 [5] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$a$193457 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$a$193457 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$a$193457 [5] 2'00 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$a$193457 [6] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$a$193457 [0] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][7]$193489:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][7]$a$193490, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][7]$b$193491, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][3]$b$193455
      New ports: A={ 1'1 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][7]$a$193490 [5:4] 1'0 }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][7]$b$193491 [6] 2'11 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][7]$b$193491 [0] }, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][3]$b$193455 [6:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][3]$b$193455 [0] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][3]$b$193455 [26:7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][3]$b$193455 [3:1] } = { 2'00 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][3]$b$193455 [0] 15'000000000000000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][3]$b$193455 [6] 2'10 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][3]$b$193455 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][6]$193486:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][6]$a$193487, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][6]$b$193488, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][3]$a$193454
      New ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][6]$a$193487 [5:4] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][6]$b$193488 [6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][6]$b$193488 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][6]$b$193488 [4] }, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][3]$a$193454 [6:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][3]$a$193454 [26:7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][3]$a$193454 [3:0] } = 24'000000000000000000110010
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][5]$193483:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][5]$a$193484, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][5]$b$193485, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][2]$b$193452
      New ports: A={ 2'01 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][5]$a$193484 [5:4] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][5]$b$193485 [7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][5]$b$193485 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][5]$b$193485 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][5]$b$193485 [4] }, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][2]$b$193452 [7:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][2]$b$193452 [26:8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][2]$b$193452 [3:0] } = 23'00000000000000000010010
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][4]$193480:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][4]$a$193481, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][4]$b$193482, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][2]$a$193451
      New ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][4]$a$193481 [5:4] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][4]$b$193482 [6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][4]$b$193482 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][4]$b$193482 [4] }, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][2]$a$193451 [6:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][2]$a$193451 [26:7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][2]$a$193451 [3:0] } = 24'000000000000000000100010
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][3]$193477:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][3]$a$193478, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][3]$b$193479, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][1]$b$193449
      New ports: A={ 2'01 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][3]$a$193478 [5:4] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][3]$b$193479 [8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][3]$b$193479 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][3]$b$193479 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][3]$b$193479 [4] }, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][1]$b$193449 [8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][1]$b$193449 [6:4] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][1]$b$193449 [26:9] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][1]$b$193449 [7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][1]$b$193449 [3:0] } = { 18'000000000000000000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][1]$b$193449 [6] 4'0010 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][2]$193474:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][2]$a$193475, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][2]$b$193476, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][1]$a$193448
      New ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][2]$a$193475 [5:4] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][2]$b$193476 [6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][2]$b$193476 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][2]$b$193476 [4] }, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][1]$a$193448 [6:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][1]$a$193448 [26:7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][1]$a$193448 [3:0] } = 24'000000000000000000010010
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][1]$193471:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][1]$a$193472, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][1]$b$193473, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][0]$b$193446
      New ports: A={ 2'01 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][1]$a$193472 [5:4] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][1]$b$193473 [7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][1]$b$193473 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][1]$b$193473 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][1]$b$193473 [4] }, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][0]$b$193446 [7:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][0]$b$193446 [26:8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][0]$b$193446 [3:0] } = 23'00000000000000000000010
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$193468:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$a$193469, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$b$193470, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][0]$a$193445
      New ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$a$193469 [5:4] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$b$193470 [6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$b$193470 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$b$193470 [4] }, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][0]$a$193445 [6:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][0]$a$193445 [26:7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][0]$a$193445 [3:0] } = 24'000000000000000000000010
    Consolidated identical input bits for $mux cell $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][3]$193396:
      Old ports: A=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][3]$a$193397, B=4'0000, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][1][1]$b$193386
      New ports: A=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][3]$a$193397 [0], B=1'0, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][1][1]$b$193386 [0]
      New connections: $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][1][1]$b$193386 [3:1] = { $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][1][1]$b$193386 [0] $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][1][1]$b$193386 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][2]$193393:
      Old ports: A=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][2]$a$193394, B=4'0000, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][1][1]$a$193385
      New ports: A=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][2]$a$193394 [3], B=1'0, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][1][1]$a$193385 [3]
      New connections: $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][1][1]$a$193385 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][1]$193390:
      Old ports: A=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][1]$a$193391, B=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][1]$b$193392, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][1][0]$b$193383
      New ports: A={ 1'0 $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][1]$a$193391 [0] }, B={ 1'1 $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][1]$b$193392 [0] }, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][1][0]$b$193383 [1:0]
      New connections: $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][1][0]$b$193383 [3:2] = 2'01
    Consolidated identical input bits for $mux cell $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][0]$193387:
      Old ports: A=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][0]$a$193388, B=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][0]$b$193389, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][1][0]$a$193382
      New ports: A={ 1'0 $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][0]$a$193388 [0] }, B={ 1'1 $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][0]$b$193389 [0] }, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][1][0]$a$193382 [1:0]
      New connections: $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][1][0]$a$193382 [3:2] = 2'00
    Consolidated identical input bits for $mux cell $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][3]$193351:
      Old ports: A=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][3]$a$193352, B=4'0000, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][1][1]$b$193341
      New ports: A=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][3]$a$193352 [0], B=1'0, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][1][1]$b$193341 [0]
      New connections: $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][1][1]$b$193341 [3:1] = { $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][1][1]$b$193341 [0] $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][1][1]$b$193341 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][2]$193348:
      Old ports: A=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][2]$a$193349, B=4'0000, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][1][1]$a$193340
      New ports: A=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][2]$a$193349 [3], B=1'0, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][1][1]$a$193340 [3]
      New connections: $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][1][1]$a$193340 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][1]$193345:
      Old ports: A=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][1]$a$193346, B=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][1]$b$193347, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][1][0]$b$193338
      New ports: A={ 1'0 $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][1]$a$193346 [0] }, B={ 1'1 $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][1]$b$193347 [0] }, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][1][0]$b$193338 [1:0]
      New connections: $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][1][0]$b$193338 [3:2] = 2'01
    Consolidated identical input bits for $mux cell $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][0]$193342:
      Old ports: A=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][0]$a$193343, B=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][0]$b$193344, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][1][0]$a$193337
      New ports: A={ 1'0 $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][0]$a$193343 [0] }, B={ 1'1 $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][0]$b$193344 [0] }, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][1][0]$a$193337 [1:0]
      New connections: $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][1][0]$a$193337 [3:2] = 2'00
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$procmux$19549:
      Old ports: A=$flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$4\addr_sel[2:0], B=3'011, Y=$flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$3\addr_sel[2:0]
      New ports: A={ $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$4\addr_sel[2:0] [2] 1'0 }, B=2'01, Y={ $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$3\addr_sel[2:0] [2] $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$3\addr_sel[2:0] [0] }
      New connections: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$3\addr_sel[2:0] [1] = $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\dmem_demux.$3\addr_sel[2:0] [0]
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$procmux$19549:
      Old ports: A=$flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$4\addr_sel[2:0], B=3'011, Y=$flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$3\addr_sel[2:0]
      New ports: A={ $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$4\addr_sel[2:0] [2] 1'0 }, B=2'01, Y={ $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$3\addr_sel[2:0] [2] $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$3\addr_sel[2:0] [0] }
      New connections: $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$3\addr_sel[2:0] [1] = $flatten\soc_i.\i_memory_interface_unit.\i_obi_xbar.\imem_demux.$3\addr_sel[2:0] [0]
    Consolidated identical input bits for $mux cell $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185848:
      Old ports: A={ 1'1 $auto$wreduce.cc:455:run$190735 [6:0] }, B={ 4'0000 \soc_i.obi_qspi_controller_inst.spimemio_inst.config_dummy }, Y=$flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185848_Y
      New ports: A={ 1'1 $auto$wreduce.cc:455:run$190735 [1] $auto$wreduce.cc:455:run$190735 [1] 1'1 $auto$wreduce.cc:455:run$190735 [1] 1'1 }, B={ 2'00 \soc_i.obi_qspi_controller_inst.spimemio_inst.config_dummy }, Y=$flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185848_Y [5:0]
      New connections: $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185848_Y [7:6] = $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185848_Y [5:4]
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][3][5]$194026:
      Old ports: A=11'00000000010, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][3][5]$b$194028, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][2][2]$b$194007
      New ports: A=2'10, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][3][5]$b$194028 [1:0], Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][2][2]$b$194007 [1:0]
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][2][2]$b$194007 [10:2] = { $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][2][2]$b$194007 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][2][2]$b$194007 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][2][2]$b$194007 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][2][2]$b$194007 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][2][2]$b$194007 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][2][2]$b$194007 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][2][2]$b$194007 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][2][2]$b$194007 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][2][2]$b$194007 [0] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][3][0]$194011:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][3][0]$a$194012, B=11'00000000010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][2][0]$a$194000
      New ports: A={ $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][3][0]$a$194012 [4:3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][3][0]$a$194012 [1:0] }, B=4'0010, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][2][0]$a$194000 [4:3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][2][0]$a$194000 [1:0] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][2][0]$a$194000 [10:5] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][2][0]$a$194000 [2] } = { $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][2][0]$a$194000 [4:3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][2][0]$a$194000 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][2][0]$a$194000 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][2][0]$a$194000 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][2][0]$a$194000 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][2][0]$a$194000 [0] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][3][5]$193837:
      Old ports: A=11'00000000010, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][3][5]$b$193839, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][2][2]$b$193818
      New ports: A=2'10, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][3][5]$b$193839 [1:0], Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][2][2]$b$193818 [1:0]
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][2][2]$b$193818 [10:2] = { $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][2][2]$b$193818 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][2][2]$b$193818 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][2][2]$b$193818 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][2][2]$b$193818 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][2][2]$b$193818 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][2][2]$b$193818 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][2][2]$b$193818 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][2][2]$b$193818 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][2][2]$b$193818 [0] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][3][0]$193822:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][3][0]$a$193823, B=11'00000000010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][2][0]$a$193811
      New ports: A={ $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][3][0]$a$193823 [4:3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][3][0]$a$193823 [1:0] }, B=4'0010, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][2][0]$a$193811 [4:3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][2][0]$a$193811 [1:0] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][2][0]$a$193811 [10:5] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][2][0]$a$193811 [2] } = { $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][2][0]$a$193811 [4:3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][2][0]$a$193811 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][2][0]$a$193811 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][2][0]$a$193811 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][2][0]$a$193811 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][2][0]$a$193811 [0] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$193648:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629
      New ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [3] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [2] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [3:0] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [1:0] }, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [12] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [9:8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [5:0] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [26:13] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [11:10] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [7:6] } = { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [9] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [9] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [9] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [9] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [9] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [9:8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [4] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$193645:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$a$193646, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$b$193647, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628
      New ports: A={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$a$193646 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$a$193646 [4] 3'000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$a$193646 [5] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$a$193646 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$a$193646 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$a$193646 [6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$a$193646 [6:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$a$193646 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$a$193646 [1:0] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$b$193647 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$b$193647 [15] 1'1 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$b$193647 [16:15] 1'1 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$b$193647 [13] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$b$193647 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$b$193647 [2:1] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$b$193647 [6:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][4]$b$193647 [2:1] 1'0 }, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [24] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [17:13] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [11:10] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [7:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [2:0] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [23:18] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [12] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [9:8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [3] } = { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [16] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [5] 3'000 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][3]$193642:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][3]$a$193643, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][3]$b$193644, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][1]$b$193626
      New ports: A={ 1'1 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][3]$a$193643 [6:4] 1'0 }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][3]$b$193644 [6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][3]$b$193644 [6:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][3]$b$193644 [0] }, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][1]$b$193626 [8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][1]$b$193626 [6:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][1]$b$193626 [0] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][1]$b$193626 [26:9] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][1]$b$193626 [7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][1]$b$193626 [3:1] } = { 2'00 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][1]$b$193626 [0] 17'00000000000000010 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][1]$b$193626 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][2]$193639:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][2]$a$193640, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][2]$b$193641, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][1]$a$193625
      New ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][2]$a$193640 [6:4] }, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][2]$b$193641 [7:4], Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][1]$a$193625 [7:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][1]$a$193625 [26:8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][1]$a$193625 [3:0] } = 23'00000000000000000010010
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][1]$193636:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][1]$a$193637, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][1]$b$193638, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][0]$b$193623
      New ports: A={ 2'01 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][1]$a$193637 [6:4] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][1]$b$193638 [8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][1]$b$193638 [6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][1]$b$193638 [6:4] }, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][0]$b$193623 [8:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][0]$b$193623 [26:9] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][0]$b$193623 [3:0] } = 22'0000000000000000000010
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][0]$193633:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][0]$a$193634, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][0]$b$193635, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][0]$a$193622
      New ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][0]$a$193634 [6:4] }, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][0]$b$193635 [7:4], Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][0]$a$193622 [7:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][0]$a$193622 [26:8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][0]$a$193622 [3:0] } = 23'00000000000000000000010
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$193459:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440
      New ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [3] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [2] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [3:0] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [1:0] }, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [12] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [9:8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [5:0] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [26:13] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [11:10] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [7:6] } = { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [9] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [9] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [9] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [9] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [9] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [9:8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [4] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$193456:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$a$193457, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$b$193458, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439
      New ports: A={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$a$193457 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$a$193457 [4] 3'000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$a$193457 [5] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$a$193457 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$a$193457 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$a$193457 [6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$a$193457 [6:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$a$193457 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$a$193457 [1:0] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$b$193458 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$b$193458 [15] 1'1 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$b$193458 [16:15] 1'1 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$b$193458 [13] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$b$193458 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$b$193458 [2:1] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$b$193458 [6:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][4]$b$193458 [2:1] 1'0 }, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [24] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [17:13] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [11:10] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [7:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [2:0] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [23:18] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [12] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [9:8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [3] } = { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [16] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [5] 3'000 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][3]$193453:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][3]$a$193454, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][3]$b$193455, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][1]$b$193437
      New ports: A={ 1'1 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][3]$a$193454 [6:4] 1'0 }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][3]$b$193455 [6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][3]$b$193455 [6:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][3]$b$193455 [0] }, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][1]$b$193437 [8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][1]$b$193437 [6:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][1]$b$193437 [0] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][1]$b$193437 [26:9] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][1]$b$193437 [7] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][1]$b$193437 [3:1] } = { 2'00 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][1]$b$193437 [0] 17'00000000000000010 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][1]$b$193437 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][2]$193450:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][2]$a$193451, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][2]$b$193452, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][1]$a$193436
      New ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][2]$a$193451 [6:4] }, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][2]$b$193452 [7:4], Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][1]$a$193436 [7:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][1]$a$193436 [26:8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][1]$a$193436 [3:0] } = 23'00000000000000000010010
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][1]$193447:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][1]$a$193448, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][1]$b$193449, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][0]$b$193434
      New ports: A={ 2'01 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][1]$a$193448 [6:4] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][1]$b$193449 [8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][1]$b$193449 [6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][1]$b$193449 [6:4] }, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][0]$b$193434 [8:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][0]$b$193434 [26:9] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][0]$b$193434 [3:0] } = 22'0000000000000000000010
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][0]$193444:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][0]$a$193445, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][0]$b$193446, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][0]$a$193433
      New ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][0]$a$193445 [6:4] }, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][0]$b$193446 [7:4], Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][0]$a$193433 [7:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][0]$a$193433 [26:8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][0]$a$193433 [3:0] } = 23'00000000000000000000010
    Consolidated identical input bits for $mux cell $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][1][1]$193384:
      Old ports: A=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][1][1]$a$193385, B=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][1][1]$b$193386, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][0][0]$b$193380
      New ports: A={ $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][1][1]$a$193385 [3] 1'0 }, B={ $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][1][1]$b$193386 [0] $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][1][1]$b$193386 [0] }, Y={ $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][0][0]$b$193380 [3] $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][0][0]$b$193380 [0] }
      New connections: $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][0][0]$b$193380 [2:1] = { $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][0][0]$b$193380 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][1][0]$193381:
      Old ports: A=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][1][0]$a$193382, B=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][1][0]$b$193383, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][0][0]$a$193379
      New ports: A={ 1'0 $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][1][0]$a$193382 [1:0] }, B={ 1'1 $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][1][0]$b$193383 [1:0] }, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][0][0]$a$193379 [2:0]
      New connections: $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][0][0]$a$193379 [3] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][1][1]$193339:
      Old ports: A=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][1][1]$a$193340, B=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][1][1]$b$193341, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][0][0]$b$193335
      New ports: A={ $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][1][1]$a$193340 [3] 1'0 }, B={ $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][1][1]$b$193341 [0] $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][1][1]$b$193341 [0] }, Y={ $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][0][0]$b$193335 [3] $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][0][0]$b$193335 [0] }
      New connections: $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][0][0]$b$193335 [2:1] = { $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][0][0]$b$193335 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][1][0]$193336:
      Old ports: A=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][1][0]$a$193337, B=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][1][0]$b$193338, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][0][0]$a$193334
      New ports: A={ 1'0 $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][1][0]$a$193337 [1:0] }, B={ 1'1 $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][1][0]$b$193338 [1:0] }, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][0][0]$a$193334 [2:0]
      New connections: $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][0][0]$a$193334 [3] = 1'0
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][2][2]$194005:
      Old ports: A=11'00000000010, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][2][2]$b$194007, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][1][1]$a$193997
      New ports: A=2'10, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][2][2]$b$194007 [1:0], Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][1][1]$a$193997 [1:0]
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][1][1]$a$193997 [10:2] = { $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][1][1]$a$193997 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][1][1]$a$193997 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][1][1]$a$193997 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][1][1]$a$193997 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][1][1]$a$193997 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][1][1]$a$193997 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][1][1]$a$193997 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][1][1]$a$193997 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][1][1]$a$193997 [0] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][2][0]$193999:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][2][0]$a$194000, B=11'00000000010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][1][0]$a$193994
      New ports: A={ $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][2][0]$a$194000 [4:3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][2][0]$a$194000 [1:0] }, B=4'0010, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][1][0]$a$193994 [4:3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][1][0]$a$193994 [1:0] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][1][0]$a$193994 [10:5] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][1][0]$a$193994 [2] } = { $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][1][0]$a$193994 [4:3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][1][0]$a$193994 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][1][0]$a$193994 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][1][0]$a$193994 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][1][0]$a$193994 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][1][0]$a$193994 [0] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][2][2]$193816:
      Old ports: A=11'00000000010, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][2][2]$b$193818, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][1][1]$a$193808
      New ports: A=2'10, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][2][2]$b$193818 [1:0], Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][1][1]$a$193808 [1:0]
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][1][1]$a$193808 [10:2] = { $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][1][1]$a$193808 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][1][1]$a$193808 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][1][1]$a$193808 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][1][1]$a$193808 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][1][1]$a$193808 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][1][1]$a$193808 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][1][1]$a$193808 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][1][1]$a$193808 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][1][1]$a$193808 [0] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][2][0]$193810:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][2][0]$a$193811, B=11'00000000010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][1][0]$a$193805
      New ports: A={ $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][2][0]$a$193811 [4:3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][2][0]$a$193811 [1:0] }, B=4'0010, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][1][0]$a$193805 [4:3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][1][0]$a$193805 [1:0] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][1][0]$a$193805 [10:5] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][1][0]$a$193805 [2] } = { $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][1][0]$a$193805 [4:3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][1][0]$a$193805 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][1][0]$a$193805 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][1][0]$a$193805 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][1][0]$a$193805 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][1][0]$a$193805 [0] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$193627:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619
      New ports: A={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [24] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [17:13] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [11:10] 2'00 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [7:4] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [2:0] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [9] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [9:8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [12] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [9:8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [5:0] }, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [24] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [20] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [17:0] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [23:21] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [19:18] } = { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [20] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [20] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [20] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [20] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [16] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][1]$193624:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][1]$a$193625, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][1]$b$193626, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][0]$b$193617
      New ports: A={ 1'1 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][1]$a$193625 [7:4] 1'0 }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][1]$b$193626 [8] 1'1 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][1]$b$193626 [6:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][1]$b$193626 [0] }, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][0]$b$193617 [8:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][0]$b$193617 [0] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][0]$b$193617 [26:9] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][0]$b$193617 [3:1] } = { 2'00 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][0]$b$193617 [0] 16'0000000000000000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][0]$b$193617 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][0]$193621:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][0]$a$193622, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][0]$b$193623, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][0]$a$193616
      New ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][0]$a$193622 [7:4] }, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][0]$b$193623 [8:4], Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][0]$a$193616 [8:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][0]$a$193616 [26:9] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][0]$a$193616 [3:0] } = 22'0000000000000000000010
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$193438:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430
      New ports: A={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [24] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [17:13] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [11:10] 2'00 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [7:4] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [2:0] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [9] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [9:8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [12] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [9:8] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [5:0] }, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [24] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [20] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [17:0] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [23:21] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [19:18] } = { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [20] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [20] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [20] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [20] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [16] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][1]$193435:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][1]$a$193436, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][1]$b$193437, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][0]$b$193428
      New ports: A={ 1'1 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][1]$a$193436 [7:4] 1'0 }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][1]$b$193437 [8] 1'1 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][1]$b$193437 [6:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][1]$b$193437 [0] }, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][0]$b$193428 [8:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][0]$b$193428 [0] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][0]$b$193428 [26:9] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][0]$b$193428 [3:1] } = { 2'00 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][0]$b$193428 [0] 16'0000000000000000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][0]$b$193428 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][0]$193432:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][0]$a$193433, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][0]$b$193434, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][0]$a$193427
      New ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][0]$a$193433 [7:4] }, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][0]$b$193434 [8:4], Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][0]$a$193427 [8:4]
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][0]$a$193427 [26:9] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][0]$a$193427 [3:0] } = 22'0000000000000000000010
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][1][1]$193996:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][1][1]$a$193997, B=11'x, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][0][0]$b$193992
      New ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][1][1]$a$193997 [1:0], B=2'x, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][0][0]$b$193992 [1:0]
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][0][0]$b$193992 [10:2] = { $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][0][0]$b$193992 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][0][0]$b$193992 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][0][0]$b$193992 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][0][0]$b$193992 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][0][0]$b$193992 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][0][0]$b$193992 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][0][0]$b$193992 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][0][0]$b$193992 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][0][0]$b$193992 [0] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][1][0]$193993:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][1][0]$a$193994, B=11'00000000010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][0][0]$a$193991
      New ports: A={ $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][1][0]$a$193994 [4:3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][1][0]$a$193994 [1:0] }, B=4'0010, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][0][0]$a$193991 [4:3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][0][0]$a$193991 [1:0] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][0][0]$a$193991 [10:5] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][0][0]$a$193991 [2] } = { $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][0][0]$a$193991 [4:3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][0][0]$a$193991 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][0][0]$a$193991 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][0][0]$a$193991 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][0][0]$a$193991 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][0][0]$a$193991 [0] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][1][1]$193807:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][1][1]$a$193808, B=11'x, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][0][0]$b$193803
      New ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][1][1]$a$193808 [1:0], B=2'x, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][0][0]$b$193803 [1:0]
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][0][0]$b$193803 [10:2] = { $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][0][0]$b$193803 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][0][0]$b$193803 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][0][0]$b$193803 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][0][0]$b$193803 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][0][0]$b$193803 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][0][0]$b$193803 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][0][0]$b$193803 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][0][0]$b$193803 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][0][0]$b$193803 [0] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][1][0]$193804:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][1][0]$a$193805, B=11'00000000010, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][0][0]$a$193802
      New ports: A={ $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][1][0]$a$193805 [4:3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][1][0]$a$193805 [1:0] }, B=4'0010, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][0][0]$a$193802 [4:3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][0][0]$a$193802 [1:0] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][0][0]$a$193802 [10:5] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][0][0]$a$193802 [2] } = { $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][0][0]$a$193802 [4:3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][0][0]$a$193802 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][0][0]$a$193802 [3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][0][0]$a$193802 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][0][0]$a$193802 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][0][0]$a$193802 [0] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$193618:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619, B=27'x, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][0][0]$b$193614
      New ports: A={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [24] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [20] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [17:0] }, B=21'x, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][0][0]$b$193614 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][0][0]$b$193614 [24] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][0][0]$b$193614 [20] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][0][0]$b$193614 [17:0] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][0][0]$b$193614 [25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][0][0]$b$193614 [23:21] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][0][0]$b$193614 [19:18] } = { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][0][0]$b$193614 [20] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][0][0]$b$193614 [20] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][0][0]$b$193614 [20] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][0][0]$b$193614 [20] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][0][0]$b$193614 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][0][0]$b$193614 [16] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][0]$193615:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][0]$a$193616, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][0]$b$193617, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][0][0]$a$193613
      New ports: A={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][0]$a$193616 [8:4] 1'0 }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][0]$b$193617 [8:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][0]$b$193617 [0] }, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][0][0]$a$193613 [8:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][0][0]$a$193613 [0] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][0][0]$a$193613 [26:9] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][0][0]$a$193613 [3:1] } = { 2'00 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][0][0]$a$193613 [0] 16'0000000000000000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][0][0]$a$193613 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$193429:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430, B=27'x, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][0][0]$b$193425
      New ports: A={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [24] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [20] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [17:0] }, B=21'x, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][0][0]$b$193425 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][0][0]$b$193425 [24] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][0][0]$b$193425 [20] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][0][0]$b$193425 [17:0] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][0][0]$b$193425 [25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][0][0]$b$193425 [23:21] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][0][0]$b$193425 [19:18] } = { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][0][0]$b$193425 [20] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][0][0]$b$193425 [20] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][0][0]$b$193425 [20] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][0][0]$b$193425 [20] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][0][0]$b$193425 [15] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][0][0]$b$193425 [16] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][0]$193426:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][0]$a$193427, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][0]$b$193428, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][0][0]$a$193424
      New ports: A={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][0]$a$193427 [8:4] 1'0 }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][0]$b$193428 [8:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][0]$b$193428 [0] }, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][0][0]$a$193424 [8:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][0][0]$a$193424 [0] }
      New connections: { $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][0][0]$a$193424 [26:9] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][0][0]$a$193424 [3:1] } = { 2'00 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][0][0]$a$193424 [0] 16'0000000000000000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][0][0]$a$193424 [0] 1'1 }
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][0][0]$193990:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][0][0]$a$193991, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][0][0]$b$193992, Y={ $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [29] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [18] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [16:15] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [10] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [8:4] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [2] }
      New ports: A={ $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][0][0]$a$193991 [4:3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][0][0]$a$193991 [1:0] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][0][0]$b$193992 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][0][0]$b$193992 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[1][0][0]$b$193992 [1:0] }, Y={ $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [7:6] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [4] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [2] }
      New connections: { $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [29] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [18] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [16:15] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [10] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [8] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [5] } = { $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [7:6] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [6] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [6] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [7] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [7] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [2] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][0][0]$193801:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][0][0]$a$193802, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][0][0]$b$193803, Y={ $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [29] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [18] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [16:15] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [10] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [8:4] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [2] }
      New ports: A={ $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][0][0]$a$193802 [4:3] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][0][0]$a$193802 [1:0] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][0][0]$b$193803 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][0][0]$b$193803 [0] $memory\soc_i.i_memory_interface_unit.i_bootloader.jump_rom$rdmux[0][0][0]$b$193803 [1:0] }, Y={ $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [7:6] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [4] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [2] }
      New connections: { $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [29] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [18] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [16:15] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [10] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [8] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [5] } = { $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [7:6] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [6] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [6] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [7] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [7] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [2] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][0][0]$193612:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][0][0]$a$193613, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][0][0]$b$193614, Y={ $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [31:20] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [18:15] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [13:4] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [2] }
      New ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][0][0]$a$193613 [0] 10'0000000000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][0][0]$a$193613 [8:4] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][0][0]$a$193613 [0] 1'1 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][0][0]$a$193613 [0] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][0][0]$b$193614 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][0][0]$b$193614 [24] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][0][0]$b$193614 [20] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][0][0]$b$193614 [17:0] }, Y={ $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [31] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [29] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [25] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [22:20] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [18:15] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [13:4] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [2] }
      New connections: { $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [30] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [28:26] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [24:23] } = { $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [25] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [25] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [25] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [25] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [20] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [21] }
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][0][0]$193423:
      Old ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][0][0]$a$193424, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][0][0]$b$193425, Y={ $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [31:20] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [18:15] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [13:4] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [2] }
      New ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][0][0]$a$193424 [0] 10'0000000000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][0][0]$a$193424 [8:4] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][0][0]$a$193424 [0] 1'1 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][0][0]$a$193424 [0] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][0][0]$b$193425 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][0][0]$b$193425 [24] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][0][0]$b$193425 [20] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][0][0]$b$193425 [17:0] }, Y={ $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [31] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [29] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [25] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [22:20] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [18:15] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [13:4] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [2] }
      New connections: { $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [30] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [28:26] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [24:23] } = { $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [25] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [25] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [25] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [25] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [20] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [21] }
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4146:
      Old ports: A={ 2'00 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [29] 9'000000000 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [18] 1'0 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [16:15] 3'000 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [10] 1'0 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [8:4] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [2] }, B={ $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [31:20] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [18:15] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [13:4] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [2] }, Y={ $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4146_Y [31:20] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4146_Y [18:15] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4146_Y [13:4] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4146_Y [2] }
      New ports: A={ 1'0 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [7] 4'0000 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [6] 1'0 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [6] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [6] 3'000 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [7] 1'0 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [7] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [7:6] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [2] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [4] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4145_DATA [2] }, B={ $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [31] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [29] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [25] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [22:20] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [18:15] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [13:4] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4144_DATA [2] }, Y={ $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4146_Y [31] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4146_Y [29] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4146_Y [25] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4146_Y [22:20] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4146_Y [18:15] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4146_Y [13:4] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4146_Y [2] }
      New connections: { $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4146_Y [30] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4146_Y [28:26] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4146_Y [24:23] } = { $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4146_Y [25] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4146_Y [25] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4146_Y [25] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4146_Y [25] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4146_Y [20] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:128$4146_Y [21] }
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4150:
      Old ports: A={ 2'00 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [29] 9'000000000 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [18] 1'0 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [16:15] 3'000 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [10] 1'0 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [8:4] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [2] }, B={ $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [31:20] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [18:15] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [13:4] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [2] }, Y={ $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4150_Y [31:20] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4150_Y [18:15] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4150_Y [13:4] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4150_Y [2] }
      New ports: A={ 1'0 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [7] 4'0000 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [6] 1'0 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [6] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [6] 3'000 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [7] 1'0 $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [7] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [7:6] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [2] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [4] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\jump_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4149_DATA [2] }, B={ $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [31] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [29] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [25] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [22:20] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [18:15] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [13:4] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$memrd$\copy_rom$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4148_DATA [2] }, Y={ $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4150_Y [31] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4150_Y [29] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4150_Y [25] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4150_Y [22:20] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4150_Y [18:15] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4150_Y [13:4] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4150_Y [2] }
      New connections: { $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4150_Y [30] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4150_Y [28:26] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4150_Y [24:23] } = { $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4150_Y [25] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4150_Y [25] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4150_Y [25] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4150_Y [25] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4150_Y [20] $flatten\soc_i.\i_memory_interface_unit.\i_bootloader.$ternary$./designs/CARPSoC/clam-soc/rtl/soc/modules/bootloader.sv:136$4150_Y [21] }
  Optimizing cells in module \user_project_wrapper.
Performed a total of 227 changes.

94.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~234 debug messages>
Removed a total of 78 cells.

94.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\soc_i.\i_core.\i_dmem_obi_driver.$procmux$184873 in front of them:
        $flatten\soc_i.\i_core.\i_dmem_obi_driver.$ternary$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:103$383
        $flatten\soc_i.\i_core.\i_dmem_obi_driver.$ternary$./designs/CARPSoC/clam-soc/core/rtl/core/modules/obi_req_driver.sv:97$373

    Found cells that share an operand and can be merged by moving the $mux $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$20344 in front of them:
        $auto$alumacc.cc:485:replace_alu$191849
        $auto$alumacc.cc:485:replace_alu$191852

    Found cells that share an operand and can be merged by moving the $mux $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$20355 in front of them:
        $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$shiftx$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:0$2523
        $flatten\soc_i.\i_peripheral_unit.\genblk2[0].SPI_b.\SPI_Master_Inst.$shiftx$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:0$2530

    Found cells that share an operand and can be merged by moving the $mux $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$20344 in front of them:
        $auto$alumacc.cc:485:replace_alu$191882
        $auto$alumacc.cc:485:replace_alu$191885

    Found cells that share an operand and can be merged by moving the $mux $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$20355 in front of them:
        $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$shiftx$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:0$2523
        $flatten\soc_i.\i_peripheral_unit.\genblk2[1].SPI_b.\SPI_Master_Inst.$shiftx$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/SPI_Master.sv:0$2530

    Found cells that share an operand and can be merged by moving the $pmux $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185734 in front of them:
        $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185732
        $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185756

94.7. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$188085 ($dffe) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[0].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:88$2855_Y, Q = \soc_i.i_peripheral_unit.genblk9[0].UART_b.rxInst.bitIdx, rval = 3'000).
Adding SRST signal on $auto$ff.cc:266:slice$188018 ($dffe) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[1].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:88$2855_Y, Q = \soc_i.i_peripheral_unit.genblk9[1].UART_b.rxInst.bitIdx, rval = 3'000).
Adding SRST signal on $auto$ff.cc:266:slice$187951 ($dffe) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[2].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:88$2855_Y, Q = \soc_i.i_peripheral_unit.genblk9[2].UART_b.rxInst.bitIdx, rval = 3'000).
Adding SRST signal on $auto$ff.cc:266:slice$187884 ($dffe) from module user_project_wrapper (D = $flatten\soc_i.\i_peripheral_unit.\genblk9[3].UART_b.\rxInst.$add$./designs/CARPSoC/clam-soc/peripherals/Peripheral_Unit/UART_Receiver.sv:88$2855_Y, Q = \soc_i.i_peripheral_unit.genblk9[3].UART_b.rxInst.bitIdx, rval = 3'000).

94.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 8 unused cells and 634 unused wires.
<suppressed ~9 debug messages>

94.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~82 debug messages>

94.10. Rerunning OPT passes. (Maybe there is more to do..)

94.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3575 debug messages>

94.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$177594:
      Old ports: A={ 4'0000 $flatten\soc_i.\i_peripheral_interrupt_queue.$5\cnt[5:0] [1:0] }, B=$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5211_Y [5:0], Y=$flatten\soc_i.\i_peripheral_interrupt_queue.$6\cnt[5:0]
      New ports: A={ 1'0 $flatten\soc_i.\i_peripheral_interrupt_queue.$5\cnt[5:0] [1:0] }, B=$flatten\soc_i.\i_peripheral_interrupt_queue.$add$./designs/CARPSoC/clam-soc/peripherals/peripheral_interrupt_queue.sv:91$5211_Y [2:0], Y=$flatten\soc_i.\i_peripheral_interrupt_queue.$6\cnt[5:0] [2:0]
      New connections: $flatten\soc_i.\i_peripheral_interrupt_queue.$6\cnt[5:0] [5:3] = 3'000
    New ctrl vector for $pmux cell $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.$procmux$185734: { $auto$opt_reduce.cc:134:opt_pmux$187179 $auto$opt_reduce.cc:134:opt_pmux$194771 }
    Consolidated identical input bits for $mux cell $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][1][0]$193381:
      Old ports: A={ 1'0 $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][1][0]$a$193337 [1:0] }, B={ 1'1 $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][1][0]$a$193337 [1:0] }, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][0][0]$a$193334 [2:0]
      New ports: A=1'0, B=1'1, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][0][0]$a$193334 [2]
      New connections: $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][0][0]$a$193334 [1:0] = $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][1][0]$a$193337 [1:0]
    Consolidated identical input bits for $mux cell $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7379$rdmux[0][2][1]$193390:
      Old ports: A={ 1'0 $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][0]$a$193343 [0] }, B={ 1'1 $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][2][0]$a$193343 [0] }, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][1][0]$a$193337 [1:0]
      New ports: A=1'0, B=1'1, Y=$memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][1][0]$a$193337 [1]
      New connections: $memory$flatten\soc_i.\i_core.\i_decode_stage.\i_decoder.$auto$proc_rom.cc:150:do_switch$7375$rdmux[0][1][0]$a$193337 [0] = \soc_i.i_core.i_decode_stage.inst_i [12]
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][11]$193501:
      Old ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$a$193469 [5:4] }, B=3'010, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [1] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [14] }
      New ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$a$193469 [5:4], B=2'10, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [1] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [14] }
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [26] = 1'0
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][5]$193483:
      Old ports: A={ 2'01 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$a$193469 [5:4] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$a$193469 [5:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$a$193469 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$a$193469 [4] }, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][0]$b$193446 [7:4]
      New ports: A={ 2'01 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$a$193469 [5] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$a$193469 [5:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$a$193469 [4] }, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][0]$b$193446 [7:5]
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][0]$b$193446 [4] = $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$a$193469 [4]
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][6]$193486:
      Old ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$a$193469 [5:4] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$a$193469 [5:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$a$193469 [4] }, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][0]$a$193445 [6:4]
      New ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$a$193469 [5] }, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$a$193469 [5:4], Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][0]$a$193445 [6:5]
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][0]$a$193445 [4] = $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$a$193469 [4]
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][11]$193690:
      Old ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$a$193658 [5:4] }, B=3'010, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [1] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [14] }
      New ports: A=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$a$193658 [5:4], B=2'10, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [1] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [14] }
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [26] = 1'0
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][5]$193672:
      Old ports: A={ 2'01 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$a$193658 [5:4] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$a$193658 [5:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$a$193658 [4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$a$193658 [4] }, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][0]$b$193635 [7:4]
      New ports: A={ 2'01 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$a$193658 [5] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$a$193658 [5:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$a$193658 [4] }, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][0]$b$193635 [7:5]
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][0]$b$193635 [4] = $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$a$193658 [4]
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][6]$193675:
      Old ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$a$193658 [5:4] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$a$193658 [5:4] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$a$193658 [4] }, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][0]$a$193634 [6:4]
      New ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$a$193658 [5] }, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$a$193658 [5:4], Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][0]$a$193634 [6:5]
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][0]$a$193634 [4] = $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$a$193658 [4]
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][1]$193447:
      Old ports: A={ 2'01 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][0]$a$193445 [6:4] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][0]$b$193446 [7:6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][0]$b$193446 [6:4] }, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][0]$b$193434 [8:4]
      New ports: A={ 2'01 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][0]$a$193445 [6:5] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][0]$b$193446 [7:6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][0]$b$193446 [6:5] }, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][0]$b$193434 [8:5]
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][0]$b$193434 [4] = $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$a$193469 [4]
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][2]$193450:
      Old ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][0]$a$193445 [6:4] }, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][0]$b$193446 [7:4], Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][0]$a$193433 [7:4]
      New ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][0]$a$193445 [6:5] }, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][0]$b$193446 [7:5], Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][0]$a$193433 [7:5]
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][0]$a$193433 [4] = $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$a$193469 [4]
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$193459:
      Old ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [25] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [26:25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [1] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [5] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [14] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [14] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [14] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [1] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [14] }, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [12] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [19] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [14] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [2:0] }
      New ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [26:25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [1] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$a$193460 [5] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [14] 3'000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [14] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [14] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [1] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][3][5]$b$193461 [14] }, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [12] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [14] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [2:0] }
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [19] = 1'0
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][1]$193636:
      Old ports: A={ 2'01 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][0]$a$193634 [6:4] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][0]$b$193635 [7:6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][0]$b$193635 [6:4] }, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][0]$b$193623 [8:4]
      New ports: A={ 2'01 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][0]$a$193634 [6:5] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][0]$b$193635 [7:6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][0]$b$193635 [6:5] }, Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][0]$b$193623 [8:5]
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][0]$b$193623 [4] = $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$a$193658 [4]
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][2]$193639:
      Old ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][0]$a$193634 [6:4] }, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][0]$b$193635 [7:4], Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][0]$a$193622 [7:4]
      New ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][0]$a$193634 [6:5] }, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][0]$b$193635 [7:5], Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][0]$a$193622 [7:5]
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][0]$a$193622 [4] = $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$a$193658 [4]
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$193648:
      Old ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [25] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [26:25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [1] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [5] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [14] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [14] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [14] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [1] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [14] }, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [12] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [19] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [14] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [2:0] }
      New ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [26:25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [1] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$a$193649 [5] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [14] 3'000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [14] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [14] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [1] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][3][5]$b$193650 [14] }, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [12] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [14] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [2:0] }
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [19] = 1'0
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][0]$193432:
      Old ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][0]$a$193433 [7:4] }, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][0]$b$193434 [8:4], Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][0]$a$193427 [8:4]
      New ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][0]$a$193433 [7:5] }, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][0]$b$193434 [8:5], Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][0]$a$193427 [8:5]
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][0]$a$193427 [4] = $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][4][0]$a$193469 [4]
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$193438:
      Old ports: A={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [24] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [17] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [18] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [14:10] 2'00 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [7:6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [12] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [4] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [2:0] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [26:25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [19] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [19] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [19] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [14] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [14] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [12] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [14] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [19] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [19] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [14] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [2:0] }, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [24] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [17] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [18] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [19] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [14:0] }
      New ports: A={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [24] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [17] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [18] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [14:10] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [7:6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [12] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [4] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$a$193439 [2:0] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [26:25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [25] 3'000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [14] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [14] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [12] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [14] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [14] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][2][2]$b$193440 [2:0] }, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [24] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [17] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [18] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [19] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [14:9] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [7:0] }
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[0][1][1]$a$193430 [8] = 1'0
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][0]$193621:
      Old ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][0]$a$193622 [7:4] }, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][0]$b$193623 [8:4], Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][0]$a$193616 [8:4]
      New ports: A={ 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][0]$a$193622 [7:5] }, B=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][0]$b$193623 [8:5], Y=$memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][0]$a$193616 [8:5]
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][0]$a$193616 [4] = $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][4][0]$a$193658 [4]
    Consolidated identical input bits for $mux cell $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$193627:
      Old ports: A={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [24] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [17] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [18] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [14:10] 2'00 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [7:6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [12] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [4] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [2:0] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [26:25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [19] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [19] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [19] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [14] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [14] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [12] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [14] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [19] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [19] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [14] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [2:0] }, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [24] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [17] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [18] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [19] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [14:0] }
      New ports: A={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [24] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [17] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [18] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [14:10] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [7:6] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [12] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [4] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$a$193628 [2:0] }, B={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [26:25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [25] 3'000 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [14] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [14] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [12] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [14] 1'0 $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [5] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [14] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][2][2]$b$193629 [2:0] }, Y={ $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [26] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [24] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [25] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [17] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [18] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [19] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [14:9] $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [7:0] }
      New connections: $memory\soc_i.i_memory_interface_unit.i_bootloader.copy_rom$rdmux[1][1][1]$a$193619 [8] = 1'0
  Optimizing cells in module \user_project_wrapper.
Performed a total of 20 changes.

94.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~17 debug messages>
Removed a total of 5 cells.

94.14. Executing OPT_SHARE pass.

94.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\soc_i.i_reg_file.RF[9]$194197 ($dff) from module user_project_wrapper (D = \soc_i.i_reg_file.wr_data_i, Q = \soc_i.i_reg_file.RF[9]).
Adding EN signal on $memory\soc_i.i_reg_file.RF[8]$194195 ($dff) from module user_project_wrapper (D = \soc_i.i_reg_file.wr_data_i, Q = \soc_i.i_reg_file.RF[8]).
Adding EN signal on $memory\soc_i.i_reg_file.RF[7]$194193 ($dff) from module user_project_wrapper (D = \soc_i.i_reg_file.wr_data_i, Q = \soc_i.i_reg_file.RF[7]).
Adding EN signal on $memory\soc_i.i_reg_file.RF[6]$194191 ($dff) from module user_project_wrapper (D = \soc_i.i_reg_file.wr_data_i, Q = \soc_i.i_reg_file.RF[6]).
Adding EN signal on $memory\soc_i.i_reg_file.RF[5]$194189 ($dff) from module user_project_wrapper (D = \soc_i.i_reg_file.wr_data_i, Q = \soc_i.i_reg_file.RF[5]).
Adding EN signal on $memory\soc_i.i_reg_file.RF[4]$194187 ($dff) from module user_project_wrapper (D = \soc_i.i_reg_file.wr_data_i, Q = \soc_i.i_reg_file.RF[4]).
Adding EN signal on $memory\soc_i.i_reg_file.RF[3]$194185 ($dff) from module user_project_wrapper (D = \soc_i.i_reg_file.wr_data_i, Q = \soc_i.i_reg_file.RF[3]).
Adding EN signal on $memory\soc_i.i_reg_file.RF[31]$194241 ($dff) from module user_project_wrapper (D = \soc_i.i_reg_file.wr_data_i, Q = \soc_i.i_reg_file.RF[31]).
Adding EN signal on $memory\soc_i.i_reg_file.RF[30]$194239 ($dff) from module user_project_wrapper (D = \soc_i.i_reg_file.wr_data_i, Q = \soc_i.i_reg_file.RF[30]).
Adding EN signal on $memory\soc_i.i_reg_file.RF[2]$194183 ($dff) from module user_project_wrapper (D = \soc_i.i_reg_file.wr_data_i, Q = \soc_i.i_reg_file.RF[2]).
Adding EN signal on $memory\soc_i.i_reg_file.RF[29]$194237 ($dff) from module user_project_wrapper (D = \soc_i.i_reg_file.wr_data_i, Q = \soc_i.i_reg_file.RF[29]).
Adding EN signal on $memory\soc_i.i_reg_file.RF[28]$194235 ($dff) from module user_project_wrapper (D = \soc_i.i_reg_file.wr_data_i, Q = \soc_i.i_reg_file.RF[28]).
Adding EN signal on $memory\soc_i.i_reg_file.RF[27]$194233 ($dff) from module user_project_wrapper (D = \soc_i.i_reg_file.wr_data_i, Q = \soc_i.i_reg_file.RF[27]).
Adding EN signal on $memory\soc_i.i_reg_file.RF[26]$194231 ($dff) from module user_project_wrapper (D = \soc_i.i_reg_file.wr_data_i, Q = \soc_i.i_reg_file.RF[26]).
Adding EN signal on $memory\soc_i.i_reg_file.RF[25]$194229 ($dff) from module user_project_wrapper (D = \soc_i.i_reg_file.wr_data_i, Q = \soc_i.i_reg_file.RF[25]).
Adding EN signal on $memory\soc_i.i_reg_file.RF[24]$194227 ($dff) from module user_project_wrapper (D = \soc_i.i_reg_file.wr_data_i, Q = \soc_i.i_reg_file.RF[24]).
Adding EN signal on $memory\soc_i.i_reg_file.RF[23]$194225 ($dff) from module user_project_wrapper (D = \soc_i.i_reg_file.wr_data_i, Q = \soc_i.i_reg_file.RF[23]).
Adding EN signal on $memory\soc_i.i_reg_file.RF[22]$194223 ($dff) from module user_project_wrapper (D = \soc_i.i_reg_file.wr_data_i, Q = \soc_i.i_reg_file.RF[22]).
Adding EN signal on $memory\soc_i.i_reg_file.RF[21]$194221 ($dff) from module user_project_wrapper (D = \soc_i.i_reg_file.wr_data_i, Q = \soc_i.i_reg_file.RF[21]).
Adding EN signal on $memory\soc_i.i_reg_file.RF[20]$194219 ($dff) from module user_project_wrapper (D = \soc_i.i_reg_file.wr_data_i, Q = \soc_i.i_reg_file.RF[20]).
Adding EN signal on $memory\soc_i.i_reg_file.RF[1]$194181 ($dff) from module user_project_wrapper (D = \soc_i.i_reg_file.wr_data_i, Q = \soc_i.i_reg_file.RF[1]).
Adding EN signal on $memory\soc_i.i_reg_file.RF[19]$194217 ($dff) from module user_project_wrapper (D = \soc_i.i_reg_file.wr_data_i, Q = \soc_i.i_reg_file.RF[19]).
Adding EN signal on $memory\soc_i.i_reg_file.RF[18]$194215 ($dff) from module user_project_wrapper (D = \soc_i.i_reg_file.wr_data_i, Q = \soc_i.i_reg_file.RF[18]).
Adding EN signal on $memory\soc_i.i_reg_file.RF[17]$194213 ($dff) from module user_project_wrapper (D = \soc_i.i_reg_file.wr_data_i, Q = \soc_i.i_reg_file.RF[17]).
Adding EN signal on $memory\soc_i.i_reg_file.RF[16]$194211 ($dff) from module user_project_wrapper (D = \soc_i.i_reg_file.wr_data_i, Q = \soc_i.i_reg_file.RF[16]).
Adding EN signal on $memory\soc_i.i_reg_file.RF[15]$194209 ($dff) from module user_project_wrapper (D = \soc_i.i_reg_file.wr_data_i, Q = \soc_i.i_reg_file.RF[15]).
Adding EN signal on $memory\soc_i.i_reg_file.RF[14]$194207 ($dff) from module user_project_wrapper (D = \soc_i.i_reg_file.wr_data_i, Q = \soc_i.i_reg_file.RF[14]).
Adding EN signal on $memory\soc_i.i_reg_file.RF[13]$194205 ($dff) from module user_project_wrapper (D = \soc_i.i_reg_file.wr_data_i, Q = \soc_i.i_reg_file.RF[13]).
Adding EN signal on $memory\soc_i.i_reg_file.RF[12]$194203 ($dff) from module user_project_wrapper (D = \soc_i.i_reg_file.wr_data_i, Q = \soc_i.i_reg_file.RF[12]).
Adding EN signal on $memory\soc_i.i_reg_file.RF[11]$194201 ($dff) from module user_project_wrapper (D = \soc_i.i_reg_file.wr_data_i, Q = \soc_i.i_reg_file.RF[11]).
Adding EN signal on $memory\soc_i.i_reg_file.RF[10]$194199 ($dff) from module user_project_wrapper (D = \soc_i.i_reg_file.wr_data_i, Q = \soc_i.i_reg_file.RF[10]).
Adding EN signal on $memory\soc_i.i_reg_file.RF[0]$194179 ($dff) from module user_project_wrapper (D = \soc_i.i_reg_file.wr_data_i, Q = \soc_i.i_reg_file.RF[0]).
Adding SRST signal on $flatten\soc_i.\i_core.\i_fetch_stage.\i_prog_cntr.$procdff$186857 ($dff) from module user_project_wrapper (D = \soc_i.i_core.i_fetch_stage.pc_out [30:0], Q = \soc_i.i_core.i_fetch_stage.i_prog_cntr.last_pc [30:0], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$190494 ($dffe) from module user_project_wrapper (D = \soc_i.i_core.i_fetch_stage.i_prog_cntr.next_pc_i [30:0], Q = \soc_i.i_core.i_fetch_stage.i_prog_cntr.pc_raw [30:0], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$187563 ($dffe) from module user_project_wrapper (D = \soc_i.obi_qspi_controller_inst.spimemio_inst.din_data [0], Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.obuffer [0], rval = 1'0).
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$187664 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$188323 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$188323 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$188323 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$188323 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$188538 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$188538 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$188538 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$188538 ($sdffe) from module user_project_wrapper.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$193257 ($sdff) from module user_project_wrapper.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$193257 ($sdff) from module user_project_wrapper.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$193257 ($sdff) from module user_project_wrapper.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$193261 ($sdff) from module user_project_wrapper.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$193261 ($sdff) from module user_project_wrapper.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$193261 ($sdff) from module user_project_wrapper.

94.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 36 unused cells and 93 unused wires.
<suppressed ~37 debug messages>

94.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~11 debug messages>

94.18. Rerunning OPT passes. (Maybe there is more to do..)

94.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3541 debug messages>

94.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$174642:
      Old ports: A={ 3'000 $flatten\soc_i.\i_peripheral_interrupt_queue.$6\cnt[5:0] [2:0] }, B=$auto$wreduce.cc:455:run$190642 [5:0], Y=$flatten\soc_i.\i_peripheral_interrupt_queue.$7\cnt[5:0]
      New ports: A={ 1'0 $flatten\soc_i.\i_peripheral_interrupt_queue.$6\cnt[5:0] [2:0] }, B=$auto$wreduce.cc:455:run$190642 [3:0], Y=$flatten\soc_i.\i_peripheral_interrupt_queue.$7\cnt[5:0] [3:0]
      New connections: $flatten\soc_i.\i_peripheral_interrupt_queue.$7\cnt[5:0] [5:4] = 2'00
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21583:
      Old ports: A=8'00000000, B={ 4'0000 \soc_i.i_peripheral_unit.genblk4[0].I2C_b.post_state [3:0] }, Y=$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21583_Y
      New ports: A=4'0000, B=\soc_i.i_peripheral_unit.genblk4[0].I2C_b.post_state [3:0], Y=$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21583_Y [3:0]
      New connections: $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21583_Y [7:4] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21583:
      Old ports: A=8'00000000, B={ 4'0000 \soc_i.i_peripheral_unit.genblk4[1].I2C_b.post_state [3:0] }, Y=$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21583_Y
      New ports: A=4'0000, B=\soc_i.i_peripheral_unit.genblk4[1].I2C_b.post_state [3:0], Y=$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21583_Y [3:0]
      New connections: $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21583_Y [7:4] = 4'0000
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21531:
      Old ports: A=8'00000001, B={ $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21583_Y 36'000000110000111000001000000010010000 \soc_i.i_peripheral_unit.genblk4[0].I2C_b.post_state [3:0] 8'00000000 }, Y=$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21531_Y
      New ports: A=4'0001, B={ $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21583_Y [3:0] 16'0011111010001001 \soc_i.i_peripheral_unit.genblk4[0].I2C_b.post_state [3:0] 4'0000 }, Y=$flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21531_Y [3:0]
      New connections: $flatten\soc_i.\i_peripheral_unit.\genblk4[0].I2C_b.$procmux$21531_Y [7:4] = 4'0000
    Consolidated identical input bits for $pmux cell $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21531:
      Old ports: A=8'00000001, B={ $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21583_Y 36'000000110000111000001000000010010000 \soc_i.i_peripheral_unit.genblk4[1].I2C_b.post_state [3:0] 8'00000000 }, Y=$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21531_Y
      New ports: A=4'0001, B={ $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21583_Y [3:0] 16'0011111010001001 \soc_i.i_peripheral_unit.genblk4[1].I2C_b.post_state [3:0] 4'0000 }, Y=$flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21531_Y [3:0]
      New connections: $flatten\soc_i.\i_peripheral_unit.\genblk4[1].I2C_b.$procmux$21531_Y [7:4] = 4'0000
  Optimizing cells in module \user_project_wrapper.
Performed a total of 5 changes.

94.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

94.22. Executing OPT_SHARE pass.

94.23. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$187517 ($sdffe) from module user_project_wrapper.

94.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

94.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~5 debug messages>

94.26. Rerunning OPT passes. (Maybe there is more to do..)

94.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3541 debug messages>

94.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
    Consolidated identical input bits for $mux cell $flatten\soc_i.\i_peripheral_interrupt_queue.$procmux$171690:
      Old ports: A={ 2'00 $flatten\soc_i.\i_peripheral_interrupt_queue.$7\cnt[5:0] [3:0] }, B=$auto$wreduce.cc:455:run$190643 [5:0], Y=$flatten\soc_i.\i_peripheral_interrupt_queue.$8\cnt[5:0]
      New ports: A={ 1'0 $flatten\soc_i.\i_peripheral_interrupt_queue.$7\cnt[5:0] [3:0] }, B=$auto$wreduce.cc:455:run$190643 [4:0], Y=$flatten\soc_i.\i_peripheral_interrupt_queue.$8\cnt[5:0] [4:0]
      New connections: $flatten\soc_i.\i_peripheral_interrupt_queue.$8\cnt[5:0] [5] = 1'0
  Optimizing cells in module \user_project_wrapper.
Performed a total of 1 changes.

94.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

94.30. Executing OPT_SHARE pass.

94.31. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$188398 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$188398 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$188398 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$188398 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$188613 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$188613 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$188613 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$188613 ($sdffe) from module user_project_wrapper.
Setting constant 0-bit at position 3 on $flatten\soc_i.\obi_qspi_controller_inst.\spimemio_inst.\xfer.$procdff$186885 ($dff) from module user_project_wrapper.

94.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

94.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~4 debug messages>

94.34. Rerunning OPT passes. (Maybe there is more to do..)

94.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3541 debug messages>

94.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
Performed a total of 0 changes.

94.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

94.38. Executing OPT_SHARE pass.

94.39. Executing OPT_DFF pass (perform DFF optimizations).

94.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..

94.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

94.42. Finished OPT passes. (There is nothing left to do.)

95. Executing TECHMAP pass (map to technology primitives).

95.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

95.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$3bb72ad0665cdca279bbc49ed6a39f403f16497f\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_90_alu for cells of type $alu.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_90_alu for cells of type $alu.
Using template $paramod$12f939b61a2dcd484d76a40e620bc076ddd034fe\_90_alu for cells of type $alu.
Using template $paramod$ae0147484b1ff1c0caf19799670ecd3c54c1601d\_90_alu for cells of type $alu.
Using template $paramod$6573c1c269218f299badf6e04ca86aa37fdb352c\_90_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_90_alu for cells of type $alu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_90_alu for cells of type $alu.
Using template $paramod$3e9f586ebf39197c9185418e155ec5725178e703\_90_alu for cells of type $alu.
Using template $paramod$f108136a978c473b0c8420e344501638a66ab693\_90_pmux for cells of type $pmux.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_90_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$a04dd9d4d8b430140c4ff94b50470fb380fda2a0\_90_alu for cells of type $alu.
Using template $paramod$d588c4475f18bc347201f0f2671d73b8c1e7b7ea\_90_alu for cells of type $alu.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using template $paramod$constmap:446553370afc6c2aa6cc0b8f657b7f64b237ff7c$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$943564b9366bbc392bf4bbc801aa0a2d7742a4e0\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$cc01eb4b12ca3a903e6a730e12703045df75a1af\_90_alu for cells of type $alu.
Using template $paramod$33afdd83bf3811dac2de7a968d39eea5718691bc\_90_pmux for cells of type $pmux.
Using template $paramod$a13703aa027da371a1931fc542d213d7de559b19\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$19189243523493d505a4933d1bad417c570ea8a6\_90_alu for cells of type $alu.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:24af54d7dd7fd18011a2c4cfe750e2e397862718$paramod$5a4dcc7281286797ba47757650cb512f9032815c\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$eb7b5fa594d21f32e2ff3bd05b81752f0f326d5f\_90_pmux for cells of type $pmux.
Using template $paramod$8fcd7d0f9e5bcc19910d10c59dc96e7b1b69517a\_90_alu for cells of type $alu.
Using template $paramod$constmap:9a23cb94f007adc61d8c4e70eede08dea80a8b3a$paramod$18fbcfcaa4f55d11d265c8889362d2445f89ae1f\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $tribuf.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_90_alu for cells of type $alu.
Using template $paramod$b15d28721ac58edd44c77fb51c9f8c001a741924\_90_alu for cells of type $alu.
Using template $paramod$constmap:46bfda70294b6b221a73fa15ee23cc203550ec7d$paramod$91635ec743055fba51fafa061dfe48d7768a01e2\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu for cells of type $alu.
Using template $paramod$d2fa05d38998afabc6d4f34471305d0af4b8b2df\_90_alu for cells of type $alu.
Using template $paramod$cc80a4e89b0341cb117f5d28b0e7244620640141\_90_alu for cells of type $alu.
Using template $paramod$039520c137afc9cd69dd56c3fb11a4e1fbe5f664\_90_alu for cells of type $alu.
Using template $paramod$constmap:ee5af906ae0d3d414c6a0471604c553ef70c8e09$paramod$92adee9538f2381d8e5006822c900eb986d754e8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$16349e5f556ea87a576d7d9941c668f31b6ef10b\_90_alu for cells of type $alu.
Using template $paramod$b6ec48645094baeb70d6b93add0cdbbe7498ad3c\_90_pmux for cells of type $pmux.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_90_alu for cells of type $alu.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$433fd2c05632d2d3bc33a69ca00cced3d36f0298\_90_pmux for cells of type $pmux.
Using template $paramod$86ddd617693f8aad0133a455d4259f73429c7e32\_90_alu for cells of type $alu.
Using template $paramod$c32aaa9fd758c6ea2b382f4327253b21b576e597\_90_alu for cells of type $alu.
Using template $paramod$e161c1674351796cd6dd381e70ff05458bfe7755\_90_alu for cells of type $alu.
Using template $paramod$7e85275bebbd77ea53ce222d8250a64402c57d94\_90_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using template $paramod$165fdf60338663c1b1095d1639bc2761df5db061\_90_alu for cells of type $alu.
Using template $paramod$afd5dba8a212c7808f53e3850a5591fb0ed5c622\_90_alu for cells of type $alu.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$fedb90247e1daaa8b0af86a595f377181f141d27\_90_pmux for cells of type $pmux.
Using template $paramod$d7387fdb214042e5ef2d69a3f74948694b4bb65e\_90_pmux for cells of type $pmux.
Using template $paramod$c4ef20b21801b37ea2d65c32a05dfe56e84a870d\_90_alu for cells of type $alu.
Using template $paramod$623933ad3e90fc22092cd1f55770151cf78c2317\_90_alu for cells of type $alu.
Using template $paramod$d1615bf4e5e328245ffd1550e5fe105901cda77b\_90_alu for cells of type $alu.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$9bae5c345d8baf212dcb08f444aafb92cc4bdbad\_90_alu for cells of type $alu.
Using template $paramod$4598135cf15630e609dba0dc434804e375ac5643\_90_alu for cells of type $alu.
Using template $paramod$7816fd2fca82f17afd7057b42ca2383526500e9f\_90_alu for cells of type $alu.
Using template $paramod$57f63e8a3282e053be0430389b09fa050ac7dca0\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$feecc7a0dbd012970970f2858f15e786e251f677\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$335cfd09f1afa8139c4aafcbbe5f361887b79c5e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$e765c459d3029c22a22a27989e94858fd9ebfa9c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$a5f0941832cc861549e29ccafffe20bfdf2e5528\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:7ad8fbc46f703f685a088264bc000efc3b6130e2$paramod$cbc044d1bfac1f26bafb5691fcbb649e98f6b6fc\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_90_alu for cells of type $alu.
Using template $paramod$eaeb96106163dbf82031649d189817109fe07c69\_90_pmux for cells of type $pmux.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_90_alu for cells of type $alu.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$59b03ae2620a41577de8da5f5c97b2919e82362b\_90_pmux for cells of type $pmux.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000101111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000001000000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
No more expansions possible.
<suppressed ~41948 debug messages>

96. Executing OPT pass (performing simple optimizations).

96.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~120461 debug messages>

96.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~78558 debug messages>
Removed a total of 26186 cells.

96.3. Executing OPT_DFF pass (perform DFF optimizations).

96.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 15875 unused cells and 42512 unused wires.
<suppressed ~15876 debug messages>

96.5. Finished fast OPT passes.

97. Executing ABC pass (technology mapping using ABC).

97.1. Extracting gate netlist of module `\user_project_wrapper' to `<abc-temp-dir>/input.blif'..
Extracted 205785 gates and 213360 wires to a netlist network with 7572 inputs and 5108 outputs.

97.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

97.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:     7152
ABC RESULTS:             ORNOT cells:     1929
ABC RESULTS:               MUX cells:    85596
ABC RESULTS:              XNOR cells:      798
ABC RESULTS:               NOR cells:     8330
ABC RESULTS:                OR cells:    11315
ABC RESULTS:            ANDNOT cells:    83635
ABC RESULTS:              NAND cells:     1211
ABC RESULTS:               AND cells:     3157
ABC RESULTS:               XOR cells:     4812
ABC RESULTS:        internal signals:   200680
ABC RESULTS:           input signals:     7572
ABC RESULTS:          output signals:     5108
Removing temp directory.

98. Executing OPT pass (performing simple optimizations).

98.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.
<suppressed ~40960 debug messages>

98.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
<suppressed ~1227 debug messages>
Removed a total of 409 cells.

98.3. Executing OPT_DFF pass (perform DFF optimizations).

98.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 49 unused cells and 35680 unused wires.
<suppressed ~424 debug messages>

98.5. Finished fast OPT passes.

99. Executing HIERARCHY pass (managing design hierarchy).

99.1. Analyzing design hierarchy..
Top module:  \user_project_wrapper

99.2. Analyzing design hierarchy..
Top module:  \user_project_wrapper
Removed 0 unused modules.

100. Printing statistics.

=== user_project_wrapper ===

   Number of wires:             206932
   Number of wire bits:         240715
   Number of public wires:        3394
   Number of public wire bits:   33217
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:             217093
     $_ANDNOT_                   83628
     $_AND_                       3154
     $_DFFE_NP_                   1024
     $_DFFE_PN_                     13
     $_DFFE_PP_                   1339
     $_DFF_N_                        8
     $_DFF_P_                      341
     $_MUX_                      85592
     $_NAND_                      1210
     $_NOR_                       8139
     $_NOT_                       7102
     $_ORNOT_                     1911
     $_OR_                       11285
     $_SDFFCE_PN0N_                 31
     $_SDFFCE_PN0P_                 89
     $_SDFFCE_PN1P_                  4
     $_SDFFCE_PP0P_                 62
     $_SDFFE_PN0N_                 426
     $_SDFFE_PN0P_                3011
     $_SDFFE_PN1P_                 314
     $_SDFFE_PP0N_                  80
     $_SDFFE_PP0P_                 591
     $_SDFFE_PP1N_                   4
     $_SDFFE_PP1P_                   8
     $_SDFF_PN0_                  2186
     $_SDFF_PN1_                    35
     $_SDFF_PP0_                    46
     $_TBUF_                         4
     $_XNOR_                       760
     $_XOR_                       4696

101. Executing CHECK pass (checking for obvious problems).
Checking module user_project_wrapper...
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.bypass:
    port Q[0] of cell $auto$ff.cc:266:slice$446237 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446383 ($_DFF_P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [31]:
    port Q[0] of cell $auto$ff.cc:266:slice$446234 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446382 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [30]:
    port Q[0] of cell $auto$ff.cc:266:slice$446233 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446381 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [29]:
    port Q[0] of cell $auto$ff.cc:266:slice$446232 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446380 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [28]:
    port Q[0] of cell $auto$ff.cc:266:slice$446231 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446379 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [27]:
    port Q[0] of cell $auto$ff.cc:266:slice$446230 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446378 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [26]:
    port Q[0] of cell $auto$ff.cc:266:slice$446229 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446377 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [25]:
    port Q[0] of cell $auto$ff.cc:266:slice$446228 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446376 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [24]:
    port Q[0] of cell $auto$ff.cc:266:slice$446227 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446375 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [23]:
    port Q[0] of cell $auto$ff.cc:266:slice$446226 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446374 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [22]:
    port Q[0] of cell $auto$ff.cc:266:slice$446225 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446373 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [21]:
    port Q[0] of cell $auto$ff.cc:266:slice$446224 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446372 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [20]:
    port Q[0] of cell $auto$ff.cc:266:slice$446223 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446371 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [19]:
    port Q[0] of cell $auto$ff.cc:266:slice$446222 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446370 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [18]:
    port Q[0] of cell $auto$ff.cc:266:slice$446221 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446369 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [17]:
    port Q[0] of cell $auto$ff.cc:266:slice$446220 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446368 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [16]:
    port Q[0] of cell $auto$ff.cc:266:slice$446219 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446367 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [15]:
    port Q[0] of cell $auto$ff.cc:266:slice$446218 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446366 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [14]:
    port Q[0] of cell $auto$ff.cc:266:slice$446217 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446365 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [13]:
    port Q[0] of cell $auto$ff.cc:266:slice$446216 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446364 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [12]:
    port Q[0] of cell $auto$ff.cc:266:slice$446215 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446363 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [11]:
    port Q[0] of cell $auto$ff.cc:266:slice$446214 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446362 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [10]:
    port Q[0] of cell $auto$ff.cc:266:slice$446213 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446361 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [9]:
    port Q[0] of cell $auto$ff.cc:266:slice$446212 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446360 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [8]:
    port Q[0] of cell $auto$ff.cc:266:slice$446211 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446359 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [7]:
    port Q[0] of cell $auto$ff.cc:266:slice$446210 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446358 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [6]:
    port Q[0] of cell $auto$ff.cc:266:slice$446209 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446357 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [5]:
    port Q[0] of cell $auto$ff.cc:266:slice$446208 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446356 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [4]:
    port Q[0] of cell $auto$ff.cc:266:slice$446207 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446355 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [3]:
    port Q[0] of cell $auto$ff.cc:266:slice$446206 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446354 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [2]:
    port Q[0] of cell $auto$ff.cc:266:slice$446205 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446353 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [1]:
    port Q[0] of cell $auto$ff.cc:266:slice$446204 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446352 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.total_steps [0]:
    port Q[0] of cell $auto$ff.cc:266:slice$446203 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446351 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [31]:
    port Q[0] of cell $auto$ff.cc:266:slice$446202 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446350 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [30]:
    port Q[0] of cell $auto$ff.cc:266:slice$446201 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446349 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [29]:
    port Q[0] of cell $auto$ff.cc:266:slice$446200 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446348 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [28]:
    port Q[0] of cell $auto$ff.cc:266:slice$446199 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446347 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [27]:
    port Q[0] of cell $auto$ff.cc:266:slice$446198 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446346 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [26]:
    port Q[0] of cell $auto$ff.cc:266:slice$446197 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446345 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [25]:
    port Q[0] of cell $auto$ff.cc:266:slice$446196 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446344 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [24]:
    port Q[0] of cell $auto$ff.cc:266:slice$446195 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446343 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [23]:
    port Q[0] of cell $auto$ff.cc:266:slice$446194 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446342 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [22]:
    port Q[0] of cell $auto$ff.cc:266:slice$446193 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446341 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [21]:
    port Q[0] of cell $auto$ff.cc:266:slice$446192 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446340 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [20]:
    port Q[0] of cell $auto$ff.cc:266:slice$446191 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446339 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [19]:
    port Q[0] of cell $auto$ff.cc:266:slice$446190 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446338 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [18]:
    port Q[0] of cell $auto$ff.cc:266:slice$446189 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446337 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [17]:
    port Q[0] of cell $auto$ff.cc:266:slice$446188 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446336 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [16]:
    port Q[0] of cell $auto$ff.cc:266:slice$446187 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446335 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [15]:
    port Q[0] of cell $auto$ff.cc:266:slice$446186 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446334 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [14]:
    port Q[0] of cell $auto$ff.cc:266:slice$446185 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446333 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [13]:
    port Q[0] of cell $auto$ff.cc:266:slice$446184 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446332 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [12]:
    port Q[0] of cell $auto$ff.cc:266:slice$446183 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446331 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [11]:
    port Q[0] of cell $auto$ff.cc:266:slice$446182 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446330 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [10]:
    port Q[0] of cell $auto$ff.cc:266:slice$446181 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446329 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [9]:
    port Q[0] of cell $auto$ff.cc:266:slice$446180 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446328 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [8]:
    port Q[0] of cell $auto$ff.cc:266:slice$446179 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446327 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [7]:
    port Q[0] of cell $auto$ff.cc:266:slice$446178 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446326 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [6]:
    port Q[0] of cell $auto$ff.cc:266:slice$446177 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446325 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [5]:
    port Q[0] of cell $auto$ff.cc:266:slice$446176 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446324 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [4]:
    port Q[0] of cell $auto$ff.cc:266:slice$446175 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446323 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [3]:
    port Q[0] of cell $auto$ff.cc:266:slice$446174 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446322 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [2]:
    port Q[0] of cell $auto$ff.cc:266:slice$446173 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446321 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [1]:
    port Q[0] of cell $auto$ff.cc:266:slice$446172 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446320 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.jerk [0]:
    port Q[0] of cell $auto$ff.cc:266:slice$446171 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446319 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [31]:
    port Q[0] of cell $auto$ff.cc:266:slice$446170 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446318 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [30]:
    port Q[0] of cell $auto$ff.cc:266:slice$446169 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446317 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [29]:
    port Q[0] of cell $auto$ff.cc:266:slice$446168 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446316 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [28]:
    port Q[0] of cell $auto$ff.cc:266:slice$446167 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446315 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [27]:
    port Q[0] of cell $auto$ff.cc:266:slice$446166 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446314 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [26]:
    port Q[0] of cell $auto$ff.cc:266:slice$446165 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446313 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [25]:
    port Q[0] of cell $auto$ff.cc:266:slice$446164 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446312 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [24]:
    port Q[0] of cell $auto$ff.cc:266:slice$446163 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446311 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [23]:
    port Q[0] of cell $auto$ff.cc:266:slice$446162 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446310 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [22]:
    port Q[0] of cell $auto$ff.cc:266:slice$446161 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446309 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [21]:
    port Q[0] of cell $auto$ff.cc:266:slice$446160 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446308 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [20]:
    port Q[0] of cell $auto$ff.cc:266:slice$446159 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446307 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [19]:
    port Q[0] of cell $auto$ff.cc:266:slice$446158 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446306 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [18]:
    port Q[0] of cell $auto$ff.cc:266:slice$446157 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446305 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [17]:
    port Q[0] of cell $auto$ff.cc:266:slice$446156 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446304 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [16]:
    port Q[0] of cell $auto$ff.cc:266:slice$446155 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446303 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [15]:
    port Q[0] of cell $auto$ff.cc:266:slice$446154 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446302 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [14]:
    port Q[0] of cell $auto$ff.cc:266:slice$446153 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446301 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [13]:
    port Q[0] of cell $auto$ff.cc:266:slice$446152 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446300 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [12]:
    port Q[0] of cell $auto$ff.cc:266:slice$446151 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446299 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [11]:
    port Q[0] of cell $auto$ff.cc:266:slice$446150 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446298 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [10]:
    port Q[0] of cell $auto$ff.cc:266:slice$446149 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446297 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [9]:
    port Q[0] of cell $auto$ff.cc:266:slice$446148 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446296 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [8]:
    port Q[0] of cell $auto$ff.cc:266:slice$446147 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446295 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [7]:
    port Q[0] of cell $auto$ff.cc:266:slice$446146 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446294 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [6]:
    port Q[0] of cell $auto$ff.cc:266:slice$446145 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446293 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [5]:
    port Q[0] of cell $auto$ff.cc:266:slice$446144 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446292 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [4]:
    port Q[0] of cell $auto$ff.cc:266:slice$446143 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446291 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [3]:
    port Q[0] of cell $auto$ff.cc:266:slice$446142 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446290 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [2]:
    port Q[0] of cell $auto$ff.cc:266:slice$446141 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446289 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [1]:
    port Q[0] of cell $auto$ff.cc:266:slice$446140 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446288 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_jerk_dur [0]:
    port Q[0] of cell $auto$ff.cc:266:slice$446139 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446287 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [31]:
    port Q[0] of cell $auto$ff.cc:266:slice$446138 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446286 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [30]:
    port Q[0] of cell $auto$ff.cc:266:slice$446137 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446285 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [29]:
    port Q[0] of cell $auto$ff.cc:266:slice$446136 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446284 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [28]:
    port Q[0] of cell $auto$ff.cc:266:slice$446135 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446283 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [27]:
    port Q[0] of cell $auto$ff.cc:266:slice$446134 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446282 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [26]:
    port Q[0] of cell $auto$ff.cc:266:slice$446133 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446281 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [25]:
    port Q[0] of cell $auto$ff.cc:266:slice$446132 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446280 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [24]:
    port Q[0] of cell $auto$ff.cc:266:slice$446131 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446279 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [23]:
    port Q[0] of cell $auto$ff.cc:266:slice$446130 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446278 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [22]:
    port Q[0] of cell $auto$ff.cc:266:slice$446129 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446277 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [21]:
    port Q[0] of cell $auto$ff.cc:266:slice$446128 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446276 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [20]:
    port Q[0] of cell $auto$ff.cc:266:slice$446127 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446275 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [19]:
    port Q[0] of cell $auto$ff.cc:266:slice$446126 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446274 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [18]:
    port Q[0] of cell $auto$ff.cc:266:slice$446125 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446273 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [17]:
    port Q[0] of cell $auto$ff.cc:266:slice$446124 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446272 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [16]:
    port Q[0] of cell $auto$ff.cc:266:slice$446123 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446271 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [15]:
    port Q[0] of cell $auto$ff.cc:266:slice$446122 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446270 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [14]:
    port Q[0] of cell $auto$ff.cc:266:slice$446121 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446269 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [13]:
    port Q[0] of cell $auto$ff.cc:266:slice$446120 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446268 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [12]:
    port Q[0] of cell $auto$ff.cc:266:slice$446119 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446267 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [11]:
    port Q[0] of cell $auto$ff.cc:266:slice$446118 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446266 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [10]:
    port Q[0] of cell $auto$ff.cc:266:slice$446117 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446265 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [9]:
    port Q[0] of cell $auto$ff.cc:266:slice$446116 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446264 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [8]:
    port Q[0] of cell $auto$ff.cc:266:slice$446115 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446263 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [7]:
    port Q[0] of cell $auto$ff.cc:266:slice$446114 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446262 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [6]:
    port Q[0] of cell $auto$ff.cc:266:slice$446113 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446261 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [5]:
    port Q[0] of cell $auto$ff.cc:266:slice$446112 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446260 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [4]:
    port Q[0] of cell $auto$ff.cc:266:slice$446111 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446259 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [3]:
    port Q[0] of cell $auto$ff.cc:266:slice$446110 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446258 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [2]:
    port Q[0] of cell $auto$ff.cc:266:slice$446109 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446257 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [1]:
    port Q[0] of cell $auto$ff.cc:266:slice$446108 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446256 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[3].SCG_b.c_accel_dur [0]:
    port Q[0] of cell $auto$ff.cc:266:slice$446107 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$446255 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.bypass:
    port Q[0] of cell $auto$ff.cc:266:slice$444777 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444923 ($_DFF_P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [31]:
    port Q[0] of cell $auto$ff.cc:266:slice$444774 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444922 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [30]:
    port Q[0] of cell $auto$ff.cc:266:slice$444773 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444921 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [29]:
    port Q[0] of cell $auto$ff.cc:266:slice$444772 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444920 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [28]:
    port Q[0] of cell $auto$ff.cc:266:slice$444771 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444919 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [27]:
    port Q[0] of cell $auto$ff.cc:266:slice$444770 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444918 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [26]:
    port Q[0] of cell $auto$ff.cc:266:slice$444769 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444917 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [25]:
    port Q[0] of cell $auto$ff.cc:266:slice$444768 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444916 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [24]:
    port Q[0] of cell $auto$ff.cc:266:slice$444767 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444915 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [23]:
    port Q[0] of cell $auto$ff.cc:266:slice$444766 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444914 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [22]:
    port Q[0] of cell $auto$ff.cc:266:slice$444765 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444913 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [21]:
    port Q[0] of cell $auto$ff.cc:266:slice$444764 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444912 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [20]:
    port Q[0] of cell $auto$ff.cc:266:slice$444763 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444911 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [19]:
    port Q[0] of cell $auto$ff.cc:266:slice$444762 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444910 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [18]:
    port Q[0] of cell $auto$ff.cc:266:slice$444761 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444909 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [17]:
    port Q[0] of cell $auto$ff.cc:266:slice$444760 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444908 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [16]:
    port Q[0] of cell $auto$ff.cc:266:slice$444759 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444907 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [15]:
    port Q[0] of cell $auto$ff.cc:266:slice$444758 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444906 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [14]:
    port Q[0] of cell $auto$ff.cc:266:slice$444757 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444905 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [13]:
    port Q[0] of cell $auto$ff.cc:266:slice$444756 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444904 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [12]:
    port Q[0] of cell $auto$ff.cc:266:slice$444755 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444903 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [11]:
    port Q[0] of cell $auto$ff.cc:266:slice$444754 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444902 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [10]:
    port Q[0] of cell $auto$ff.cc:266:slice$444753 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444901 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [9]:
    port Q[0] of cell $auto$ff.cc:266:slice$444752 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444900 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [8]:
    port Q[0] of cell $auto$ff.cc:266:slice$444751 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444899 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [7]:
    port Q[0] of cell $auto$ff.cc:266:slice$444750 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444898 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [6]:
    port Q[0] of cell $auto$ff.cc:266:slice$444749 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444897 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [5]:
    port Q[0] of cell $auto$ff.cc:266:slice$444748 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444896 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [4]:
    port Q[0] of cell $auto$ff.cc:266:slice$444747 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444895 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [3]:
    port Q[0] of cell $auto$ff.cc:266:slice$444746 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444894 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [2]:
    port Q[0] of cell $auto$ff.cc:266:slice$444745 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444893 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [1]:
    port Q[0] of cell $auto$ff.cc:266:slice$444744 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444892 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.total_steps [0]:
    port Q[0] of cell $auto$ff.cc:266:slice$444743 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444891 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [31]:
    port Q[0] of cell $auto$ff.cc:266:slice$444742 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444890 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [30]:
    port Q[0] of cell $auto$ff.cc:266:slice$444741 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444889 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [29]:
    port Q[0] of cell $auto$ff.cc:266:slice$444740 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444888 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [28]:
    port Q[0] of cell $auto$ff.cc:266:slice$444739 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444887 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [27]:
    port Q[0] of cell $auto$ff.cc:266:slice$444738 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444886 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [26]:
    port Q[0] of cell $auto$ff.cc:266:slice$444737 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444885 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [25]:
    port Q[0] of cell $auto$ff.cc:266:slice$444736 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444884 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [24]:
    port Q[0] of cell $auto$ff.cc:266:slice$444735 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444883 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [23]:
    port Q[0] of cell $auto$ff.cc:266:slice$444734 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444882 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [22]:
    port Q[0] of cell $auto$ff.cc:266:slice$444733 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444881 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [21]:
    port Q[0] of cell $auto$ff.cc:266:slice$444732 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444880 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [20]:
    port Q[0] of cell $auto$ff.cc:266:slice$444731 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444879 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [19]:
    port Q[0] of cell $auto$ff.cc:266:slice$444730 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444878 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [18]:
    port Q[0] of cell $auto$ff.cc:266:slice$444729 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444877 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [17]:
    port Q[0] of cell $auto$ff.cc:266:slice$444728 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444876 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [16]:
    port Q[0] of cell $auto$ff.cc:266:slice$444727 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444875 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [15]:
    port Q[0] of cell $auto$ff.cc:266:slice$444726 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444874 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [14]:
    port Q[0] of cell $auto$ff.cc:266:slice$444725 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444873 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [13]:
    port Q[0] of cell $auto$ff.cc:266:slice$444724 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444872 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [12]:
    port Q[0] of cell $auto$ff.cc:266:slice$444723 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444871 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [11]:
    port Q[0] of cell $auto$ff.cc:266:slice$444722 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444870 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [10]:
    port Q[0] of cell $auto$ff.cc:266:slice$444721 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444869 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [9]:
    port Q[0] of cell $auto$ff.cc:266:slice$444720 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444868 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [8]:
    port Q[0] of cell $auto$ff.cc:266:slice$444719 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444867 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [7]:
    port Q[0] of cell $auto$ff.cc:266:slice$444718 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444866 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [6]:
    port Q[0] of cell $auto$ff.cc:266:slice$444717 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444865 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [5]:
    port Q[0] of cell $auto$ff.cc:266:slice$444716 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444864 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [4]:
    port Q[0] of cell $auto$ff.cc:266:slice$444715 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444863 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [3]:
    port Q[0] of cell $auto$ff.cc:266:slice$444714 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444862 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [2]:
    port Q[0] of cell $auto$ff.cc:266:slice$444713 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444861 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [1]:
    port Q[0] of cell $auto$ff.cc:266:slice$444712 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444860 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.jerk [0]:
    port Q[0] of cell $auto$ff.cc:266:slice$444711 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444859 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [31]:
    port Q[0] of cell $auto$ff.cc:266:slice$444710 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444858 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [30]:
    port Q[0] of cell $auto$ff.cc:266:slice$444709 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444857 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [29]:
    port Q[0] of cell $auto$ff.cc:266:slice$444708 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444856 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [28]:
    port Q[0] of cell $auto$ff.cc:266:slice$444707 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444855 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [27]:
    port Q[0] of cell $auto$ff.cc:266:slice$444706 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444854 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [26]:
    port Q[0] of cell $auto$ff.cc:266:slice$444705 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444853 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [25]:
    port Q[0] of cell $auto$ff.cc:266:slice$444704 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444852 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [24]:
    port Q[0] of cell $auto$ff.cc:266:slice$444703 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444851 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [23]:
    port Q[0] of cell $auto$ff.cc:266:slice$444702 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444850 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [22]:
    port Q[0] of cell $auto$ff.cc:266:slice$444701 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444849 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [21]:
    port Q[0] of cell $auto$ff.cc:266:slice$444700 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444848 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [20]:
    port Q[0] of cell $auto$ff.cc:266:slice$444699 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444847 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [19]:
    port Q[0] of cell $auto$ff.cc:266:slice$444698 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444846 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [18]:
    port Q[0] of cell $auto$ff.cc:266:slice$444697 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444845 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [17]:
    port Q[0] of cell $auto$ff.cc:266:slice$444696 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444844 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [16]:
    port Q[0] of cell $auto$ff.cc:266:slice$444695 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444843 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [15]:
    port Q[0] of cell $auto$ff.cc:266:slice$444694 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444842 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [14]:
    port Q[0] of cell $auto$ff.cc:266:slice$444693 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444841 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [13]:
    port Q[0] of cell $auto$ff.cc:266:slice$444692 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444840 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [12]:
    port Q[0] of cell $auto$ff.cc:266:slice$444691 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444839 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [11]:
    port Q[0] of cell $auto$ff.cc:266:slice$444690 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444838 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [10]:
    port Q[0] of cell $auto$ff.cc:266:slice$444689 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444837 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [9]:
    port Q[0] of cell $auto$ff.cc:266:slice$444688 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444836 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [8]:
    port Q[0] of cell $auto$ff.cc:266:slice$444687 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444835 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [7]:
    port Q[0] of cell $auto$ff.cc:266:slice$444686 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444834 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [6]:
    port Q[0] of cell $auto$ff.cc:266:slice$444685 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444833 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [5]:
    port Q[0] of cell $auto$ff.cc:266:slice$444684 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444832 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [4]:
    port Q[0] of cell $auto$ff.cc:266:slice$444683 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444831 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [3]:
    port Q[0] of cell $auto$ff.cc:266:slice$444682 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444830 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [2]:
    port Q[0] of cell $auto$ff.cc:266:slice$444681 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444829 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [1]:
    port Q[0] of cell $auto$ff.cc:266:slice$444680 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444828 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_jerk_dur [0]:
    port Q[0] of cell $auto$ff.cc:266:slice$444679 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444827 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [31]:
    port Q[0] of cell $auto$ff.cc:266:slice$444678 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444826 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [30]:
    port Q[0] of cell $auto$ff.cc:266:slice$444677 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444825 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [29]:
    port Q[0] of cell $auto$ff.cc:266:slice$444676 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444824 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [28]:
    port Q[0] of cell $auto$ff.cc:266:slice$444675 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444823 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [27]:
    port Q[0] of cell $auto$ff.cc:266:slice$444674 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444822 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [26]:
    port Q[0] of cell $auto$ff.cc:266:slice$444673 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444821 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [25]:
    port Q[0] of cell $auto$ff.cc:266:slice$444672 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444820 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [24]:
    port Q[0] of cell $auto$ff.cc:266:slice$444671 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444819 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [23]:
    port Q[0] of cell $auto$ff.cc:266:slice$444670 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444818 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [22]:
    port Q[0] of cell $auto$ff.cc:266:slice$444669 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444817 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [21]:
    port Q[0] of cell $auto$ff.cc:266:slice$444668 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444816 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [20]:
    port Q[0] of cell $auto$ff.cc:266:slice$444667 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444815 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [19]:
    port Q[0] of cell $auto$ff.cc:266:slice$444666 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444814 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [18]:
    port Q[0] of cell $auto$ff.cc:266:slice$444665 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444813 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [17]:
    port Q[0] of cell $auto$ff.cc:266:slice$444664 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444812 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [16]:
    port Q[0] of cell $auto$ff.cc:266:slice$444663 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444811 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [15]:
    port Q[0] of cell $auto$ff.cc:266:slice$444662 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444810 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [14]:
    port Q[0] of cell $auto$ff.cc:266:slice$444661 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444809 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [13]:
    port Q[0] of cell $auto$ff.cc:266:slice$444660 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444808 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [12]:
    port Q[0] of cell $auto$ff.cc:266:slice$444659 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444807 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [11]:
    port Q[0] of cell $auto$ff.cc:266:slice$444658 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444806 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [10]:
    port Q[0] of cell $auto$ff.cc:266:slice$444657 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444805 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [9]:
    port Q[0] of cell $auto$ff.cc:266:slice$444656 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444804 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [8]:
    port Q[0] of cell $auto$ff.cc:266:slice$444655 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444803 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [7]:
    port Q[0] of cell $auto$ff.cc:266:slice$444654 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444802 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [6]:
    port Q[0] of cell $auto$ff.cc:266:slice$444653 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444801 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [5]:
    port Q[0] of cell $auto$ff.cc:266:slice$444652 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444800 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [4]:
    port Q[0] of cell $auto$ff.cc:266:slice$444651 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444799 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [3]:
    port Q[0] of cell $auto$ff.cc:266:slice$444650 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444798 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [2]:
    port Q[0] of cell $auto$ff.cc:266:slice$444649 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444797 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [1]:
    port Q[0] of cell $auto$ff.cc:266:slice$444648 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444796 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[2].SCG_b.c_accel_dur [0]:
    port Q[0] of cell $auto$ff.cc:266:slice$444647 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$444795 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.bypass:
    port Q[0] of cell $auto$ff.cc:266:slice$443340 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443486 ($_DFF_P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [31]:
    port Q[0] of cell $auto$ff.cc:266:slice$443337 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443485 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [30]:
    port Q[0] of cell $auto$ff.cc:266:slice$443336 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443484 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [29]:
    port Q[0] of cell $auto$ff.cc:266:slice$443335 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443483 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [28]:
    port Q[0] of cell $auto$ff.cc:266:slice$443334 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443482 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [27]:
    port Q[0] of cell $auto$ff.cc:266:slice$443333 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443481 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [26]:
    port Q[0] of cell $auto$ff.cc:266:slice$443332 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443480 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [25]:
    port Q[0] of cell $auto$ff.cc:266:slice$443331 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443479 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [24]:
    port Q[0] of cell $auto$ff.cc:266:slice$443330 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443478 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [23]:
    port Q[0] of cell $auto$ff.cc:266:slice$443329 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443477 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [22]:
    port Q[0] of cell $auto$ff.cc:266:slice$443328 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443476 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [21]:
    port Q[0] of cell $auto$ff.cc:266:slice$443327 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443475 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [20]:
    port Q[0] of cell $auto$ff.cc:266:slice$443326 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443474 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [19]:
    port Q[0] of cell $auto$ff.cc:266:slice$443325 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443473 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [18]:
    port Q[0] of cell $auto$ff.cc:266:slice$443324 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443472 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [17]:
    port Q[0] of cell $auto$ff.cc:266:slice$443323 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443471 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [16]:
    port Q[0] of cell $auto$ff.cc:266:slice$443322 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443470 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [15]:
    port Q[0] of cell $auto$ff.cc:266:slice$443321 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443469 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [14]:
    port Q[0] of cell $auto$ff.cc:266:slice$443320 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443468 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [13]:
    port Q[0] of cell $auto$ff.cc:266:slice$443319 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443467 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [12]:
    port Q[0] of cell $auto$ff.cc:266:slice$443318 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443466 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [11]:
    port Q[0] of cell $auto$ff.cc:266:slice$443317 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443465 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [10]:
    port Q[0] of cell $auto$ff.cc:266:slice$443316 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443464 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [9]:
    port Q[0] of cell $auto$ff.cc:266:slice$443315 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443463 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [8]:
    port Q[0] of cell $auto$ff.cc:266:slice$443314 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443462 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [7]:
    port Q[0] of cell $auto$ff.cc:266:slice$443313 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443461 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [6]:
    port Q[0] of cell $auto$ff.cc:266:slice$443312 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443460 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [5]:
    port Q[0] of cell $auto$ff.cc:266:slice$443311 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443459 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [4]:
    port Q[0] of cell $auto$ff.cc:266:slice$443310 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443458 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [3]:
    port Q[0] of cell $auto$ff.cc:266:slice$443309 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443457 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [2]:
    port Q[0] of cell $auto$ff.cc:266:slice$443308 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443456 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [1]:
    port Q[0] of cell $auto$ff.cc:266:slice$443307 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443455 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.total_steps [0]:
    port Q[0] of cell $auto$ff.cc:266:slice$443306 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443454 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [31]:
    port Q[0] of cell $auto$ff.cc:266:slice$443305 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443453 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [30]:
    port Q[0] of cell $auto$ff.cc:266:slice$443304 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443452 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [29]:
    port Q[0] of cell $auto$ff.cc:266:slice$443303 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443451 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [28]:
    port Q[0] of cell $auto$ff.cc:266:slice$443302 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443450 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [27]:
    port Q[0] of cell $auto$ff.cc:266:slice$443301 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443449 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [26]:
    port Q[0] of cell $auto$ff.cc:266:slice$443300 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443448 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [25]:
    port Q[0] of cell $auto$ff.cc:266:slice$443299 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443447 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [24]:
    port Q[0] of cell $auto$ff.cc:266:slice$443298 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443446 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [23]:
    port Q[0] of cell $auto$ff.cc:266:slice$443297 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443445 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [22]:
    port Q[0] of cell $auto$ff.cc:266:slice$443296 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443444 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [21]:
    port Q[0] of cell $auto$ff.cc:266:slice$443295 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443443 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [20]:
    port Q[0] of cell $auto$ff.cc:266:slice$443294 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443442 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [19]:
    port Q[0] of cell $auto$ff.cc:266:slice$443293 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443441 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [18]:
    port Q[0] of cell $auto$ff.cc:266:slice$443292 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443440 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [17]:
    port Q[0] of cell $auto$ff.cc:266:slice$443291 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443439 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [16]:
    port Q[0] of cell $auto$ff.cc:266:slice$443290 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443438 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [15]:
    port Q[0] of cell $auto$ff.cc:266:slice$443289 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443437 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [14]:
    port Q[0] of cell $auto$ff.cc:266:slice$443288 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443436 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [13]:
    port Q[0] of cell $auto$ff.cc:266:slice$443287 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443435 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [12]:
    port Q[0] of cell $auto$ff.cc:266:slice$443286 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443434 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [11]:
    port Q[0] of cell $auto$ff.cc:266:slice$443285 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443433 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [10]:
    port Q[0] of cell $auto$ff.cc:266:slice$443284 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443432 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [9]:
    port Q[0] of cell $auto$ff.cc:266:slice$443283 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443431 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [8]:
    port Q[0] of cell $auto$ff.cc:266:slice$443282 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443430 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [7]:
    port Q[0] of cell $auto$ff.cc:266:slice$443281 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443429 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [6]:
    port Q[0] of cell $auto$ff.cc:266:slice$443280 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443428 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [5]:
    port Q[0] of cell $auto$ff.cc:266:slice$443279 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443427 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [4]:
    port Q[0] of cell $auto$ff.cc:266:slice$443278 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443426 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [3]:
    port Q[0] of cell $auto$ff.cc:266:slice$443277 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443425 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [2]:
    port Q[0] of cell $auto$ff.cc:266:slice$443276 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443424 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [1]:
    port Q[0] of cell $auto$ff.cc:266:slice$443275 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443423 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.jerk [0]:
    port Q[0] of cell $auto$ff.cc:266:slice$443274 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443422 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [31]:
    port Q[0] of cell $auto$ff.cc:266:slice$443273 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443421 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [30]:
    port Q[0] of cell $auto$ff.cc:266:slice$443272 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443420 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [29]:
    port Q[0] of cell $auto$ff.cc:266:slice$443271 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443419 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [28]:
    port Q[0] of cell $auto$ff.cc:266:slice$443270 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443418 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [27]:
    port Q[0] of cell $auto$ff.cc:266:slice$443269 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443417 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [26]:
    port Q[0] of cell $auto$ff.cc:266:slice$443268 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443416 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [25]:
    port Q[0] of cell $auto$ff.cc:266:slice$443267 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443415 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [24]:
    port Q[0] of cell $auto$ff.cc:266:slice$443266 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443414 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [23]:
    port Q[0] of cell $auto$ff.cc:266:slice$443265 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443413 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [22]:
    port Q[0] of cell $auto$ff.cc:266:slice$443264 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443412 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [21]:
    port Q[0] of cell $auto$ff.cc:266:slice$443263 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443411 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [20]:
    port Q[0] of cell $auto$ff.cc:266:slice$443262 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443410 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [19]:
    port Q[0] of cell $auto$ff.cc:266:slice$443261 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443409 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [18]:
    port Q[0] of cell $auto$ff.cc:266:slice$443260 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443408 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [17]:
    port Q[0] of cell $auto$ff.cc:266:slice$443259 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443407 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [16]:
    port Q[0] of cell $auto$ff.cc:266:slice$443258 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443406 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [15]:
    port Q[0] of cell $auto$ff.cc:266:slice$443257 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443405 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [14]:
    port Q[0] of cell $auto$ff.cc:266:slice$443256 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443404 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [13]:
    port Q[0] of cell $auto$ff.cc:266:slice$443255 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443403 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [12]:
    port Q[0] of cell $auto$ff.cc:266:slice$443254 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443402 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [11]:
    port Q[0] of cell $auto$ff.cc:266:slice$443253 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443401 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [10]:
    port Q[0] of cell $auto$ff.cc:266:slice$443252 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443400 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [9]:
    port Q[0] of cell $auto$ff.cc:266:slice$443251 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443399 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [8]:
    port Q[0] of cell $auto$ff.cc:266:slice$443250 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443398 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [7]:
    port Q[0] of cell $auto$ff.cc:266:slice$443249 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443397 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [6]:
    port Q[0] of cell $auto$ff.cc:266:slice$443248 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443396 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [5]:
    port Q[0] of cell $auto$ff.cc:266:slice$443247 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443395 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [4]:
    port Q[0] of cell $auto$ff.cc:266:slice$443246 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443394 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [3]:
    port Q[0] of cell $auto$ff.cc:266:slice$443245 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443393 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [2]:
    port Q[0] of cell $auto$ff.cc:266:slice$443244 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443392 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [1]:
    port Q[0] of cell $auto$ff.cc:266:slice$443243 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443391 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_jerk_dur [0]:
    port Q[0] of cell $auto$ff.cc:266:slice$443242 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443390 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [31]:
    port Q[0] of cell $auto$ff.cc:266:slice$443241 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443389 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [30]:
    port Q[0] of cell $auto$ff.cc:266:slice$443240 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443388 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [29]:
    port Q[0] of cell $auto$ff.cc:266:slice$443239 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443387 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [28]:
    port Q[0] of cell $auto$ff.cc:266:slice$443238 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443386 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [27]:
    port Q[0] of cell $auto$ff.cc:266:slice$443237 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443385 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [26]:
    port Q[0] of cell $auto$ff.cc:266:slice$443236 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443384 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [25]:
    port Q[0] of cell $auto$ff.cc:266:slice$443235 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443383 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [24]:
    port Q[0] of cell $auto$ff.cc:266:slice$443234 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443382 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [23]:
    port Q[0] of cell $auto$ff.cc:266:slice$443233 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443381 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [22]:
    port Q[0] of cell $auto$ff.cc:266:slice$443232 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443380 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [21]:
    port Q[0] of cell $auto$ff.cc:266:slice$443231 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443379 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [20]:
    port Q[0] of cell $auto$ff.cc:266:slice$443230 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443378 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [19]:
    port Q[0] of cell $auto$ff.cc:266:slice$443229 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443377 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [18]:
    port Q[0] of cell $auto$ff.cc:266:slice$443228 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443376 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [17]:
    port Q[0] of cell $auto$ff.cc:266:slice$443227 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443375 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [16]:
    port Q[0] of cell $auto$ff.cc:266:slice$443226 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443374 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [15]:
    port Q[0] of cell $auto$ff.cc:266:slice$443225 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443373 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [14]:
    port Q[0] of cell $auto$ff.cc:266:slice$443224 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443372 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [13]:
    port Q[0] of cell $auto$ff.cc:266:slice$443223 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443371 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [12]:
    port Q[0] of cell $auto$ff.cc:266:slice$443222 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443370 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [11]:
    port Q[0] of cell $auto$ff.cc:266:slice$443221 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443369 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [10]:
    port Q[0] of cell $auto$ff.cc:266:slice$443220 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443368 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [9]:
    port Q[0] of cell $auto$ff.cc:266:slice$443219 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443367 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [8]:
    port Q[0] of cell $auto$ff.cc:266:slice$443218 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443366 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [7]:
    port Q[0] of cell $auto$ff.cc:266:slice$443217 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443365 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [6]:
    port Q[0] of cell $auto$ff.cc:266:slice$443216 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443364 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [5]:
    port Q[0] of cell $auto$ff.cc:266:slice$443215 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443363 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [4]:
    port Q[0] of cell $auto$ff.cc:266:slice$443214 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443362 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [3]:
    port Q[0] of cell $auto$ff.cc:266:slice$443213 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443361 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [2]:
    port Q[0] of cell $auto$ff.cc:266:slice$443212 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443360 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [1]:
    port Q[0] of cell $auto$ff.cc:266:slice$443211 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443359 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[1].SCG_b.c_accel_dur [0]:
    port Q[0] of cell $auto$ff.cc:266:slice$443210 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$443358 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.bypass:
    port Q[0] of cell $auto$ff.cc:266:slice$441723 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441869 ($_DFF_P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [31]:
    port Q[0] of cell $auto$ff.cc:266:slice$441720 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441868 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [30]:
    port Q[0] of cell $auto$ff.cc:266:slice$441719 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441867 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [29]:
    port Q[0] of cell $auto$ff.cc:266:slice$441718 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441866 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [28]:
    port Q[0] of cell $auto$ff.cc:266:slice$441717 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441865 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [27]:
    port Q[0] of cell $auto$ff.cc:266:slice$441716 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441864 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [26]:
    port Q[0] of cell $auto$ff.cc:266:slice$441715 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441863 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [25]:
    port Q[0] of cell $auto$ff.cc:266:slice$441714 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441862 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [24]:
    port Q[0] of cell $auto$ff.cc:266:slice$441713 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441861 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [23]:
    port Q[0] of cell $auto$ff.cc:266:slice$441712 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441860 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [22]:
    port Q[0] of cell $auto$ff.cc:266:slice$441711 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441859 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [21]:
    port Q[0] of cell $auto$ff.cc:266:slice$441710 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441858 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [20]:
    port Q[0] of cell $auto$ff.cc:266:slice$441709 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441857 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [19]:
    port Q[0] of cell $auto$ff.cc:266:slice$441708 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441856 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [18]:
    port Q[0] of cell $auto$ff.cc:266:slice$441707 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441855 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [17]:
    port Q[0] of cell $auto$ff.cc:266:slice$441706 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441854 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [16]:
    port Q[0] of cell $auto$ff.cc:266:slice$441705 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441853 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [15]:
    port Q[0] of cell $auto$ff.cc:266:slice$441704 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441852 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [14]:
    port Q[0] of cell $auto$ff.cc:266:slice$441703 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441851 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [13]:
    port Q[0] of cell $auto$ff.cc:266:slice$441702 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441850 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [12]:
    port Q[0] of cell $auto$ff.cc:266:slice$441701 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441849 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [11]:
    port Q[0] of cell $auto$ff.cc:266:slice$441700 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441848 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [10]:
    port Q[0] of cell $auto$ff.cc:266:slice$441699 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441847 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [9]:
    port Q[0] of cell $auto$ff.cc:266:slice$441698 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441846 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [8]:
    port Q[0] of cell $auto$ff.cc:266:slice$441697 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441845 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [7]:
    port Q[0] of cell $auto$ff.cc:266:slice$441696 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441844 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [6]:
    port Q[0] of cell $auto$ff.cc:266:slice$441695 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441843 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [5]:
    port Q[0] of cell $auto$ff.cc:266:slice$441694 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441842 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [4]:
    port Q[0] of cell $auto$ff.cc:266:slice$441693 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441841 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [3]:
    port Q[0] of cell $auto$ff.cc:266:slice$441692 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441840 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [2]:
    port Q[0] of cell $auto$ff.cc:266:slice$441691 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441839 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [1]:
    port Q[0] of cell $auto$ff.cc:266:slice$441690 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441838 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.total_steps [0]:
    port Q[0] of cell $auto$ff.cc:266:slice$441689 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441837 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [31]:
    port Q[0] of cell $auto$ff.cc:266:slice$441688 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441836 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [30]:
    port Q[0] of cell $auto$ff.cc:266:slice$441687 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441835 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [29]:
    port Q[0] of cell $auto$ff.cc:266:slice$441686 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441834 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [28]:
    port Q[0] of cell $auto$ff.cc:266:slice$441685 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441833 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [27]:
    port Q[0] of cell $auto$ff.cc:266:slice$441684 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441832 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [26]:
    port Q[0] of cell $auto$ff.cc:266:slice$441683 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441831 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [25]:
    port Q[0] of cell $auto$ff.cc:266:slice$441682 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441830 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [24]:
    port Q[0] of cell $auto$ff.cc:266:slice$441681 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441829 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [23]:
    port Q[0] of cell $auto$ff.cc:266:slice$441680 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441828 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [22]:
    port Q[0] of cell $auto$ff.cc:266:slice$441679 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441827 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [21]:
    port Q[0] of cell $auto$ff.cc:266:slice$441678 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441826 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [20]:
    port Q[0] of cell $auto$ff.cc:266:slice$441677 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441825 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [19]:
    port Q[0] of cell $auto$ff.cc:266:slice$441676 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441824 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [18]:
    port Q[0] of cell $auto$ff.cc:266:slice$441675 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441823 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [17]:
    port Q[0] of cell $auto$ff.cc:266:slice$441674 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441822 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [16]:
    port Q[0] of cell $auto$ff.cc:266:slice$441673 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441821 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [15]:
    port Q[0] of cell $auto$ff.cc:266:slice$441672 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441820 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [14]:
    port Q[0] of cell $auto$ff.cc:266:slice$441671 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441819 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [13]:
    port Q[0] of cell $auto$ff.cc:266:slice$441670 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441818 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [12]:
    port Q[0] of cell $auto$ff.cc:266:slice$441669 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441817 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [11]:
    port Q[0] of cell $auto$ff.cc:266:slice$441668 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441816 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [10]:
    port Q[0] of cell $auto$ff.cc:266:slice$441667 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441815 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [9]:
    port Q[0] of cell $auto$ff.cc:266:slice$441666 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441814 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [8]:
    port Q[0] of cell $auto$ff.cc:266:slice$441665 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441813 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [7]:
    port Q[0] of cell $auto$ff.cc:266:slice$441664 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441812 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [6]:
    port Q[0] of cell $auto$ff.cc:266:slice$441663 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441811 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [5]:
    port Q[0] of cell $auto$ff.cc:266:slice$441662 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441810 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [4]:
    port Q[0] of cell $auto$ff.cc:266:slice$441661 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441809 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [3]:
    port Q[0] of cell $auto$ff.cc:266:slice$441660 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441808 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [2]:
    port Q[0] of cell $auto$ff.cc:266:slice$441659 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441807 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [1]:
    port Q[0] of cell $auto$ff.cc:266:slice$441658 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441806 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.jerk [0]:
    port Q[0] of cell $auto$ff.cc:266:slice$441657 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441805 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [31]:
    port Q[0] of cell $auto$ff.cc:266:slice$441656 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441804 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [30]:
    port Q[0] of cell $auto$ff.cc:266:slice$441655 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441803 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [29]:
    port Q[0] of cell $auto$ff.cc:266:slice$441654 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441802 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [28]:
    port Q[0] of cell $auto$ff.cc:266:slice$441653 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441801 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [27]:
    port Q[0] of cell $auto$ff.cc:266:slice$441652 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441800 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [26]:
    port Q[0] of cell $auto$ff.cc:266:slice$441651 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441799 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [25]:
    port Q[0] of cell $auto$ff.cc:266:slice$441650 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441798 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [24]:
    port Q[0] of cell $auto$ff.cc:266:slice$441649 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441797 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [23]:
    port Q[0] of cell $auto$ff.cc:266:slice$441648 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441796 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [22]:
    port Q[0] of cell $auto$ff.cc:266:slice$441647 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441795 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [21]:
    port Q[0] of cell $auto$ff.cc:266:slice$441646 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441794 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [20]:
    port Q[0] of cell $auto$ff.cc:266:slice$441645 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441793 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [19]:
    port Q[0] of cell $auto$ff.cc:266:slice$441644 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441792 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [18]:
    port Q[0] of cell $auto$ff.cc:266:slice$441643 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441791 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [17]:
    port Q[0] of cell $auto$ff.cc:266:slice$441642 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441790 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [16]:
    port Q[0] of cell $auto$ff.cc:266:slice$441641 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441789 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [15]:
    port Q[0] of cell $auto$ff.cc:266:slice$441640 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441788 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [14]:
    port Q[0] of cell $auto$ff.cc:266:slice$441639 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441787 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [13]:
    port Q[0] of cell $auto$ff.cc:266:slice$441638 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441786 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [12]:
    port Q[0] of cell $auto$ff.cc:266:slice$441637 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441785 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [11]:
    port Q[0] of cell $auto$ff.cc:266:slice$441636 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441784 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [10]:
    port Q[0] of cell $auto$ff.cc:266:slice$441635 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441783 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [9]:
    port Q[0] of cell $auto$ff.cc:266:slice$441634 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441782 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [8]:
    port Q[0] of cell $auto$ff.cc:266:slice$441633 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441781 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [7]:
    port Q[0] of cell $auto$ff.cc:266:slice$441632 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441780 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [6]:
    port Q[0] of cell $auto$ff.cc:266:slice$441631 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441779 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [5]:
    port Q[0] of cell $auto$ff.cc:266:slice$441630 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441778 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [4]:
    port Q[0] of cell $auto$ff.cc:266:slice$441629 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441777 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [3]:
    port Q[0] of cell $auto$ff.cc:266:slice$441628 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441776 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [2]:
    port Q[0] of cell $auto$ff.cc:266:slice$441627 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441775 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [1]:
    port Q[0] of cell $auto$ff.cc:266:slice$441626 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441774 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_jerk_dur [0]:
    port Q[0] of cell $auto$ff.cc:266:slice$441625 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441773 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [31]:
    port Q[0] of cell $auto$ff.cc:266:slice$441624 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441772 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [30]:
    port Q[0] of cell $auto$ff.cc:266:slice$441623 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441771 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [29]:
    port Q[0] of cell $auto$ff.cc:266:slice$441622 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441770 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [28]:
    port Q[0] of cell $auto$ff.cc:266:slice$441621 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441769 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [27]:
    port Q[0] of cell $auto$ff.cc:266:slice$441620 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441768 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [26]:
    port Q[0] of cell $auto$ff.cc:266:slice$441619 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441767 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [25]:
    port Q[0] of cell $auto$ff.cc:266:slice$441618 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441766 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [24]:
    port Q[0] of cell $auto$ff.cc:266:slice$441617 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441765 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [23]:
    port Q[0] of cell $auto$ff.cc:266:slice$441616 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441764 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [22]:
    port Q[0] of cell $auto$ff.cc:266:slice$441615 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441763 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [21]:
    port Q[0] of cell $auto$ff.cc:266:slice$441614 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441762 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [20]:
    port Q[0] of cell $auto$ff.cc:266:slice$441613 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441761 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [19]:
    port Q[0] of cell $auto$ff.cc:266:slice$441612 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441760 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [18]:
    port Q[0] of cell $auto$ff.cc:266:slice$441611 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441759 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [17]:
    port Q[0] of cell $auto$ff.cc:266:slice$441610 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441758 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [16]:
    port Q[0] of cell $auto$ff.cc:266:slice$441609 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441757 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [15]:
    port Q[0] of cell $auto$ff.cc:266:slice$441608 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441756 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [14]:
    port Q[0] of cell $auto$ff.cc:266:slice$441607 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441755 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [13]:
    port Q[0] of cell $auto$ff.cc:266:slice$441606 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441754 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [12]:
    port Q[0] of cell $auto$ff.cc:266:slice$441605 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441753 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [11]:
    port Q[0] of cell $auto$ff.cc:266:slice$441604 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441752 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [10]:
    port Q[0] of cell $auto$ff.cc:266:slice$441603 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441751 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [9]:
    port Q[0] of cell $auto$ff.cc:266:slice$441602 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441750 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [8]:
    port Q[0] of cell $auto$ff.cc:266:slice$441601 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441749 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [7]:
    port Q[0] of cell $auto$ff.cc:266:slice$441600 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441748 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [6]:
    port Q[0] of cell $auto$ff.cc:266:slice$441599 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441747 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [5]:
    port Q[0] of cell $auto$ff.cc:266:slice$441598 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441746 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [4]:
    port Q[0] of cell $auto$ff.cc:266:slice$441597 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441745 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [3]:
    port Q[0] of cell $auto$ff.cc:266:slice$441596 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441744 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [2]:
    port Q[0] of cell $auto$ff.cc:266:slice$441595 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441743 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [1]:
    port Q[0] of cell $auto$ff.cc:266:slice$441594 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441742 ($_SDFFE_PN0P_)
Warning: multiple conflicting drivers for user_project_wrapper.\soc_i.i_peripheral_unit.genblk11[0].SCG_b.c_accel_dur [0]:
    port Q[0] of cell $auto$ff.cc:266:slice$441593 ($_DFFE_PP_)
    port Q[0] of cell $auto$ff.cc:266:slice$441741 ($_SDFFE_PN0P_)
Found and reported 516 problems.

102. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/CARPSoC/runs/RUN_2023.06.06_00.34.52/tmp/synthesis/post_techmap.dot'.
Dumping module user_project_wrapper to page 1.

103. Executing SHARE pass (SAT-based resource sharing).

104. Executing OPT pass (performing simple optimizations).

104.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

104.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

104.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

104.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
Performed a total of 0 changes.

104.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

104.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$205105 ($_SDFFE_PP0P_) from module user_project_wrapper (D = $abc$534537$new_n199444_, Q = \soc_i.obi_qspi_controller_inst.spimemio_inst.xfer.count [0]).

104.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

104.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

104.9. Rerunning OPT passes. (Maybe there is more to do..)

104.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

104.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project_wrapper.
Performed a total of 0 changes.

104.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project_wrapper'.
Removed a total of 0 cells.

104.13. Executing OPT_DFF pass (perform DFF optimizations).

104.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..

104.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project_wrapper.

104.16. Finished OPT passes. (There is nothing left to do.)

105. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 0 unused cells and 2045 unused wires.
<suppressed ~2045 debug messages>

106. Printing statistics.

=== user_project_wrapper ===

   Number of wires:             204889
   Number of wire bits:         219017
   Number of public wires:        1349
   Number of public wire bits:   11517
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:             217094
     $_ANDNOT_                   83628
     $_AND_                       3155
     $_DFFE_NP_                   1024
     $_DFFE_PN_                     13
     $_DFFE_PP_                   1339
     $_DFF_N_                        8
     $_DFF_P_                      341
     $_MUX_                      85591
     $_NAND_                      1210
     $_NOR_                       8139
     $_NOT_                       7103
     $_ORNOT_                     1911
     $_OR_                       11285
     $_SDFFCE_PN0N_                 31
     $_SDFFCE_PN0P_                 89
     $_SDFFCE_PN1P_                  4
     $_SDFFCE_PP0P_                 62
     $_SDFFE_PN0N_                 426
     $_SDFFE_PN0P_                3011
     $_SDFFE_PN1P_                 314
     $_SDFFE_PP0N_                  80
     $_SDFFE_PP0P_                 591
     $_SDFFE_PP1N_                   4
     $_SDFFE_PP1P_                   8
     $_SDFF_PN0_                  2186
     $_SDFF_PN1_                    35
     $_SDFF_PP0_                    46
     $_TBUF_                         4
     $_XNOR_                       760
     $_XOR_                       4696

mapping tbuf

107. Executing TECHMAP pass (map to technology primitives).

107.1. Executing Verilog-2005 frontend: /root/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/root/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

107.2. Continuing TECHMAP pass.
Using template \$_TBUF_ for cells of type $_TBUF_.
No more expansions possible.
<suppressed ~7 debug messages>

108. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping user_project_wrapper.$techmap$auto$simplemap.cc:300:simplemap_tribuf$438223.$not$/root/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$742480 ($not).
Mapping user_project_wrapper.$techmap$auto$simplemap.cc:300:simplemap_tribuf$438222.$not$/root/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$742480 ($not).
Mapping user_project_wrapper.$techmap$auto$simplemap.cc:300:simplemap_tribuf$437344.$not$/root/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$742480 ($not).
Mapping user_project_wrapper.$techmap$auto$simplemap.cc:300:simplemap_tribuf$437343.$not$/root/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$742480 ($not).

109. Executing TECHMAP pass (map to technology primitives).

109.1. Executing Verilog-2005 frontend: /root/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/root/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

109.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

110. Executing SIMPLEMAP pass (map simple cells to gate primitives).

111. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

111.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\user_project_wrapper':
  mapped 9612 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

112. Printing statistics.

=== user_project_wrapper ===

   Number of wires:             219820
   Number of wire bits:         233948
   Number of public wires:        1349
   Number of public wire bits:   11517
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:             232013
     $_ANDNOT_                   83628
     $_AND_                       3155
     $_MUX_                      99474
     $_NAND_                      1210
     $_NOR_                       8139
     $_NOT_                       8139
     $_ORNOT_                     1911
     $_OR_                       11285
     $_XNOR_                       760
     $_XOR_                       4696
     sky130_fd_sc_hd__dfxtp_2     9612
     sky130_fd_sc_hd__ebufn_2        4

[INFO]: USING STRATEGY AREA 0

113. Executing ABC pass (technology mapping using ABC).

113.1. Extracting gate netlist of module `\user_project_wrapper' to `/tmp/yosys-abc-uP91tm/input.blif'..
Extracted 222397 gates and 231535 wires to a netlist network with 9136 inputs and 10651 outputs.

113.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-uP91tm/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-uP91tm/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-uP91tm/input.blif 
ABC: + read_lib -w /openlane/designs/CARPSoC/runs/RUN_2023.06.06_00.34.52/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.07 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/CARPSoC/runs/RUN_2023.06.06_00.34.52/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.11 sec
ABC: Memory =    9.54 MB. Time =     0.11 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/CARPSoC/runs/RUN_2023.06.06_00.34.52/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 40.000000.
ABC: + read_constr /openlane/designs/CARPSoC/runs/RUN_2023.06.06_00.34.52/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 12000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 12000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 50 -S 750.0 
ABC: + upsize -D 12000 
ABC: + dnsize -D 12000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =  52263 ( 17.4 %)   Cap = 13.0 ff (  3.9 %)   Area =   419063.16 ( 82.3 %)   Delay = 44935.71 ps  ( 10.8 %)               
ABC: Path  0 --    4820 : 0    1 pi                        A =   0.00  Df =   9.3   -5.8 ps  S =  19.2 ps  Cin =  0.0 ff  Cout =   2.5 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --   25429 : 1   15 sky130_fd_sc_hd__buf_4    A =   7.51  Df = 173.1  -11.1 ps  S = 128.4 ps  Cin =  2.4 ff  Cout =  43.3 ff  Cmax = 561.2 ff  G = 1724  
ABC: Path  2 --   25457 : 2    6 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =1567.8 -160.4 ps  S = 339.8 ps  Cin =  8.5 ff  Cout =  23.6 ff  Cmax = 121.8 ff  G =  267  
ABC: Path  3 --   25468 : 3    2 sky130_fd_sc_hd__o21ai_2  A =   8.76  Df =1761.9 -218.0 ps  S = 173.8 ps  Cin =  4.5 ff  Cout =  11.5 ff  Cmax = 139.2 ff  G =  242  
ABC: Path  4 --   25482 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =1938.2 -171.7 ps  S =  68.1 ps  Cin =  2.4 ff  Cout =  10.9 ff  Cmax = 309.5 ff  G =  449  
ABC: Path  5 --   25483 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =2227.9  -93.0 ps  S = 362.7 ps  Cin =  8.5 ff  Cout =  25.6 ff  Cmax = 121.8 ff  G =  290  
ABC: Path  6 --   25501 : 2    2 sky130_fd_sc_hd__nor2_4   A =  11.26  Df =2375.5  -60.1 ps  S = 168.1 ps  Cin =  8.7 ff  Cout =  22.7 ff  Cmax = 251.8 ff  G =  249  
ABC: Path  7 --   25509 : 2   14 sky130_fd_sc_hd__xor2_4   A =  27.53  Df =3007.9 -327.1 ps  S = 787.2 ps  Cin = 16.2 ff  Cout = 112.3 ff  Cmax = 219.7 ff  G =  664  
ABC: Path  8 --   25516 : 1   13 sky130_fd_sc_hd__inv_6    A =   8.76  Df =3217.6 -261.9 ps  S = 220.4 ps  Cin = 13.3 ff  Cout = 104.4 ff  Cmax = 782.8 ff  G =  754  
ABC: Path  9 --   26376 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =32017.9  -37.3 ps  S = 131.2 ps  Cin =  8.5 ff  Cout =   5.0 ff  Cmax = 121.8 ff  G =   55  
ABC: Path 10 --   26390 : 5    1 sky130_fd_sc_hd__a311o_2  A =  11.26  Df =32407.6  -86.2 ps  S =  59.8 ps  Cin =  2.3 ff  Cout =   4.9 ff  Cmax = 298.5 ff  G =  202  
ABC: Path 11 --   26391 : 1   12 sky130_fd_sc_hd__buf_6    A =  11.26  Df =32566.1  -83.4 ps  S = 124.7 ps  Cin =  4.6 ff  Cout =  58.9 ff  Cmax = 785.5 ff  G = 1223  
ABC: Path 12 --   26415 : 3    1 sky130_fd_sc_hd__mux2_1   A =  11.26  Df =32892.0 -169.3 ps  S =  65.3 ps  Cin =  2.3 ff  Cout =   4.9 ff  Cmax = 173.0 ff  G =  202  
ABC: Path 13 --   26416 : 1    9 sky130_fd_sc_hd__buf_6    A =  11.26  Df =33039.2 -179.7 ps  S =  86.4 ps  Cin =  4.6 ff  Cout =  38.3 ff  Cmax = 785.5 ff  G =  800  
ABC: Path 14 --   26445 : 2    4 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =33222.7  -51.8 ps  S = 184.4 ps  Cin =  8.6 ff  Cout =  11.0 ff  Cmax = 130.0 ff  G =  121  
ABC: Path 15 --   26448 : 5    1 sky130_fd_sc_hd__a2111o_2 A =  12.51  Df =33681.4 -349.5 ps  S =  58.9 ps  Cin =  2.4 ff  Cout =   2.6 ff  Cmax = 324.1 ff  G =  101  
ABC: Path 16 --   26450 : 4    2 sky130_fd_sc_hd__or4_4    A =  11.26  Df =34158.8 -499.3 ps  S =  84.4 ps  Cin =  2.4 ff  Cout =   5.0 ff  Cmax = 534.7 ff  G =  200  
ABC: Path 17 --   26458 : 5   10 sky130_fd_sc_hd__o2111a_2 A =  12.51  Df =34520.3 -489.9 ps  S = 208.9 ps  Cin =  2.4 ff  Cout =  37.9 ff  Cmax = 299.4 ff  G = 1523  
ABC: Path 18 --   26470 : 3    1 sky130_fd_sc_hd__mux2_1   A =  11.26  Df =34861.4 -455.2 ps  S =  65.3 ps  Cin =  2.3 ff  Cout =   4.9 ff  Cmax = 173.0 ff  G =  202  
ABC: Path 19 --   26471 : 1   11 sky130_fd_sc_hd__buf_6    A =  11.26  Df =35015.0 -459.3 ps  S = 103.7 ps  Cin =  4.6 ff  Cout =  47.6 ff  Cmax = 785.5 ff  G =  993  
ABC: Path 20 --   26499 : 3    2 sky130_fd_sc_hd__and3_4   A =  11.26  Df =35195.3 -410.1 ps  S =  73.4 ps  Cin =  2.4 ff  Cout =  13.1 ff  Cmax = 532.8 ff  G =  519  
ABC: Path 21 --   26509 : 2    2 sky130_fd_sc_hd__nor2_2   A =   6.26  Df =35342.7 -144.9 ps  S = 137.7 ps  Cin =  4.4 ff  Cout =  10.2 ff  Cmax = 141.9 ff  G =  225  
ABC: Path 22 --   26555 : 2    1 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =35498.9 -197.3 ps  S =  97.4 ps  Cin =  8.5 ff  Cout =   2.5 ff  Cmax = 121.8 ff  G =   28  
ABC: Path 23 --   26557 : 5    2 sky130_fd_sc_hd__o2111a_2 A =  12.51  Df =35686.2  -24.4 ps  S =  85.1 ps  Cin =  2.4 ff  Cout =  11.3 ff  Cmax = 299.4 ff  G =  452  
ABC: Path 24 --   26566 : 4   14 sky130_fd_sc_hd__a211oi_4 A =  20.02  Df =36190.9 -356.7 ps  S = 592.3 ps  Cin =  8.8 ff  Cout =  49.7 ff  Cmax = 141.9 ff  G =  540  
ABC: Path 25 --   27698 : 2    9 sky130_fd_sc_hd__xor2_4   A =  27.53  Df =36722.2 -656.7 ps  S = 401.5 ps  Cin = 16.2 ff  Cout =  49.5 ff  Cmax = 219.7 ff  G =  293  
ABC: Path 26 --   27763 : 2    4 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =37004.6 -323.7 ps  S = 245.6 ps  Cin =  8.5 ff  Cout =  15.4 ff  Cmax = 121.8 ff  G =  175  
ABC: Path 27 --   27792 : 2    1 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =37134.9 -259.7 ps  S =  97.0 ps  Cin =  8.5 ff  Cout =   2.5 ff  Cmax = 121.8 ff  G =   27  
ABC: Path 28 --   27793 : 4    1 sky130_fd_sc_hd__or4_4    A =  11.26  Df =37426.7 -175.3 ps  S =  75.6 ps  Cin =  2.4 ff  Cout =   1.6 ff  Cmax = 534.7 ff  G =   63  
ABC: Path 29 --   27797 : 4    3 sky130_fd_sc_hd__and4b_2  A =  11.26  Df =37739.1 -259.2 ps  S =  88.4 ps  Cin =  1.6 ff  Cout =  10.1 ff  Cmax = 297.6 ff  G =  617  
ABC: Path 30 --   27814 : 4    1 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =37875.6  -60.7 ps  S =  53.6 ps  Cin =  2.4 ff  Cout =   4.9 ff  Cmax = 325.0 ff  G =  196  
ABC: Path 31 --   27815 : 1   10 sky130_fd_sc_hd__buf_6    A =  11.26  Df =38012.0  -51.7 ps  S =  95.9 ps  Cin =  4.6 ff  Cout =  43.4 ff  Cmax = 785.5 ff  G =  907  
ABC: Path 32 --   27866 : 4    2 sky130_fd_sc_hd__or4_4    A =  11.26  Df =38493.9 -225.1 ps  S =  88.4 ps  Cin =  2.4 ff  Cout =   7.2 ff  Cmax = 534.7 ff  G =  282  
ABC: Path 33 --   27871 : 4    4 sky130_fd_sc_hd__or4_4    A =  11.26  Df =39031.0 -640.0 ps  S =  94.3 ps  Cin =  2.4 ff  Cout =   9.8 ff  Cmax = 534.7 ff  G =  394  
ABC: Path 34 --   27873 : 3    1 sky130_fd_sc_hd__and3_4   A =  11.26  Df =39208.4 -659.0 ps  S =  37.4 ps  Cin =  2.4 ff  Cout =   1.8 ff  Cmax = 532.8 ff  G =   71  
ABC: Path 35 --   27874 : 1    7 sky130_fd_sc_hd__buf_2    A =   5.00  Df =39352.9 -654.6 ps  S = 107.0 ps  Cin =  1.7 ff  Cout =  20.2 ff  Cmax = 315.9 ff  G = 1126  
ABC: Path 36 --   27886 : 3    8 sky130_fd_sc_hd__mux2_2   A =  11.26  Df =39748.1 -691.0 ps  S = 145.3 ps  Cin =  2.3 ff  Cout =  25.3 ff  Cmax = 297.6 ff  G = 1074  
ABC: Path 37 --   27994 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =39964.8 -487.6 ps  S =  50.8 ps  Cin =  2.4 ff  Cout =   7.1 ff  Cmax = 309.5 ff  G =  289  
ABC: Path 38 --   27995 : 3    1 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =40160.0 -204.0 ps  S =  29.6 ps  Cin =  2.4 ff  Cout =   1.4 ff  Cmax = 309.5 ff  G =   60  
ABC: Path 39 --   27999 : 3    2 sky130_fd_sc_hd__and3_2   A =   7.51  Df =40328.0  -24.5 ps  S =  54.0 ps  Cin =  1.5 ff  Cout =   5.0 ff  Cmax = 309.5 ff  G =  317  
ABC: Path 40 --   28003 : 5   12 sky130_fd_sc_hd__a311o_2  A =  11.26  Df =40787.7 -216.5 ps  S = 164.7 ps  Cin =  2.3 ff  Cout =  29.1 ff  Cmax = 298.5 ff  G = 1223  
ABC: Path 41 --   28005 : 3    4 sky130_fd_sc_hd__or3_2    A =   7.51  Df =41298.8 -551.4 ps  S = 106.8 ps  Cin =  1.5 ff  Cout =  12.5 ff  Cmax = 310.4 ff  G =  770  
ABC: Path 42 --   29474 : 2    2 sky130_fd_sc_hd__or2_2    A =   6.26  Df =41589.0 -735.4 ps  S =  55.2 ps  Cin =  1.5 ff  Cout =   3.3 ff  Cmax = 299.4 ff  G =  214  
ABC: Path 43 --   29475 : 3    2 sky130_fd_sc_hd__or3_2    A =   7.51  Df =42067.6 -694.7 ps  S =  83.8 ps  Cin =  1.5 ff  Cout =   5.0 ff  Cmax = 310.4 ff  G =  306  
ABC: Path 44 --   29476 : 4    4 sky130_fd_sc_hd__o31a_2   A =  10.01  Df =42390.5 -329.4 ps  S =  90.4 ps  Cin =  2.3 ff  Cout =  12.1 ff  Cmax = 285.7 ff  G =  483  
ABC: Path 45 --   43866 : 4    1 sky130_fd_sc_hd__o211a_2  A =  10.01  Df =42639.7 -400.9 ps  S =  56.1 ps  Cin =  2.4 ff  Cout =   4.9 ff  Cmax = 268.3 ff  G =  195  
ABC: Path 46 --   43867 : 1   24 sky130_fd_sc_hd__buf_6    A =  11.26  Df =42793.3 -386.0 ps  S = 131.9 ps  Cin =  4.6 ff  Cout =  62.7 ff  Cmax = 785.5 ff  G = 1281  
ABC: Path 47 --   44798 : 5    1 sky130_fd_sc_hd__a32o_2   A =  11.26  Df =43004.1 -367.5 ps  S =  39.9 ps  Cin =  2.3 ff  Cout =   1.6 ff  Cmax = 264.6 ff  G =   66  
ABC: Path 48 --   44804 : 3    1 sky130_fd_sc_hd__or3_2    A =   7.51  Df =43455.7 -190.3 ps  S =  70.5 ps  Cin =  1.5 ff  Cout =   1.8 ff  Cmax = 310.4 ff  G =  113  
ABC: Path 49 --   44809 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =44090.3 -478.3 ps  S =  95.7 ps  Cin =  1.5 ff  Cout =   2.5 ff  Cmax = 310.4 ff  G =  157  
ABC: Path 50 --   44833 : 4    1 sky130_fd_sc_hd__or4_4    A =  11.26  Df =44622.0 -829.2 ps  S =  77.7 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 534.7 ff  G =   98  
ABC: Path 51 --   44835 : 4    1 sky130_fd_sc_hd__a22o_2   A =  10.01  Df =44935.7 -895.0 ps  S = 212.7 ps  Cin =  2.3 ff  Cout =  40.0 ff  Cmax = 301.2 ff  G = 1703  
ABC: Start-point = pi4819 (\soc_i.i_peripheral_interrupt_queue.start_ind [1]).  End-point = po3920 ($auto$rtlil.cc:2607:MuxGate$748992).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 9136/10651  lat =    0  nd = 52263  edge = 135984  area =419109.43  delay =167.00  lev = 167
ABC: + write_blif /tmp/yosys-abc-uP91tm/output.blif 

113.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a22o_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_6 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or3b_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a311o_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a41oi_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o311a_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o41a_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_8 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__bufbuf_8 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o311ai_4 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__mux2_4 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a311oi_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4bb_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211oi_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and3_4 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__and4_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and2_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a31o_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21oi_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xor2_4 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__inv_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__xnor2_4 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__o31ai_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__buf_6 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__nand4bb_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_4 cells:       34
ABC RESULTS:   sky130_fd_sc_hd__or4b_4 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or4_4 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:       55
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:       38
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:       53
ABC RESULTS:   sky130_fd_sc_hd__o311ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:       64
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:       94
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:       51
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:       94
ABC RESULTS:   sky130_fd_sc_hd__nor4b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:       49
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:       97
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:      169
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:      197
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:       39
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:      114
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:      130
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:     1123
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:      369
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:      683
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:       79
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:      341
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:       46
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:       42
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:      457
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:      281
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:       33
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:      333
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:      103
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:      679
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:      104
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:      624
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:       38
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:      729
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:      148
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:       29
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:      105
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:      275
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:       84
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:      268
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:      283
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:      159
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:     2910
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:     3847
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:       66
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:     2362
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:       73
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:     6005
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:      924
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:      881
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:     1298
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:      786
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:      733
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:     1101
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:      980
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:     1420
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:     1713
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:      101
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:      450
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     6200
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:     2767
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:     3649
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:     1612
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:     3409
ABC RESULTS:        internal signals:   211748
ABC RESULTS:           input signals:     9136
ABC RESULTS:          output signals:    10651
Removing temp directory.

114. Executing SETUNDEF pass (replace undef values with defined constants).

115. Executing HILOMAP pass (mapping to constant drivers).

116. Executing SPLITNETS pass (splitting up multi-bit signals).

117. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Removed 149 unused cells and 233736 unused wires.
<suppressed ~1847 debug messages>

118. Executing INSBUF pass (insert buffer cells for connected wires).

119. Executing CHECK pass (checking for obvious problems).
Checking module user_project_wrapper...
Warning: Wire user_project_wrapper.\wbs_dat_o [31] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [30] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [29] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [28] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [27] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [26] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [25] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [24] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [23] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [22] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [21] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [20] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [19] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [18] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [17] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [16] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [15] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [14] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [13] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [12] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [11] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [10] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [9] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [8] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [7] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [6] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [5] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [4] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [3] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [2] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [1] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_dat_o [0] is used but has no driver.
Warning: Wire user_project_wrapper.\wbs_ack_o is used but has no driver.
Warning: Wire user_project_wrapper.\user_irq [2] is used but has no driver.
Warning: Wire user_project_wrapper.\user_irq [1] is used but has no driver.
Warning: Wire user_project_wrapper.\user_irq [0] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [127] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [126] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [125] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [124] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [123] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [122] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [121] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [120] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [119] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [118] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [117] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [116] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [115] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [114] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [113] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [112] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [111] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [110] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [109] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [108] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [107] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [106] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [105] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [104] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [103] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [102] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [101] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [100] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [99] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [98] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [97] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [96] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [95] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [94] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [93] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [92] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [91] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [90] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [89] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [88] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [87] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [86] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [85] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [84] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [83] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [82] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [81] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [80] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [79] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [78] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [77] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [76] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [75] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [74] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [73] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [72] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [71] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [70] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [69] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [68] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [67] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [66] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [65] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [64] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [63] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [62] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [61] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [60] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [59] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [58] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [57] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [56] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [55] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [54] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [53] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [52] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [51] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [50] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [49] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [48] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [47] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [46] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [45] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [44] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [43] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [42] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [41] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [40] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [39] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [38] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [37] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [36] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [35] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [34] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [33] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [32] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [31] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [30] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [29] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [28] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [27] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [26] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [25] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [24] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [23] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [22] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [21] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [20] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [19] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [18] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [17] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [16] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [15] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [14] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [13] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [12] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [11] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [10] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [9] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [8] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [7] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [6] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [5] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [4] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [3] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [2] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [1] is used but has no driver.
Warning: Wire user_project_wrapper.\la_data_out [0] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [37] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [36] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [35] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [34] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [33] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [32] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [31] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [30] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [29] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [28] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [27] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [26] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [25] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [24] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [23] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [22] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [21] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [20] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [19] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [18] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [17] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [16] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [15] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [14] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [13] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [12] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [11] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [10] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [9] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [8] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [7] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [6] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [5] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [4] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [3] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [2] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [1] is used but has no driver.
Warning: Wire user_project_wrapper.\io_out [0] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [37] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [36] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [35] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [34] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [33] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [32] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [31] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [30] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [29] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [28] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [27] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [26] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [25] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [24] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [23] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [22] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [21] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [20] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [19] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [18] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [17] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [16] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [15] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [14] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [13] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [12] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [11] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [10] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [9] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [8] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [7] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [6] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [5] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [4] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [3] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [2] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [1] is used but has no driver.
Warning: Wire user_project_wrapper.\io_oeb [0] is used but has no driver.
Found and reported 240 problems.

120. Printing statistics.

=== user_project_wrapper ===

   Number of wires:              61217
   Number of wire bits:          61835
   Number of public wires:        9202
   Number of public wire bits:    9820
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              61954
     sky130_fd_sc_hd__a2111o_2      97
     sky130_fd_sc_hd__a2111oi_2     13
     sky130_fd_sc_hd__a2111oi_4      1
     sky130_fd_sc_hd__a211o_2      881
     sky130_fd_sc_hd__a211oi_2      79
     sky130_fd_sc_hd__a211oi_4       2
     sky130_fd_sc_hd__a21bo_2      283
     sky130_fd_sc_hd__a21boi_2     130
     sky130_fd_sc_hd__a21o_2      1298
     sky130_fd_sc_hd__a21oi_2     1713
     sky130_fd_sc_hd__a21oi_4        1
     sky130_fd_sc_hd__a221o_2      624
     sky130_fd_sc_hd__a221oi_2      42
     sky130_fd_sc_hd__a22o_2       980
     sky130_fd_sc_hd__a22o_4         1
     sky130_fd_sc_hd__a22oi_2       46
     sky130_fd_sc_hd__a2bb2o_2     341
     sky130_fd_sc_hd__a2bb2oi_2      2
     sky130_fd_sc_hd__a311o_2      159
     sky130_fd_sc_hd__a311o_4        1
     sky130_fd_sc_hd__a311oi_2       5
     sky130_fd_sc_hd__a311oi_4       1
     sky130_fd_sc_hd__a31o_2      1101
     sky130_fd_sc_hd__a31o_4         1
     sky130_fd_sc_hd__a31oi_2       73
     sky130_fd_sc_hd__a32o_2       450
     sky130_fd_sc_hd__a32oi_2        5
     sky130_fd_sc_hd__a41o_2        39
     sky130_fd_sc_hd__a41oi_4        1
     sky130_fd_sc_hd__and2_2      1420
     sky130_fd_sc_hd__and2_4         3
     sky130_fd_sc_hd__and2b_2      729
     sky130_fd_sc_hd__and3_2      2362
     sky130_fd_sc_hd__and3_4         8
     sky130_fd_sc_hd__and3b_2      333
     sky130_fd_sc_hd__and4_2       103
     sky130_fd_sc_hd__and4_4         3
     sky130_fd_sc_hd__and4b_2       64
     sky130_fd_sc_hd__and4bb_2      33
     sky130_fd_sc_hd__buf_1       6200
     sky130_fd_sc_hd__buf_2         84
     sky130_fd_sc_hd__buf_4         34
     sky130_fd_sc_hd__buf_6         18
     sky130_fd_sc_hd__buf_8          2
     sky130_fd_sc_hd__bufbuf_8       1
     sky130_fd_sc_hd__conb_1        75
     sky130_fd_sc_hd__dfxtp_2     9612
     sky130_fd_sc_hd__ebufn_2        4
     sky130_fd_sc_hd__inv_2       2767
     sky130_fd_sc_hd__inv_4          2
     sky130_fd_sc_hd__inv_6          2
     sky130_fd_sc_hd__mux2_1        29
     sky130_fd_sc_hd__mux2_2      3847
     sky130_fd_sc_hd__mux2_4         6
     sky130_fd_sc_hd__mux4_2        38
     sky130_fd_sc_hd__nand2_2     2910
     sky130_fd_sc_hd__nand2b_2      38
     sky130_fd_sc_hd__nand3_2      169
     sky130_fd_sc_hd__nand3b_2      51
     sky130_fd_sc_hd__nand4_2       30
     sky130_fd_sc_hd__nand4b_2       7
     sky130_fd_sc_hd__nand4bb_2      1
     sky130_fd_sc_hd__nor2_2      3649
     sky130_fd_sc_hd__nor2_4         1
     sky130_fd_sc_hd__nor2b_2       49
     sky130_fd_sc_hd__nor3_2       114
     sky130_fd_sc_hd__nor3b_2      104
     sky130_fd_sc_hd__nor4_2        26
     sky130_fd_sc_hd__nor4b_2        6
     sky130_fd_sc_hd__o2111a_2      55
     sky130_fd_sc_hd__o2111ai_2      5
     sky130_fd_sc_hd__o211a_2     3409
     sky130_fd_sc_hd__o211ai_2      66
     sky130_fd_sc_hd__o21a_2       924
     sky130_fd_sc_hd__o21ai_2     1612
     sky130_fd_sc_hd__o21ba_2      197
     sky130_fd_sc_hd__o21bai_2     148
     sky130_fd_sc_hd__o221a_2      733
     sky130_fd_sc_hd__o221ai_2      26
     sky130_fd_sc_hd__o22a_2       786
     sky130_fd_sc_hd__o22ai_2       53
     sky130_fd_sc_hd__o2bb2a_2     281
     sky130_fd_sc_hd__o2bb2ai_2      1
     sky130_fd_sc_hd__o311a_2      105
     sky130_fd_sc_hd__o311a_4        1
     sky130_fd_sc_hd__o311ai_2       2
     sky130_fd_sc_hd__o311ai_4       5
     sky130_fd_sc_hd__o31a_2       268
     sky130_fd_sc_hd__o31ai_2       94
     sky130_fd_sc_hd__o31ai_4        1
     sky130_fd_sc_hd__o32a_2        94
     sky130_fd_sc_hd__o41a_2         7
     sky130_fd_sc_hd__o41a_4         1
     sky130_fd_sc_hd__or2_2       6005
     sky130_fd_sc_hd__or2b_2       683
     sky130_fd_sc_hd__or3_2        679
     sky130_fd_sc_hd__or3_4          2
     sky130_fd_sc_hd__or3b_2       275
     sky130_fd_sc_hd__or3b_4         1
     sky130_fd_sc_hd__or4_2        457
     sky130_fd_sc_hd__or4_4         27
     sky130_fd_sc_hd__or4b_2       101
     sky130_fd_sc_hd__or4b_4         4
     sky130_fd_sc_hd__or4bb_2       28
     sky130_fd_sc_hd__or4bb_4        1
     sky130_fd_sc_hd__xnor2_2     1123
     sky130_fd_sc_hd__xnor2_4       17
     sky130_fd_sc_hd__xor2_2       369
     sky130_fd_sc_hd__xor2_4         4

   Chip area for module '\user_project_wrapper': 623840.812800

121. Executing Verilog backend.
Dumping module `\user_project_wrapper'.

Warnings: 1379 unique messages, 1424 total
End of script. Logfile hash: 855110f001, CPU: user 623.46s system 3.03s, MEM: 1608.22 MB peak
Yosys 0.27+30 (git sha1 101075611fc, gcc 8.3.1 -fPIC -Os)
Time spent: 29% 2x abc (255 sec), 16% 91x opt_expr (143 sec), ...
