// Seed: 1747789186
module module_0 #(
    parameter id_0 = 32'd67
) (
    output wor _id_0
);
  logic [-1 'h0 ==  id_0 : id_0] id_2;
  assign id_0 = id_2;
endmodule
module module_1 #(
    parameter id_3 = 32'd59
) (
    id_1,
    id_2
);
  inout logic [7:0] id_2;
  output wire id_1;
  parameter id_3 = 1;
  assign id_1 = id_3;
  assign id_2[1] = -1'd0;
  supply1 id_4 = 1'b0;
  defparam id_3.id_3 = 1;
  assign id_1 = id_2;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_0 = 0;
endmodule
