# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.srcs/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_LeNet_wrapper_0_0/acc_designed_CNN_LeNet_wrapper_0_0.xci
# IP: The module: 'acc_designed_CNN_LeNet_wrapper_0_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_LeNet_wrapper_0_0/constraints/LeNet_wrapper_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'acc_designed_CNN_LeNet_wrapper_0_0'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# IP: d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.srcs/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_LeNet_wrapper_0_0/acc_designed_CNN_LeNet_wrapper_0_0.xci
# IP: The module: 'acc_designed_CNN_LeNet_wrapper_0_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_LeNet_wrapper_0_0/constraints/LeNet_wrapper_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'acc_designed_CNN_LeNet_wrapper_0_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet
