{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1392120885191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1392120885194 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 11 12:14:44 2014 " "Processing started: Tue Feb 11 12:14:44 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1392120885194 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1392120885194 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ts7300_opencore -c ts7300_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ts7300_opencore -c ts7300_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1392120885195 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1392120885306 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ts7300_top EP2C8Q208C8 " "Selected device EP2C8Q208C8 for design \"ts7300_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1392120885699 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:clkgencore\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"pll:clkgencore\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:clkgencore\|altpll:altpll_component\|_clk1 3 1 0 0 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:clkgencore\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "/home/luke/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 316 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1392120886127 ""}  } { { "altpll.tdf" "" { Text "/home/luke/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 315 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1392120886127 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1392120887621 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1392120887698 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Device EP2C5Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1392120888382 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1392120888382 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1392120888382 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1392120888382 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ts7300_top.sdc " "Synopsys Design Constraints File file not found: 'ts7300_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1392120888922 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1392120888926 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1392120888951 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1392120888966 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:clkgencore\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_2) " "Automatically promoted node pll:clkgencore\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1392120889109 ""}  } { { "altpll.tdf" "" { Text "/home/luke/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pll:clkgencore|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 315 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1392120889109 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "start_cycle_pad (placed in PIN 24 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node start_cycle_pad (placed in PIN 24 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1392120889109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "start_cycle_negedge_aset " "Destination node start_cycle_negedge_aset" {  } { { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 309 -1 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { start_cycle_negedge_aset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 388 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1392120889109 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1392120889109 ""}  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { start_cycle_pad } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "start_cycle_pad" } } } } { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 156 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { start_cycle_pad } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 134 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1392120889109 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bd_oe_pad (placed in PIN 27 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node bd_oe_pad (placed in PIN 27 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1392120889110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ep93xx_databus_oe~0 " "Destination node ep93xx_databus_oe~0" {  } { { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 230 -1 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ep93xx_databus_oe~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 447 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1392120889110 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1392120889110 ""}  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { bd_oe_pad } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bd_oe_pad" } } } } { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 157 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { bd_oe_pad } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 135 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1392120889110 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1392120889281 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1392120889284 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1392120889285 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1392120889289 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1392120889293 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1392120889293 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1392120889296 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1392120889296 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1392120889298 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1392120889337 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1392120889340 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1392120889340 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:clkgencore\|altpll:altpll_component\|pll clk\[1\] clk_75mhz_pad " "PLL \"pll:clkgencore\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"clk_75mhz_pad\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "/home/luke/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "pll.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/pll.v" 83 0 0 } } { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 248 0 0 } } { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 163 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1392120889456 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1392120889468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1392120890786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1392120891033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1392120891074 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1392120892540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1392120892540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1392120892933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X23_Y10 X34_Y19 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19" {  } { { "loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19"} 23 10 12 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1392120894009 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1392120894009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1392120895012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1392120895015 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1392120895015 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1392120895059 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "113 " "Found 113 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_mdio_pad 0 " "Pin \"eth_mdio_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_d_pad\[0\] 0 " "Pin \"fl_d_pad\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_d_pad\[1\] 0 " "Pin \"fl_d_pad\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_d_pad\[2\] 0 " "Pin \"fl_d_pad\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_d_pad\[3\] 0 " "Pin \"fl_d_pad\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_d_pad\[4\] 0 " "Pin \"fl_d_pad\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_d_pad\[5\] 0 " "Pin \"fl_d_pad\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_d_pad\[6\] 0 " "Pin \"fl_d_pad\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_d_pad\[7\] 0 " "Pin \"fl_d_pad\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bd_pad\[0\] 0 " "Pin \"bd_pad\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bd_pad\[1\] 0 " "Pin \"bd_pad\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bd_pad\[2\] 0 " "Pin \"bd_pad\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bd_pad\[3\] 0 " "Pin \"bd_pad\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bd_pad\[4\] 0 " "Pin \"bd_pad\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bd_pad\[5\] 0 " "Pin \"bd_pad\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bd_pad\[6\] 0 " "Pin \"bd_pad\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bd_pad\[7\] 0 " "Pin \"bd_pad\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio0to8_pad\[0\] 0 " "Pin \"dio0to8_pad\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio0to8_pad\[1\] 0 " "Pin \"dio0to8_pad\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio0to8_pad\[2\] 0 " "Pin \"dio0to8_pad\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio0to8_pad\[3\] 0 " "Pin \"dio0to8_pad\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio0to8_pad\[4\] 0 " "Pin \"dio0to8_pad\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio0to8_pad\[5\] 0 " "Pin \"dio0to8_pad\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio0to8_pad\[6\] 0 " "Pin \"dio0to8_pad\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio0to8_pad\[7\] 0 " "Pin \"dio0to8_pad\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio0to8_pad\[8\] 0 " "Pin \"dio0to8_pad\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio10to17_pad\[0\] 0 " "Pin \"dio10to17_pad\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio10to17_pad\[1\] 0 " "Pin \"dio10to17_pad\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio10to17_pad\[2\] 0 " "Pin \"dio10to17_pad\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio10to17_pad\[3\] 0 " "Pin \"dio10to17_pad\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio10to17_pad\[4\] 0 " "Pin \"dio10to17_pad\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio10to17_pad\[5\] 0 " "Pin \"dio10to17_pad\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio10to17_pad\[6\] 0 " "Pin \"dio10to17_pad\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dio10to17_pad\[7\] 0 " "Pin \"dio10to17_pad\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data_pad\[0\] 0 " "Pin \"sdram_data_pad\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data_pad\[1\] 0 " "Pin \"sdram_data_pad\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data_pad\[2\] 0 " "Pin \"sdram_data_pad\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data_pad\[3\] 0 " "Pin \"sdram_data_pad\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data_pad\[4\] 0 " "Pin \"sdram_data_pad\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data_pad\[5\] 0 " "Pin \"sdram_data_pad\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data_pad\[6\] 0 " "Pin \"sdram_data_pad\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data_pad\[7\] 0 " "Pin \"sdram_data_pad\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data_pad\[8\] 0 " "Pin \"sdram_data_pad\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data_pad\[9\] 0 " "Pin \"sdram_data_pad\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data_pad\[10\] 0 " "Pin \"sdram_data_pad\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data_pad\[11\] 0 " "Pin \"sdram_data_pad\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data_pad\[12\] 0 " "Pin \"sdram_data_pad\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data_pad\[13\] 0 " "Pin \"sdram_data_pad\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data_pad\[14\] 0 " "Pin \"sdram_data_pad\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_data_pad\[15\] 0 " "Pin \"sdram_data_pad\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "isa_wait_pad 0 " "Pin \"isa_wait_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dma_req_pad 0 " "Pin \"dma_req_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "irq7_pad 0 " "Pin \"irq7_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd_dat_pad\[0\] 0 " "Pin \"sd_dat_pad\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd_dat_pad\[1\] 0 " "Pin \"sd_dat_pad\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd_dat_pad\[2\] 0 " "Pin \"sd_dat_pad\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd_dat_pad\[3\] 0 " "Pin \"sd_dat_pad\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd_cmd_pad 0 " "Pin \"sd_cmd_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_pad\[0\] 0 " "Pin \"mux_pad\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_pad\[1\] 0 " "Pin \"mux_pad\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_pad\[2\] 0 " "Pin \"mux_pad\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_pad\[3\] 0 " "Pin \"mux_pad\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blue_pad\[0\] 0 " "Pin \"blue_pad\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blue_pad\[1\] 0 " "Pin \"blue_pad\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blue_pad\[2\] 0 " "Pin \"blue_pad\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blue_pad\[3\] 0 " "Pin \"blue_pad\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blue_pad\[4\] 0 " "Pin \"blue_pad\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red_pad\[0\] 0 " "Pin \"red_pad\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red_pad\[1\] 0 " "Pin \"red_pad\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red_pad\[2\] 0 " "Pin \"red_pad\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red_pad\[3\] 0 " "Pin \"red_pad\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red_pad\[4\] 0 " "Pin \"red_pad\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green_pad\[0\] 0 " "Pin \"green_pad\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green_pad\[1\] 0 " "Pin \"green_pad\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green_pad\[2\] 0 " "Pin \"green_pad\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green_pad\[3\] 0 " "Pin \"green_pad\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green_pad\[4\] 0 " "Pin \"green_pad\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hsync_pad 0 " "Pin \"hsync_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vsync_pad 0 " "Pin \"vsync_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_75mhz_pad 0 " "Pin \"clk_75mhz_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd_soft_power_pad 0 " "Pin \"sd_soft_power_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd_hard_power_pad 0 " "Pin \"sd_hard_power_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd_clk_pad 0 " "Pin \"sd_clk_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_mdc_pad 0 " "Pin \"eth_mdc_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_txdat_pad\[0\] 0 " "Pin \"eth_txdat_pad\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_txdat_pad\[1\] 0 " "Pin \"eth_txdat_pad\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_txdat_pad\[2\] 0 " "Pin \"eth_txdat_pad\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_txdat_pad\[3\] 0 " "Pin \"eth_txdat_pad\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_txen_pad 0 " "Pin \"eth_txen_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_txerr_pad 0 " "Pin \"eth_txerr_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_pd_pad 0 " "Pin \"eth_pd_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_add_pad\[0\] 0 " "Pin \"sdram_add_pad\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_add_pad\[1\] 0 " "Pin \"sdram_add_pad\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_add_pad\[2\] 0 " "Pin \"sdram_add_pad\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_add_pad\[3\] 0 " "Pin \"sdram_add_pad\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_add_pad\[4\] 0 " "Pin \"sdram_add_pad\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_add_pad\[5\] 0 " "Pin \"sdram_add_pad\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_add_pad\[6\] 0 " "Pin \"sdram_add_pad\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_add_pad\[7\] 0 " "Pin \"sdram_add_pad\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_add_pad\[8\] 0 " "Pin \"sdram_add_pad\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_add_pad\[9\] 0 " "Pin \"sdram_add_pad\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_add_pad\[10\] 0 " "Pin \"sdram_add_pad\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_add_pad\[11\] 0 " "Pin \"sdram_add_pad\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_add_pad\[12\] 0 " "Pin \"sdram_add_pad\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_ras_pad 0 " "Pin \"sdram_ras_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_cas_pad 0 " "Pin \"sdram_cas_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_we_pad 0 " "Pin \"sdram_we_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_ba_pad\[0\] 0 " "Pin \"sdram_ba_pad\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_ba_pad\[1\] 0 " "Pin \"sdram_ba_pad\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdram_clk_pad 0 " "Pin \"sdram_clk_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wr_232_pad 0 " "Pin \"wr_232_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_mux_pad 0 " "Pin \"rd_mux_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_cntrl_pad 0 " "Pin \"mux_cntrl_pad\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1392120895095 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1392120895095 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1392120895547 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1392120895603 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1392120896043 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1392120896350 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1392120896447 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "28 " "Following 28 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "eth_mdio_pad a permanently disabled " "Pin eth_mdio_pad has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { eth_mdio_pad } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "eth_mdio_pad" } } } } { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 174 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { eth_mdio_pad } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 144 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1392120896457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_data_pad\[0\] a permanently disabled " "Pin sdram_data_pad\[0\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sdram_data_pad[0] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_pad\[0\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 161 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_pad[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 62 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1392120896457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_data_pad\[1\] a permanently disabled " "Pin sdram_data_pad\[1\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sdram_data_pad[1] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_pad\[1\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 161 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_pad[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 63 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1392120896457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_data_pad\[2\] a permanently disabled " "Pin sdram_data_pad\[2\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sdram_data_pad[2] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_pad\[2\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 161 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_pad[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 64 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1392120896457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_data_pad\[3\] a permanently disabled " "Pin sdram_data_pad\[3\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sdram_data_pad[3] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_pad\[3\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 161 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_pad[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 65 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1392120896457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_data_pad\[4\] a permanently disabled " "Pin sdram_data_pad\[4\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sdram_data_pad[4] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_pad\[4\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 161 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_pad[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 66 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1392120896457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_data_pad\[5\] a permanently disabled " "Pin sdram_data_pad\[5\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sdram_data_pad[5] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_pad\[5\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 161 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_pad[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 67 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1392120896457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_data_pad\[6\] a permanently disabled " "Pin sdram_data_pad\[6\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sdram_data_pad[6] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_pad\[6\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 161 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_pad[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 68 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1392120896457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_data_pad\[7\] a permanently disabled " "Pin sdram_data_pad\[7\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sdram_data_pad[7] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_pad\[7\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 161 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_pad[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 69 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1392120896457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_data_pad\[8\] a permanently disabled " "Pin sdram_data_pad\[8\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sdram_data_pad[8] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_pad\[8\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 161 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_pad[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 70 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1392120896457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_data_pad\[9\] a permanently disabled " "Pin sdram_data_pad\[9\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sdram_data_pad[9] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_pad\[9\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 161 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_pad[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 71 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1392120896457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_data_pad\[10\] a permanently disabled " "Pin sdram_data_pad\[10\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sdram_data_pad[10] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_pad\[10\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 161 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_pad[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 72 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1392120896457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_data_pad\[11\] a permanently disabled " "Pin sdram_data_pad\[11\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sdram_data_pad[11] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_pad\[11\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 161 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_pad[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 73 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1392120896457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_data_pad\[12\] a permanently disabled " "Pin sdram_data_pad\[12\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sdram_data_pad[12] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_pad\[12\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 161 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_pad[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 74 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1392120896457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_data_pad\[13\] a permanently disabled " "Pin sdram_data_pad\[13\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sdram_data_pad[13] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_pad\[13\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 161 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_pad[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 75 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1392120896457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_data_pad\[14\] a permanently disabled " "Pin sdram_data_pad\[14\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sdram_data_pad[14] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_pad\[14\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 161 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_pad[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 76 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1392120896457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_data_pad\[15\] a permanently disabled " "Pin sdram_data_pad\[15\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sdram_data_pad[15] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_pad\[15\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 161 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_pad[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 77 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1392120896457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dma_req_pad a permanently disabled " "Pin dma_req_pad has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { dma_req_pad } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dma_req_pad" } } } } { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 165 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dma_req_pad } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 124 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1392120896457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "irq7_pad a permanently disabled " "Pin irq7_pad has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { irq7_pad } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "irq7_pad" } } } } { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 166 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { irq7_pad } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 127 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1392120896457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sd_dat_pad\[0\] a permanently disabled " "Pin sd_dat_pad\[0\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sd_dat_pad[0] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sd_dat_pad\[0\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 171 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sd_dat_pad[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 61 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1392120896457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sd_dat_pad\[1\] a permanently disabled " "Pin sd_dat_pad\[1\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sd_dat_pad[1] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sd_dat_pad\[1\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 171 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sd_dat_pad[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 60 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1392120896457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sd_dat_pad\[2\] a permanently disabled " "Pin sd_dat_pad\[2\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sd_dat_pad[2] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sd_dat_pad\[2\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 171 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sd_dat_pad[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 59 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1392120896457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sd_dat_pad\[3\] a permanently disabled " "Pin sd_dat_pad\[3\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sd_dat_pad[3] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sd_dat_pad\[3\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 171 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sd_dat_pad[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 58 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1392120896457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sd_cmd_pad a permanently disabled " "Pin sd_cmd_pad has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { sd_cmd_pad } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sd_cmd_pad" } } } } { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 173 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sd_cmd_pad } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 125 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1392120896457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mux_pad\[0\] a permanently disabled " "Pin mux_pad\[0\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { mux_pad[0] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mux_pad\[0\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 195 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { mux_pad[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 57 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1392120896457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mux_pad\[1\] a permanently disabled " "Pin mux_pad\[1\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { mux_pad[1] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mux_pad\[1\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 195 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { mux_pad[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 56 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1392120896457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mux_pad\[2\] a permanently disabled " "Pin mux_pad\[2\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { mux_pad[2] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mux_pad\[2\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 195 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { mux_pad[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 55 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1392120896457 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mux_pad\[3\] a permanently disabled " "Pin mux_pad\[3\] has a permanently disabled output enable" {  } { { "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luke/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { mux_pad[3] } } } { "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luke/altera/12.1sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mux_pad\[3\]" } } } } { "ts7300_top.v" "" { Text "/home/luke/Downloads/ts7300_top_restored/ts7300_top.v" 195 0 0 } } { "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luke/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { mux_pad[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luke/Downloads/ts7300_top_restored/" { { 0 { 0 ""} 0 54 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1392120896457 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1392120896457 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1392120896463 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/luke/Downloads/ts7300_top_restored/ts7300_top.fit.smsg " "Generated suppressed messages file /home/luke/Downloads/ts7300_top_restored/ts7300_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1392120896765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "599 " "Peak virtual memory: 599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1392120897131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 11 12:14:57 2014 " "Processing ended: Tue Feb 11 12:14:57 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1392120897131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1392120897131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1392120897131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1392120897131 ""}
