```
UVM_INFO @ 0: reporter [RNTST] Running test test...
UVM_INFO C:/Xilinx/Vivado/2023.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(156) @ 0: uvm_test_top.environment.a.seqr@@reset [SEQ] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(247) @ 5000: uvm_test_top.environment.a.d [DRV] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(319) @ 5000: uvm_test_top.environment.a.m [MON] MODE: RESET: VSR1: 0000 | VSR2: 0000 | psr: 000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 5000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(112) @ 5000: uvm_test_top.environment.a.seqr@@pcout [SEQ] MODE: PCOUT: pcout: 5600 | dr: 1 | sr1: 4 | sr2: 5
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(219) @ 15000: uvm_test_top.environment.a.d [DRV] MODE: PCOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(342) @ 15000: uvm_test_top.environment.a.m [MON] MODE: PCOUT: VSR1: 0000 | VSR2: 0000 | psr: 001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 15000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(86) @ 15000: uvm_test_top.environment.a.seqr@@memout [SEQ] MODE: MEMOUT: memout: f650 | dr: 7 | sr1: 6 | sr2: 0
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(205) @ 25000: uvm_test_top.environment.a.d [DRV] MODE: MEMOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(336) @ 25000: uvm_test_top.environment.a.m [MON] MODE: MEMOUT: VSR1: 0000 | VSR2: 0000 | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 25000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(156) @ 25000: uvm_test_top.environment.a.seqr@@reset [SEQ] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(247) @ 35000: uvm_test_top.environment.a.d [DRV] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(319) @ 35000: uvm_test_top.environment.a.m [MON] MODE: RESET: VSR1: 0000 | VSR2: 0000 | psr: 000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 35000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(60) @ 35000: uvm_test_top.environment.a.seqr@@aluout [SEQ] MODE: ALUOUT: aluout: 1cbf | dr: 1 | sr1: 1 | sr2: 4
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(191) @ 45000: uvm_test_top.environment.a.d [DRV] MODE: ALUOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(330) @ 45000: uvm_test_top.environment.a.m [MON] MODE: ALUOUT: VSR1: 1cbf | VSR2: 0000 | psr: 001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 45000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(112) @ 45000: uvm_test_top.environment.a.seqr@@pcout [SEQ] MODE: PCOUT: pcout: a944 | dr: 5 | sr1: 3 | sr2: 7
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(219) @ 55000: uvm_test_top.environment.a.d [DRV] MODE: PCOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(342) @ 55000: uvm_test_top.environment.a.m [MON] MODE: PCOUT: VSR1: 0000 | VSR2: 0000 | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 55000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(156) @ 55000: uvm_test_top.environment.a.seqr@@reset [SEQ] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(247) @ 65000: uvm_test_top.environment.a.d [DRV] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(319) @ 65000: uvm_test_top.environment.a.m [MON] MODE: RESET: VSR1: 0000 | VSR2: 0000 | psr: 000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 65000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(60) @ 65000: uvm_test_top.environment.a.seqr@@aluout [SEQ] MODE: ALUOUT: aluout: b973 | dr: 0 | sr1: 3 | sr2: 1
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(191) @ 75000: uvm_test_top.environment.a.d [DRV] MODE: ALUOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(330) @ 75000: uvm_test_top.environment.a.m [MON] MODE: ALUOUT: VSR1: 0000 | VSR2: 0000 | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 75000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(112) @ 75000: uvm_test_top.environment.a.seqr@@pcout [SEQ] MODE: PCOUT: pcout: 4fe7 | dr: 7 | sr1: 5 | sr2: 7
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(219) @ 85000: uvm_test_top.environment.a.d [DRV] MODE: PCOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(342) @ 85000: uvm_test_top.environment.a.m [MON] MODE: PCOUT: VSR1: 0000 | VSR2: 4fe7 | psr: 001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 85000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(112) @ 85000: uvm_test_top.environment.a.seqr@@pcout [SEQ] MODE: PCOUT: pcout: 49ed | dr: 5 | sr1: 4 | sr2: 1
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(219) @ 95000: uvm_test_top.environment.a.d [DRV] MODE: PCOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(342) @ 95000: uvm_test_top.environment.a.m [MON] MODE: PCOUT: VSR1: 0000 | VSR2: 0000 | psr: 001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 95000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(156) @ 95000: uvm_test_top.environment.a.seqr@@reset [SEQ] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(247) @ 105000: uvm_test_top.environment.a.d [DRV] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(319) @ 105000: uvm_test_top.environment.a.m [MON] MODE: RESET: VSR1: 0000 | VSR2: 0000 | psr: 000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 105000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(60) @ 105000: uvm_test_top.environment.a.seqr@@aluout [SEQ] MODE: ALUOUT: aluout: f345 | dr: 7 | sr1: 4 | sr2: 3
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(191) @ 115000: uvm_test_top.environment.a.d [DRV] MODE: ALUOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(330) @ 115000: uvm_test_top.environment.a.m [MON] MODE: ALUOUT: VSR1: 0000 | VSR2: 0000 | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 115000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(86) @ 115000: uvm_test_top.environment.a.seqr@@memout [SEQ] MODE: MEMOUT: memout: 9ac4 | dr: 2 | sr1: 4 | sr2: 4
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(205) @ 125000: uvm_test_top.environment.a.d [DRV] MODE: MEMOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(336) @ 125000: uvm_test_top.environment.a.m [MON] MODE: MEMOUT: VSR1: 0000 | VSR2: 0000 | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 125000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(112) @ 125000: uvm_test_top.environment.a.seqr@@pcout [SEQ] MODE: PCOUT: pcout: 973f | dr: 4 | sr1: 2 | sr2: 2
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(219) @ 135000: uvm_test_top.environment.a.d [DRV] MODE: PCOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(342) @ 135000: uvm_test_top.environment.a.m [MON] MODE: PCOUT: VSR1: 9ac4 | VSR2: 9ac4 | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 135000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(60) @ 135000: uvm_test_top.environment.a.seqr@@aluout [SEQ] MODE: ALUOUT: aluout: c9c5 | dr: 7 | sr1: 1 | sr2: 2
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(191) @ 145000: uvm_test_top.environment.a.d [DRV] MODE: ALUOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(330) @ 145000: uvm_test_top.environment.a.m [MON] MODE: ALUOUT: VSR1: 0000 | VSR2: 9ac4 | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 145000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(60) @ 145000: uvm_test_top.environment.a.seqr@@aluout [SEQ] MODE: ALUOUT: aluout: 3d60 | dr: 1 | sr1: 6 | sr2: 3
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(191) @ 155000: uvm_test_top.environment.a.d [DRV] MODE: ALUOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(330) @ 155000: uvm_test_top.environment.a.m [MON] MODE: ALUOUT: VSR1: 0000 | VSR2: 0000 | psr: 001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 155000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(112) @ 155000: uvm_test_top.environment.a.seqr@@pcout [SEQ] MODE: PCOUT: pcout: 37e8 | dr: 4 | sr1: 3 | sr2: 4
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(219) @ 165000: uvm_test_top.environment.a.d [DRV] MODE: PCOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(342) @ 165000: uvm_test_top.environment.a.m [MON] MODE: PCOUT: VSR1: 0000 | VSR2: 37e8 | psr: 001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 165000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(86) @ 165000: uvm_test_top.environment.a.seqr@@memout [SEQ] MODE: MEMOUT: memout: e39c | dr: 1 | sr1: 6 | sr2: 1
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(205) @ 175000: uvm_test_top.environment.a.d [DRV] MODE: MEMOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(336) @ 175000: uvm_test_top.environment.a.m [MON] MODE: MEMOUT: VSR1: 0000 | VSR2: e39c | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 175000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(86) @ 175000: uvm_test_top.environment.a.seqr@@memout [SEQ] MODE: MEMOUT: memout: d0ef | dr: 3 | sr1: 7 | sr2: 4
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(205) @ 185000: uvm_test_top.environment.a.d [DRV] MODE: MEMOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(336) @ 185000: uvm_test_top.environment.a.m [MON] MODE: MEMOUT: VSR1: c9c5 | VSR2: 37e8 | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 185000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(60) @ 185000: uvm_test_top.environment.a.seqr@@aluout [SEQ] MODE: ALUOUT: aluout: 4ddc | dr: 3 | sr1: 5 | sr2: 2
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(191) @ 195000: uvm_test_top.environment.a.d [DRV] MODE: ALUOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(330) @ 195000: uvm_test_top.environment.a.m [MON] MODE: ALUOUT: VSR1: 0000 | VSR2: 9ac4 | psr: 001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 195000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(112) @ 195000: uvm_test_top.environment.a.seqr@@pcout [SEQ] MODE: PCOUT: pcout: 2bc2 | dr: 3 | sr1: 1 | sr2: 7
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(219) @ 205000: uvm_test_top.environment.a.d [DRV] MODE: PCOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(342) @ 205000: uvm_test_top.environment.a.m [MON] MODE: PCOUT: VSR1: e39c | VSR2: c9c5 | psr: 001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 205000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(86) @ 205000: uvm_test_top.environment.a.seqr@@memout [SEQ] MODE: MEMOUT: memout: 62b8 | dr: 3 | sr1: 7 | sr2: 6
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(205) @ 215000: uvm_test_top.environment.a.d [DRV] MODE: MEMOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(336) @ 215000: uvm_test_top.environment.a.m [MON] MODE: MEMOUT: VSR1: c9c5 | VSR2: 0000 | psr: 001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 215000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(156) @ 215000: uvm_test_top.environment.a.seqr@@reset [SEQ] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(247) @ 225000: uvm_test_top.environment.a.d [DRV] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(319) @ 225000: uvm_test_top.environment.a.m [MON] MODE: RESET: VSR1: 0000 | VSR2: 0000 | psr: 000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 225000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(156) @ 225000: uvm_test_top.environment.a.seqr@@reset [SEQ] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(247) @ 235000: uvm_test_top.environment.a.d [DRV] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(319) @ 235000: uvm_test_top.environment.a.m [MON] MODE: RESET: VSR1: 0000 | VSR2: 0000 | psr: 000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 235000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(135) @ 235000: uvm_test_top.environment.a.seqr@@no_udpate [SEQ] MODE: WRITEBACK NOT ENABLED: sr1: 7 | sr2: 1
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(233) @ 245000: uvm_test_top.environment.a.d [DRV] MODE: WRITEBACK NOT ENABLED
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(324) @ 245000: uvm_test_top.environment.a.m [MON] MODE: WRITEBACK NOT ENABLED: VSR1: 0000 | VSR2: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 245000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(112) @ 245000: uvm_test_top.environment.a.seqr@@pcout [SEQ] MODE: PCOUT: pcout: 7357 | dr: 6 | sr1: 6 | sr2: 0
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(219) @ 255000: uvm_test_top.environment.a.d [DRV] MODE: PCOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(342) @ 255000: uvm_test_top.environment.a.m [MON] MODE: PCOUT: VSR1: 7357 | VSR2: 0000 | psr: 001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 255000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(156) @ 255000: uvm_test_top.environment.a.seqr@@reset [SEQ] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(247) @ 265000: uvm_test_top.environment.a.d [DRV] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(319) @ 265000: uvm_test_top.environment.a.m [MON] MODE: RESET: VSR1: 0000 | VSR2: 0000 | psr: 000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 265000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(86) @ 265000: uvm_test_top.environment.a.seqr@@memout [SEQ] MODE: MEMOUT: memout: 98ea | dr: 3 | sr1: 3 | sr2: 4
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(205) @ 275000: uvm_test_top.environment.a.d [DRV] MODE: MEMOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(336) @ 275000: uvm_test_top.environment.a.m [MON] MODE: MEMOUT: VSR1: 98ea | VSR2: 0000 | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 275000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(112) @ 275000: uvm_test_top.environment.a.seqr@@pcout [SEQ] MODE: PCOUT: pcout: 0de7 | dr: 3 | sr1: 5 | sr2: 5
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(219) @ 285000: uvm_test_top.environment.a.d [DRV] MODE: PCOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(342) @ 285000: uvm_test_top.environment.a.m [MON] MODE: PCOUT: VSR1: 0000 | VSR2: 0000 | psr: 001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 285000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(86) @ 285000: uvm_test_top.environment.a.seqr@@memout [SEQ] MODE: MEMOUT: memout: 7360 | dr: 2 | sr1: 6 | sr2: 3
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(205) @ 295000: uvm_test_top.environment.a.d [DRV] MODE: MEMOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(336) @ 295000: uvm_test_top.environment.a.m [MON] MODE: MEMOUT: VSR1: 0000 | VSR2: 0de7 | psr: 001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 295000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(156) @ 295000: uvm_test_top.environment.a.seqr@@reset [SEQ] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(247) @ 305000: uvm_test_top.environment.a.d [DRV] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(319) @ 305000: uvm_test_top.environment.a.m [MON] MODE: RESET: VSR1: 0000 | VSR2: 0000 | psr: 000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 305000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(60) @ 305000: uvm_test_top.environment.a.seqr@@aluout [SEQ] MODE: ALUOUT: aluout: fb11 | dr: 7 | sr1: 5 | sr2: 0
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(191) @ 315000: uvm_test_top.environment.a.d [DRV] MODE: ALUOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(330) @ 315000: uvm_test_top.environment.a.m [MON] MODE: ALUOUT: VSR1: 0000 | VSR2: 0000 | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 315000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(112) @ 315000: uvm_test_top.environment.a.seqr@@pcout [SEQ] MODE: PCOUT: pcout: fbd4 | dr: 2 | sr1: 7 | sr2: 1
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(219) @ 325000: uvm_test_top.environment.a.d [DRV] MODE: PCOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(342) @ 325000: uvm_test_top.environment.a.m [MON] MODE: PCOUT: VSR1: fb11 | VSR2: 0000 | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 325000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(86) @ 325000: uvm_test_top.environment.a.seqr@@memout [SEQ] MODE: MEMOUT: memout: f277 | dr: 1 | sr1: 7 | sr2: 5
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(205) @ 335000: uvm_test_top.environment.a.d [DRV] MODE: MEMOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(336) @ 335000: uvm_test_top.environment.a.m [MON] MODE: MEMOUT: VSR1: fb11 | VSR2: 0000 | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 335000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(112) @ 335000: uvm_test_top.environment.a.seqr@@pcout [SEQ] MODE: PCOUT: pcout: 3d48 | dr: 5 | sr1: 1 | sr2: 4
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(219) @ 345000: uvm_test_top.environment.a.d [DRV] MODE: PCOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(342) @ 345000: uvm_test_top.environment.a.m [MON] MODE: PCOUT: VSR1: f277 | VSR2: 0000 | psr: 001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 345000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(112) @ 345000: uvm_test_top.environment.a.seqr@@pcout [SEQ] MODE: PCOUT: pcout: d1d8 | dr: 6 | sr1: 5 | sr2: 1
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(219) @ 355000: uvm_test_top.environment.a.d [DRV] MODE: PCOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(342) @ 355000: uvm_test_top.environment.a.m [MON] MODE: PCOUT: VSR1: 3d48 | VSR2: f277 | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 355000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(112) @ 355000: uvm_test_top.environment.a.seqr@@pcout [SEQ] MODE: PCOUT: pcout: b9e7 | dr: 5 | sr1: 7 | sr2: 0
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(219) @ 365000: uvm_test_top.environment.a.d [DRV] MODE: PCOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(342) @ 365000: uvm_test_top.environment.a.m [MON] MODE: PCOUT: VSR1: fb11 | VSR2: 0000 | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 365000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(156) @ 365000: uvm_test_top.environment.a.seqr@@reset [SEQ] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(247) @ 375000: uvm_test_top.environment.a.d [DRV] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(319) @ 375000: uvm_test_top.environment.a.m [MON] MODE: RESET: VSR1: 0000 | VSR2: 0000 | psr: 000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 375000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(156) @ 375000: uvm_test_top.environment.a.seqr@@reset [SEQ] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(247) @ 385000: uvm_test_top.environment.a.d [DRV] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(319) @ 385000: uvm_test_top.environment.a.m [MON] MODE: RESET: VSR1: 0000 | VSR2: 0000 | psr: 000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 385000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(112) @ 385000: uvm_test_top.environment.a.seqr@@pcout [SEQ] MODE: PCOUT: pcout: f515 | dr: 4 | sr1: 2 | sr2: 6
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(219) @ 395000: uvm_test_top.environment.a.d [DRV] MODE: PCOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(342) @ 395000: uvm_test_top.environment.a.m [MON] MODE: PCOUT: VSR1: 0000 | VSR2: 0000 | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 395000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(112) @ 395000: uvm_test_top.environment.a.seqr@@pcout [SEQ] MODE: PCOUT: pcout: 83e3 | dr: 5 | sr1: 7 | sr2: 0
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(219) @ 405000: uvm_test_top.environment.a.d [DRV] MODE: PCOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(342) @ 405000: uvm_test_top.environment.a.m [MON] MODE: PCOUT: VSR1: 0000 | VSR2: 0000 | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 405000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(60) @ 405000: uvm_test_top.environment.a.seqr@@aluout [SEQ] MODE: ALUOUT: aluout: 453e | dr: 3 | sr1: 2 | sr2: 1
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(191) @ 415000: uvm_test_top.environment.a.d [DRV] MODE: ALUOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(330) @ 415000: uvm_test_top.environment.a.m [MON] MODE: ALUOUT: VSR1: 0000 | VSR2: 0000 | psr: 001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 415000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(60) @ 415000: uvm_test_top.environment.a.seqr@@aluout [SEQ] MODE: ALUOUT: aluout: 2c2e | dr: 1 | sr1: 1 | sr2: 6
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(191) @ 425000: uvm_test_top.environment.a.d [DRV] MODE: ALUOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(330) @ 425000: uvm_test_top.environment.a.m [MON] MODE: ALUOUT: VSR1: 2c2e | VSR2: 0000 | psr: 001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 425000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(60) @ 425000: uvm_test_top.environment.a.seqr@@aluout [SEQ] MODE: ALUOUT: aluout: b00d | dr: 0 | sr1: 0 | sr2: 1
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(191) @ 435000: uvm_test_top.environment.a.d [DRV] MODE: ALUOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(330) @ 435000: uvm_test_top.environment.a.m [MON] MODE: ALUOUT: VSR1: b00d | VSR2: 2c2e | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 435000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(60) @ 435000: uvm_test_top.environment.a.seqr@@aluout [SEQ] MODE: ALUOUT: aluout: d0d7 | dr: 2 | sr1: 5 | sr2: 5
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(191) @ 445000: uvm_test_top.environment.a.d [DRV] MODE: ALUOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(330) @ 445000: uvm_test_top.environment.a.m [MON] MODE: ALUOUT: VSR1: 83e3 | VSR2: 83e3 | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 445000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(135) @ 445000: uvm_test_top.environment.a.seqr@@no_udpate [SEQ] MODE: WRITEBACK NOT ENABLED: sr1: 6 | sr2: 7
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(233) @ 455000: uvm_test_top.environment.a.d [DRV] MODE: WRITEBACK NOT ENABLED
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(324) @ 455000: uvm_test_top.environment.a.m [MON] MODE: WRITEBACK NOT ENABLED: VSR1: 0000 | VSR2: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 455000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(86) @ 455000: uvm_test_top.environment.a.seqr@@memout [SEQ] MODE: MEMOUT: memout: 15e3 | dr: 4 | sr1: 2 | sr2: 1
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(205) @ 465000: uvm_test_top.environment.a.d [DRV] MODE: MEMOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(336) @ 465000: uvm_test_top.environment.a.m [MON] MODE: MEMOUT: VSR1: d0d7 | VSR2: 2c2e | psr: 001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 465000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(156) @ 465000: uvm_test_top.environment.a.seqr@@reset [SEQ] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(247) @ 475000: uvm_test_top.environment.a.d [DRV] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(319) @ 475000: uvm_test_top.environment.a.m [MON] MODE: RESET: VSR1: 0000 | VSR2: 0000 | psr: 000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 475000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(60) @ 475000: uvm_test_top.environment.a.seqr@@aluout [SEQ] MODE: ALUOUT: aluout: 8e88 | dr: 0 | sr1: 5 | sr2: 2
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(191) @ 485000: uvm_test_top.environment.a.d [DRV] MODE: ALUOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(330) @ 485000: uvm_test_top.environment.a.m [MON] MODE: ALUOUT: VSR1: 0000 | VSR2: 0000 | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 485000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(60) @ 485000: uvm_test_top.environment.a.seqr@@aluout [SEQ] MODE: ALUOUT: aluout: e900 | dr: 4 | sr1: 2 | sr2: 6
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(191) @ 495000: uvm_test_top.environment.a.d [DRV] MODE: ALUOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(330) @ 495000: uvm_test_top.environment.a.m [MON] MODE: ALUOUT: VSR1: 0000 | VSR2: 0000 | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 495000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(60) @ 495000: uvm_test_top.environment.a.seqr@@aluout [SEQ] MODE: ALUOUT: aluout: e04f | dr: 0 | sr1: 7 | sr2: 5
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(191) @ 505000: uvm_test_top.environment.a.d [DRV] MODE: ALUOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(330) @ 505000: uvm_test_top.environment.a.m [MON] MODE: ALUOUT: VSR1: 0000 | VSR2: 0000 | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 505000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(156) @ 505000: uvm_test_top.environment.a.seqr@@reset [SEQ] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(247) @ 515000: uvm_test_top.environment.a.d [DRV] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(319) @ 515000: uvm_test_top.environment.a.m [MON] MODE: RESET: VSR1: 0000 | VSR2: 0000 | psr: 000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 515000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(135) @ 515000: uvm_test_top.environment.a.seqr@@no_udpate [SEQ] MODE: WRITEBACK NOT ENABLED: sr1: 7 | sr2: 2
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(233) @ 525000: uvm_test_top.environment.a.d [DRV] MODE: WRITEBACK NOT ENABLED
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(324) @ 525000: uvm_test_top.environment.a.m [MON] MODE: WRITEBACK NOT ENABLED: VSR1: 0000 | VSR2: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 525000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(135) @ 525000: uvm_test_top.environment.a.seqr@@no_udpate [SEQ] MODE: WRITEBACK NOT ENABLED: sr1: 1 | sr2: 3
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(233) @ 535000: uvm_test_top.environment.a.d [DRV] MODE: WRITEBACK NOT ENABLED
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(324) @ 535000: uvm_test_top.environment.a.m [MON] MODE: WRITEBACK NOT ENABLED: VSR1: 0000 | VSR2: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 535000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(112) @ 535000: uvm_test_top.environment.a.seqr@@pcout [SEQ] MODE: PCOUT: pcout: 65db | dr: 6 | sr1: 3 | sr2: 6
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(219) @ 545000: uvm_test_top.environment.a.d [DRV] MODE: PCOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(342) @ 545000: uvm_test_top.environment.a.m [MON] MODE: PCOUT: VSR1: 0000 | VSR2: 65db | psr: 001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 545000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(112) @ 545000: uvm_test_top.environment.a.seqr@@pcout [SEQ] MODE: PCOUT: pcout: 9b1e | dr: 5 | sr1: 1 | sr2: 0
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(219) @ 555000: uvm_test_top.environment.a.d [DRV] MODE: PCOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(342) @ 555000: uvm_test_top.environment.a.m [MON] MODE: PCOUT: VSR1: 0000 | VSR2: 0000 | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 555000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(60) @ 555000: uvm_test_top.environment.a.seqr@@aluout [SEQ] MODE: ALUOUT: aluout: 74a1 | dr: 2 | sr1: 3 | sr2: 1
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(191) @ 565000: uvm_test_top.environment.a.d [DRV] MODE: ALUOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(330) @ 565000: uvm_test_top.environment.a.m [MON] MODE: ALUOUT: VSR1: 0000 | VSR2: 0000 | psr: 001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 565000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(86) @ 565000: uvm_test_top.environment.a.seqr@@memout [SEQ] MODE: MEMOUT: memout: ddc5 | dr: 3 | sr1: 1 | sr2: 4
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(205) @ 575000: uvm_test_top.environment.a.d [DRV] MODE: MEMOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(336) @ 575000: uvm_test_top.environment.a.m [MON] MODE: MEMOUT: VSR1: 0000 | VSR2: 0000 | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 575000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(156) @ 575000: uvm_test_top.environment.a.seqr@@reset [SEQ] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(247) @ 585000: uvm_test_top.environment.a.d [DRV] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(319) @ 585000: uvm_test_top.environment.a.m [MON] MODE: RESET: VSR1: 0000 | VSR2: 0000 | psr: 000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 585000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(60) @ 585000: uvm_test_top.environment.a.seqr@@aluout [SEQ] MODE: ALUOUT: aluout: a5be | dr: 4 | sr1: 7 | sr2: 7
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(191) @ 595000: uvm_test_top.environment.a.d [DRV] MODE: ALUOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(330) @ 595000: uvm_test_top.environment.a.m [MON] MODE: ALUOUT: VSR1: 0000 | VSR2: 0000 | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 595000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(86) @ 595000: uvm_test_top.environment.a.seqr@@memout [SEQ] MODE: MEMOUT: memout: 4a52 | dr: 4 | sr1: 6 | sr2: 0
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(205) @ 605000: uvm_test_top.environment.a.d [DRV] MODE: MEMOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(336) @ 605000: uvm_test_top.environment.a.m [MON] MODE: MEMOUT: VSR1: 0000 | VSR2: 0000 | psr: 001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 605000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(60) @ 605000: uvm_test_top.environment.a.seqr@@aluout [SEQ] MODE: ALUOUT: aluout: 73be | dr: 3 | sr1: 5 | sr2: 1
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(191) @ 615000: uvm_test_top.environment.a.d [DRV] MODE: ALUOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(330) @ 615000: uvm_test_top.environment.a.m [MON] MODE: ALUOUT: VSR1: 0000 | VSR2: 0000 | psr: 001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 615000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(135) @ 615000: uvm_test_top.environment.a.seqr@@no_udpate [SEQ] MODE: WRITEBACK NOT ENABLED: sr1: 4 | sr2: 2
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(233) @ 625000: uvm_test_top.environment.a.d [DRV] MODE: WRITEBACK NOT ENABLED
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(324) @ 625000: uvm_test_top.environment.a.m [MON] MODE: WRITEBACK NOT ENABLED: VSR1: 4a52 | VSR2: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 625000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(60) @ 625000: uvm_test_top.environment.a.seqr@@aluout [SEQ] MODE: ALUOUT: aluout: deb6 | dr: 2 | sr1: 4 | sr2: 7
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(191) @ 635000: uvm_test_top.environment.a.d [DRV] MODE: ALUOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(330) @ 635000: uvm_test_top.environment.a.m [MON] MODE: ALUOUT: VSR1: 4a52 | VSR2: 0000 | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 635000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(86) @ 635000: uvm_test_top.environment.a.seqr@@memout [SEQ] MODE: MEMOUT: memout: 5afa | dr: 3 | sr1: 6 | sr2: 6
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(205) @ 645000: uvm_test_top.environment.a.d [DRV] MODE: MEMOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(336) @ 645000: uvm_test_top.environment.a.m [MON] MODE: MEMOUT: VSR1: 0000 | VSR2: 0000 | psr: 001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 645000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(112) @ 645000: uvm_test_top.environment.a.seqr@@pcout [SEQ] MODE: PCOUT: pcout: 23e3 | dr: 2 | sr1: 5 | sr2: 4
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(219) @ 655000: uvm_test_top.environment.a.d [DRV] MODE: PCOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(342) @ 655000: uvm_test_top.environment.a.m [MON] MODE: PCOUT: VSR1: 0000 | VSR2: 4a52 | psr: 001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 655000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(60) @ 655000: uvm_test_top.environment.a.seqr@@aluout [SEQ] MODE: ALUOUT: aluout: e682 | dr: 2 | sr1: 5 | sr2: 4
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(191) @ 665000: uvm_test_top.environment.a.d [DRV] MODE: ALUOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(330) @ 665000: uvm_test_top.environment.a.m [MON] MODE: ALUOUT: VSR1: 0000 | VSR2: 4a52 | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 665000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(86) @ 665000: uvm_test_top.environment.a.seqr@@memout [SEQ] MODE: MEMOUT: memout: 1031 | dr: 3 | sr1: 2 | sr2: 3
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(205) @ 675000: uvm_test_top.environment.a.d [DRV] MODE: MEMOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(336) @ 675000: uvm_test_top.environment.a.m [MON] MODE: MEMOUT: VSR1: e682 | VSR2: 1031 | psr: 001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 675000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(86) @ 675000: uvm_test_top.environment.a.seqr@@memout [SEQ] MODE: MEMOUT: memout: 69ee | dr: 5 | sr1: 5 | sr2: 7
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(205) @ 685000: uvm_test_top.environment.a.d [DRV] MODE: MEMOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(336) @ 685000: uvm_test_top.environment.a.m [MON] MODE: MEMOUT: VSR1: 69ee | VSR2: 0000 | psr: 001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 685000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(86) @ 685000: uvm_test_top.environment.a.seqr@@memout [SEQ] MODE: MEMOUT: memout: 6806 | dr: 4 | sr1: 4 | sr2: 4
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(205) @ 695000: uvm_test_top.environment.a.d [DRV] MODE: MEMOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(336) @ 695000: uvm_test_top.environment.a.m [MON] MODE: MEMOUT: VSR1: 6806 | VSR2: 6806 | psr: 001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 695000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(112) @ 695000: uvm_test_top.environment.a.seqr@@pcout [SEQ] MODE: PCOUT: pcout: ffe5 | dr: 3 | sr1: 7 | sr2: 1
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(219) @ 705000: uvm_test_top.environment.a.d [DRV] MODE: PCOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(342) @ 705000: uvm_test_top.environment.a.m [MON] MODE: PCOUT: VSR1: 0000 | VSR2: 0000 | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 705000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(156) @ 705000: uvm_test_top.environment.a.seqr@@reset [SEQ] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(247) @ 715000: uvm_test_top.environment.a.d [DRV] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(319) @ 715000: uvm_test_top.environment.a.m [MON] MODE: RESET: VSR1: 0000 | VSR2: 0000 | psr: 000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 715000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(60) @ 715000: uvm_test_top.environment.a.seqr@@aluout [SEQ] MODE: ALUOUT: aluout: 8b2b | dr: 4 | sr1: 1 | sr2: 4
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(191) @ 725000: uvm_test_top.environment.a.d [DRV] MODE: ALUOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(330) @ 725000: uvm_test_top.environment.a.m [MON] MODE: ALUOUT: VSR1: 0000 | VSR2: 8b2b | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 725000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(135) @ 725000: uvm_test_top.environment.a.seqr@@no_udpate [SEQ] MODE: WRITEBACK NOT ENABLED: sr1: 6 | sr2: 0
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(233) @ 735000: uvm_test_top.environment.a.d [DRV] MODE: WRITEBACK NOT ENABLED
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(324) @ 735000: uvm_test_top.environment.a.m [MON] MODE: WRITEBACK NOT ENABLED: VSR1: 0000 | VSR2: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 735000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(86) @ 735000: uvm_test_top.environment.a.seqr@@memout [SEQ] MODE: MEMOUT: memout: 0a89 | dr: 6 | sr1: 0 | sr2: 2
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(205) @ 745000: uvm_test_top.environment.a.d [DRV] MODE: MEMOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(336) @ 745000: uvm_test_top.environment.a.m [MON] MODE: MEMOUT: VSR1: 0000 | VSR2: 0000 | psr: 001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 745000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(60) @ 745000: uvm_test_top.environment.a.seqr@@aluout [SEQ] MODE: ALUOUT: aluout: cc9b | dr: 4 | sr1: 4 | sr2: 3
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(191) @ 755000: uvm_test_top.environment.a.d [DRV] MODE: ALUOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(330) @ 755000: uvm_test_top.environment.a.m [MON] MODE: ALUOUT: VSR1: cc9b | VSR2: 0000 | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 755000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(60) @ 755000: uvm_test_top.environment.a.seqr@@aluout [SEQ] MODE: ALUOUT: aluout: ab16 | dr: 5 | sr1: 1 | sr2: 5
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(191) @ 765000: uvm_test_top.environment.a.d [DRV] MODE: ALUOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(330) @ 765000: uvm_test_top.environment.a.m [MON] MODE: ALUOUT: VSR1: 0000 | VSR2: ab16 | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 765000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(60) @ 765000: uvm_test_top.environment.a.seqr@@aluout [SEQ] MODE: ALUOUT: aluout: 265d | dr: 1 | sr1: 3 | sr2: 2
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(191) @ 775000: uvm_test_top.environment.a.d [DRV] MODE: ALUOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(330) @ 775000: uvm_test_top.environment.a.m [MON] MODE: ALUOUT: VSR1: 0000 | VSR2: 0000 | psr: 001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 775000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(135) @ 775000: uvm_test_top.environment.a.seqr@@no_udpate [SEQ] MODE: WRITEBACK NOT ENABLED: sr1: 5 | sr2: 1
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(233) @ 785000: uvm_test_top.environment.a.d [DRV] MODE: WRITEBACK NOT ENABLED
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(324) @ 785000: uvm_test_top.environment.a.m [MON] MODE: WRITEBACK NOT ENABLED: VSR1: ab16 | VSR2: 265d
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 785000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(156) @ 785000: uvm_test_top.environment.a.seqr@@reset [SEQ] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(247) @ 795000: uvm_test_top.environment.a.d [DRV] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(319) @ 795000: uvm_test_top.environment.a.m [MON] MODE: RESET: VSR1: 0000 | VSR2: 0000 | psr: 000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 795000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(156) @ 795000: uvm_test_top.environment.a.seqr@@reset [SEQ] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(247) @ 805000: uvm_test_top.environment.a.d [DRV] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(319) @ 805000: uvm_test_top.environment.a.m [MON] MODE: RESET: VSR1: 0000 | VSR2: 0000 | psr: 000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 805000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(156) @ 805000: uvm_test_top.environment.a.seqr@@reset [SEQ] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(247) @ 815000: uvm_test_top.environment.a.d [DRV] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(319) @ 815000: uvm_test_top.environment.a.m [MON] MODE: RESET: VSR1: 0000 | VSR2: 0000 | psr: 000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 815000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(135) @ 815000: uvm_test_top.environment.a.seqr@@no_udpate [SEQ] MODE: WRITEBACK NOT ENABLED: sr1: 1 | sr2: 4
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(233) @ 825000: uvm_test_top.environment.a.d [DRV] MODE: WRITEBACK NOT ENABLED
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(324) @ 825000: uvm_test_top.environment.a.m [MON] MODE: WRITEBACK NOT ENABLED: VSR1: 0000 | VSR2: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 825000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(156) @ 825000: uvm_test_top.environment.a.seqr@@reset [SEQ] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(247) @ 835000: uvm_test_top.environment.a.d [DRV] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(319) @ 835000: uvm_test_top.environment.a.m [MON] MODE: RESET: VSR1: 0000 | VSR2: 0000 | psr: 000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 835000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(156) @ 835000: uvm_test_top.environment.a.seqr@@reset [SEQ] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(247) @ 845000: uvm_test_top.environment.a.d [DRV] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(319) @ 845000: uvm_test_top.environment.a.m [MON] MODE: RESET: VSR1: 0000 | VSR2: 0000 | psr: 000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 845000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(112) @ 845000: uvm_test_top.environment.a.seqr@@pcout [SEQ] MODE: PCOUT: pcout: 2f39 | dr: 2 | sr1: 6 | sr2: 1
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(219) @ 855000: uvm_test_top.environment.a.d [DRV] MODE: PCOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(342) @ 855000: uvm_test_top.environment.a.m [MON] MODE: PCOUT: VSR1: 0000 | VSR2: 0000 | psr: 001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 855000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(135) @ 855000: uvm_test_top.environment.a.seqr@@no_udpate [SEQ] MODE: WRITEBACK NOT ENABLED: sr1: 3 | sr2: 2
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(233) @ 865000: uvm_test_top.environment.a.d [DRV] MODE: WRITEBACK NOT ENABLED
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(324) @ 865000: uvm_test_top.environment.a.m [MON] MODE: WRITEBACK NOT ENABLED: VSR1: 0000 | VSR2: 2f39
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 865000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(112) @ 865000: uvm_test_top.environment.a.seqr@@pcout [SEQ] MODE: PCOUT: pcout: b1d6 | dr: 7 | sr1: 0 | sr2: 2
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(219) @ 875000: uvm_test_top.environment.a.d [DRV] MODE: PCOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(342) @ 875000: uvm_test_top.environment.a.m [MON] MODE: PCOUT: VSR1: 0000 | VSR2: 2f39 | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 875000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(135) @ 875000: uvm_test_top.environment.a.seqr@@no_udpate [SEQ] MODE: WRITEBACK NOT ENABLED: sr1: 6 | sr2: 4
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(233) @ 885000: uvm_test_top.environment.a.d [DRV] MODE: WRITEBACK NOT ENABLED
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(324) @ 885000: uvm_test_top.environment.a.m [MON] MODE: WRITEBACK NOT ENABLED: VSR1: 0000 | VSR2: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 885000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(135) @ 885000: uvm_test_top.environment.a.seqr@@no_udpate [SEQ] MODE: WRITEBACK NOT ENABLED: sr1: 4 | sr2: 5
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(233) @ 895000: uvm_test_top.environment.a.d [DRV] MODE: WRITEBACK NOT ENABLED
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(324) @ 895000: uvm_test_top.environment.a.m [MON] MODE: WRITEBACK NOT ENABLED: VSR1: 0000 | VSR2: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 895000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(60) @ 895000: uvm_test_top.environment.a.seqr@@aluout [SEQ] MODE: ALUOUT: aluout: 3e7b | dr: 4 | sr1: 6 | sr2: 6
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(191) @ 905000: uvm_test_top.environment.a.d [DRV] MODE: ALUOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(330) @ 905000: uvm_test_top.environment.a.m [MON] MODE: ALUOUT: VSR1: 0000 | VSR2: 0000 | psr: 001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 905000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(60) @ 905000: uvm_test_top.environment.a.seqr@@aluout [SEQ] MODE: ALUOUT: aluout: f377 | dr: 5 | sr1: 0 | sr2: 7
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(191) @ 915000: uvm_test_top.environment.a.d [DRV] MODE: ALUOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(330) @ 915000: uvm_test_top.environment.a.m [MON] MODE: ALUOUT: VSR1: 0000 | VSR2: b1d6 | psr: 100
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 915000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(86) @ 915000: uvm_test_top.environment.a.seqr@@memout [SEQ] MODE: MEMOUT: memout: 5163 | dr: 0 | sr1: 7 | sr2: 3
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(205) @ 925000: uvm_test_top.environment.a.d [DRV] MODE: MEMOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(336) @ 925000: uvm_test_top.environment.a.m [MON] MODE: MEMOUT: VSR1: b1d6 | VSR2: 0000 | psr: 001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 925000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(135) @ 925000: uvm_test_top.environment.a.seqr@@no_udpate [SEQ] MODE: WRITEBACK NOT ENABLED: sr1: 4 | sr2: 4
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(233) @ 935000: uvm_test_top.environment.a.d [DRV] MODE: WRITEBACK NOT ENABLED
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(324) @ 935000: uvm_test_top.environment.a.m [MON] MODE: WRITEBACK NOT ENABLED: VSR1: 3e7b | VSR2: 3e7b
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 935000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(156) @ 935000: uvm_test_top.environment.a.seqr@@reset [SEQ] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(247) @ 945000: uvm_test_top.environment.a.d [DRV] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(319) @ 945000: uvm_test_top.environment.a.m [MON] MODE: RESET: VSR1: 0000 | VSR2: 0000 | psr: 000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 945000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(135) @ 945000: uvm_test_top.environment.a.seqr@@no_udpate [SEQ] MODE: WRITEBACK NOT ENABLED: sr1: 7 | sr2: 0
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(233) @ 955000: uvm_test_top.environment.a.d [DRV] MODE: WRITEBACK NOT ENABLED
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(324) @ 955000: uvm_test_top.environment.a.m [MON] MODE: WRITEBACK NOT ENABLED: VSR1: 0000 | VSR2: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 955000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(135) @ 955000: uvm_test_top.environment.a.seqr@@no_udpate [SEQ] MODE: WRITEBACK NOT ENABLED: sr1: 2 | sr2: 3
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(233) @ 965000: uvm_test_top.environment.a.d [DRV] MODE: WRITEBACK NOT ENABLED
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(324) @ 965000: uvm_test_top.environment.a.m [MON] MODE: WRITEBACK NOT ENABLED: VSR1: 0000 | VSR2: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 965000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(135) @ 965000: uvm_test_top.environment.a.seqr@@no_udpate [SEQ] MODE: WRITEBACK NOT ENABLED: sr1: 2 | sr2: 4
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(233) @ 975000: uvm_test_top.environment.a.d [DRV] MODE: WRITEBACK NOT ENABLED
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(324) @ 975000: uvm_test_top.environment.a.m [MON] MODE: WRITEBACK NOT ENABLED: VSR1: 0000 | VSR2: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 975000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(86) @ 975000: uvm_test_top.environment.a.seqr@@memout [SEQ] MODE: MEMOUT: memout: 3cd7 | dr: 7 | sr1: 6 | sr2: 1
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(205) @ 985000: uvm_test_top.environment.a.d [DRV] MODE: MEMOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(336) @ 985000: uvm_test_top.environment.a.m [MON] MODE: MEMOUT: VSR1: 0000 | VSR2: 0000 | psr: 001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 985000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(60) @ 985000: uvm_test_top.environment.a.seqr@@aluout [SEQ] MODE: ALUOUT: aluout: 4556 | dr: 0 | sr1: 0 | sr2: 4
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(191) @ 995000: uvm_test_top.environment.a.d [DRV] MODE: ALUOUT
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(330) @ 995000: uvm_test_top.environment.a.m [MON] MODE: ALUOUT: VSR1: 4556 | VSR2: 0000 | psr: 001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 995000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(156) @ 995000: uvm_test_top.environment.a.seqr@@reset [SEQ] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(247) @ 1005000: uvm_test_top.environment.a.d [DRV] MODE: RESET
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(319) @ 1005000: uvm_test_top.environment.a.m [MON] MODE: RESET: VSR1: 0000 | VSR2: 0000 | psr: 000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Writeback/Writeback.srcs/sim_1/new/writeback_tb.sv(379) @ 1005000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Xilinx/Vivado/2023.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19968) @ 1005000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO C:/Xilinx/Vivado/2023.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13673) @ 1005000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  408
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[DRV]   101
[MON]   101
[RNTST]     1
[SCO]   101
[SEQ]   101
[TEST_DONE]     1
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1
```
