+==============================+==============================+============================================================================================================================================+
| Launch Clock                 | Capture Clock                | Pin                                                                                                                                        |
+==============================+==============================+============================================================================================================================================+
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/count_reg[0]/D                                            |
| clk_out2_Zed_SPI_clk_wiz_0_0 | clk_fpga_0                   | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/r_ADCLock_reg/D                                            |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_5_2/RSTRAMB                                 |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_7_9/RSTRAMB                                 |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_3_7/RSTRAMB                                 |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_1_1/RSTRAMB                                 |
| clk_fpga_0                   | clk_out2_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Work_reg/D                                          |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_2_3/RSTRAMB                                 |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_0_1/RSTRAMB                                 |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_4_2/RSTRAMB                                 |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_5_10/RSTRAMB                                |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_0_3/RSTRAMB                                 |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_1_0/RSTRAMB                                 |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_1_4/RSTRAMB                                 |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_1_3/RSTRAMB                                 |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_2_7/RSTRAMB                                 |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_1_8/RSTRAMB                                 |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_0_10/RSTRAMB                                |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_3_4/RSTRAMB                                 |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_4_6/RSTRAMB                                 |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_2_5/RSTRAMB                                 |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_4_7/RSTRAMB                                 |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_2_4/RSTRAMB                                 |
| clk_fpga_0                   | clk_out2_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Done_reg/D                                          |
| clk_out2_Zed_SPI_clk_wiz_0_0 | clk_fpga_0                   | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg4_reg[0]/D                                          |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[1]/D |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[2]/D |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[0]/D |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[3]/D |
+------------------------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
