{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712006397330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712006397331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  1 17:19:57 2024 " "Processing started: Mon Apr  1 17:19:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712006397331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006397331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tog_pin -c tog_pin " "Command: quartus_map --read_settings_files=on --write_settings_files=off tog_pin -c tog_pin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006397331 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712006397705 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712006397705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/toggle_top.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file src/toggle_top.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toggle_top-rtl " "Found design unit 1: toggle_top-rtl" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712006403457 ""} { "Info" "ISGN_ENTITY_NAME" "1 toggle_top " "Found entity 1: toggle_top" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712006403457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006403457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll/pll1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/pll/pll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll1-SYN " "Found design unit 1: pll1-SYN" {  } { { "ip/pll/pll1.vhd" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/ip/pll/pll1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712006403458 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "ip/pll/pll1.vhd" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/ip/pll/pll1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712006403458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006403458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/vhdl/serdes_clks/serdesclks/cdc/ip/pll/pll_clks.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/vhdl/serdes_clks/serdesclks/cdc/ip/pll/pll_clks.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_clks-SYN " "Found design unit 1: pll_clks-SYN" {  } { { "../cdc/ip/pll/pll_clks.vhd" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/cdc/ip/pll/pll_clks.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712006403460 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_clks " "Found entity 1: pll_clks" {  } { { "../cdc/ip/pll/pll_clks.vhd" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/cdc/ip/pll/pll_clks.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712006403460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006403460 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toggle_top " "Elaborating entity \"toggle_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712006403529 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "usb_full toggle_top.vhdl(23) " "VHDL Signal Declaration warning at toggle_top.vhdl(23): used implicit default value for signal \"usb_full\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712006403530 "|toggle_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "usb_empty toggle_top.vhdl(24) " "VHDL Signal Declaration warning at toggle_top.vhdl(24): used implicit default value for signal \"usb_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712006403530 "|toggle_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uart_tx toggle_top.vhdl(28) " "VHDL Signal Declaration warning at toggle_top.vhdl(28): used implicit default value for signal \"uart_tx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712006403530 "|toggle_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dac_sync toggle_top.vhdl(32) " "VHDL Signal Declaration warning at toggle_top.vhdl(32): used implicit default value for signal \"dac_sync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712006403531 "|toggle_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dac_sclk toggle_top.vhdl(33) " "VHDL Signal Declaration warning at toggle_top.vhdl(33): used implicit default value for signal \"dac_sclk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712006403531 "|toggle_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dac_din toggle_top.vhdl(34) " "VHDL Signal Declaration warning at toggle_top.vhdl(34): used implicit default value for signal \"dac_din\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712006403531 "|toggle_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hsmc_clk_out_p toggle_top.vhdl(39) " "VHDL Signal Declaration warning at toggle_top.vhdl(39): used implicit default value for signal \"hsmc_clk_out_p\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712006403531 "|toggle_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hsmc_clk_out0 toggle_top.vhdl(40) " "VHDL Signal Declaration warning at toggle_top.vhdl(40): used implicit default value for signal \"hsmc_clk_out0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712006403531 "|toggle_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hsmc_tx_d_p toggle_top.vhdl(42) " "VHDL Signal Declaration warning at toggle_top.vhdl(42): used implicit default value for signal \"hsmc_tx_d_p\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712006403531 "|toggle_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hsmc_scl toggle_top.vhdl(45) " "VHDL Signal Declaration warning at toggle_top.vhdl(45): used implicit default value for signal \"hsmc_scl\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712006403531 "|toggle_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll1_locked toggle_top.vhdl(68) " "Verilog HDL or VHDL warning at toggle_top.vhdl(68): object \"pll1_locked\" assigned a value but never read" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712006403531 "|toggle_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "user_led\[4\] toggle_top.vhdl(14) " "Using initial value X (don't care) for net \"user_led\[4\]\" at toggle_top.vhdl(14)" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006403532 "|toggle_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "user_led\[2..0\] toggle_top.vhdl(14) " "Using initial value X (don't care) for net \"user_led\[2..0\]\" at toggle_top.vhdl(14)" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006403532 "|toggle_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 pll1:pll_1 " "Elaborating entity \"pll1\" for hierarchy \"pll1:pll_1\"" {  } { { "src/toggle_top.vhdl" "pll_1" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712006403543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll1:pll_1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll1:pll_1\|altpll:altpll_component\"" {  } { { "ip/pll/pll1.vhd" "altpll_component" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/ip/pll/pll1.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712006403617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll1:pll_1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll1:pll_1\|altpll:altpll_component\"" {  } { { "ip/pll/pll1.vhd" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/ip/pll/pll1.vhd" 154 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712006403626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll1:pll_1\|altpll:altpll_component " "Instantiated megafunction \"pll1:pll_1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5000 " "Parameter \"clk2_divide_by\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712006403626 ""}  } { { "ip/pll/pll1.vhd" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/ip/pll/pll1.vhd" 154 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712006403626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_altpll " "Found entity 1: pll1_altpll" {  } { { "db/pll1_altpll.v" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/db/pll1_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712006403666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006403666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1_altpll pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated " "Elaborating entity \"pll1_altpll\" for hierarchy \"pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712006403666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2j14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2j14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2j14 " "Found entity 1: altsyncram_2j14" {  } { { "db/altsyncram_2j14.tdf" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/db/altsyncram_2j14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712006404759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006404759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l7c " "Found entity 1: mux_l7c" {  } { { "db/mux_l7c.tdf" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/db/mux_l7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712006404946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006404946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712006405039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006405039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_iph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_iph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_iph " "Found entity 1: cntr_iph" {  } { { "db/cntr_iph.tdf" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/db/cntr_iph.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712006405170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006405170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_frb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_frb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_frb " "Found entity 1: cmpr_frb" {  } { { "db/cmpr_frb.tdf" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/db/cmpr_frb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712006405221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006405221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_eki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_eki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_eki " "Found entity 1: cntr_eki" {  } { { "db/cntr_eki.tdf" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/db/cntr_eki.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712006405291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006405291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8rh " "Found entity 1: cntr_8rh" {  } { { "db/cntr_8rh.tdf" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/db/cntr_8rh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712006405364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006405364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/db/cmpr_hrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712006405411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006405411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712006405466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006405466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712006405512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006405512 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712006405914 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1712006406010 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.04.01.17:20:08 Progress: Loading slda636e6f2/alt_sld_fab_wrapper_hw.tcl " "2024.04.01.17:20:08 Progress: Loading slda636e6f2/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006408232 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006410386 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006410460 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006414264 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006414361 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006414457 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006414568 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006414581 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006414581 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1712006415261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda636e6f2/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda636e6f2/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda636e6f2/alt_sld_fab.v" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/db/ip/slda636e6f2/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712006415431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006415431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda636e6f2/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda636e6f2/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda636e6f2/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/db/ip/slda636e6f2/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712006415496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006415496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda636e6f2/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda636e6f2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda636e6f2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/db/ip/slda636e6f2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712006415506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006415506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda636e6f2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda636e6f2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda636e6f2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/db/ip/slda636e6f2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712006415565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006415565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda636e6f2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda636e6f2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda636e6f2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/db/ip/slda636e6f2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712006415638 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda636e6f2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/db/ip/slda636e6f2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712006415638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006415638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda636e6f2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda636e6f2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda636e6f2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/db/ip/slda636e6f2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712006415699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006415699 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pmoda_io\[0\] " "Inserted always-enabled tri-state buffer between \"pmoda_io\[0\]\" and its non-tri-state driver." {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712006416708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pmoda_io\[1\] " "Inserted always-enabled tri-state buffer between \"pmoda_io\[1\]\" and its non-tri-state driver." {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712006416708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pmoda_io\[2\] " "Inserted always-enabled tri-state buffer between \"pmoda_io\[2\]\" and its non-tri-state driver." {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712006416708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pmoda_io\[4\] " "Inserted always-enabled tri-state buffer between \"pmoda_io\[4\]\" and its non-tri-state driver." {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712006416708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pmoda_io\[6\] " "Inserted always-enabled tri-state buffer between \"pmoda_io\[6\]\" and its non-tri-state driver." {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712006416708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pmoda_io\[7\] " "Inserted always-enabled tri-state buffer between \"pmoda_io\[7\]\" and its non-tri-state driver." {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712006416708 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1712006416708 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_addr\[0\] " "bidirectional pin \"usb_addr\[0\]\" has no driver" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712006416708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_addr\[1\] " "bidirectional pin \"usb_addr\[1\]\" has no driver" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712006416708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_data\[0\] " "bidirectional pin \"usb_data\[0\]\" has no driver" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712006416708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_data\[1\] " "bidirectional pin \"usb_data\[1\]\" has no driver" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712006416708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_data\[2\] " "bidirectional pin \"usb_data\[2\]\" has no driver" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712006416708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_data\[3\] " "bidirectional pin \"usb_data\[3\]\" has no driver" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712006416708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_data\[4\] " "bidirectional pin \"usb_data\[4\]\" has no driver" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712006416708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_data\[5\] " "bidirectional pin \"usb_data\[5\]\" has no driver" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712006416708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_data\[6\] " "bidirectional pin \"usb_data\[6\]\" has no driver" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712006416708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_data\[7\] " "bidirectional pin \"usb_data\[7\]\" has no driver" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712006416708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pmoda_io\[3\] " "bidirectional pin \"pmoda_io\[3\]\" has no driver" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712006416708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pmoda_io\[5\] " "bidirectional pin \"pmoda_io\[5\]\" has no driver" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712006416708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pmodb_io\[0\] " "bidirectional pin \"pmodb_io\[0\]\" has no driver" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712006416708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pmodb_io\[1\] " "bidirectional pin \"pmodb_io\[1\]\" has no driver" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712006416708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pmodb_io\[2\] " "bidirectional pin \"pmodb_io\[2\]\" has no driver" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712006416708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pmodb_io\[3\] " "bidirectional pin \"pmodb_io\[3\]\" has no driver" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712006416708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pmodb_io\[4\] " "bidirectional pin \"pmodb_io\[4\]\" has no driver" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712006416708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pmodb_io\[5\] " "bidirectional pin \"pmodb_io\[5\]\" has no driver" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712006416708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pmodb_io\[6\] " "bidirectional pin \"pmodb_io\[6\]\" has no driver" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712006416708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pmodb_io\[7\] " "bidirectional pin \"pmodb_io\[7\]\" has no driver" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712006416708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmc_d\[0\] " "bidirectional pin \"hsmc_d\[0\]\" has no driver" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712006416708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmc_d\[1\] " "bidirectional pin \"hsmc_d\[1\]\" has no driver" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712006416708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmc_d\[2\] " "bidirectional pin \"hsmc_d\[2\]\" has no driver" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712006416708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmc_d\[3\] " "bidirectional pin \"hsmc_d\[3\]\" has no driver" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712006416708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hsmc_sda " "bidirectional pin \"hsmc_sda\" has no driver" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712006416708 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1712006416708 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "pmoda_io\[0\]~synth " "Node \"pmoda_io\[0\]~synth\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006416715 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pmoda_io\[1\]~synth " "Node \"pmoda_io\[1\]~synth\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006416715 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pmoda_io\[2\]~synth " "Node \"pmoda_io\[2\]~synth\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006416715 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pmoda_io\[4\]~synth " "Node \"pmoda_io\[4\]~synth\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006416715 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pmoda_io\[6\]~synth " "Node \"pmoda_io\[6\]~synth\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006416715 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pmoda_io\[7\]~synth " "Node \"pmoda_io\[7\]~synth\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006416715 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1712006416715 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "user_led\[0\] GND " "Pin \"user_led\[0\]\" is stuck at GND" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712006416715 "|toggle_top|user_led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "user_led\[1\] GND " "Pin \"user_led\[1\]\" is stuck at GND" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712006416715 "|toggle_top|user_led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "user_led\[2\] GND " "Pin \"user_led\[2\]\" is stuck at GND" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712006416715 "|toggle_top|user_led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "user_led\[4\] GND " "Pin \"user_led\[4\]\" is stuck at GND" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712006416715 "|toggle_top|user_led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "usb_full GND " "Pin \"usb_full\" is stuck at GND" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712006416715 "|toggle_top|usb_full"} { "Warning" "WMLS_MLS_STUCK_PIN" "usb_empty GND " "Pin \"usb_empty\" is stuck at GND" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712006416715 "|toggle_top|usb_empty"} { "Warning" "WMLS_MLS_STUCK_PIN" "uart_tx GND " "Pin \"uart_tx\" is stuck at GND" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712006416715 "|toggle_top|uart_tx"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_sync GND " "Pin \"dac_sync\" is stuck at GND" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712006416715 "|toggle_top|dac_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_sclk GND " "Pin \"dac_sclk\" is stuck at GND" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712006416715 "|toggle_top|dac_sclk"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_din GND " "Pin \"dac_din\" is stuck at GND" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712006416715 "|toggle_top|dac_din"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsmc_clk_out_p\[1\] GND " "Pin \"hsmc_clk_out_p\[1\]\" is stuck at GND" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712006416715 "|toggle_top|hsmc_clk_out_p[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsmc_clk_out_p\[2\] GND " "Pin \"hsmc_clk_out_p\[2\]\" is stuck at GND" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712006416715 "|toggle_top|hsmc_clk_out_p[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsmc_clk_out0 GND " "Pin \"hsmc_clk_out0\" is stuck at GND" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712006416715 "|toggle_top|hsmc_clk_out0"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsmc_tx_d_p\[0\] GND " "Pin \"hsmc_tx_d_p\[0\]\" is stuck at GND" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712006416715 "|toggle_top|hsmc_tx_d_p[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsmc_tx_d_p\[1\] GND " "Pin \"hsmc_tx_d_p\[1\]\" is stuck at GND" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712006416715 "|toggle_top|hsmc_tx_d_p[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsmc_tx_d_p\[2\] GND " "Pin \"hsmc_tx_d_p\[2\]\" is stuck at GND" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712006416715 "|toggle_top|hsmc_tx_d_p[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsmc_tx_d_p\[3\] GND " "Pin \"hsmc_tx_d_p\[3\]\" is stuck at GND" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712006416715 "|toggle_top|hsmc_tx_d_p[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsmc_tx_d_p\[4\] GND " "Pin \"hsmc_tx_d_p\[4\]\" is stuck at GND" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712006416715 "|toggle_top|hsmc_tx_d_p[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsmc_tx_d_p\[5\] GND " "Pin \"hsmc_tx_d_p\[5\]\" is stuck at GND" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712006416715 "|toggle_top|hsmc_tx_d_p[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsmc_tx_d_p\[6\] GND " "Pin \"hsmc_tx_d_p\[6\]\" is stuck at GND" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712006416715 "|toggle_top|hsmc_tx_d_p[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsmc_tx_d_p\[7\] GND " "Pin \"hsmc_tx_d_p\[7\]\" is stuck at GND" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712006416715 "|toggle_top|hsmc_tx_d_p[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsmc_tx_d_p\[8\] GND " "Pin \"hsmc_tx_d_p\[8\]\" is stuck at GND" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712006416715 "|toggle_top|hsmc_tx_d_p[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsmc_tx_d_p\[9\] GND " "Pin \"hsmc_tx_d_p\[9\]\" is stuck at GND" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712006416715 "|toggle_top|hsmc_tx_d_p[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsmc_tx_d_p\[10\] GND " "Pin \"hsmc_tx_d_p\[10\]\" is stuck at GND" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712006416715 "|toggle_top|hsmc_tx_d_p[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsmc_tx_d_p\[11\] GND " "Pin \"hsmc_tx_d_p\[11\]\" is stuck at GND" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712006416715 "|toggle_top|hsmc_tx_d_p[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsmc_tx_d_p\[12\] GND " "Pin \"hsmc_tx_d_p\[12\]\" is stuck at GND" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712006416715 "|toggle_top|hsmc_tx_d_p[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsmc_tx_d_p\[13\] GND " "Pin \"hsmc_tx_d_p\[13\]\" is stuck at GND" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712006416715 "|toggle_top|hsmc_tx_d_p[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsmc_tx_d_p\[14\] GND " "Pin \"hsmc_tx_d_p\[14\]\" is stuck at GND" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712006416715 "|toggle_top|hsmc_tx_d_p[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsmc_tx_d_p\[15\] GND " "Pin \"hsmc_tx_d_p\[15\]\" is stuck at GND" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712006416715 "|toggle_top|hsmc_tx_d_p[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsmc_tx_d_p\[16\] GND " "Pin \"hsmc_tx_d_p\[16\]\" is stuck at GND" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712006416715 "|toggle_top|hsmc_tx_d_p[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsmc_scl GND " "Pin \"hsmc_scl\" is stuck at GND" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712006416715 "|toggle_top|hsmc_scl"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712006416715 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712006416762 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 32 58 0 0 26 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 32 of its 58 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 26 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1712006417897 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712006417907 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712006417907 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "58 " "Design contains 58 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpu_resetn " "No output dependent on input pin \"cpu_resetn\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|cpu_resetn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_ddr3_100_p " "No output dependent on input pin \"clk_ddr3_100_p\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|clk_ddr3_100_p"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_lvds_125_p " "No output dependent on input pin \"clk_lvds_125_p\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|clk_lvds_125_p"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_10_adc " "No output dependent on input pin \"clk_10_adc\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|clk_10_adc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_pb\[0\] " "No output dependent on input pin \"user_pb\[0\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|user_pb[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_pb\[1\] " "No output dependent on input pin \"user_pb\[1\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|user_pb[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_pb\[2\] " "No output dependent on input pin \"user_pb\[2\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|user_pb[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_pb\[3\] " "No output dependent on input pin \"user_pb\[3\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|user_pb[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_dipsw\[0\] " "No output dependent on input pin \"user_dipsw\[0\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|user_dipsw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_dipsw\[1\] " "No output dependent on input pin \"user_dipsw\[1\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|user_dipsw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_dipsw\[2\] " "No output dependent on input pin \"user_dipsw\[2\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|user_dipsw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_dipsw\[3\] " "No output dependent on input pin \"user_dipsw\[3\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|user_dipsw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_dipsw\[4\] " "No output dependent on input pin \"user_dipsw\[4\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|user_dipsw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "usb_resetn " "No output dependent on input pin \"usb_resetn\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|usb_resetn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "usb_wrn " "No output dependent on input pin \"usb_wrn\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|usb_wrn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "usb_rdn " "No output dependent on input pin \"usb_rdn\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|usb_rdn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "usb_oen " "No output dependent on input pin \"usb_oen\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|usb_oen"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "usb_scl " "No output dependent on input pin \"usb_scl\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|usb_scl"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "usb_sda " "No output dependent on input pin \"usb_sda\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|usb_sda"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "usb_clk " "No output dependent on input pin \"usb_clk\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|usb_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uart_rx " "No output dependent on input pin \"uart_rx\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|uart_rx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc1in\[1\] " "No output dependent on input pin \"adc1in\[1\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|adc1in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc1in\[2\] " "No output dependent on input pin \"adc1in\[2\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|adc1in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc1in\[3\] " "No output dependent on input pin \"adc1in\[3\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|adc1in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc1in\[4\] " "No output dependent on input pin \"adc1in\[4\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|adc1in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc1in\[5\] " "No output dependent on input pin \"adc1in\[5\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|adc1in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc1in\[6\] " "No output dependent on input pin \"adc1in\[6\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|adc1in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc1in\[7\] " "No output dependent on input pin \"adc1in\[7\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|adc1in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc1in\[8\] " "No output dependent on input pin \"adc1in\[8\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|adc1in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc2in\[1\] " "No output dependent on input pin \"adc2in\[1\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|adc2in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc2in\[2\] " "No output dependent on input pin \"adc2in\[2\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|adc2in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc2in\[3\] " "No output dependent on input pin \"adc2in\[3\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|adc2in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc2in\[4\] " "No output dependent on input pin \"adc2in\[4\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|adc2in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc2in\[5\] " "No output dependent on input pin \"adc2in\[5\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|adc2in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc2in\[6\] " "No output dependent on input pin \"adc2in\[6\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|adc2in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc2in\[7\] " "No output dependent on input pin \"adc2in\[7\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|adc2in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc2in\[8\] " "No output dependent on input pin \"adc2in\[8\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|adc2in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hsmc_clk_in_p\[1\] " "No output dependent on input pin \"hsmc_clk_in_p\[1\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|hsmc_clk_in_p[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hsmc_clk_in_p\[2\] " "No output dependent on input pin \"hsmc_clk_in_p\[2\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|hsmc_clk_in_p[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hsmc_clk_in0 " "No output dependent on input pin \"hsmc_clk_in0\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|hsmc_clk_in0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hsmc_rx_d_p\[0\] " "No output dependent on input pin \"hsmc_rx_d_p\[0\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|hsmc_rx_d_p[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hsmc_rx_d_p\[1\] " "No output dependent on input pin \"hsmc_rx_d_p\[1\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|hsmc_rx_d_p[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hsmc_rx_d_p\[2\] " "No output dependent on input pin \"hsmc_rx_d_p\[2\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|hsmc_rx_d_p[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hsmc_rx_d_p\[3\] " "No output dependent on input pin \"hsmc_rx_d_p\[3\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|hsmc_rx_d_p[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hsmc_rx_d_p\[4\] " "No output dependent on input pin \"hsmc_rx_d_p\[4\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|hsmc_rx_d_p[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hsmc_rx_d_p\[5\] " "No output dependent on input pin \"hsmc_rx_d_p\[5\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|hsmc_rx_d_p[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hsmc_rx_d_p\[6\] " "No output dependent on input pin \"hsmc_rx_d_p\[6\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|hsmc_rx_d_p[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hsmc_rx_d_p\[7\] " "No output dependent on input pin \"hsmc_rx_d_p\[7\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|hsmc_rx_d_p[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hsmc_rx_d_p\[8\] " "No output dependent on input pin \"hsmc_rx_d_p\[8\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|hsmc_rx_d_p[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hsmc_rx_d_p\[9\] " "No output dependent on input pin \"hsmc_rx_d_p\[9\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|hsmc_rx_d_p[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hsmc_rx_d_p\[10\] " "No output dependent on input pin \"hsmc_rx_d_p\[10\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|hsmc_rx_d_p[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hsmc_rx_d_p\[11\] " "No output dependent on input pin \"hsmc_rx_d_p\[11\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|hsmc_rx_d_p[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hsmc_rx_d_p\[12\] " "No output dependent on input pin \"hsmc_rx_d_p\[12\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|hsmc_rx_d_p[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hsmc_rx_d_p\[13\] " "No output dependent on input pin \"hsmc_rx_d_p\[13\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|hsmc_rx_d_p[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hsmc_rx_d_p\[14\] " "No output dependent on input pin \"hsmc_rx_d_p\[14\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|hsmc_rx_d_p[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hsmc_rx_d_p\[15\] " "No output dependent on input pin \"hsmc_rx_d_p\[15\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|hsmc_rx_d_p[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hsmc_rx_d_p\[16\] " "No output dependent on input pin \"hsmc_rx_d_p\[16\]\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|hsmc_rx_d_p[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hsmc_prsntn " "No output dependent on input pin \"hsmc_prsntn\"" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712006418017 "|toggle_top|hsmc_prsntn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1712006418017 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1021 " "Implemented 1021 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "63 " "Implemented 63 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712006418018 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712006418018 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "31 " "Implemented 31 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1712006418018 ""} { "Info" "ICUT_CUT_TM_LCELLS" "887 " "Implemented 887 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712006418018 ""} { "Info" "ICUT_CUT_TM_RAMS" "5 " "Implemented 5 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1712006418018 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1712006418018 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712006418018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 146 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 146 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712006418041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  1 17:20:18 2024 " "Processing ended: Mon Apr  1 17:20:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712006418041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712006418041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712006418041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006418041 ""}
