-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    i : IN STD_LOGIC_VECTOR (7 downto 0);
    A_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_0_ce0 : OUT STD_LOGIC;
    A_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_1_ce0 : OUT STD_LOGIC;
    A_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_2_ce0 : OUT STD_LOGIC;
    A_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_3_ce0 : OUT STD_LOGIC;
    A_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_4_ce0 : OUT STD_LOGIC;
    A_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_5_ce0 : OUT STD_LOGIC;
    A_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_6_ce0 : OUT STD_LOGIC;
    A_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_7_ce0 : OUT STD_LOGIC;
    A_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_8_ce0 : OUT STD_LOGIC;
    A_8_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_9_ce0 : OUT STD_LOGIC;
    A_9_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_10_ce0 : OUT STD_LOGIC;
    A_10_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_11_ce0 : OUT STD_LOGIC;
    A_11_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_12_ce0 : OUT STD_LOGIC;
    A_12_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_13_ce0 : OUT STD_LOGIC;
    A_13_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_14_ce0 : OUT STD_LOGIC;
    A_14_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_15_ce0 : OUT STD_LOGIC;
    A_15_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln56_fu_372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal trunc_ln56_fu_384_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln56_reg_602 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln58_fu_406_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal empty_fu_130 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal select_ln58_1_fu_567_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal j_fu_134 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln56_fu_378_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_allocacmp_j_3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal A_0_ce0_local : STD_LOGIC;
    signal A_1_ce0_local : STD_LOGIC;
    signal A_2_ce0_local : STD_LOGIC;
    signal A_3_ce0_local : STD_LOGIC;
    signal A_4_ce0_local : STD_LOGIC;
    signal A_5_ce0_local : STD_LOGIC;
    signal A_6_ce0_local : STD_LOGIC;
    signal A_7_ce0_local : STD_LOGIC;
    signal A_8_ce0_local : STD_LOGIC;
    signal A_9_ce0_local : STD_LOGIC;
    signal A_10_ce0_local : STD_LOGIC;
    signal A_11_ce0_local : STD_LOGIC;
    signal A_12_ce0_local : STD_LOGIC;
    signal A_13_ce0_local : STD_LOGIC;
    signal A_14_ce0_local : STD_LOGIC;
    signal A_15_ce0_local : STD_LOGIC;
    signal lshr_ln1_fu_388_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_398_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln58_fu_434_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_2_fu_438_p33 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_2_fu_438_p35 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln58_fu_513_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln58_1_fu_509_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln58_fu_434_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln58_1_fu_519_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln58_fu_513_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_fu_525_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_fu_533_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln58_fu_541_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln58_fu_547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln58_1_fu_553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_fu_559_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_2_fu_438_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_438_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_438_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_438_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_438_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_438_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_438_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_438_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_438_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_438_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_438_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_438_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_438_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_438_p27 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_438_p29 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_438_p31 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_sparsemux_33_4_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (3 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (3 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (3 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (3 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (3 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (3 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (3 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (3 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (3 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (3 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (3 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (3 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (3 downto 0);
        din12_WIDTH : INTEGER;
        CASE13 : STD_LOGIC_VECTOR (3 downto 0);
        din13_WIDTH : INTEGER;
        CASE14 : STD_LOGIC_VECTOR (3 downto 0);
        din14_WIDTH : INTEGER;
        CASE15 : STD_LOGIC_VECTOR (3 downto 0);
        din15_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        din4 : IN STD_LOGIC_VECTOR (23 downto 0);
        din5 : IN STD_LOGIC_VECTOR (23 downto 0);
        din6 : IN STD_LOGIC_VECTOR (23 downto 0);
        din7 : IN STD_LOGIC_VECTOR (23 downto 0);
        din8 : IN STD_LOGIC_VECTOR (23 downto 0);
        din9 : IN STD_LOGIC_VECTOR (23 downto 0);
        din10 : IN STD_LOGIC_VECTOR (23 downto 0);
        din11 : IN STD_LOGIC_VECTOR (23 downto 0);
        din12 : IN STD_LOGIC_VECTOR (23 downto 0);
        din13 : IN STD_LOGIC_VECTOR (23 downto 0);
        din14 : IN STD_LOGIC_VECTOR (23 downto 0);
        din15 : IN STD_LOGIC_VECTOR (23 downto 0);
        def : IN STD_LOGIC_VECTOR (23 downto 0);
        sel : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_33_4_24_1_1_U1 : component top_kernel_sparsemux_33_4_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 24,
        CASE1 => "0001",
        din1_WIDTH => 24,
        CASE2 => "0010",
        din2_WIDTH => 24,
        CASE3 => "0011",
        din3_WIDTH => 24,
        CASE4 => "0100",
        din4_WIDTH => 24,
        CASE5 => "0101",
        din5_WIDTH => 24,
        CASE6 => "0110",
        din6_WIDTH => 24,
        CASE7 => "0111",
        din7_WIDTH => 24,
        CASE8 => "1000",
        din8_WIDTH => 24,
        CASE9 => "1001",
        din9_WIDTH => 24,
        CASE10 => "1010",
        din10_WIDTH => 24,
        CASE11 => "1011",
        din11_WIDTH => 24,
        CASE12 => "1100",
        din12_WIDTH => 24,
        CASE13 => "1101",
        din13_WIDTH => 24,
        CASE14 => "1110",
        din14_WIDTH => 24,
        CASE15 => "1111",
        din15_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 4,
        dout_WIDTH => 24)
    port map (
        din0 => A_0_q0,
        din1 => A_1_q0,
        din2 => A_2_q0,
        din3 => A_3_q0,
        din4 => A_4_q0,
        din5 => A_5_q0,
        din6 => A_6_q0,
        din7 => A_7_q0,
        din8 => A_8_q0,
        din9 => A_9_q0,
        din10 => A_10_q0,
        din11 => A_11_q0,
        din12 => A_12_q0,
        din13 => A_13_q0,
        din14 => A_14_q0,
        din15 => A_15_q0,
        def => tmp_2_fu_438_p33,
        sel => trunc_ln56_reg_602,
        dout => tmp_2_fu_438_p35);

    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    empty_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_fu_130 <= ap_const_lv24_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    empty_fu_130 <= select_ln58_1_fu_567_p3;
                end if;
            end if; 
        end if;
    end process;

    j_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln56_fu_372_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_fu_134 <= add_ln56_fu_378_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_134 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                trunc_ln56_reg_602 <= trunc_ln56_fu_384_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    A_0_address0 <= zext_ln58_fu_406_p1(10 - 1 downto 0);
    A_0_ce0 <= A_0_ce0_local;

    A_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_0_ce0_local <= ap_const_logic_1;
        else 
            A_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_10_address0 <= zext_ln58_fu_406_p1(10 - 1 downto 0);
    A_10_ce0 <= A_10_ce0_local;

    A_10_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_10_ce0_local <= ap_const_logic_1;
        else 
            A_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_11_address0 <= zext_ln58_fu_406_p1(10 - 1 downto 0);
    A_11_ce0 <= A_11_ce0_local;

    A_11_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_11_ce0_local <= ap_const_logic_1;
        else 
            A_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_12_address0 <= zext_ln58_fu_406_p1(10 - 1 downto 0);
    A_12_ce0 <= A_12_ce0_local;

    A_12_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_12_ce0_local <= ap_const_logic_1;
        else 
            A_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_13_address0 <= zext_ln58_fu_406_p1(10 - 1 downto 0);
    A_13_ce0 <= A_13_ce0_local;

    A_13_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_13_ce0_local <= ap_const_logic_1;
        else 
            A_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_14_address0 <= zext_ln58_fu_406_p1(10 - 1 downto 0);
    A_14_ce0 <= A_14_ce0_local;

    A_14_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_14_ce0_local <= ap_const_logic_1;
        else 
            A_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_15_address0 <= zext_ln58_fu_406_p1(10 - 1 downto 0);
    A_15_ce0 <= A_15_ce0_local;

    A_15_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_15_ce0_local <= ap_const_logic_1;
        else 
            A_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_1_address0 <= zext_ln58_fu_406_p1(10 - 1 downto 0);
    A_1_ce0 <= A_1_ce0_local;

    A_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_1_ce0_local <= ap_const_logic_1;
        else 
            A_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_2_address0 <= zext_ln58_fu_406_p1(10 - 1 downto 0);
    A_2_ce0 <= A_2_ce0_local;

    A_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_2_ce0_local <= ap_const_logic_1;
        else 
            A_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_3_address0 <= zext_ln58_fu_406_p1(10 - 1 downto 0);
    A_3_ce0 <= A_3_ce0_local;

    A_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_3_ce0_local <= ap_const_logic_1;
        else 
            A_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_4_address0 <= zext_ln58_fu_406_p1(10 - 1 downto 0);
    A_4_ce0 <= A_4_ce0_local;

    A_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_4_ce0_local <= ap_const_logic_1;
        else 
            A_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_5_address0 <= zext_ln58_fu_406_p1(10 - 1 downto 0);
    A_5_ce0 <= A_5_ce0_local;

    A_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_5_ce0_local <= ap_const_logic_1;
        else 
            A_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_6_address0 <= zext_ln58_fu_406_p1(10 - 1 downto 0);
    A_6_ce0 <= A_6_ce0_local;

    A_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_6_ce0_local <= ap_const_logic_1;
        else 
            A_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_7_address0 <= zext_ln58_fu_406_p1(10 - 1 downto 0);
    A_7_ce0 <= A_7_ce0_local;

    A_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_7_ce0_local <= ap_const_logic_1;
        else 
            A_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_8_address0 <= zext_ln58_fu_406_p1(10 - 1 downto 0);
    A_8_ce0 <= A_8_ce0_local;

    A_8_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_8_ce0_local <= ap_const_logic_1;
        else 
            A_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_9_address0 <= zext_ln58_fu_406_p1(10 - 1 downto 0);
    A_9_ce0 <= A_9_ce0_local;

    A_9_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_9_ce0_local <= ap_const_logic_1;
        else 
            A_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln56_fu_378_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j_3) + unsigned(ap_const_lv7_1));
    add_ln58_1_fu_519_p2 <= std_logic_vector(signed(sext_ln58_1_fu_509_p1) + signed(sext_ln58_fu_434_p1));
    add_ln58_fu_513_p1 <= empty_fu_130;
    add_ln58_fu_513_p2 <= std_logic_vector(signed(tmp_2_fu_438_p35) + signed(add_ln58_fu_513_p1));
    and_ln58_fu_547_p2 <= (xor_ln58_fu_541_p2 and tmp_68_fu_533_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln56_fu_372_p2)
    begin
        if (((icmp_ln56_fu_372_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_j_3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, j_fu_134)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_j_3 <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_j_3 <= j_fu_134;
        end if; 
    end process;

    icmp_ln56_fu_372_p2 <= "1" when (ap_sig_allocacmp_j_3 = ap_const_lv7_40) else "0";
    lshr_ln1_fu_388_p4 <= ap_sig_allocacmp_j_3(5 downto 4);
    p_out <= empty_fu_130;

    p_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln56_fu_372_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln56_fu_372_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out_ap_vld <= ap_const_logic_1;
        else 
            p_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln58_1_fu_567_p3 <= 
        select_ln58_fu_559_p3 when (xor_ln58_1_fu_553_p2(0) = '1') else 
        add_ln58_fu_513_p2;
    select_ln58_fu_559_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln58_fu_547_p2(0) = '1') else 
        ap_const_lv24_800000;
        sext_ln58_1_fu_509_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_2_fu_438_p35),25));

    sext_ln58_fu_434_p0 <= empty_fu_130;
        sext_ln58_fu_434_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln58_fu_434_p0),25));

    tmp_2_fu_438_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_68_fu_533_p3 <= add_ln58_fu_513_p2(23 downto 23);
    tmp_fu_525_p3 <= add_ln58_1_fu_519_p2(24 downto 24);
    tmp_s_fu_398_p3 <= (i & lshr_ln1_fu_388_p4);
    trunc_ln56_fu_384_p1 <= ap_sig_allocacmp_j_3(4 - 1 downto 0);
    xor_ln58_1_fu_553_p2 <= (tmp_fu_525_p3 xor tmp_68_fu_533_p3);
    xor_ln58_fu_541_p2 <= (tmp_fu_525_p3 xor ap_const_lv1_1);
    zext_ln58_fu_406_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_398_p3),64));
end behav;
