INFO: [VRFC 10-2263] Analyzing Verilog file "/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/new/ttl_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ttl_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sim_1/new/ttl_gen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ttl_gen_tb
