set NETLIST_CACHE(decoder_2_4,cells) {{icon nand3 {generate nand2 nand3 -ninputs 3} has_schematic} {icon inverter has_schematic}}
set netlist_props verilog
set netlist_level 1000
set NETLIST_CACHE(decoder_2_4,version) MMI_SUE4.4.0
set NETLIST_CACHE(decoder_2_4) {{module decoder_2_4 (E, a, out);} {	input		E;} {	input	[1:0]	a;} {	output	[3:0]	out;} { } {	wire		net_6;} {	wire		net_2;} {	wire		net_7;} {	wire		net_3;} {	wire		net_8;} {	wire		net_4;} {	wire		net_5;} {	wire		net_1;} { } {	not #0 inv(net_5, a[0]);} {	not #0 inv_1(net_4, a[1]);} {	not #0 inv_2(net_7, a[0]);} {	not #0 inv_3(net_6, a[1]);} {	assign #0 net_2 = !(net_4 && net_5 && E);} {	assign #0 net_1 = !(net_7 && a[1] && E);} {	assign #0 net_3 = !(a[0] && net_6 && E);} {	assign #0 net_8 = !(a[1] && a[0] && E);} {	not #0 inv_4(out[0], net_2);} {	not #0 inv_5(out[1], net_1);} {	not #0 inv_6(out[2], net_3);} {	not #0 inv_7(out[3], net_8);} {} {endmodule		// decoder_2_4} {}}
set NETLIST_CACHE(decoder_2_4,names) {{140 740 {1 E}} {340 540 {0 net_6}} {510 650 {0 inv_7}} {240 560 {0 inv_3}} {240 380 {0 inv_2}} {240 210 {0 inv}} {640 520 {1 out[2]}} {430 650 {0 net_8}} {340 560 {0 E}} {340 380 {0 net_7}} {130 160 {1 a[1]}} {570 250 {0 out[0]}} {430 400 {0 net_1}} {640 640 {1 out[3]}} {560 540 {0 out[2]}} {490 250 {0 net_2}} {340 230 {0 net_4}} {480 540 {0 net_3}} {520 250 {0 inv_4}} {210 210 {0 a[0]}} {290 290 {0 net_4}} {210 380 {0 a[0]}} {210 560 {0 a[1]}} {340 250 {0 net_5}} {510 540 {0 inv_6}} {650 400 {1 out[1]}} {130 130 {1 a[0]}} {570 400 {0 out[1]}} {340 630 {0 a[1]}} {430 540 {0 net_3}} {340 270 {0 E}} {240 290 {0 inv_1}} {490 400 {0 net_1}} {340 650 {0 a[0]}} {520 400 {0 inv_5}} {650 260 {1 out[0]}} {340 400 {0 a[1]}} {340 670 {0 E}} {340 420 {0 E}} {560 650 {0 out[3]}} {340 520 {0 a[0]}} {430 250 {0 net_2}} {290 210 {0 net_5}} {210 290 {0 a[1]}} {290 380 {0 net_7}} {290 560 {0 net_6}} {480 650 {0 net_8}}}
set NETLIST_CACHE(decoder_2_4,wires) {{290 210 310 210 net_5} {310 210 310 260 net_5} {310 260 330 260 net_5} {330 250 330 260 net_5} {330 250 340 250 net_5} {130 160 130 290 a[1]} {290 290 320 290 net_4} {320 230 320 290 net_4} {320 230 340 230 net_4} {160 380 210 380 a[0]} {160 130 160 380 a[0]} {130 130 160 130 a[0]} {160 130 180 130 a[0]} {290 380 340 380 net_7} {280 400 340 400 a[1]} {280 400 280 410 a[1]} {140 290 140 410 a[1]} {130 290 140 290 a[1]} {140 290 210 290 a[1]} {160 560 210 560 a[1]} {160 410 160 560 a[1]} {160 410 280 410 a[1]} {140 410 160 410 a[1]} {290 560 310 560 net_6} {310 540 310 560 net_6} {310 540 340 540 net_6} {190 520 340 520 a[0]} {190 210 190 520 a[0]} {180 210 190 210 a[0]} {190 210 210 210 a[0]} {140 630 340 630 a[1]} {140 410 140 630 a[1]} {90 650 340 650 a[0]} {90 190 90 650 a[0]} {90 190 180 190 a[0]} {180 130 180 190 a[0]} {180 190 180 210 a[0]} {280 670 280 740 E} {320 560 340 560 E} {320 560 320 670 E} {280 670 320 670 E} {320 670 340 670 E} {130 420 340 420 E} {130 420 130 720 E} {130 720 190 720 E} {190 720 190 740 E} {140 740 190 740 E} {190 740 280 740 E} {330 270 340 270 E} {330 270 330 740 E} {280 740 330 740 E} {430 250 490 250 net_2} {430 400 490 400 net_1} {430 540 480 540 net_3} {430 650 480 650 net_8} {570 250 620 250 out[0]} {620 250 620 260 out[0]} {620 260 650 260 out[0]} {570 400 650 400 out[1]} {560 540 600 540 out[2]} {600 520 600 540 out[2]} {600 520 640 520 out[2]} {560 650 600 650 out[3]} {600 640 600 650 out[3]} {600 640 640 640 out[3]}}
