# //  ModelSim SE-64 10.6 Dec 13 2016Linux 2.6.32-696.20.1.el6.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlib my_lib
vmap work my_lib
# Model Technology ModelSim SE-64 vmap 10.6 Lib Mapping Utility 2016.12 Dec 13 2016
# vmap work my_lib 
# Copying /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
vmap
# Model Technology ModelSim SE-64 vmap 10.6 Lib Mapping Utility 2016.12 Dec 13 2016
# vmap 
# Reading modelsim.ini
# "work" maps to directory ./my_lib.
# Reading /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/linux_x86_64/../modelsim.ini
# "std" maps to directory /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/linux_x86_64/../std.
# "ieee" maps to directory /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/linux_x86_64/../ieee.
# "vital2000" maps to directory /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/linux_x86_64/../vital2000.
# "verilog" maps to directory /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/linux_x86_64/../verilog.
# "std_developerskit" maps to directory /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/linux_x86_64/../std_developerskit.
# "synopsys" maps to directory /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/linux_x86_64/../synopsys.
# "modelsim_lib" maps to directory /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/linux_x86_64/../modelsim_lib.
# "sv_std" maps to directory /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/linux_x86_64/../sv_std.
# "mtiAvm" maps to directory /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/linux_x86_64/../avm.
# "mtiRnm" maps to directory /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/linux_x86_64/../rnm.
# "mtiOvm" maps to directory /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/linux_x86_64/../ovm-2.1.2.
# "mtiUvm" maps to directory /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/linux_x86_64/../uvm-1.1d.
# "mtiUPF" maps to directory /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/linux_x86_64/../upf_lib.
# "mtiPA" maps to directory /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/linux_x86_64/../pa_lib.
# "floatfixlib" maps to directory /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/linux_x86_64/../floatfixlib.
# "mc2_lib" maps to directory /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/linux_x86_64/../mc2_lib.
# "osvvm" maps to directory /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/linux_x86_64/../osvvm.
# "mgc_ams" maps to directory /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/linux_x86_64/../mgc_ams.
# "ieee_env" maps to directory /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/linux_x86_64/../ieee_env.
# "infact" maps to directory /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/linux_x86_64/../infact.
# "vhdlopt_lib" maps to directory /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/linux_x86_64/../vhdlopt_lib.
vlog -sv *
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 00:17:08 on Apr 29,2018
# vlog -reportprogress 300 -sv mesi_isc.v mesi_isc_basic_fifo.v mesi_isc_breq_fifos.v mesi_isc_breq_fifos_cntl.v mesi_isc_broad.v mesi_isc_broad_cntl.v mesi_isc_cpu_test.sv mesi_isc_define.v mesi_isc_tb.v mesi_isc_tb_cpu.v mesi_isc_tb_define.v mesi_isc_tb_wrp.v modelsim.ini my_lib transcript 
# -- Compiling module mesi_isc
# -- Compiling module mesi_isc_basic_fifo
# -- Compiling module mesi_isc_breq_fifos
# -- Compiling module mesi_isc_breq_fifos_cntl
# -- Compiling module mesi_isc_broad
# -- Compiling module mesi_isc_broad_cntl
# -- Compiling module cpu_sva
# -- Compiling module cpu_sva_wrapper
# -- Compiling module mesi_isc_tb
# -- Compiling module mesi_isc_tb_cpu
# -- Compiling module mesi_isc_tb_wrp
# ** Warning: modelsim.ini(1): (vlog-2283) Extra semicolon in $unit (global) scope.
# ** Error: (vlog-13069) modelsim.ini(1): near "modelsim": syntax error, unexpected IDENTIFIER.
# ** Error: modelsim.ini(1): (vlog-13205) Syntax error found in the scope following 'vsim'. Is there a missing '::'?
# ** Error: (vlog-2054) File "my_lib" is a directory.
# End time: 00:17:08 on Apr 29,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 1
# /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/linux_x86_64/vlog failed.
vsim -voptargs=+acc work.mesi_isc_tb_wrp
# vsim -voptargs="+acc" work.mesi_isc_tb_wrp 
# Start time: 00:17:27 on Apr 29,2018
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "mesi_isc_tb_cpu(fast)".
# Loading sv_std.std
# Loading work.mesi_isc_tb_wrp(fast)
# Loading work.mesi_isc_tb(fast)
# Loading work.mesi_isc(fast)
# Loading work.mesi_isc_broad(fast)
# Loading work.mesi_isc_broad_cntl(fast)
# Loading work.mesi_isc_basic_fifo(fast)
# Loading work.mesi_isc_breq_fifos(fast)
# Loading work.mesi_isc_breq_fifos_cntl(fast)
# Loading work.mesi_isc_basic_fifo(fast__1)
# Loading work.mesi_isc_tb_cpu(fast)
# Loading work.cpu_sva(fast)
# Loading work.cpu_sva_wrapper(fast)
add wave /mesi_isc_tb_wrp/tb/wrp/ap_cpu0_c1_only_m
add wave /mesi_isc_tb_wrp/tb/wrp/ap_rst
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.mesi_isc_tb_wrp(fast)
# Loading work.mesi_isc_tb(fast)
# Loading work.mesi_isc(fast)
# Loading work.mesi_isc_broad(fast)
# Loading work.mesi_isc_broad_cntl(fast)
# Loading work.mesi_isc_basic_fifo(fast)
# Loading work.mesi_isc_breq_fifos(fast)
# Loading work.mesi_isc_breq_fifos_cntl(fast)
# Loading work.mesi_isc_basic_fifo(fast__1)
# Loading work.mesi_isc_tb_cpu(fast)
# Loading work.cpu_sva(fast)
# Loading work.cpu_sva_wrapper(fast)
run -all
# Watchdog finish
# 
# Statistic
# 
# CPU 3. WR:       238 RD:       424 NOP:        68  
# 
# CPU 2. WR:       220 RD:       455 NOP:        58
# 
# CPU 1. WR:       202 RD:       434 NOP:        50
# 
# CPU 0. WR:        232 RD:       414 NOP:        57
# 
# Total rd and wr accesses:       2619
# 
# ** Note: $finish    : mesi_isc_tb.v(316)
#    Time: 2000950 ns  Iteration: 1  Instance: /mesi_isc_tb_wrp/tb
# 1
# Break in Module mesi_isc_tb at mesi_isc_tb.v line 316
restart
# Closing VCD file "./dump.vcd"
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.mesi_isc_tb_wrp(fast)
# Loading work.mesi_isc_tb(fast)
# Loading work.mesi_isc(fast)
# Loading work.mesi_isc_broad(fast)
# Loading work.mesi_isc_broad_cntl(fast)
# Loading work.mesi_isc_basic_fifo(fast)
# Loading work.mesi_isc_breq_fifos(fast)
# Loading work.mesi_isc_breq_fifos_cntl(fast)
# Loading work.mesi_isc_basic_fifo(fast__1)
# Loading work.mesi_isc_tb_cpu(fast)
# Loading work.cpu_sva(fast)
# Loading work.cpu_sva_wrapper(fast)
run -all
# Watchdog finish
# 
# Statistic
# 
# CPU 3. WR:       238 RD:       424 NOP:        68  
# 
# CPU 2. WR:       220 RD:       455 NOP:        58
# 
# CPU 1. WR:       202 RD:       434 NOP:        50
# 
# CPU 0. WR:        232 RD:       414 NOP:        57
# 
# Total rd and wr accesses:       2619
# 
# ** Note: $finish    : mesi_isc_tb.v(316)
#    Time: 2000950 ns  Iteration: 1  Instance: /mesi_isc_tb_wrp/tb
# 1
# Break in Module mesi_isc_tb at mesi_isc_tb.v line 316
# End time: 00:22:48 on Apr 29,2018, Elapsed time: 0:05:21
# Errors: 0, Warnings: 0
