<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Signal Analyzer: APB2</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Signal Analyzer
   </div>
   <div id="projectbrief">STM32 based Singal Analyzer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">APB2<div class="ingroups"><a class="el" href="group___s_t_m32_f4xx___l_l___driver.html">STM32F4xx_LL_Driver</a> &raquo; <a class="el" href="group___b_u_s___l_l.html">BUS</a> &raquo; <a class="el" href="group___b_u_s___l_l___exported___functions.html">BUS Exported Functions</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga47d2bfd6a6322996ce00f2b8241a8417"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b2.html#ga47d2bfd6a6322996ce00f2b8241a8417">LL_APB2_GRP1_EnableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga47d2bfd6a6322996ce00f2b8241a8417"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable APB2 peripherals clock. @rmtoll APB2ENR TIM1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR TIM8EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR USART1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR USART6EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR UART9EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR UART10EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR ADC1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR ADC2EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR ADC3EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SDIOEN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SPI1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SPI4EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SYSCFGEN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR EXTITEN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR TIM9EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR TIM10EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR TIM11EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SPI5EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SPI6EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SAI1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SAI2EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR LTDCEN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR DSIEN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR DFSDM1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR DFSDM2EN LL_APB2_GRP1_EnableClock.  <a href="group___b_u_s___l_l___e_f___a_p_b2.html#ga47d2bfd6a6322996ce00f2b8241a8417">More...</a><br /></td></tr>
<tr class="separator:ga47d2bfd6a6322996ce00f2b8241a8417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga179333bc0a374b7481062f32e472d20c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b2.html#ga179333bc0a374b7481062f32e472d20c">LL_APB2_GRP1_IsEnabledClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga179333bc0a374b7481062f32e472d20c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if APB2 peripheral clock is enabled or not @rmtoll APB2ENR TIM1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR TIM8EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR USART1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR USART6EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR UART9EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR UART10EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR ADC1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR ADC2EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR ADC3EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SDIOEN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SPI1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SPI4EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SYSCFGEN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR EXTITEN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR TIM9EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR TIM10EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR TIM11EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SPI5EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SPI6EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SAI1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SAI2EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR LTDCEN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR DSIEN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR DFSDM1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR DFSDM2EN LL_APB2_GRP1_IsEnabledClock.  <a href="group___b_u_s___l_l___e_f___a_p_b2.html#ga179333bc0a374b7481062f32e472d20c">More...</a><br /></td></tr>
<tr class="separator:ga179333bc0a374b7481062f32e472d20c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f43da0748cc8b8271884bbd2bb229a7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b2.html#ga3f43da0748cc8b8271884bbd2bb229a7">LL_APB2_GRP1_DisableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga3f43da0748cc8b8271884bbd2bb229a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable APB2 peripherals clock. @rmtoll APB2ENR TIM1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR TIM8EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR USART1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR USART6EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR UART9EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR UART10EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR ADC1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR ADC2EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR ADC3EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SDIOEN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SPI1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SPI4EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SYSCFGEN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR EXTITEN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR TIM9EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR TIM10EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR TIM11EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SPI5EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SPI6EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SAI1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SAI2EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR LTDCEN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR DSIEN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR DFSDM1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR DFSDM2EN LL_APB2_GRP1_DisableClock.  <a href="group___b_u_s___l_l___e_f___a_p_b2.html#ga3f43da0748cc8b8271884bbd2bb229a7">More...</a><br /></td></tr>
<tr class="separator:ga3f43da0748cc8b8271884bbd2bb229a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3399e30aa27c801c1ae1f2222f3b5ad"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b2.html#gad3399e30aa27c801c1ae1f2222f3b5ad">LL_APB2_GRP1_ForceReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gad3399e30aa27c801c1ae1f2222f3b5ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force APB2 peripherals reset. @rmtoll APB2RSTR TIM1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR TIM8RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR USART1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR USART6RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR UART9RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR UART10RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR ADCRST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SDIORST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SPI1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SPI4RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SYSCFGRST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR TIM9RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR TIM10RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR TIM11RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SPI5RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SPI6RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SAI1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SAI2RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR LTDCRST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR DSIRST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR DFSDM1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR DFSDM2RST LL_APB2_GRP1_ForceReset.  <a href="group___b_u_s___l_l___e_f___a_p_b2.html#gad3399e30aa27c801c1ae1f2222f3b5ad">More...</a><br /></td></tr>
<tr class="separator:gad3399e30aa27c801c1ae1f2222f3b5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce12f91580365c8228485e2bfcfe0fd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b2.html#ga1ce12f91580365c8228485e2bfcfe0fd">LL_APB2_GRP1_ReleaseReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga1ce12f91580365c8228485e2bfcfe0fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release APB2 peripherals reset. @rmtoll APB2RSTR TIM1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR TIM8RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR USART1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR USART6RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR UART9RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR UART10RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR ADCRST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SDIORST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SPI1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SPI4RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SYSCFGRST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR TIM9RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR TIM10RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR TIM11RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SPI5RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SPI6RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SAI1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SAI2RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR LTDCRST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR DSIRST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR DFSDM1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR DFSDM2RST LL_APB2_GRP1_ReleaseReset.  <a href="group___b_u_s___l_l___e_f___a_p_b2.html#ga1ce12f91580365c8228485e2bfcfe0fd">More...</a><br /></td></tr>
<tr class="separator:ga1ce12f91580365c8228485e2bfcfe0fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf4476d98c1cf6b3f226305ea01b580"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b2.html#ga0bf4476d98c1cf6b3f226305ea01b580">LL_APB2_GRP1_EnableClockLowPower</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga0bf4476d98c1cf6b3f226305ea01b580"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable APB2 peripheral clocks in low-power mode @rmtoll APB2LPENR TIM1LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR TIM8LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR USART1LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR USART6LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR UART9LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR UART10LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR ADC1LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR ADC2LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR ADC3LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR SDIOLPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR SPI1LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR SPI4LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR SYSCFGLPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR EXTITLPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR TIM9LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR TIM10LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR TIM11LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR SPI5LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR SPI6LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR SAI1LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR SAI2LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR LTDCLPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR DSILPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR DFSDM1LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR DSILPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR DFSDM2LPEN LL_APB2_GRP1_EnableClockLowPower.  <a href="group___b_u_s___l_l___e_f___a_p_b2.html#ga0bf4476d98c1cf6b3f226305ea01b580">More...</a><br /></td></tr>
<tr class="separator:ga0bf4476d98c1cf6b3f226305ea01b580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga802c25bcdf6996fc46769d2594977da4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_u_s___l_l___e_f___a_p_b2.html#ga802c25bcdf6996fc46769d2594977da4">LL_APB2_GRP1_DisableClockLowPower</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga802c25bcdf6996fc46769d2594977da4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable APB2 peripheral clocks in low-power mode @rmtoll APB2LPENR TIM1LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR TIM8LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR USART1LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR USART6LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR UART9LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR UART10LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR ADC1LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR ADC2LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR ADC3LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR SDIOLPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR SPI1LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR SPI4LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR SYSCFGLPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR EXTITLPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR TIM9LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR TIM10LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR TIM11LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR SPI5LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR SPI6LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR SAI1LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR SAI2LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR LTDCLPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR DSILPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR DFSDM1LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR DSILPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR DFSDM2LPEN LL_APB2_GRP1_DisableClockLowPower.  <a href="group___b_u_s___l_l___e_f___a_p_b2.html#ga802c25bcdf6996fc46769d2594977da4">More...</a><br /></td></tr>
<tr class="separator:ga802c25bcdf6996fc46769d2594977da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga3f43da0748cc8b8271884bbd2bb229a7" name="ga3f43da0748cc8b8271884bbd2bb229a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f43da0748cc8b8271884bbd2bb229a7">&#9670;&nbsp;</a></span>LL_APB2_GRP1_DisableClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_APB2_GRP1_DisableClock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable APB2 peripherals clock. @rmtoll APB2ENR TIM1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR TIM8EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR USART1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR USART6EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR UART9EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR UART10EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR ADC1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR ADC2EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR ADC3EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SDIOEN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SPI1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SPI4EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SYSCFGEN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR EXTITEN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR TIM9EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR TIM10EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR TIM11EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SPI5EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SPI6EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SAI1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SAI2EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR LTDCEN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR DSIEN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR DFSDM1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR DFSDM2EN LL_APB2_GRP1_DisableClock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_APB2_GRP1_PERIPH_TIM1 </li>
<li>LL_APB2_GRP1_PERIPH_TIM8 (*) </li>
<li>LL_APB2_GRP1_PERIPH_USART1 </li>
<li>LL_APB2_GRP1_PERIPH_USART6 (*) </li>
<li>LL_APB2_GRP1_PERIPH_UART9 (*) </li>
<li>LL_APB2_GRP1_PERIPH_UART10 (*) </li>
<li>LL_APB2_GRP1_PERIPH_ADC1 </li>
<li>LL_APB2_GRP1_PERIPH_ADC2 (*) </li>
<li>LL_APB2_GRP1_PERIPH_ADC3 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SDIO (*) </li>
<li>LL_APB2_GRP1_PERIPH_SPI1 </li>
<li>LL_APB2_GRP1_PERIPH_SPI4 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SYSCFG </li>
<li>LL_APB2_GRP1_PERIPH_EXTI (*) </li>
<li>LL_APB2_GRP1_PERIPH_TIM9 </li>
<li>LL_APB2_GRP1_PERIPH_TIM10 (*) </li>
<li>LL_APB2_GRP1_PERIPH_TIM11 </li>
<li>LL_APB2_GRP1_PERIPH_SPI5 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SPI6 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SAI1 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SAI2 (*) </li>
<li>LL_APB2_GRP1_PERIPH_LTDC (*) </li>
<li>LL_APB2_GRP1_PERIPH_DSI (*) </li>
<li>LL_APB2_GRP1_PERIPH_DFSDM1 (*) </li>
<li>LL_APB2_GRP1_PERIPH_DFSDM2 (*)</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga802c25bcdf6996fc46769d2594977da4" name="ga802c25bcdf6996fc46769d2594977da4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga802c25bcdf6996fc46769d2594977da4">&#9670;&nbsp;</a></span>LL_APB2_GRP1_DisableClockLowPower()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_APB2_GRP1_DisableClockLowPower </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable APB2 peripheral clocks in low-power mode @rmtoll APB2LPENR TIM1LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR TIM8LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR USART1LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR USART6LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR UART9LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR UART10LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR ADC1LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR ADC2LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR ADC3LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR SDIOLPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR SPI1LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR SPI4LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR SYSCFGLPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR EXTITLPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR TIM9LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR TIM10LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR TIM11LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR SPI5LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR SPI6LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR SAI1LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR SAI2LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR LTDCLPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR DSILPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR DFSDM1LPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR DSILPEN LL_APB2_GRP1_DisableClockLowPower<br  />
 APB2LPENR DFSDM2LPEN LL_APB2_GRP1_DisableClockLowPower. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_APB2_GRP1_PERIPH_TIM1 </li>
<li>LL_APB2_GRP1_PERIPH_TIM8 (*) </li>
<li>LL_APB2_GRP1_PERIPH_USART1 </li>
<li>LL_APB2_GRP1_PERIPH_USART6 (*) </li>
<li>LL_APB2_GRP1_PERIPH_UART9 (*) </li>
<li>LL_APB2_GRP1_PERIPH_UART10 (*) </li>
<li>LL_APB2_GRP1_PERIPH_ADC1 </li>
<li>LL_APB2_GRP1_PERIPH_ADC2 (*) </li>
<li>LL_APB2_GRP1_PERIPH_ADC3 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SDIO (*) </li>
<li>LL_APB2_GRP1_PERIPH_SPI1 </li>
<li>LL_APB2_GRP1_PERIPH_SPI4 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SYSCFG </li>
<li>LL_APB2_GRP1_PERIPH_EXTI (*) </li>
<li>LL_APB2_GRP1_PERIPH_TIM9 </li>
<li>LL_APB2_GRP1_PERIPH_TIM10 (*) </li>
<li>LL_APB2_GRP1_PERIPH_TIM11 </li>
<li>LL_APB2_GRP1_PERIPH_SPI5 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SPI6 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SAI1 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SAI2 (*) </li>
<li>LL_APB2_GRP1_PERIPH_LTDC (*) </li>
<li>LL_APB2_GRP1_PERIPH_DSI (*) </li>
<li>LL_APB2_GRP1_PERIPH_DFSDM1 (*) </li>
<li>LL_APB2_GRP1_PERIPH_DFSDM2 (*)</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga47d2bfd6a6322996ce00f2b8241a8417" name="ga47d2bfd6a6322996ce00f2b8241a8417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47d2bfd6a6322996ce00f2b8241a8417">&#9670;&nbsp;</a></span>LL_APB2_GRP1_EnableClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_APB2_GRP1_EnableClock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable APB2 peripherals clock. @rmtoll APB2ENR TIM1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR TIM8EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR USART1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR USART6EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR UART9EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR UART10EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR ADC1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR ADC2EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR ADC3EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SDIOEN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SPI1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SPI4EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SYSCFGEN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR EXTITEN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR TIM9EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR TIM10EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR TIM11EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SPI5EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SPI6EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SAI1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SAI2EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR LTDCEN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR DSIEN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR DFSDM1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR DFSDM2EN LL_APB2_GRP1_EnableClock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_APB2_GRP1_PERIPH_TIM1 </li>
<li>LL_APB2_GRP1_PERIPH_TIM8 (*) </li>
<li>LL_APB2_GRP1_PERIPH_USART1 </li>
<li>LL_APB2_GRP1_PERIPH_USART6 (*) </li>
<li>LL_APB2_GRP1_PERIPH_UART9 (*) </li>
<li>LL_APB2_GRP1_PERIPH_UART10 (*) </li>
<li>LL_APB2_GRP1_PERIPH_ADC1 </li>
<li>LL_APB2_GRP1_PERIPH_ADC2 (*) </li>
<li>LL_APB2_GRP1_PERIPH_ADC3 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SDIO (*) </li>
<li>LL_APB2_GRP1_PERIPH_SPI1 </li>
<li>LL_APB2_GRP1_PERIPH_SPI4 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SYSCFG </li>
<li>LL_APB2_GRP1_PERIPH_EXTI (*) </li>
<li>LL_APB2_GRP1_PERIPH_TIM9 </li>
<li>LL_APB2_GRP1_PERIPH_TIM10 (*) </li>
<li>LL_APB2_GRP1_PERIPH_TIM11 </li>
<li>LL_APB2_GRP1_PERIPH_SPI5 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SPI6 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SAI1 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SAI2 (*) </li>
<li>LL_APB2_GRP1_PERIPH_LTDC (*) </li>
<li>LL_APB2_GRP1_PERIPH_DSI (*) </li>
<li>LL_APB2_GRP1_PERIPH_DFSDM1 (*) </li>
<li>LL_APB2_GRP1_PERIPH_DFSDM2 (*)</li>
</ul>
<pre class="fragment">    (*) value not defined in all devices.
</pre> </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0bf4476d98c1cf6b3f226305ea01b580" name="ga0bf4476d98c1cf6b3f226305ea01b580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bf4476d98c1cf6b3f226305ea01b580">&#9670;&nbsp;</a></span>LL_APB2_GRP1_EnableClockLowPower()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_APB2_GRP1_EnableClockLowPower </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable APB2 peripheral clocks in low-power mode @rmtoll APB2LPENR TIM1LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR TIM8LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR USART1LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR USART6LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR UART9LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR UART10LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR ADC1LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR ADC2LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR ADC3LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR SDIOLPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR SPI1LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR SPI4LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR SYSCFGLPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR EXTITLPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR TIM9LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR TIM10LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR TIM11LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR SPI5LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR SPI6LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR SAI1LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR SAI2LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR LTDCLPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR DSILPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR DFSDM1LPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR DSILPEN LL_APB2_GRP1_EnableClockLowPower<br  />
 APB2LPENR DFSDM2LPEN LL_APB2_GRP1_EnableClockLowPower. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_APB2_GRP1_PERIPH_TIM1 </li>
<li>LL_APB2_GRP1_PERIPH_TIM8 (*) </li>
<li>LL_APB2_GRP1_PERIPH_USART1 </li>
<li>LL_APB2_GRP1_PERIPH_USART6 (*) </li>
<li>LL_APB2_GRP1_PERIPH_UART9 (*) </li>
<li>LL_APB2_GRP1_PERIPH_UART10 (*) </li>
<li>LL_APB2_GRP1_PERIPH_ADC1 </li>
<li>LL_APB2_GRP1_PERIPH_ADC2 (*) </li>
<li>LL_APB2_GRP1_PERIPH_ADC3 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SDIO (*) </li>
<li>LL_APB2_GRP1_PERIPH_SPI1 </li>
<li>LL_APB2_GRP1_PERIPH_SPI4 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SYSCFG </li>
<li>LL_APB2_GRP1_PERIPH_EXTI (*) </li>
<li>LL_APB2_GRP1_PERIPH_TIM9 </li>
<li>LL_APB2_GRP1_PERIPH_TIM10 (*) </li>
<li>LL_APB2_GRP1_PERIPH_TIM11 </li>
<li>LL_APB2_GRP1_PERIPH_SPI5 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SPI6 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SAI1 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SAI2 (*) </li>
<li>LL_APB2_GRP1_PERIPH_LTDC (*) </li>
<li>LL_APB2_GRP1_PERIPH_DSI (*) </li>
<li>LL_APB2_GRP1_PERIPH_DFSDM1 (*) </li>
<li>LL_APB2_GRP1_PERIPH_DFSDM2 (*)</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad3399e30aa27c801c1ae1f2222f3b5ad" name="gad3399e30aa27c801c1ae1f2222f3b5ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3399e30aa27c801c1ae1f2222f3b5ad">&#9670;&nbsp;</a></span>LL_APB2_GRP1_ForceReset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_APB2_GRP1_ForceReset </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Force APB2 peripherals reset. @rmtoll APB2RSTR TIM1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR TIM8RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR USART1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR USART6RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR UART9RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR UART10RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR ADCRST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SDIORST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SPI1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SPI4RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SYSCFGRST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR TIM9RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR TIM10RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR TIM11RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SPI5RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SPI6RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SAI1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SAI2RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR LTDCRST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR DSIRST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR DFSDM1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR DFSDM2RST LL_APB2_GRP1_ForceReset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_APB2_GRP1_PERIPH_ALL </li>
<li>LL_APB2_GRP1_PERIPH_TIM1 </li>
<li>LL_APB2_GRP1_PERIPH_TIM8 (*) </li>
<li>LL_APB2_GRP1_PERIPH_USART1 </li>
<li>LL_APB2_GRP1_PERIPH_USART6 (*) </li>
<li>LL_APB2_GRP1_PERIPH_UART9 (*) </li>
<li>LL_APB2_GRP1_PERIPH_UART10 (*) </li>
<li>LL_APB2_GRP1_PERIPH_ADC </li>
<li>LL_APB2_GRP1_PERIPH_SDIO (*) </li>
<li>LL_APB2_GRP1_PERIPH_SPI1 </li>
<li>LL_APB2_GRP1_PERIPH_SPI4 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SYSCFG </li>
<li>LL_APB2_GRP1_PERIPH_TIM9 </li>
<li>LL_APB2_GRP1_PERIPH_TIM10 (*) </li>
<li>LL_APB2_GRP1_PERIPH_TIM11 </li>
<li>LL_APB2_GRP1_PERIPH_SPI5 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SPI6 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SAI1 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SAI2 (*) </li>
<li>LL_APB2_GRP1_PERIPH_LTDC (*) </li>
<li>LL_APB2_GRP1_PERIPH_DSI (*) </li>
<li>LL_APB2_GRP1_PERIPH_DFSDM1 (*) </li>
<li>LL_APB2_GRP1_PERIPH_DFSDM2 (*)</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga179333bc0a374b7481062f32e472d20c" name="ga179333bc0a374b7481062f32e472d20c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga179333bc0a374b7481062f32e472d20c">&#9670;&nbsp;</a></span>LL_APB2_GRP1_IsEnabledClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_APB2_GRP1_IsEnabledClock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if APB2 peripheral clock is enabled or not @rmtoll APB2ENR TIM1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR TIM8EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR USART1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR USART6EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR UART9EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR UART10EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR ADC1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR ADC2EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR ADC3EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SDIOEN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SPI1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SPI4EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SYSCFGEN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR EXTITEN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR TIM9EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR TIM10EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR TIM11EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SPI5EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SPI6EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SAI1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SAI2EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR LTDCEN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR DSIEN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR DFSDM1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR DFSDM2EN LL_APB2_GRP1_IsEnabledClock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_APB2_GRP1_PERIPH_TIM1 </li>
<li>LL_APB2_GRP1_PERIPH_TIM8 (*) </li>
<li>LL_APB2_GRP1_PERIPH_USART1 </li>
<li>LL_APB2_GRP1_PERIPH_USART6 (*) </li>
<li>LL_APB2_GRP1_PERIPH_UART9 (*) </li>
<li>LL_APB2_GRP1_PERIPH_UART10 (*) </li>
<li>LL_APB2_GRP1_PERIPH_ADC1 </li>
<li>LL_APB2_GRP1_PERIPH_ADC2 (*) </li>
<li>LL_APB2_GRP1_PERIPH_ADC3 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SDIO (*) </li>
<li>LL_APB2_GRP1_PERIPH_SPI1 </li>
<li>LL_APB2_GRP1_PERIPH_SPI4 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SYSCFG </li>
<li>LL_APB2_GRP1_PERIPH_EXTI (*) </li>
<li>LL_APB2_GRP1_PERIPH_TIM9 </li>
<li>LL_APB2_GRP1_PERIPH_TIM10 (*) </li>
<li>LL_APB2_GRP1_PERIPH_TIM11 </li>
<li>LL_APB2_GRP1_PERIPH_SPI5 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SPI6 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SAI1 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SAI2 (*) </li>
<li>LL_APB2_GRP1_PERIPH_LTDC (*) </li>
<li>LL_APB2_GRP1_PERIPH_DSI (*) </li>
<li>LL_APB2_GRP1_PERIPH_DFSDM1 (*) </li>
<li>LL_APB2_GRP1_PERIPH_DFSDM2 (*)</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of Periphs (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1ce12f91580365c8228485e2bfcfe0fd" name="ga1ce12f91580365c8228485e2bfcfe0fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ce12f91580365c8228485e2bfcfe0fd">&#9670;&nbsp;</a></span>LL_APB2_GRP1_ReleaseReset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_APB2_GRP1_ReleaseReset </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Release APB2 peripherals reset. @rmtoll APB2RSTR TIM1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR TIM8RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR USART1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR USART6RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR UART9RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR UART10RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR ADCRST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SDIORST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SPI1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SPI4RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SYSCFGRST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR TIM9RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR TIM10RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR TIM11RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SPI5RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SPI6RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SAI1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SAI2RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR LTDCRST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR DSIRST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR DFSDM1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR DFSDM2RST LL_APB2_GRP1_ReleaseReset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_APB2_GRP1_PERIPH_ALL </li>
<li>LL_APB2_GRP1_PERIPH_TIM1 </li>
<li>LL_APB2_GRP1_PERIPH_TIM8 (*) </li>
<li>LL_APB2_GRP1_PERIPH_USART1 </li>
<li>LL_APB2_GRP1_PERIPH_USART6 (*) </li>
<li>LL_APB2_GRP1_PERIPH_UART9 (*) </li>
<li>LL_APB2_GRP1_PERIPH_UART10 (*) </li>
<li>LL_APB2_GRP1_PERIPH_ADC </li>
<li>LL_APB2_GRP1_PERIPH_SDIO (*) </li>
<li>LL_APB2_GRP1_PERIPH_SPI1 </li>
<li>LL_APB2_GRP1_PERIPH_SPI4 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SYSCFG </li>
<li>LL_APB2_GRP1_PERIPH_EXTI (*) </li>
<li>LL_APB2_GRP1_PERIPH_TIM9 </li>
<li>LL_APB2_GRP1_PERIPH_TIM10 (*) </li>
<li>LL_APB2_GRP1_PERIPH_TIM11 </li>
<li>LL_APB2_GRP1_PERIPH_SPI5 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SPI6 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SAI1 (*) </li>
<li>LL_APB2_GRP1_PERIPH_SAI2 (*) </li>
<li>LL_APB2_GRP1_PERIPH_LTDC (*) </li>
<li>LL_APB2_GRP1_PERIPH_DSI (*) </li>
<li>LL_APB2_GRP1_PERIPH_DFSDM1 (*) </li>
<li>LL_APB2_GRP1_PERIPH_DFSDM2 (*)</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2
</small></address>
</body>
</html>
