/home/alireze/Documents/GitHub/System-Digital/CA5/b/counter.sv {1 {vlog -work work -sv -stats=none /home/alireze/Documents/GitHub/System-Digital/CA5/b/counter.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module counter_8_bit

Top level modules:
	counter_8_bit

} {} {}} /home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files_counter/simulation/questa/part_b.svo {1 {vlog -work work -stats=none /home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files_counter/simulation/questa/part_b.svo
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module counter_8_bit
-- Compiling module hard_block

Top level modules:
	counter_8_bit

} {} {}} /home/alireze/Documents/GitHub/System-Digital/CA5/b/tb_counter.sv {1 {vlog -work work -sv -stats=none /home/alireze/Documents/GitHub/System-Digital/CA5/b/tb_counter.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module counter_tb

Top level modules:
	counter_tb

} {} {}}
