{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639178631421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639178631426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 10 17:23:51 2021 " "Processing started: Fri Dec 10 17:23:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639178631426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178631426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178631426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639178632359 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639178632359 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data data text_pl_win_rom.sv(6) " "Verilog HDL Declaration information at text_pl_win_rom.sv(6): object \"Data\" differs only in case from object \"data\" in the same scope" {  } { { "hardware/text_pl_win_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/text_pl_win_rom.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/text_pl_win_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/text_pl_win_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 text_pl_win_rom " "Found entity 1: text_pl_win_rom" {  } { { "hardware/text_pl_win_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/text_pl_win_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638027 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data data text_pl_anim_rom.sv(7) " "Verilog HDL Declaration information at text_pl_anim_rom.sv(7): object \"Data\" differs only in case from object \"data\" in the same scope" {  } { { "hardware/text_pl_anim_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/text_pl_anim_rom.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA text_pl_anim_rom.sv(10) " "Verilog HDL Declaration information at text_pl_anim_rom.sv(10): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "hardware/text_pl_anim_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/text_pl_anim_rom.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data DATA text_pl_anim_rom.sv(7) " "Verilog HDL Declaration information at text_pl_anim_rom.sv(7): object \"Data\" differs only in case from object \"DATA\" in the same scope" {  } { { "hardware/text_pl_anim_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/text_pl_anim_rom.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/text_pl_anim_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/text_pl_anim_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 text_pl_anim_rom " "Found entity 1: text_pl_anim_rom" {  } { { "hardware/text_pl_anim_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/text_pl_anim_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data data text_title_rom.sv(5) " "Verilog HDL Declaration information at text_title_rom.sv(5): object \"Data\" differs only in case from object \"data\" in the same scope" {  } { { "hardware/text_title_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/text_title_rom.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/text_title_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/text_title_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 text_title_rom " "Found entity 1: text_title_rom" {  } { { "hardware/text_title_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/text_title_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data data text_rematch_rom.sv(5) " "Verilog HDL Declaration information at text_rematch_rom.sv(5): object \"Data\" differs only in case from object \"data\" in the same scope" {  } { { "hardware/text_rematch_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/text_rematch_rom.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/text_rematch_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/text_rematch_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 text_rematch_rom " "Found entity 1: text_rematch_rom" {  } { { "hardware/text_rematch_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/text_rematch_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/collision.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/collision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision " "Found entity 1: collision" {  } { { "hardware/collision.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/collision.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/lfsr.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638057 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data data player_rom.sv(7) " "Verilog HDL Declaration information at player_rom.sv(7): object \"Data\" differs only in case from object \"data\" in the same scope" {  } { { "hardware/player_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/player_rom.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA player_rom.sv(10) " "Verilog HDL Declaration information at player_rom.sv(10): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "hardware/player_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/player_rom.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data DATA player_rom.sv(7) " "Verilog HDL Declaration information at player_rom.sv(7): object \"Data\" differs only in case from object \"DATA\" in the same scope" {  } { { "hardware/player_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/player_rom.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/player_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/player_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_rom " "Found entity 1: player_rom" {  } { { "hardware/player_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/player_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638064 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data data money_rom.sv(6) " "Verilog HDL Declaration information at money_rom.sv(6): object \"Data\" differs only in case from object \"data\" in the same scope" {  } { { "hardware/money_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/money_rom.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data DATA money_rom.sv(6) " "Verilog HDL Declaration information at money_rom.sv(6): object \"Data\" differs only in case from object \"DATA\" in the same scope" {  } { { "hardware/money_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/money_rom.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638067 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA money_rom.sv(8) " "Verilog HDL Declaration information at money_rom.sv(8): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "hardware/money_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/money_rom.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/money_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/money_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 money_rom " "Found entity 1: money_rom" {  } { { "hardware/money_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/money_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638068 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data data car_rom.sv(6) " "Verilog HDL Declaration information at car_rom.sv(6): object \"Data\" differs only in case from object \"data\" in the same scope" {  } { { "hardware/car_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/car_rom.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data DATA car_rom.sv(6) " "Verilog HDL Declaration information at car_rom.sv(6): object \"Data\" differs only in case from object \"DATA\" in the same scope" {  } { { "hardware/car_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/car_rom.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA car_rom.sv(8) " "Verilog HDL Declaration information at car_rom.sv(8): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "hardware/car_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/car_rom.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/car_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/car_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 car_rom " "Found entity 1: car_rom" {  } { { "hardware/car_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/car_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/crossy_robbers_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/crossy_robbers_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc " "Found entity 1: crossy_robbers_soc" {  } { { "crossy_robbers_soc/synthesis/crossy_robbers_soc.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/crossy_robbers_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_irq_mapper " "Found entity 1: crossy_robbers_soc_irq_mapper" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0 " "Found entity 1: crossy_robbers_soc_mm_interconnect_0" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_rsp_mux " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_rsp_mux" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638137 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_rsp_demux " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_rsp_demux" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_cmd_mux " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_cmd_mux" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_cmd_demux " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_cmd_demux" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638159 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638159 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638159 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638159 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638159 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638178 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel crossy_robbers_soc_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at crossy_robbers_soc_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel crossy_robbers_soc_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at crossy_robbers_soc_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_router_006_default_decode " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_router_006_default_decode" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638182 ""} { "Info" "ISGN_ENTITY_NAME" "2 crossy_robbers_soc_mm_interconnect_0_router_006 " "Found entity 2: crossy_robbers_soc_mm_interconnect_0_router_006" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel crossy_robbers_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at crossy_robbers_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel crossy_robbers_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at crossy_robbers_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_router_002_default_decode" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638186 ""} { "Info" "ISGN_ENTITY_NAME" "2 crossy_robbers_soc_mm_interconnect_0_router_002 " "Found entity 2: crossy_robbers_soc_mm_interconnect_0_router_002" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638186 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel crossy_robbers_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at crossy_robbers_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638188 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel crossy_robbers_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at crossy_robbers_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_mm_interconnect_0_router_default_decode " "Found entity 1: crossy_robbers_soc_mm_interconnect_0_router_default_decode" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638190 ""} { "Info" "ISGN_ENTITY_NAME" "2 crossy_robbers_soc_mm_interconnect_0_router " "Found entity 2: crossy_robbers_soc_mm_interconnect_0_router" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "crossy_robbers_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_usb_rst " "Found entity 1: crossy_robbers_soc_usb_rst" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_usb_rst.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_usb_gpx " "Found entity 1: crossy_robbers_soc_usb_gpx" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_usb_gpx.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_timer_0 " "Found entity 1: crossy_robbers_soc_timer_0" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_timer_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_sysid_qsys_0 " "Found entity 1: crossy_robbers_soc_sysid_qsys_0" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sysid_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_spi_0 " "Found entity 1: crossy_robbers_soc_spi_0" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_sdram_pll_dffpipe_l2c " "Found entity 1: crossy_robbers_soc_sdram_pll_dffpipe_l2c" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638237 ""} { "Info" "ISGN_ENTITY_NAME" "2 crossy_robbers_soc_sdram_pll_stdsync_sv6 " "Found entity 2: crossy_robbers_soc_sdram_pll_stdsync_sv6" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638237 ""} { "Info" "ISGN_ENTITY_NAME" "3 crossy_robbers_soc_sdram_pll_altpll_vg92 " "Found entity 3: crossy_robbers_soc_sdram_pll_altpll_vg92" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638237 ""} { "Info" "ISGN_ENTITY_NAME" "4 crossy_robbers_soc_sdram_pll " "Found entity 4: crossy_robbers_soc_sdram_pll" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_sdram_input_efifo_module " "Found entity 1: crossy_robbers_soc_sdram_input_efifo_module" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638243 ""} { "Info" "ISGN_ENTITY_NAME" "2 crossy_robbers_soc_sdram " "Found entity 2: crossy_robbers_soc_sdram" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_nios2_gen2_0 " "Found entity 1: crossy_robbers_soc_nios2_gen2_0" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638277 ""} { "Info" "ISGN_ENTITY_NAME" "2 crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: crossy_robbers_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638277 ""} { "Info" "ISGN_ENTITY_NAME" "3 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638277 ""} { "Info" "ISGN_ENTITY_NAME" "4 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638277 ""} { "Info" "ISGN_ENTITY_NAME" "5 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638277 ""} { "Info" "ISGN_ENTITY_NAME" "6 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638277 ""} { "Info" "ISGN_ENTITY_NAME" "7 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638277 ""} { "Info" "ISGN_ENTITY_NAME" "8 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638277 ""} { "Info" "ISGN_ENTITY_NAME" "9 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638277 ""} { "Info" "ISGN_ENTITY_NAME" "10 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638277 ""} { "Info" "ISGN_ENTITY_NAME" "11 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638277 ""} { "Info" "ISGN_ENTITY_NAME" "12 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638277 ""} { "Info" "ISGN_ENTITY_NAME" "13 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638277 ""} { "Info" "ISGN_ENTITY_NAME" "14 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638277 ""} { "Info" "ISGN_ENTITY_NAME" "15 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638277 ""} { "Info" "ISGN_ENTITY_NAME" "16 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638277 ""} { "Info" "ISGN_ENTITY_NAME" "17 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638277 ""} { "Info" "ISGN_ENTITY_NAME" "18 crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: crossy_robbers_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638277 ""} { "Info" "ISGN_ENTITY_NAME" "19 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638277 ""} { "Info" "ISGN_ENTITY_NAME" "20 crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: crossy_robbers_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638277 ""} { "Info" "ISGN_ENTITY_NAME" "21 crossy_robbers_soc_nios2_gen2_0_cpu " "Found entity 21: crossy_robbers_soc_nios2_gen2_0_cpu" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: crossy_robbers_soc_nios2_gen2_0_cpu_test_bench" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_keycode " "Found entity 1: crossy_robbers_soc_keycode" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_keycode.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: crossy_robbers_soc_jtag_uart_0_sim_scfifo_w" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638309 ""} { "Info" "ISGN_ENTITY_NAME" "2 crossy_robbers_soc_jtag_uart_0_scfifo_w " "Found entity 2: crossy_robbers_soc_jtag_uart_0_scfifo_w" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638309 ""} { "Info" "ISGN_ENTITY_NAME" "3 crossy_robbers_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: crossy_robbers_soc_jtag_uart_0_sim_scfifo_r" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638309 ""} { "Info" "ISGN_ENTITY_NAME" "4 crossy_robbers_soc_jtag_uart_0_scfifo_r " "Found entity 4: crossy_robbers_soc_jtag_uart_0_scfifo_r" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638309 ""} { "Info" "ISGN_ENTITY_NAME" "5 crossy_robbers_soc_jtag_uart_0 " "Found entity 5: crossy_robbers_soc_jtag_uart_0" {  } { { "crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/crossy_robbers_soc/synthesis/submodules/crossy_robbers_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P1Collect p1Collect money.sv(6) " "Verilog HDL Declaration information at money.sv(6): object \"P1Collect\" differs only in case from object \"p1Collect\" in the same scope" {  } { { "hardware/components/money.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/money.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638312 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P2Collect p2Collect money.sv(6) " "Verilog HDL Declaration information at money.sv(6): object \"P2Collect\" differs only in case from object \"p2Collect\" in the same scope" {  } { { "hardware/components/money.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/money.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/components/money.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/components/money.sv" { { "Info" "ISGN_ENTITY_NAME" "1 money " "Found entity 1: money" {  } { { "hardware/components/money.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/money.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/palette_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/palette_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette_rom " "Found entity 1: palette_rom" {  } { { "hardware/palette_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/palette_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638320 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data data map_rom.sv(6) " "Verilog HDL Declaration information at map_rom.sv(6): object \"Data\" differs only in case from object \"data\" in the same scope" {  } { { "hardware/map_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/map_rom.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data DATA map_rom.sv(6) " "Verilog HDL Declaration information at map_rom.sv(6): object \"Data\" differs only in case from object \"DATA\" in the same scope" {  } { { "hardware/map_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/map_rom.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638327 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA map_rom.sv(8) " "Verilog HDL Declaration information at map_rom.sv(8): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "hardware/map_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/map_rom.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/map_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/map_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 map_rom " "Found entity 1: map_rom" {  } { { "hardware/map_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/map_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638330 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Speed speed player.sv(5) " "Verilog HDL Declaration information at player.sv(5): object \"Speed\" differs only in case from object \"speed\" in the same scope" {  } { { "hardware/components/player.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/player.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Score score player.sv(11) " "Verilog HDL Declaration information at player.sv(11): object \"Score\" differs only in case from object \"score\" in the same scope" {  } { { "hardware/components/player.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/player.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PlayerX playerX player.sv(12) " "Verilog HDL Declaration information at player.sv(12): object \"PlayerX\" differs only in case from object \"playerX\" in the same scope" {  } { { "hardware/components/player.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/player.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638333 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PlayerY playerY player.sv(13) " "Verilog HDL Declaration information at player.sv(13): object \"PlayerY\" differs only in case from object \"playerY\" in the same scope" {  } { { "hardware/components/player.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/player.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/components/player.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/components/player.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player " "Found entity 1: player" {  } { { "hardware/components/player.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/player.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/components/lane.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/components/lane.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lane " "Found entity 1: lane" {  } { { "hardware/components/lane.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/lane.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638342 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \")\" game.sv(186) " "Verilog HDL syntax error at game.sv(186) near text: \"\[\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "hardware/components/game.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 186 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1639178638345 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \")\" game.sv(196) " "Verilog HDL syntax error at game.sv(196) near text: \"\[\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "hardware/components/game.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 196 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1639178638345 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \")\" game.sv(206) " "Verilog HDL syntax error at game.sv(206) near text: \"\[\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "hardware/components/game.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 206 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1639178638345 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \")\" game.sv(216) " "Verilog HDL syntax error at game.sv(216) near text: \"\[\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "hardware/components/game.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 216 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1639178638345 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \")\" game.sv(226) " "Verilog HDL syntax error at game.sv(226) near text: \"\[\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "hardware/components/game.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 226 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1639178638345 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "game game.sv(13) " "Ignored design unit \"game\" at game.sv(13) due to previous errors" {  } { { "hardware/components/game.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/game.sv" 13 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1639178638346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/components/game.sv 0 0 " "Found 0 design units, including 0 entities, in source file hardware/components/game.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/components/car.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/components/car.sv" { { "Info" "ISGN_ENTITY_NAME" "1 car " "Found entity 1: car" {  } { { "hardware/components/car.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/components/car.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Map map color_mapper.sv(16) " "Verilog HDL Declaration information at color_mapper.sv(16): object \"Map\" differs only in case from object \"map\" in the same scope" {  } { { "hardware/color_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/color_mapper.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639178638355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "hardware/color_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/color_mapper.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/crossy_robbers.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/crossy_robbers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crossy_robbers " "Found entity 1: crossy_robbers" {  } { { "hardware/crossy_robbers.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/crossy_robbers.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "hardware/VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638368 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(36) " "Verilog HDL warning at HexDriver.sv(36): extended using \"x\" or \"z\"" {  } { { "hardware/HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/HexDriver.sv" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1639178638370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "hardware/HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/hardware/HexDriver.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639178638373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638373 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/projects/CrossyRobbers/output_files/project.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/projects/CrossyRobbers/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178638423 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639178639382 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 10 17:23:59 2021 " "Processing ended: Fri Dec 10 17:23:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639178639382 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639178639382 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639178639382 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178639382 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639178639961 ""}
