
---------- Begin Simulation Statistics ----------
final_tick                               135006893624                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  16284                       # Simulator instruction rate (inst/s)
host_mem_usage                               16958480                       # Number of bytes of host memory used
host_op_rate                                    32567                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   614.11                       # Real time elapsed on the host
host_tick_rate                              171601531                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000015                       # Number of instructions simulated
sim_ops                                      20000030                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.105383                       # Number of seconds simulated
sim_ticks                                105382712624                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                          15                       # Number of instructions committed
system.cpu.committedOps                            30                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                          16                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          22                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               37                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         37                       # Number of busy cycles
system.cpu.num_cc_register_reads                   10                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    30                       # Number of integer alu accesses
system.cpu.num_int_insts                           30                       # number of integer instructions
system.cpu.num_int_register_reads                  66                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 12                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                            16                       # number of memory refs
system.cpu.num_store_insts                         16                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     46.67%     46.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16     53.33%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         30                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1424476                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2853056                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1428612                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect           50                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1428628                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1428532                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1428612                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses           80                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1428696                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              46                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           7142876                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          5714341                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          123                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1428571                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events             6                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts          454                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       20000000                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    379074310                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.052760                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.293954                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    364550658     96.17%     96.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     10476058      2.76%     98.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2618966      0.69%     99.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1428546      0.38%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4           64      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5            4      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6            8      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8            6      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    379074310                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           11428554                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            1                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          19999982                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                     6                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.mispred_commit_branch           50                       # mein_hi_hun
system.switch_cpus.commit.op_class_0::No_OpClass            2      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      8571439     42.86%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            2      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc           14      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead            6      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite            1      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     11428536     57.14%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     20000000                       # Class of committed instruction
system.switch_cpus.commit.refs               11428543                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              20000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      37.907447                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                37.907447                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     375739309                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20000772                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           834858                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles               175                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            123                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2500002                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                  78                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     7                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            11428541                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 22326                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1428696                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2857212                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             376209662                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes             7                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10000518                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           71                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         6280                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles             246                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.003769                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2858332                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1428578                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.026381                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    379074468                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.052763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     0.541939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        374550521     98.81%     98.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1                9      0.00%     98.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1547579      0.41%     99.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3               10      0.00%     99.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1547620      0.41%     99.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5               51      0.00%     99.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           357149      0.09%     99.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7                9      0.00%     99.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1071520      0.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    379074468                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          11428569                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               74                       # number of floating regfile writes
system.switch_cpus.iew.Average_branch_resolution_cycles            0                       # sirf mispred wala
system.switch_cpus.iew.branchMispredicts          126                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1428610                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.052761                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11428619                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           11428541                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.global_million_exceeded_g            0                       # multiple with  million wala
system.switch_cpus.iew.global_million_timer_g  1777.532000                       # less than million wala
system.switch_cpus.iew.iewBlockCycles              35                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts            91                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     11428545                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     20000455                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts            78                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts           54                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      20000321                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     194314939                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            123                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     194314939                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads            4                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.night5            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads           85                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores            7                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          122                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.td                           0                       # Number of td executed instructions
system.switch_cpus.iew.wb_consumers           9762031                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              20000211                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.707321                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           6904887                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.052761                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               20000286                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         31428828                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         7143076                       # number of integer regfile writes
system.switch_cpus.ipc                       0.026380                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.026380                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           90      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8571647     42.86%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            2      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           14      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead           81      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite            2      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%     42.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     11428539     57.14%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       20000375                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        11428563                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     22857120                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     11428557                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     11428567                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   6                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000000                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            6    100.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        8571728                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    396218106                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      8571654                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      8572341                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           20000455                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          20000375                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined          453                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued            2                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined          303                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    379074468                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.052761                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.312598                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    364550653     96.17%     96.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     11666580      3.08%     99.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1190478      0.31%     99.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       714299      0.19%     99.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       952378      0.25%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5           54      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6           23      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            2      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            1      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    379074468                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.052761                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2857315                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   105                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads           91                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     11428545                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        14285840                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                379074468                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       194314974                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      12857169                       # Number of HB maps that are committed
system.switch_cpus.rename.IdleCycles          1668213                       # Number of cycles rename is idle
system.switch_cpus.rename.RenameLookups      64286651                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20000617                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     12857758                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1666820                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      181305272                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles            123                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     181424337                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps              584                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     11428575                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     31429179                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          15714355                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            399074758                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40001069                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1428060                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            8                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2856641                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              8                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 135006893624                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 16                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1424469                       # Transaction distribution
system.membus.trans_dist::CleanEvict                7                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1428564                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1428564                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            16                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4281636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4281636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4281636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    182595136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    182595136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               182595136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1428580                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1428580    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1428580                       # Request fanout histogram
system.membus.reqLayer2.occupancy          9241117876                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               8.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7429761706                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 105382712624                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 135006893624                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 135006893624                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 135006893624                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                16                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2852522                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              22                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1428565                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1428564                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             8                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq            8                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4285205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4285221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    182824000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              182824512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1424484                       # Total snoops (count)
system.tol2bus.snoopTraffic                  91166016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2853065                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000003                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.001675                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2853057    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2853065                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1588142554                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1191427380                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              5004                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 135006893624                       # Cumulative time (in ticks) in various power states
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst            6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1428571                       # number of demand (read+write) misses
system.l2.demand_misses::total                1428581                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst            6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1428571                       # number of overall misses
system.l2.overall_misses::total               1428581                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       403656                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  97837576662                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      97837980318                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       403656                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  97837576662                       # number of overall miss cycles
system.l2.overall_miss_latency::total     97837980318                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1428571                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1428581                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1428571                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1428581                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        67276                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 68486.324209                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 68486.127366                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        67276                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 68486.324209                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 68486.127366                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1424469                       # number of writebacks
system.l2.writebacks::total                   1424469                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1428571                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1428577                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1428571                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1428577                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       369182                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  89697582378                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  89697951560                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       369182                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  89697582378                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  89697951560                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999997                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999997                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 61530.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 62788.326501                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62788.321218                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 61530.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 62788.326501                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62788.321218                       # average overall mshr miss latency
system.l2.replacements                        1424484                       # number of replacements
system.l2.csize                                     0                       # Cache sizes in total
system.l2.WritebackDirty_hits::.writebacks      1428053                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1428053                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1428053                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1428053                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data      1428563                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1428565                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  97836986190                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   97836986190                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data      1428563                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1428565                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 68486.294402                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 68486.198521                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data      1428563                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1428563                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  89697036952                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  89697036952                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 62788.296317                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62788.296317                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst            6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                8                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       403656                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       403656                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            6                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              8                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        67276                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        50457                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       369182                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       369182                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 61530.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61530.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data            8                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               8                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data       590472                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total       590472                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data            8                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total             8                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data        73809                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        73809                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data            8                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            8                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data       545426                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total       545426                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 68178.250000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68178.250000                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 135006893624                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4090.672190                       # Cycle average of tags in use
system.l2.tags.total_refs                     2856640                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1428580                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999636                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               29624181512                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         0.004652                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.005216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.014621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4090.647701                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.998693                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998699                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1219                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2742                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24281708                       # Number of tag accesses
system.l2.tags.data_accesses                 24281708                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 135006893624                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     91428480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           91429120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     91166016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        91166016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1428570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1428580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1424469                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1424469                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              1215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              1215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst         3644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    867585183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             867591256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         1215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         3644                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             4858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      865094604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            865094604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      865094604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             1215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             1215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         3644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    867585183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1732685860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1424469.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1428570.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000013817620                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        89027                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        89027                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4218478                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1336550                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1428576                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1424469                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1428576                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1424469                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             89344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             89344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             89344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             89344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             89344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             89344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             89346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             89310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             89344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             89344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            89261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            89088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            89088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            89101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            89284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            89346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             89088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             89088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             89088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             89088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             89088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             89088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             89088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             89052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             89088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             89088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            88978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            88847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            89025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            89088                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13893674440                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5360017152                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             37953751432                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9725.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26567.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1316258                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1323814                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1428576                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1424469                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1428565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  88819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  89029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  89028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  89028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  89028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  89029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  89037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  89225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  89027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  89027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  89027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  89027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  89027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  89027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  89028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  89027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       212949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    857.449549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   773.790650                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   277.524976                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3527      1.66%      1.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7442      3.49%      5.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6247      2.93%      8.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9859      4.63%     12.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        23917     11.23%     23.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3213      1.51%     25.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8282      3.89%     29.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5371      2.52%     31.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       145091     68.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       212949                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        89027                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.046480                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.001128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.781554                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         89026    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         89027                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        89027                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000157                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000146                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.020108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            89021     99.99%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         89027                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               91428864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                91164544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                91428864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             91166016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       867.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       865.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    867.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    865.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  105382651230                       # Total gap between requests
system.mem_ctrls.avgGap                      36936.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     91428480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     91164544                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3643.861411786693                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 867585182.839352726936                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 865080635.428984642029                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1428570                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1424469                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       148628                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  37953602804                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2586835399262                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     24771.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     26567.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1815999.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         1121063291.711972                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         553340142.432028                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        4724675923.968023                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       3621321471.936124                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8723488292.062071                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     29544597024.092377                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     21945580149.193607                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       70234066295.399612                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        666.466677                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  48540998478                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3518580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  53323123626                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         1122496135.487970                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         554052579.696029                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        4730394332.160028                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       3625849535.616125                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8723488292.062071                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     29588443241.276352                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     21905271490.201672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       70249995606.503723                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        666.617834                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  48459618864                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3518580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  53404503240                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       278                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED  29624181000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10520                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   105382702104                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 135006893624                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           20                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2857202                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2857222                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           20                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2857202                       # number of overall hits
system.cpu.icache.overall_hits::total         2857222                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           10                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             12                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           10                       # number of overall misses
system.cpu.icache.overall_misses::total            12                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       579908                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       579908                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       579908                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       579908                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           22                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2857212                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2857234                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           22                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2857212                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2857234                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 57990.800000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48325.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 57990.800000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48325.666667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            6                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            6                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            6                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            6                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       408660                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       408660                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       408660                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       408660                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        68110                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        68110                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        68110                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        68110                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.csize                             0                       # Cache sizes in total
system.cpu.icache.ReadReq_hits::.cpu.inst           20                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2857202                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2857222                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           10                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            12                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       579908                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       579908                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2857212                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2857234                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 57990.800000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48325.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            6                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            6                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       408660                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       408660                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        68110                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        68110                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 135006893624                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             5.099929                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2857230                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 8                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          357153.750000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle       29624181512                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.561146                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.538783                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003049                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.006912                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.009961                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.015625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          22857880                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         22857880                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 135006893624                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4448                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 135006893624                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.csize                   0                       # Cache sizes in total
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 135006893624                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 135006893624                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 135006893624                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.csize                   0                       # Cache sizes in total
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 135006893624                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 135006893624                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data           14                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9999974                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9999988                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data           14                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9999974                       # number of overall hits
system.cpu.dcache.overall_hits::total         9999988                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1428580                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1428582                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1428580                       # number of overall misses
system.cpu.dcache.overall_misses::total       1428582                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  99823849410                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  99823849410                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  99823849410                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  99823849410                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           16                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     11428554                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     11428570                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           16                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     11428554                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     11428570                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.125000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.125001                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.125001                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.125000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.125001                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.125001                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 69876.275329                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69876.177503                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 69876.275329                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69876.177503                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          261                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           87                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1428053                       # number of writebacks
system.cpu.dcache.writebacks::total           1428053                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data            9                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data            9                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1428571                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1428571                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1428571                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1428571                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  99029004598                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  99029004598                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  99029004598                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  99029004598                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.125000                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.125000                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.125000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.125000                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 69320.324015                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69320.324015                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 69320.324015                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69320.324015                       # average overall mshr miss latency
system.cpu.dcache.replacements                1428060                       # number of replacements
system.cpu.dcache.csize                           516                       # Cache sizes in total
system.cpu.dcache.ReadReq_hits::.switch_cpus.data           55                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total              55                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data           17                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            17                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data      1162040                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1162040                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data           72                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total           72                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.236111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.236111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 68355.294118                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68355.294118                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data            8                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total            8                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data       597700                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       597700                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.111111                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 74712.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74712.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data           14                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      9999919                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9999933                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1428563                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1428565                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  99822687370                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  99822687370                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data           16                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     11428482                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11428498                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.125000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.125000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.125000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 69876.293429                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69876.195602                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1428563                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1428563                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  99028406898                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  99028406898                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.125000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 69320.293818                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69320.293818                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 135006893624                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           399.589122                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11428560                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1428572                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.999989                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       29624183458                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000507                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   399.588615                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.780447                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.780448                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          135                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          377                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          92857132                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         92857132                       # Number of data accesses

---------- End Simulation Statistics   ----------
