Flow report for uc
Thu May 18 14:05:27 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Flow Summary                                                           ;
+---------------------------+--------------------------------------------+
; Flow Status               ; Successful - Thu May 18 14:05:27 2017      ;
; Quartus II 64-Bit Version ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name             ; uc                                         ;
; Top-level Entity Name     ; div                                        ;
; Family                    ; MAX V                                      ;
; Total logic elements      ; 729 / 1,270 ( 57 % )                       ;
; Total pins                ; 132 / 211 ( 63 % )                         ;
; Total virtual pins        ; 0                                          ;
; UFM blocks                ; 0 / 1 ( 0 % )                              ;
; Device                    ; 5M1270ZF256C4                              ;
; Timing Models             ; Final                                      ;
+---------------------------+--------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/18/2017 14:02:42 ;
; Main task         ; Compilation         ;
; Revision Name     ; uc                  ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                      ;
+---------------------------------+------------------------------------------------------+---------------+-------------+----------------+
; Assignment Name                 ; Value                                                ; Default Value ; Entity Name ; Section Id     ;
+---------------------------------+------------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID           ; 0.149512696211469                                    ; --            ; --          ; --             ;
; EDA_GENERATE_FUNCTIONAL_NETLIST ; On                                                   ; --            ; --          ; eda_simulation ;
; EDA_NETLIST_WRITER_OUTPUT_DIR   ; /home/CIN/esvm/Documents/ucHardware/simulation/qsim/ ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT          ; Verilog Hdl                                          ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL             ; ModelSim-Altera (Verilog)                            ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                  ; 1 ps                                                 ; --            ; --          ; eda_simulation ;
; PROJECT_OUTPUT_DIRECTORY        ; output_files                                         ; --            ; --          ; --             ;
; TOP_LEVEL_ENTITY                ; div                                                  ; uc            ; --          ; --             ;
+---------------------------------+------------------------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:03     ; 1.0                     ; 644 MB              ; 00:00:03                           ;
; Fitter                    ; 00:00:27     ; 1.0                     ; 716 MB              ; 00:00:26                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 581 MB              ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:03     ; 1.0                     ; 549 MB              ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 816 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 833 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 849 MB              ; 00:00:01                           ;
; Total                     ; 00:00:36     ; --                      ; --                  ; 00:00:36                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                             ;
+---------------------------+------------------+----------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name        ; OS Version ; Processor type ;
+---------------------------+------------------+----------------+------------+----------------+
; Analysis & Synthesis      ; ug1c14           ; Ubuntu 16.04.1 ; 16         ; x86_64         ;
; Fitter                    ; ug1c14           ; Ubuntu 16.04.1 ; 16         ; x86_64         ;
; Assembler                 ; ug1c14           ; Ubuntu 16.04.1 ; 16         ; x86_64         ;
; TimeQuest Timing Analyzer ; ug1c14           ; Ubuntu 16.04.1 ; 16         ; x86_64         ;
; EDA Netlist Writer        ; ug1c14           ; Ubuntu 16.04.1 ; 16         ; x86_64         ;
; EDA Netlist Writer        ; ug1c14           ; Ubuntu 16.04.1 ; 16         ; x86_64         ;
; EDA Netlist Writer        ; ug1c14           ; Ubuntu 16.04.1 ; 16         ; x86_64         ;
+---------------------------+------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off uc -c uc
quartus_fit --read_settings_files=off --write_settings_files=off uc -c uc
quartus_asm --read_settings_files=off --write_settings_files=off uc -c uc
quartus_sta uc -c uc
quartus_eda --read_settings_files=off --write_settings_files=off uc -c uc
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog uc -c uc --vector_source=/home/CIN/esvm/Documents/ucHardware/div.vwf --testbench_file=/home/CIN/esvm/Documents/ucHardware/simulation/qsim/div.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/CIN/esvm/Documents/ucHardware/simulation/qsim/ uc -c uc



