==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'dense_forward_prop/src/dense_128_fwp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.01 seconds. CPU system time: 0.35 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'void read_mem<float, 401408u>(float const*, hls::stream<float, 0>&)' into 'void read_mem_wrapper<float, 401408u, float, 128u, float, 3136u>(float const*, hls::stream<float, 0>&, float const*, hls::stream<float, 0>&, float const*, hls::stream<float, 0>&)' (dense_forward_prop/src/dense_128_fwp.cpp:25:2)
INFO: [HLS 214-131] Inlining function 'void read_mem<float, 3136u>(float const*, hls::stream<float, 0>&)' into 'void read_mem_wrapper<float, 401408u, float, 128u, float, 3136u>(float const*, hls::stream<float, 0>&, float const*, hls::stream<float, 0>&, float const*, hls::stream<float, 0>&)' (dense_forward_prop/src/dense_128_fwp.cpp:27:2)
INFO: [HLS 214-131] Inlining function 'void read_mem<float, 128u>(float const*, hls::stream<float, 0>&)' into 'void read_mem_wrapper<float, 401408u, float, 128u, float, 3136u>(float const*, hls::stream<float, 0>&, float const*, hls::stream<float, 0>&, float const*, hls::stream<float, 0>&)' (dense_forward_prop/src/dense_128_fwp.cpp:26:2)
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)' into 'void write_mem_wrapper<float, 128u, bool, 128u>(hls::stream<float, 0>&, float*, hls::stream<bool, 0>&, bool*)' (dense_forward_prop/src/dense_128_fwp.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'void write_mem<bool, 128u>(hls::stream<bool, 0>&, bool*)' into 'void write_mem_wrapper<float, 128u, bool, 128u>(hls::stream<float, 0>&, float*, hls::stream<bool, 0>&, bool*)' (dense_forward_prop/src/dense_128_fwp.cpp:52:2)
INFO: [HLS 214-115] Multiple burst reads of length 25088 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense_forward_prop/src/dense_128_fwp.cpp:9:19)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense_forward_prop/src/dense_128_fwp.cpp:9:19)
INFO: [HLS 214-115] Multiple burst reads of length 196 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense_forward_prop/src/dense_128_fwp.cpp:9:19)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense_forward_prop/src/dense_128_fwp.cpp:36:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.7 seconds. CPU system time: 0.45 seconds. Elapsed time: 4.19 seconds; current allocated memory: 221.586 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 221.586 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 222.344 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 223.105 MB.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 128u, bool, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 128u, bool, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_in_stream' (dense_forward_prop/src/dense_128_fwp.cpp:9) in function 'read_mem_wrapper<float, 401408u, float, 128u, float, 3136u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_in_stream' (dense_forward_prop/src/dense_128_fwp.cpp:9) in function 'read_mem_wrapper<float, 401408u, float, 128u, float, 3136u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_in_stream' (dense_forward_prop/src/dense_128_fwp.cpp:9) in function 'read_mem_wrapper<float, 401408u, float, 128u, float, 3136u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'store_weights_k' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'dense<128u, 3136u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'store_biases' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'dense<128u, 3136u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (dense_forward_prop/src/dense_128_fwp.cpp:72) in function 'dense<128u, 3136u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'kernels' (dense_forward_prop/src/dense_128_fwp.cpp:78) in function 'dense<128u, 3136u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_2' (dense_forward_prop/src/dense_128_fwp.cpp:82) in function 'dense<128u, 3136u>' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (dense_forward_prop/src/dense_128_fwp.cpp:96), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'read_mem_wrapper<float, 401408u, float, 128u, float, 3136u>'
	 'dense<128u, 3136u>'
	 'write_mem_wrapper<float, 128u, bool, 128u>'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 246.277 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'store_weights_i' (dense_forward_prop/src/dense_128_fwp.cpp:63:38) in function 'dense<128u, 3136u>'.
WARNING: [HLS 200-960] Cannot flatten loop 'inputs' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'dense<128u, 3136u>' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'weights' (dense_forward_prop/src/dense_128_fwp.cpp:65:18)
INFO: [HLS 200-472] Inferring partial write operation for 'biases' (dense_forward_prop/src/dense_128_fwp.cpp:69:13)
INFO: [HLS 200-472] Inferring partial write operation for 'kernel_sum' (dense_forward_prop/src/dense_128_fwp.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'kernel_sum' (dense_forward_prop/src/dense_128_fwp.cpp:79:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 373.879 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'read_mem_wrapper<float, 401408u, float, 128u, float, 3136u>' to 'read_mem_wrapper_float_401408u_float_128u_float_3136u_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_store_weights_i_store_weights_k' to 'dense_128u_3136u_Pipeline_store_weights_i_store_weights_k'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_store_biases' to 'dense_128u_3136u_Pipeline_store_biases'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_VITIS_LOOP_72_1' to 'dense_128u_3136u_Pipeline_VITIS_LOOP_72_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_kernels' to 'dense_128u_3136u_Pipeline_kernels'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_VITIS_LOOP_82_2' to 'dense_128u_3136u_Pipeline_VITIS_LOOP_82_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>' to 'dense_128u_3136u_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 128u, bool, 128u>_Pipeline_write_out_mem' to 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 128u, bool, 128u>_Pipeline_write_out_mem1' to 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem1'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 128u, bool, 128u>' to 'write_mem_wrapper_float_128u_bool_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 374.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 374.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_wrapper_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_in_stream'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_in_stream'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 375.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 375.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_wrapper_Pipeline_write_in_stream2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_in_stream'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_in_stream'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 376.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 376.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_wrapper_Pipeline_write_in_stream3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_in_stream'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_in_stream'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 376.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 376.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_wrapper_float_401408u_float_128u_float_3136u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 376.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 376.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_store_weights_i_store_weights_k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_weights_i_store_weights_k'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'store_weights_i_store_weights_k'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 378.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 378.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_store_biases' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_biases'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'store_biases'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 378.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 378.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 378.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 378.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_kernels' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'kernels'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'kernels'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 378.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 378.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_VITIS_LOOP_82_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 379.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 379.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 379.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 379.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 380.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 380.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 380.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 380.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_128u_bool_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 381.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 381.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 381.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 381.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 381.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_wrapper_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_mem_wrapper_Pipeline_write_in_stream' pipeline 'write_in_stream' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_wrapper_Pipeline_write_in_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 382.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_wrapper_Pipeline_write_in_stream2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_mem_wrapper_Pipeline_write_in_stream2' pipeline 'write_in_stream' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_wrapper_Pipeline_write_in_stream2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 383.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_wrapper_Pipeline_write_in_stream3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_mem_wrapper_Pipeline_write_in_stream3' pipeline 'write_in_stream' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_wrapper_Pipeline_write_in_stream3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 384.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_wrapper_float_401408u_float_128u_float_3136u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_wrapper_float_401408u_float_128u_float_3136u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 388.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_store_weights_i_store_weights_k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_store_weights_i_store_weights_k' pipeline 'store_weights_i_store_weights_k' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_store_weights_i_store_weights_k'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 390.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_store_biases' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_store_biases' pipeline 'store_biases' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_store_biases'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 391.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_VITIS_LOOP_72_1' pipeline 'VITIS_LOOP_72_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_VITIS_LOOP_72_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 392.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_kernels' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_kernels' pipeline 'kernels' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_kernels'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 393.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_VITIS_LOOP_82_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_VITIS_LOOP_82_2' pipeline 'VITIS_LOOP_82_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_VITIS_LOOP_82_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 394.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 395.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 397.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem1' pipeline 'write_out_mem' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 399.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_128u_bool_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_128u_bool_128u_s'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'dense_forward_prop/src/dense_128_fwp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.76 seconds. CPU system time: 0.33 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'void read_mem<float, 401408u>(float const*, hls::stream<float, 0>&)' into 'void read_mem_wrapper<float, 401408u, float, 128u, float, 3136u>(float const*, hls::stream<float, 0>&, float const*, hls::stream<float, 0>&, float const*, hls::stream<float, 0>&)' (dense_forward_prop/src/dense_128_fwp.cpp:25:2)
INFO: [HLS 214-131] Inlining function 'void read_mem<float, 3136u>(float const*, hls::stream<float, 0>&)' into 'void read_mem_wrapper<float, 401408u, float, 128u, float, 3136u>(float const*, hls::stream<float, 0>&, float const*, hls::stream<float, 0>&, float const*, hls::stream<float, 0>&)' (dense_forward_prop/src/dense_128_fwp.cpp:27:2)
INFO: [HLS 214-131] Inlining function 'void read_mem<float, 128u>(float const*, hls::stream<float, 0>&)' into 'void read_mem_wrapper<float, 401408u, float, 128u, float, 3136u>(float const*, hls::stream<float, 0>&, float const*, hls::stream<float, 0>&, float const*, hls::stream<float, 0>&)' (dense_forward_prop/src/dense_128_fwp.cpp:26:2)
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)' into 'void write_mem_wrapper<float, 128u, bool, 128u>(hls::stream<float, 0>&, float*, hls::stream<bool, 0>&, bool*)' (dense_forward_prop/src/dense_128_fwp.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'void write_mem<bool, 128u>(hls::stream<bool, 0>&, bool*)' into 'void write_mem_wrapper<float, 128u, bool, 128u>(hls::stream<float, 0>&, float*, hls::stream<bool, 0>&, bool*)' (dense_forward_prop/src/dense_128_fwp.cpp:52:2)
INFO: [HLS 214-291] Loop 'kernels' is marked as complete unroll implied by the pipeline pragma (dense_forward_prop/src/dense_128_fwp.cpp:79:12)
INFO: [HLS 214-186] Unrolling loop 'kernels' (dense_forward_prop/src/dense_128_fwp.cpp:79:12) in function 'dense<128u, 3136u>' completely with a factor of 128 (dense_forward_prop/src/dense_128_fwp.cpp:60:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'weights' due to pipeline pragma (dense_forward_prop/src/dense_128_fwp.cpp:77:9)
INFO: [HLS 214-248] Applying array_partition to 'weights': Complete partitioning on dimension 2. (dense_forward_prop/src/dense_128_fwp.cpp:62:8)
INFO: [HLS 214-115] Multiple burst reads of length 25088 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense_forward_prop/src/dense_128_fwp.cpp:9:19)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense_forward_prop/src/dense_128_fwp.cpp:9:19)
INFO: [HLS 214-115] Multiple burst reads of length 196 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense_forward_prop/src/dense_128_fwp.cpp:9:19)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense_forward_prop/src/dense_128_fwp.cpp:36:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.55 seconds. CPU system time: 0.48 seconds. Elapsed time: 4.42 seconds; current allocated memory: 221.605 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 221.605 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 5.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.36 seconds; current allocated memory: 256.727 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 5.82 seconds. CPU system time: 0 seconds. Elapsed time: 5.82 seconds; current allocated memory: 261.402 MB.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 128u, bool, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 128u, bool, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_in_stream' (dense_forward_prop/src/dense_128_fwp.cpp:9) in function 'read_mem_wrapper<float, 401408u, float, 128u, float, 3136u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_in_stream' (dense_forward_prop/src/dense_128_fwp.cpp:9) in function 'read_mem_wrapper<float, 401408u, float, 128u, float, 3136u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_in_stream' (dense_forward_prop/src/dense_128_fwp.cpp:9) in function 'read_mem_wrapper<float, 401408u, float, 128u, float, 3136u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'store_weights_k' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'dense<128u, 3136u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'store_biases' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'dense<128u, 3136u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'init_sums' (dense_forward_prop/src/dense_128_fwp.cpp:72) in function 'dense<128u, 3136u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'activate' (dense_forward_prop/src/dense_128_fwp.cpp:83) in function 'dense<128u, 3136u>' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (dense_forward_prop/src/dense_128_fwp.cpp:97), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'read_mem_wrapper<float, 401408u, float, 128u, float, 3136u>'
	 'dense<128u, 3136u>'
	 'write_mem_wrapper<float, 128u, bool, 128u>'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.43 seconds; current allocated memory: 277.402 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'store_weights_i' (dense_forward_prop/src/dense_128_fwp.cpp:63:38) in function 'dense<128u, 3136u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'weights' (dense_forward_prop/src/dense_128_fwp.cpp:65:18)
INFO: [HLS 200-472] Inferring partial write operation for 'biases' (dense_forward_prop/src/dense_128_fwp.cpp:69:13)
INFO: [HLS 200-472] Inferring partial write operation for 'kernel_sum' (dense_forward_prop/src/dense_128_fwp.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'kernel_sum' (dense_forward_prop/src/dense_128_fwp.cpp:80:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 397.410 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'read_mem_wrapper<float, 401408u, float, 128u, float, 3136u>' to 'read_mem_wrapper_float_401408u_float_128u_float_3136u_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_store_weights_i_store_weights_k' to 'dense_128u_3136u_Pipeline_store_weights_i_store_weights_k'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_store_biases' to 'dense_128u_3136u_Pipeline_store_biases'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_init_sums' to 'dense_128u_3136u_Pipeline_init_sums'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_inputs' to 'dense_128u_3136u_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_activate' to 'dense_128u_3136u_Pipeline_activate'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>' to 'dense_128u_3136u_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 128u, bool, 128u>_Pipeline_write_out_mem' to 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 128u, bool, 128u>_Pipeline_write_out_mem1' to 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem1'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 128u, bool, 128u>' to 'write_mem_wrapper_float_128u_bool_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 397.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 397.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_wrapper_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_in_stream'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_in_stream'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 397.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 397.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_wrapper_Pipeline_write_in_stream2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_in_stream'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_in_stream'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 398.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 398.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_wrapper_Pipeline_write_in_stream3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_in_stream'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_in_stream'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 398.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 398.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_mem_wrapper_float_401408u_float_128u_float_3136u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 398.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 398.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_store_weights_i_store_weights_k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_weights_i_store_weights_k'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'store_weights_i_store_weights_k'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 404.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 404.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_store_biases' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_biases'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'store_biases'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 404.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 404.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_init_sums' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_sums'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'init_sums'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 404.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 404.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
WARNING: [HLS 200-880] The II Violation in module 'dense_128u_3136u_Pipeline_inputs' (loop 'inputs'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add16_write_ln75', dense_forward_prop/src/dense_128_fwp.cpp:75) of variable 'add', dense_forward_prop/src/dense_128_fwp.cpp:80 on local variable 'add16' and 'load' operation ('add16_load', dense_forward_prop/src/dense_128_fwp.cpp:80) on local variable 'add16'.
WARNING: [HLS 200-880] The II Violation in module 'dense_128u_3136u_Pipeline_inputs' (loop 'inputs'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add16_write_ln75', dense_forward_prop/src/dense_128_fwp.cpp:75) of variable 'add', dense_forward_prop/src/dense_128_fwp.cpp:80 on local variable 'add16' and 'load' operation ('add16_load', dense_forward_prop/src/dense_128_fwp.cpp:80) on local variable 'add16'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 11, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.3 seconds. CPU system time: 0 seconds. Elapsed time: 2.31 seconds; current allocated memory: 414.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.26 seconds; current allocated memory: 414.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'activate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'activate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.39 seconds; current allocated memory: 416.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 416.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 423.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 423.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 423.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 423.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 423.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 423.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_128u_bool_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 423.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 423.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 423.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 423.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 423.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_wrapper_Pipeline_write_in_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_mem_wrapper_Pipeline_write_in_stream' pipeline 'write_in_stream' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_wrapper_Pipeline_write_in_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 424.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_wrapper_Pipeline_write_in_stream2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_mem_wrapper_Pipeline_write_in_stream2' pipeline 'write_in_stream' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_wrapper_Pipeline_write_in_stream2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 425.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_wrapper_Pipeline_write_in_stream3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_mem_wrapper_Pipeline_write_in_stream3' pipeline 'write_in_stream' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_mem_wrapper_Pipeline_write_in_stream3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_wrapper_Pipeline_write_in_stream3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 426.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_mem_wrapper_float_401408u_float_128u_float_3136u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_mem_wrapper_float_401408u_float_128u_float_3136u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 430.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_store_weights_i_store_weights_k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_store_weights_i_store_weights_k' pipeline 'store_weights_i_store_weights_k' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_128u_3136u_Pipeline_store_weights_i_store_weights_k' is 5633 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_store_weights_i_store_weights_k'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 434.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_store_biases' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_store_biases' pipeline 'store_biases' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_store_biases'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 443.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_init_sums' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_init_sums' pipeline 'init_sums' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_init_sums'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 443.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'dense_128u_3136u_Pipeline_inputs', because the estimated Stream Port Number is 28, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 43 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 43 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 454.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_activate' pipeline 'activate' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_activate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.58 seconds; current allocated memory: 484.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 491.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWUSER' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./dense_forward_prop/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accel accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'dense_forward_prop/src/dense_128_fwp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.9 seconds. CPU system time: 0.51 seconds. Elapsed time: 4.74 seconds; current allocated memory: 221.078 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)' into 'void write_mem_wrapper<float, 128u, bool, 128u>(hls::stream<float, 0>&, float*, hls::stream<bool, 0>&, bool*)' (dense_forward_prop/src/dense_128_fwp.cpp:25:2)
INFO: [HLS 214-131] Inlining function 'void write_mem<bool, 128u>(hls::stream<bool, 0>&, bool*)' into 'void write_mem_wrapper<float, 128u, bool, 128u>(hls::stream<float, 0>&, float*, hls::stream<bool, 0>&, bool*)' (dense_forward_prop/src/dense_128_fwp.cpp:26:2)
INFO: [HLS 214-291] Loop 'kernels' is marked as complete unroll implied by the pipeline pragma (dense_forward_prop/src/dense_128_fwp.cpp:44:12)
INFO: [HLS 214-186] Unrolling loop 'kernels' (dense_forward_prop/src/dense_128_fwp.cpp:44:12) in function 'dense<128u, 3136u>' completely with a factor of 128 (dense_forward_prop/src/dense_128_fwp.cpp:34:0)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense_forward_prop/src/dense_128_fwp.cpp:36:13)
INFO: [HLS 214-115] Multiple burst reads of length 25088 and bit width 512 in loop 'inputs'(dense_forward_prop/src/dense_128_fwp.cpp:40:10) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense_forward_prop/src/dense_128_fwp.cpp:40:10)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense_forward_prop/src/dense_128_fwp.cpp:10:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'void dense<128u, 3136u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, float*, float*, hls::stream<float, 0>&, hls::stream<bool, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.64 seconds. CPU system time: 0.45 seconds. Elapsed time: 5.35 seconds; current allocated memory: 222.691 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.691 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 234.289 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 249.598 MB.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 128u, bool, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 128u, bool, 128u>' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (dense_forward_prop/src/dense_128_fwp.cpp:61:1), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'dense<128u, 3136u>'
	 'write_mem_wrapper<float, 128u, bool, 128u>'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.47 seconds; current allocated memory: 289.738 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'kernel_sum' (dense_forward_prop/src/dense_128_fwp.cpp:38:16)
INFO: [HLS 200-472] Inferring partial write operation for 'kernel_sum' (dense_forward_prop/src/dense_128_fwp.cpp:45:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 368.797 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_init_sums' to 'dense_128u_3136u_Pipeline_init_sums'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_inputs' to 'dense_128u_3136u_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_activate' to 'dense_128u_3136u_Pipeline_activate'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>' to 'dense_128u_3136u_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 128u, bool, 128u>_Pipeline_write_out_mem' to 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 128u, bool, 128u>_Pipeline_write_out_mem1' to 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem1'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 128u, bool, 128u>' to 'write_mem_wrapper_float_128u_bool_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 368.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 368.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_init_sums' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_sums'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'init_sums'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 369.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 369.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
WARNING: [HLS 200-880] The II Violation in module 'dense_128u_3136u_Pipeline_inputs' (loop 'inputs'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add176_write_ln40', dense_forward_prop/src/dense_128_fwp.cpp:40) of variable 'add', dense_forward_prop/src/dense_128_fwp.cpp:45 on local variable 'add176' and 'load' operation ('add176_load', dense_forward_prop/src/dense_128_fwp.cpp:45) on local variable 'add176'.
WARNING: [HLS 200-880] The II Violation in module 'dense_128u_3136u_Pipeline_inputs' (loop 'inputs'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add176_write_ln40', dense_forward_prop/src/dense_128_fwp.cpp:40) of variable 'add', dense_forward_prop/src/dense_128_fwp.cpp:45 on local variable 'add176' and 'load' operation ('add176_load', dense_forward_prop/src/dense_128_fwp.cpp:45) on local variable 'add176'.
WARNING: [HLS 200-880] The II Violation in module 'dense_128u_3136u_Pipeline_inputs' (loop 'inputs'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_7', dense_forward_prop/src/dense_128_fwp.cpp:45) on port 'gmem' (dense_forward_prop/src/dense_128_fwp.cpp:45) and bus read operation ('gmem_addr_read', dense_forward_prop/src/dense_128_fwp.cpp:45) on port 'gmem' (dense_forward_prop/src/dense_128_fwp.cpp:45).
WARNING: [HLS 200-880] The II Violation in module 'dense_128u_3136u_Pipeline_inputs' (loop 'inputs'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_7', dense_forward_prop/src/dense_128_fwp.cpp:45) on port 'gmem' (dense_forward_prop/src/dense_128_fwp.cpp:45) and bus read operation ('gmem_addr_read', dense_forward_prop/src/dense_128_fwp.cpp:45) on port 'gmem' (dense_forward_prop/src/dense_128_fwp.cpp:45).
WARNING: [HLS 200-880] The II Violation in module 'dense_128u_3136u_Pipeline_inputs' (loop 'inputs'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_7', dense_forward_prop/src/dense_128_fwp.cpp:45) on port 'gmem' (dense_forward_prop/src/dense_128_fwp.cpp:45) and bus read operation ('gmem_addr_read', dense_forward_prop/src/dense_128_fwp.cpp:45) on port 'gmem' (dense_forward_prop/src/dense_128_fwp.cpp:45).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 16, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.31 seconds; current allocated memory: 380.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0 seconds. Elapsed time: 1.39 seconds; current allocated memory: 380.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'activate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'activate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.33 seconds; current allocated memory: 380.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 380.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 387.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.23 seconds; current allocated memory: 387.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 387.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 387.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 387.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 387.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_128u_bool_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 387.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 387.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 387.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 387.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 387.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_init_sums' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_init_sums' pipeline 'init_sums' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_init_sums'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 388.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 396.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_activate' pipeline 'activate' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_activate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.53 seconds; current allocated memory: 424.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 425.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./dense_forward_prop/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accel accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'dense_forward_prop/src/dense_128_fwp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.8 seconds. CPU system time: 0.52 seconds. Elapsed time: 4.12 seconds; current allocated memory: 221.078 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)' into 'void write_mem_wrapper<float, 128u, bool, 128u>(hls::stream<float, 0>&, float*, hls::stream<bool, 0>&, bool*)' (dense_forward_prop/src/dense_128_fwp.cpp:25:2)
INFO: [HLS 214-131] Inlining function 'void write_mem<bool, 128u>(hls::stream<bool, 0>&, bool*)' into 'void write_mem_wrapper<float, 128u, bool, 128u>(hls::stream<float, 0>&, float*, hls::stream<bool, 0>&, bool*)' (dense_forward_prop/src/dense_128_fwp.cpp:26:2)
INFO: [HLS 214-291] Loop 'kernels' is marked as complete unroll implied by the pipeline pragma (dense_forward_prop/src/dense_128_fwp.cpp:46:12)
INFO: [HLS 214-186] Unrolling loop 'kernels' (dense_forward_prop/src/dense_128_fwp.cpp:46:12) in function 'dense<128u, 3136u>' completely with a factor of 128 (dense_forward_prop/src/dense_128_fwp.cpp:34:0)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense_forward_prop/src/dense_128_fwp.cpp:36:13)
INFO: [HLS 214-115] Multiple burst reads of length 25088 and bit width 512 in loop 'inputs'(dense_forward_prop/src/dense_128_fwp.cpp:40:10) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense_forward_prop/src/dense_128_fwp.cpp:40:10)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense_forward_prop/src/dense_128_fwp.cpp:10:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'void dense<128u, 3136u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, float*, float*, hls::stream<float, 0>&, hls::stream<bool, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.6 seconds. CPU system time: 0.4 seconds. Elapsed time: 5.02 seconds; current allocated memory: 222.691 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.691 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 234.289 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 249.594 MB.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 128u, bool, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 128u, bool, 128u>' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (dense_forward_prop/src/dense_128_fwp.cpp:63:1), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'dense<128u, 3136u>'
	 'write_mem_wrapper<float, 128u, bool, 128u>'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 289.738 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'kernel_sum' (dense_forward_prop/src/dense_128_fwp.cpp:38:16)
INFO: [HLS 200-472] Inferring partial write operation for 'kernel_sum' (dense_forward_prop/src/dense_128_fwp.cpp:47:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.53 seconds; current allocated memory: 368.793 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_init_sums' to 'dense_128u_3136u_Pipeline_init_sums'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_inputs' to 'dense_128u_3136u_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_activate' to 'dense_128u_3136u_Pipeline_activate'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>' to 'dense_128u_3136u_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 128u, bool, 128u>_Pipeline_write_out_mem' to 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 128u, bool, 128u>_Pipeline_write_out_mem1' to 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem1'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 128u, bool, 128u>' to 'write_mem_wrapper_float_128u_bool_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 368.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 368.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_init_sums' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_sums'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'init_sums'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 369.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 369.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 16, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.24 seconds; current allocated memory: 380.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.29 seconds. CPU system time: 0 seconds. Elapsed time: 1.28 seconds; current allocated memory: 380.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'activate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'activate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.43 seconds. CPU system time: 0 seconds. Elapsed time: 1.44 seconds; current allocated memory: 380.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 380.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 387.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.24 seconds. CPU system time: 0 seconds. Elapsed time: 1.26 seconds; current allocated memory: 387.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 387.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 387.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 387.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 387.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_128u_bool_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 387.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 387.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 387.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 387.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 387.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_init_sums' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_init_sums' pipeline 'init_sums' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_init_sums'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 388.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 396.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_activate' pipeline 'activate' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_activate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.61 seconds; current allocated memory: 424.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 425.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 438.629 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./dense_forward_prop/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accel accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'dense_forward_prop/src/dense_128_fwp.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (dense_forward_prop/src/dense_128_fwp.cpp:35:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file dense_forward_prop/src/dense_128_fwp.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.76 seconds. CPU system time: 0.56 seconds. Elapsed time: 4.17 seconds; current allocated memory: 221.078 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)' into 'void write_mem_wrapper<float, 128u, bool, 128u>(hls::stream<float, 0>&, float*, hls::stream<bool, 0>&, bool*)' (dense_forward_prop/src/dense_128_fwp.cpp:25:2)
INFO: [HLS 214-131] Inlining function 'void write_mem<bool, 128u>(hls::stream<bool, 0>&, bool*)' into 'void write_mem_wrapper<float, 128u, bool, 128u>(hls::stream<float, 0>&, float*, hls::stream<bool, 0>&, bool*)' (dense_forward_prop/src/dense_128_fwp.cpp:26:2)
INFO: [HLS 214-291] Loop 'kernels' is marked as complete unroll implied by the pipeline pragma (dense_forward_prop/src/dense_128_fwp.cpp:48:12)
INFO: [HLS 214-186] Unrolling loop 'kernels' (dense_forward_prop/src/dense_128_fwp.cpp:48:12) in function 'dense<128u, 3136u>' completely with a factor of 128 (dense_forward_prop/src/dense_128_fwp.cpp:34:0)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense_forward_prop/src/dense_128_fwp.cpp:10:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'void dense<128u, 3136u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, float*, float*, hls::stream<float, 0>&, hls::stream<bool, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.52 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.88 seconds; current allocated memory: 222.684 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.684 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 234.789 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 250.156 MB.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 128u, bool, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 128u, bool, 128u>' automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_activate_proc' (dense_forward_prop/src/dense_128_fwp.cpp:55) to a process function for dataflow in function 'dense<128u, 3136u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'dense<128u, 3136u>' (dense_forward_prop/src/dense_128_fwp.cpp:35:1), detected/extracted 2 process function(s): 
	 'dense<128u, 3136u>_Loop_init_sums_proc1'
	 'dense<128u, 3136u>_Loop_activate_proc2'.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (dense_forward_prop/src/dense_128_fwp.cpp:65:1), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'dense<128u, 3136u>'
	 'write_mem_wrapper<float, 128u, bool, 128u>'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 293.270 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'kernel_sum' (dense_forward_prop/src/dense_128_fwp.cpp:40:16)
INFO: [HLS 200-472] Inferring partial write operation for 'kernel_sum' (dense_forward_prop/src/dense_128_fwp.cpp:49:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 384.957 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Loop_init_sums_proc1_Pipeline_init_sums' to 'dense_128u_3136u_Loop_init_sums_proc1_Pipeline_init_sums'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Loop_init_sums_proc1_Pipeline_inputs' to 'dense_128u_3136u_Loop_init_sums_proc1_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Loop_init_sums_proc1' to 'dense_128u_3136u_Loop_init_sums_proc1'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Loop_activate_proc2' to 'dense_128u_3136u_Loop_activate_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>' to 'dense_128u_3136u_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 128u, bool, 128u>_Pipeline_write_out_mem' to 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 128u, bool, 128u>_Pipeline_write_out_mem1' to 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem1'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 128u, bool, 128u>' to 'write_mem_wrapper_float_128u_bool_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 384.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 384.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Loop_init_sums_proc1_Pipeline_init_sums' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_sums'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 73, loop 'init_sums'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 385.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 385.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Loop_init_sums_proc1_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
WARNING: [HLS 200-885] The II Violation in module 'dense_128u_3136u_Loop_init_sums_proc1_Pipeline_inputs' (loop 'inputs'): Unable to schedule bus request operation ('gmem_load_9_req', dense_forward_prop/src/dense_128_fwp.cpp:49) on port 'gmem' (dense_forward_prop/src/dense_128_fwp.cpp:49) due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dense_128u_3136u_Loop_init_sums_proc1_Pipeline_inputs' (loop 'inputs'): Unable to schedule bus request operation ('gmem_load_10_req', dense_forward_prop/src/dense_128_fwp.cpp:49) on port 'gmem' (dense_forward_prop/src/dense_128_fwp.cpp:49) due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dense_128u_3136u_Loop_init_sums_proc1_Pipeline_inputs' (loop 'inputs'): Unable to schedule bus request operation ('gmem_load_11_req', dense_forward_prop/src/dense_128_fwp.cpp:49) on port 'gmem' (dense_forward_prop/src/dense_128_fwp.cpp:49) due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dense_128u_3136u_Loop_init_sums_proc1_Pipeline_inputs' (loop 'inputs'): Unable to schedule bus request operation ('gmem_load_12_req', dense_forward_prop/src/dense_128_fwp.cpp:49) on port 'gmem' (dense_forward_prop/src/dense_128_fwp.cpp:49) due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dense_128u_3136u_Loop_init_sums_proc1_Pipeline_inputs' (loop 'inputs'): Unable to schedule bus request operation ('gmem_load_73_req', dense_forward_prop/src/dense_128_fwp.cpp:49) on port 'gmem' (dense_forward_prop/src/dense_128_fwp.cpp:49) due to limited memory ports (II = 72). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dense_128u_3136u_Loop_init_sums_proc1_Pipeline_inputs' (loop 'inputs'): Unable to schedule bus request operation ('gmem_load_104_req', dense_forward_prop/src/dense_128_fwp.cpp:49) on port 'gmem' (dense_forward_prop/src/dense_128_fwp.cpp:49) due to limited memory ports (II = 103). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dense_128u_3136u_Loop_init_sums_proc1_Pipeline_inputs' (loop 'inputs'): Unable to schedule bus request operation ('gmem_load_119_req', dense_forward_prop/src/dense_128_fwp.cpp:49) on port 'gmem' (dense_forward_prop/src/dense_128_fwp.cpp:49) due to limited memory ports (II = 118). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dense_128u_3136u_Loop_init_sums_proc1_Pipeline_inputs' (loop 'inputs'): Unable to schedule bus request operation ('gmem_load_127_req', dense_forward_prop/src/dense_128_fwp.cpp:49) on port 'gmem' (dense_forward_prop/src/dense_128_fwp.cpp:49) due to limited memory ports (II = 126). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dense_128u_3136u_Loop_init_sums_proc1_Pipeline_inputs' (loop 'inputs'): Unable to schedule bus request operation ('gmem_load_128_req', dense_forward_prop/src/dense_128_fwp.cpp:49) on port 'gmem' (dense_forward_prop/src/dense_128_fwp.cpp:49) due to limited memory ports (II = 127). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 128, Depth = 208, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 25.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 25.75 seconds; current allocated memory: 407.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.52 seconds; current allocated memory: 418.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Loop_init_sums_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.89 seconds; current allocated memory: 420.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 420.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Loop_activate_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'activate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'activate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 420.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 420.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 420.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 420.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 420.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 420.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 420.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 421.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_128u_bool_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 422.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 422.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 422.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 422.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 422.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Loop_init_sums_proc1_Pipeline_init_sums' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Loop_init_sums_proc1_Pipeline_init_sums' pipeline 'init_sums' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Loop_init_sums_proc1_Pipeline_init_sums'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 424.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Loop_init_sums_proc1_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Loop_init_sums_proc1_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_128u_3136u_Loop_init_sums_proc1_Pipeline_inputs' is 8756 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Loop_init_sums_proc1_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.6 seconds; current allocated memory: 449.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Loop_init_sums_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Loop_init_sums_proc1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.52 seconds. CPU system time: 0.13 seconds. Elapsed time: 6.66 seconds; current allocated memory: 505.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Loop_activate_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Loop_activate_proc2' pipeline 'activate' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Loop_activate_proc2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 505.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_s/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_s/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_s/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_s/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_s/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_s/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_s/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_s/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_s/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_s/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_s/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_s/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_s/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_s/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_s/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_s/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_s/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_s/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_s/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 505.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 505.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem1' pipeline 'write_out_mem' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 505.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_128u_bool_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_128u_bool_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 505.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/dense_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/dense_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/dense_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/dense_activations' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dense_weights', 'dense_biases', 'dense_feature_map', 'dense_activations' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 505.125 MB.
INFO: [HLS 200-740] Implementing PIPO accel_dense_128u_3136u_s_kernel_sum_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'accel_dense_128u_3136u_s_kernel_sum_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./dense_forward_prop/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accel accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'dense_forward_prop/src/dense_128_fwp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.23 seconds. CPU system time: 0.5 seconds. Elapsed time: 4.42 seconds; current allocated memory: 221.078 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)' into 'void write_mem_wrapper<float, 128u, bool, 128u>(hls::stream<float, 0>&, float*, hls::stream<bool, 0>&, bool*)' (dense_forward_prop/src/dense_128_fwp.cpp:25:2)
INFO: [HLS 214-131] Inlining function 'void write_mem<bool, 128u>(hls::stream<bool, 0>&, bool*)' into 'void write_mem_wrapper<float, 128u, bool, 128u>(hls::stream<float, 0>&, float*, hls::stream<bool, 0>&, bool*)' (dense_forward_prop/src/dense_128_fwp.cpp:26:2)
INFO: [HLS 214-291] Loop 'kernels' is marked as complete unroll implied by the pipeline pragma (dense_forward_prop/src/dense_128_fwp.cpp:45:12)
INFO: [HLS 214-186] Unrolling loop 'kernels' (dense_forward_prop/src/dense_128_fwp.cpp:45:12) in function 'dense_sums<128u, 3136u>' completely with a factor of 128 (dense_forward_prop/src/dense_128_fwp.cpp:34:0)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense_forward_prop/src/dense_128_fwp.cpp:36:13)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense_forward_prop/src/dense_128_fwp.cpp:10:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'void dense_sums<128u, 3136u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, float*, float*, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.69 seconds. CPU system time: 0.45 seconds. Elapsed time: 7.14 seconds; current allocated memory: 222.797 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.797 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 235.492 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 253.766 MB.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 128u, bool, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 128u, bool, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'activate' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'activation_relu<128u>' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (dense_forward_prop/src/dense_128_fwp.cpp:74:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'dense_sums<128u, 3136u>'
	 'activation_relu<128u>'
	 'write_mem_wrapper<float, 128u, bool, 128u>'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.38 seconds; current allocated memory: 295.219 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'kernel_sum' (dense_forward_prop/src/dense_128_fwp.cpp:38:16)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 384.156 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'dense_sums<128u, 3136u>_Pipeline_init_sums' to 'dense_sums_128u_3136u_Pipeline_init_sums'.
WARNING: [SYN 201-103] Legalizing function name 'dense_sums<128u, 3136u>_Pipeline_inputs' to 'dense_sums_128u_3136u_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'dense_sums<128u, 3136u>' to 'dense_sums_128u_3136u_s'.
WARNING: [SYN 201-103] Legalizing function name 'activation_relu<128u>' to 'activation_relu_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 128u, bool, 128u>_Pipeline_write_out_mem' to 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 128u, bool, 128u>_Pipeline_write_out_mem1' to 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem1'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 128u, bool, 128u>' to 'write_mem_wrapper_float_128u_bool_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.34 seconds; current allocated memory: 386.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 386.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_sums_128u_3136u_Pipeline_init_sums' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_sums'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'init_sums'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 387.926 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./dense_forward_prop/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accel accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'dense_forward_prop/src/dense_128_fwp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.32 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.64 seconds; current allocated memory: 221.078 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)' into 'void write_mem_wrapper<float, 128u, bool, 128u>(hls::stream<float, 0>&, float*, hls::stream<bool, 0>&, bool*)' (dense_forward_prop/src/dense_128_fwp.cpp:25:2)
INFO: [HLS 214-131] Inlining function 'void write_mem<bool, 128u>(hls::stream<bool, 0>&, bool*)' into 'void write_mem_wrapper<float, 128u, bool, 128u>(hls::stream<float, 0>&, float*, hls::stream<bool, 0>&, bool*)' (dense_forward_prop/src/dense_128_fwp.cpp:26:2)
INFO: [HLS 214-291] Loop 'kernels' is marked as complete unroll implied by the pipeline pragma (dense_forward_prop/src/dense_128_fwp.cpp:48:12)
INFO: [HLS 214-186] Unrolling loop 'kernels' (dense_forward_prop/src/dense_128_fwp.cpp:48:12) in function 'dense<128u, 3136u>' completely with a factor of 128 (dense_forward_prop/src/dense_128_fwp.cpp:35:0)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense_forward_prop/src/dense_128_fwp.cpp:37:13)
INFO: [HLS 214-115] Multiple burst reads of length 25088 and bit width 512 in loop 'inputs'(dense_forward_prop/src/dense_128_fwp.cpp:41:10) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense_forward_prop/src/dense_128_fwp.cpp:41:10)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense_forward_prop/src/dense_128_fwp.cpp:10:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'void dense<128u, 3136u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, float*, float*, hls::stream<float, 0>&, hls::stream<bool, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.75 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.11 seconds; current allocated memory: 222.691 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.691 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 234.289 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 249.602 MB.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 128u, bool, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 128u, bool, 128u>' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (dense_forward_prop/src/dense_128_fwp.cpp:65:1), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'dense<128u, 3136u>'
	 'write_mem_wrapper<float, 128u, bool, 128u>'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 289.996 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'kernel_sum' (dense_forward_prop/src/dense_128_fwp.cpp:39:16)
INFO: [HLS 200-472] Inferring partial write operation for 'kernel_sum' (dense_forward_prop/src/dense_128_fwp.cpp:49:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 368.297 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_init_sums' to 'dense_128u_3136u_Pipeline_init_sums'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_inputs' to 'dense_128u_3136u_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_activate' to 'dense_128u_3136u_Pipeline_activate'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>' to 'dense_128u_3136u_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 128u, bool, 128u>_Pipeline_write_out_mem' to 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 128u, bool, 128u>_Pipeline_write_out_mem1' to 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem1'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 128u, bool, 128u>' to 'write_mem_wrapper_float_128u_bool_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 368.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 368.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_init_sums' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_sums'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'init_sums'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 369.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 369.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 16, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.86 seconds; current allocated memory: 380.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 380.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'activate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'activate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 380.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 380.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 387.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 387.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 387.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 387.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 387.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 387.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_128u_bool_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 387.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 387.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 387.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 387.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 387.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_init_sums' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_init_sums' pipeline 'init_sums' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_init_sums'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 388.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 396.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_activate' pipeline 'activate' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_activate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.08 seconds; current allocated memory: 424.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 425.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 438.625 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./dense_forward_prop/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accel accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'dense_forward_prop/src/dense_128_fwp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.67 seconds. CPU system time: 0.5 seconds. Elapsed time: 4 seconds; current allocated memory: 221.129 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)' into 'void write_mem_wrapper<float, 128u, bool, 128u>(hls::stream<float, 0>&, float*, hls::stream<bool, 0>&, bool*)' (dense_forward_prop/src/dense_128_fwp.hpp:46:2)
INFO: [HLS 214-131] Inlining function 'void write_mem<bool, 128u>(hls::stream<bool, 0>&, bool*)' into 'void write_mem_wrapper<float, 128u, bool, 128u>(hls::stream<float, 0>&, float*, hls::stream<bool, 0>&, bool*)' (dense_forward_prop/src/dense_128_fwp.hpp:47:2)
INFO: [HLS 214-291] Loop 'kernels' is marked as complete unroll implied by the pipeline pragma (dense_forward_prop/src/dense_128_fwp.cpp:25:12)
INFO: [HLS 214-186] Unrolling loop 'kernels' (dense_forward_prop/src/dense_128_fwp.cpp:25:12) in function 'dense<128u, 3136u>' completely with a factor of 128 (dense_forward_prop/src/dense_128_fwp.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense_forward_prop/src/dense_128_fwp.cpp:14:13)
INFO: [HLS 214-115] Multiple burst reads of length 25088 and bit width 512 in loop 'inputs'(dense_forward_prop/src/dense_128_fwp.cpp:18:10) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense_forward_prop/src/dense_128_fwp.cpp:18:10)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense_forward_prop/src/dense_128_fwp.hpp:31:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'void dense<128u, 3136u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, float*, float*, hls::stream<float, 0>&, hls::stream<bool, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.36 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.71 seconds; current allocated memory: 222.773 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.773 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 234.344 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 249.645 MB.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 128u, bool, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 128u, bool, 128u>' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (dense_forward_prop/src/dense_128_fwp.cpp:42:1), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'dense<128u, 3136u>'
	 'write_mem_wrapper<float, 128u, bool, 128u>'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 290.051 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'kernel_sum' (dense_forward_prop/src/dense_128_fwp.cpp:16:16)
INFO: [HLS 200-472] Inferring partial write operation for 'kernel_sum' (dense_forward_prop/src/dense_128_fwp.cpp:26:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 368.379 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_init_sums' to 'dense_128u_3136u_Pipeline_init_sums'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_inputs' to 'dense_128u_3136u_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_activate' to 'dense_128u_3136u_Pipeline_activate'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>' to 'dense_128u_3136u_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 128u, bool, 128u>_Pipeline_write_out_mem' to 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 128u, bool, 128u>_Pipeline_write_out_mem1' to 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem1'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 128u, bool, 128u>' to 'write_mem_wrapper_float_128u_bool_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 368.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 368.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_init_sums' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_sums'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'init_sums'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 369.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 369.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 16, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 2 seconds; current allocated memory: 380.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.28 seconds; current allocated memory: 380.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'activate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'activate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 381.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 381.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 387.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 387.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 387.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 387.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 387.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 387.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_128u_bool_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 387.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 387.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 387.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 387.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 387.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_init_sums' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_init_sums' pipeline 'init_sums' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_init_sums'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 388.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 396.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_activate' pipeline 'activate' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_activate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.49 seconds; current allocated memory: 424.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 425.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.67 seconds; current allocated memory: 438.703 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./dense_forward_prop/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accel accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'dense_forward_prop/src/dense_128_fwp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.44 seconds. CPU system time: 0.57 seconds. Elapsed time: 3.88 seconds; current allocated memory: 221.062 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)' into 'void write_mem_wrapper<float, 128u, bool, 128u>(hls::stream<float, 0>&, float*, hls::stream<bool, 0>&, bool*)' (dense_forward_prop/src/dense_128_fwp.hpp:46:2)
INFO: [HLS 214-131] Inlining function 'void write_mem<bool, 128u>(hls::stream<bool, 0>&, bool*)' into 'void write_mem_wrapper<float, 128u, bool, 128u>(hls::stream<float, 0>&, float*, hls::stream<bool, 0>&, bool*)' (dense_forward_prop/src/dense_128_fwp.hpp:47:2)
INFO: [HLS 214-291] Loop 'kernels' is marked as complete unroll implied by the pipeline pragma (dense_forward_prop/src/dense_128_fwp.cpp:26:12)
INFO: [HLS 214-186] Unrolling loop 'kernels' (dense_forward_prop/src/dense_128_fwp.cpp:26:12) in function 'dense<128u, 3136u>' completely with a factor of 128 (dense_forward_prop/src/dense_128_fwp.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to 'kernel_sum': Complete partitioning on dimension 1. (dense_forward_prop/src/dense_128_fwp.cpp:12:8)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense_forward_prop/src/dense_128_fwp.cpp:15:13)
INFO: [HLS 214-115] Multiple burst reads of length 25088 and bit width 512 in loop 'inputs'(dense_forward_prop/src/dense_128_fwp.cpp:19:10) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense_forward_prop/src/dense_128_fwp.cpp:19:10)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense_forward_prop/src/dense_128_fwp.hpp:31:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'void dense<128u, 3136u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, float*, float*, hls::stream<float, 0>&, hls::stream<bool, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.69 seconds. CPU system time: 0.41 seconds. Elapsed time: 5.11 seconds; current allocated memory: 222.617 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.617 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 234.980 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 251.480 MB.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 128u, bool, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 128u, bool, 128u>' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (dense_forward_prop/src/dense_128_fwp.cpp:43:1), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'dense<128u, 3136u>'
	 'write_mem_wrapper<float, 128u, bool, 128u>'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 292.820 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 381.781 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_init_sums' to 'dense_128u_3136u_Pipeline_init_sums'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_inputs' to 'dense_128u_3136u_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_activate' to 'dense_128u_3136u_Pipeline_activate'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>' to 'dense_128u_3136u_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 128u, bool, 128u>_Pipeline_write_out_mem' to 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 128u, bool, 128u>_Pipeline_write_out_mem1' to 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem1'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 128u, bool, 128u>' to 'write_mem_wrapper_float_128u_bool_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 382.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 382.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_init_sums' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_sums'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'init_sums'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 389.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 403.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 16, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.23 seconds. CPU system time: 0 seconds. Elapsed time: 2.23 seconds; current allocated memory: 407.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.39 seconds; current allocated memory: 407.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'activate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'activate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.4 seconds; current allocated memory: 409.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 409.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 411.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 411.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 412.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 412.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 413.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 413.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_128u_bool_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 413.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 413.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 413.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 413.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 413.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_init_sums' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_init_sums' pipeline 'init_sums' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_init_sums'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 417.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.71 seconds; current allocated memory: 435.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_activate' pipeline 'activate' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1288_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_activate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.37 seconds; current allocated memory: 463.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 467.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 474.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./dense_forward_prop/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accel accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'dense_forward_prop/src/dense_128_fwp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.97 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.3 seconds; current allocated memory: 221.082 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'void write_mem<float, 128u>(hls::stream<float, 0>&, float*)' into 'void write_mem_wrapper<float, 128u, bool, 128u>(hls::stream<float, 0>&, float*, hls::stream<bool, 0>&, bool*)' (dense_forward_prop/src/dense_128_fwp.hpp:48:2)
INFO: [HLS 214-131] Inlining function 'void write_mem<bool, 128u>(hls::stream<bool, 0>&, bool*)' into 'void write_mem_wrapper<float, 128u, bool, 128u>(hls::stream<float, 0>&, float*, hls::stream<bool, 0>&, bool*)' (dense_forward_prop/src/dense_128_fwp.hpp:49:2)
INFO: [HLS 214-291] Loop 'kernels' is marked as complete unroll implied by the pipeline pragma (dense_forward_prop/src/dense_128_fwp.cpp:28:12)
INFO: [HLS 214-186] Unrolling loop 'kernels' (dense_forward_prop/src/dense_128_fwp.cpp:28:12) in function 'dense<128u, 3136u>' completely with a factor of 128 (dense_forward_prop/src/dense_128_fwp.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to 'kernel_sum': Complete partitioning on dimension 1. (dense_forward_prop/src/dense_128_fwp.cpp:12:8)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 512 in loop 'init_sums'(dense_forward_prop/src/dense_128_fwp.cpp:18:13) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense_forward_prop/src/dense_128_fwp.cpp:18:13)
INFO: [HLS 214-115] Multiple burst reads of length 25088 and bit width 512 in loop 'inputs'(dense_forward_prop/src/dense_128_fwp.cpp:21:10) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense_forward_prop/src/dense_128_fwp.cpp:21:10)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense_forward_prop/src/dense_128_fwp.hpp:33:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'void dense<128u, 3136u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, float*, float*, hls::stream<float, 0>&, hls::stream<bool, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.8 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.1 seconds; current allocated memory: 222.727 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.727 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 235.305 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 253.152 MB.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 128u, bool, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_out_mem' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_mem_wrapper<float, 128u, bool, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'init_sums' (dense_forward_prop/src/dense_128_fwp.cpp:12) in function 'dense<128u, 3136u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'init_sums' (dense_forward_prop/src/dense_128_fwp.cpp:12) in function 'dense<128u, 3136u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' in function 'dense<128u, 3136u>' completely with a factor of 16.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (dense_forward_prop/src/dense_128_fwp.cpp:45:1), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'dense<128u, 3136u>'
	 'write_mem_wrapper<float, 128u, bool, 128u>'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 299.332 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 424.836 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_init_sums' to 'dense_128u_3136u_Pipeline_init_sums'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_inputs' to 'dense_128u_3136u_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_activate' to 'dense_128u_3136u_Pipeline_activate'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>' to 'dense_128u_3136u_s'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 128u, bool, 128u>_Pipeline_write_out_mem' to 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 128u, bool, 128u>_Pipeline_write_out_mem1' to 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem1'.
WARNING: [SYN 201-103] Legalizing function name 'write_mem_wrapper<float, 128u, bool, 128u>' to 'write_mem_wrapper_float_128u_bool_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 426.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 426.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_init_sums' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_sums'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'init_sums'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 435.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.59 seconds; current allocated memory: 453.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 16, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.72 seconds. CPU system time: 0 seconds. Elapsed time: 3.72 seconds; current allocated memory: 471.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.98 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 471.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'activate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'activate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.13 seconds; current allocated memory: 473.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 473.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 476.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 476.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 477.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 477.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_out_mem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'write_out_mem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 477.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 477.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_mem_wrapper_float_128u_bool_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 477.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 477.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 477.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 477.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 478.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_init_sums' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_init_sums' pipeline 'init_sums' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_init_sums/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_init_sums'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.41 seconds. CPU system time: 0 seconds. Elapsed time: 1.41 seconds; current allocated memory: 482.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_128u_3136u_Pipeline_inputs/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.51 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.55 seconds; current allocated memory: 501.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_activate' pipeline 'activate' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1288_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_activate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.14 seconds; current allocated memory: 529.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 533.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem' pipeline 'write_out_mem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_mem_wrapper_float_128u_bool_128u_Pipeline_write_out_mem/m_axi_gmem_AWUSER' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
