# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
# File: C:\Users\Louis\Desktop\EELE 367\Lab8-1\lab_8-1.csv
# Generated on: Wed Jan 16 20:15:19 2019

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
HEX0[0],Output,PIN_U21,4A,B4A_N0,PIN_L22,,,,,,,,,,,,,,
HEX0[1],Output,PIN_V21,4A,B4A_N0,PIN_L17,,,,,,,,,,,,,,
HEX0[2],Output,PIN_W22,4A,B4A_N0,PIN_M18,,,,,,,,,,,,,,
HEX0[3],Output,PIN_W21,4A,B4A_N0,PIN_M21,,,,,,,,,,,,,,
HEX0[4],Output,PIN_Y22,4A,B4A_N0,PIN_P18,,,,,,,,,,,,,,
HEX0[5],Output,PIN_Y21,4A,B4A_N0,PIN_N16,,,,,,,,,,,,,,
HEX0[6],Output,PIN_AA22,4A,B4A_N0,PIN_P16,,,,,,,,,,,,,,
LEDR[0],Output,PIN_AA2,2A,B2A_N0,PIN_P22,,,,,,,,,,,,,,
LEDR[1],Output,PIN_AA1,2A,B2A_N0,PIN_M22,,,,,,,,,,,,,,
LEDR[2],Output,PIN_W2,2A,B2A_N0,PIN_N20,,,,,,,,,,,,,,
LEDR[3],Output,PIN_Y3,2A,B2A_N0,PIN_M20,,,,,,,,,,,,,,
SW[0],Input,PIN_U13,4A,B4A_N0,PIN_R16,,,,,,,,,,,,,,
SW[1],Input,PIN_V13,4A,B4A_N0,PIN_N19,,,,,,,,,,,,,,
SW[2],Input,PIN_T13,4A,B4A_N0,PIN_M16,,,,,,,,,,,,,,
SW[3],Input,PIN_T12,4A,B4A_N0,PIN_N21,,,,,,,,,,,,,,
