

================================================================
== Vivado HLS Report for 'CoreProcessUpArea_2'
================================================================
* Date:           Wed Mar 18 11:36:37 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 50.00 ns | 21.625 ns |   6.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     10|       0|    332|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     10|       0|    332|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|       0|   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |P1_fu_168_p2           |     *    |      2|  0|  20|          10|          32|
    |P2_fu_178_p2           |     *    |      2|  0|  20|           9|          32|
    |P3_fu_188_p2           |     *    |      2|  0|  20|           9|          32|
    |mul_ln552_fu_90_p2     |     *    |      4|  0|  20|          32|          32|
    |add_ln562_1_fu_208_p2  |     +    |      0|  0|  40|          40|          40|
    |add_ln562_2_fu_214_p2  |     +    |      0|  0|  40|          40|          40|
    |add_ln562_fu_202_p2    |     +    |      0|  0|  47|          40|          40|
    |val0_fu_142_p2         |     +    |      0|  0|  40|          10|          10|
    |sub_ln553_1_fu_136_p2  |     -    |      0|  0|  40|          10|          10|
    |sub_ln553_fu_126_p2    |     -    |      0|  0|  15|           9|           9|
    |val1_fu_148_p2         |     -    |      0|  0|  15|           9|           9|
    |val2_fu_154_p2         |     -    |      0|  0|  15|           9|           9|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |     10|  0| 332|         227|         295|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_ready   | out |    1| ap_ctrl_hs | CoreProcessUpArea_2 | return value |
|ap_return  | out |    8| ap_ctrl_hs | CoreProcessUpArea_2 | return value |
|A0         |  in |    8|   ap_none  |          A0         |    scalar    |
|B0         |  in |    8|   ap_none  |          B0         |    scalar    |
|A1         |  in |    8|   ap_none  |          A1         |    scalar    |
|B1         |  in |    8|   ap_none  |          B1         |    scalar    |
|Wx         |  in |   32|   ap_none  |          Wx         |    scalar    |
|Wy         |  in |   32|   ap_none  |          Wy         |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

