// Seed: 1951930364
module module_0 (
    input tri id_0,
    output tri id_1,
    input supply1 id_2,
    input supply1 id_3,
    input tri id_4,
    output wor id_5,
    output wire id_6,
    output tri id_7,
    input wand id_8,
    input tri0 id_9,
    input wand id_10
);
  assign id_1 = -1'h0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply0 id_4,
    output uwire id_5,
    input wand id_6,
    output supply1 id_7
);
  wire id_9, id_10;
  and primCall (id_7, id_3, id_0, id_6, id_10, id_4, id_2, id_9);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_1,
      id_4,
      id_5,
      id_7,
      id_5,
      id_1,
      id_1,
      id_1
  );
endmodule
