# ======================================================
# Verilog Project Makefile
# ä½¿ã„æ–¹:
#   make tb=tb_not
#   make tb=tb_and
# ======================================================

# ã‚½ãƒ¼ã‚¹ãƒ•ã‚¡ã‚¤ãƒ«ã‚’è‡ªå‹•ã§é›†ã‚ã‚‹
SRC := $(wildcard src/gates/*.v)

# ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒï¼ˆã‚³ãƒãƒ³ãƒ‰ãƒ©ã‚¤ãƒ³ã§æŒ‡å®šã€ãƒ‡ãƒ•ã‚©ãƒ«ãƒˆã¯ tb_notï¼‰
TB  ?= tb_not
TB_PATH := sim/tb_gates/$(TB).v

# å‡ºåŠ›ãƒ•ã‚¡ã‚¤ãƒ«å
OUT := build/$(TB).out

# æ³¢å½¢ãƒ•ã‚©ãƒ«ãƒ€ï¼ˆè‡ªå‹•ä½œæˆï¼‰
WAVE_DIR := sim/waveforms
$(shell mkdir -p $(WAVE_DIR) build)

# iverilogã¨vvpã‚’ä½¿ã£ã¦ãƒ“ãƒ«ãƒ‰ & å®Ÿè¡Œ
all:
	@echo "ğŸ”§ Building $(TB)..."
	iverilog -o $(OUT) $(SRC) $(TB_PATH)
	@echo "ğŸš€ Running simulation..."
	vvp $(OUT)

# æƒé™¤ã‚³ãƒãƒ³ãƒ‰
clean:
	rm -f build/*.out
