{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1723644106680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1723644106682 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 11:01:46 2024 " "Processing started: Wed Aug 14 11:01:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1723644106682 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1723644106682 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1723644106682 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1723644106896 ""}
{ "Warning" "WSGN_SEARCH_FILE" "processor.vhd 2 1 " "Using design file processor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-hardware " "Found design unit 1: processor-hardware" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107335 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107335 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723644107335 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1723644107339 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "c_rfwdata processor.vhd(16) " "VHDL Signal Declaration warning at processor.vhd(16): used implicit default value for signal \"c_rfwdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1723644107341 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_ird processor.vhd(20) " "Verilog HDL or VHDL warning at processor.vhd(20): object \"c_ird\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1723644107341 "|processor"}
{ "Warning" "WSGN_SEARCH_FILE" "ROM.vhd 2 1 " "Using design file ROM.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-behav " "Found design unit 1: ROM-behav" {  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107346 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107346 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723644107346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:readonlymemory " "Elaborating entity \"ROM\" for hierarchy \"ROM:readonlymemory\"" {  } { { "processor.vhd" "readonlymemory" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107347 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom_enable ROM.vhd(43) " "VHDL Process Statement warning at ROM.vhd(43): signal \"rom_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1723644107348 "|processor|ROM:readonlymemory"}
{ "Warning" "WSGN_SEARCH_FILE" "RAM.vhd 2 1 " "Using design file RAM.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behav " "Found design unit 1: RAM-behav" {  } { { "RAM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/RAM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107386 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/RAM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107386 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723644107386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:randomaccessmemory " "Elaborating entity \"RAM\" for hierarchy \"RAM:randomaccessmemory\"" {  } { { "processor.vhd" "randomaccessmemory" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107387 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_enable RAM.vhd(42) " "VHDL Process Statement warning at RAM.vhd(42): signal \"mem_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/RAM.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1723644107388 "|processor|RAM:randomaccessmemory"}
{ "Warning" "WSGN_SEARCH_FILE" "operational.vhd 2 1 " "Using design file operational.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operational-behav " "Found design unit 1: operational-behav" {  } { { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107399 ""} { "Info" "ISGN_ENTITY_NAME" "1 operational " "Found entity 1: operational" {  } { { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107399 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723644107399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operational operational:operationalunit " "Elaborating entity \"operational\" for hierarchy \"operational:operationalunit\"" {  } { { "processor.vhd" "operationalunit" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107402 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummy0 operational.vhd(23) " "Verilog HDL or VHDL warning at operational.vhd(23): object \"dummy0\" assigned a value but never read" {  } { { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1723644107411 "|processor|operational:operationalunit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummy1 operational.vhd(23) " "Verilog HDL or VHDL warning at operational.vhd(23): object \"dummy1\" assigned a value but never read" {  } { { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1723644107411 "|processor|operational:operationalunit"}
{ "Warning" "WSGN_SEARCH_FILE" "mux3x1_16bits.vhd 2 1 " "Using design file mux3x1_16bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x1_16bits-behavior " "Found design unit 1: mux3x1_16bits-behavior" {  } { { "mux3x1_16bits.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/mux3x1_16bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107440 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x1_16bits " "Found entity 1: mux3x1_16bits" {  } { { "mux3x1_16bits.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/mux3x1_16bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107440 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723644107440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3x1_16bits operational:operationalunit\|mux3x1_16bits:mux " "Elaborating entity \"mux3x1_16bits\" for hierarchy \"operational:operationalunit\|mux3x1_16bits:mux\"" {  } { { "operational.vhd" "mux" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107441 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.vhd 2 1 " "Using design file regfile.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-behavior " "Found design unit 1: regfile-behavior" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/regfile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107445 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/regfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107445 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723644107445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile operational:operationalunit\|regfile:reg " "Elaborating entity \"regfile\" for hierarchy \"operational:operationalunit\|regfile:reg\"" {  } { { "operational.vhd" "reg" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107445 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W_wr regfile.vhd(29) " "VHDL Process Statement warning at regfile.vhd(29): signal \"W_wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/regfile.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1723644107446 "|processor|operational:operationalunit|regfile:reg"}
{ "Warning" "WSGN_SEARCH_FILE" "comparator16.vhd 2 1 " "Using design file comparator16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator16-behavior " "Found design unit 1: comparator16-behavior" {  } { { "comparator16.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/comparator16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107448 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator16 " "Found entity 1: comparator16" {  } { { "comparator16.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/comparator16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107448 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723644107448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator16 operational:operationalunit\|comparator16:comp0 " "Elaborating entity \"comparator16\" for hierarchy \"operational:operationalunit\|comparator16:comp0\"" {  } { { "operational.vhd" "comp0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107449 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavior " "Found design unit 1: alu-behavior" {  } { { "alu.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/alu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107451 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107451 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723644107451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu operational:operationalunit\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"operational:operationalunit\|alu:alu0\"" {  } { { "operational.vhd" "alu0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107452 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux control.vhd " "Entity \"mux\" obtained from \"control.vhd\" instead of from Quartus II megafunction library" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 230 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1723644107458 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control.vhd 16 8 " "Using design file control.vhd, which is not specified as a design file for the current project, but contains definitions for 16 design units and 8 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-behavioral " "Found design unit 1: flipflop-behavioral" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107458 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg4-structural " "Found design unit 2: reg4-structural" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107458 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 combinacional-comb " "Found design unit 3: combinacional-comb" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107458 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 instreg-behav " "Found design unit 4: instreg-behav" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 141 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107458 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 pc-behavioral " "Found design unit 5: pc-behavioral" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 189 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107458 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 adder-behavioral " "Found design unit 6: adder-behavioral" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 219 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107458 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 mux-behavioral " "Found design unit 7: mux-behavioral" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 238 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107458 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 control-controller " "Found design unit 8: control-controller" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107458 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107458 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg4 " "Found entity 2: reg4" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107458 ""} { "Info" "ISGN_ENTITY_NAME" "3 combinacional " "Found entity 3: combinacional" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107458 ""} { "Info" "ISGN_ENTITY_NAME" "4 instreg " "Found entity 4: instreg" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107458 ""} { "Info" "ISGN_ENTITY_NAME" "5 pc " "Found entity 5: pc" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107458 ""} { "Info" "ISGN_ENTITY_NAME" "6 adder " "Found entity 6: adder" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107458 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux " "Found entity 7: mux" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107458 ""} { "Info" "ISGN_ENTITY_NAME" "8 control " "Found entity 8: control" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107458 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723644107458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:controlunit " "Elaborating entity \"control\" for hierarchy \"control:controlunit\"" {  } { { "processor.vhd" "controlunit" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4 control:controlunit\|reg4:statereg " "Elaborating entity \"reg4\" for hierarchy \"control:controlunit\|reg4:statereg\"" {  } { { "control.vhd" "statereg" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop control:controlunit\|reg4:statereg\|flipflop:ff0 " "Elaborating entity \"flipflop\" for hierarchy \"control:controlunit\|reg4:statereg\|flipflop:ff0\"" {  } { { "control.vhd" "ff0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107471 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load control.vhd(20) " "VHDL Process Statement warning at control.vhd(20): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1723644107471 "|processor|control:controlunit|reg4:statereg|flipflop:ff0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "combinacional control:controlunit\|combinacional:comb " "Elaborating entity \"combinacional\" for hierarchy \"control:controlunit\|combinacional:comb\"" {  } { { "control.vhd" "comb" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instreg control:controlunit\|instreg:instructionreg " "Elaborating entity \"instreg\" for hierarchy \"control:controlunit\|instreg:instructionreg\"" {  } { { "control.vhd" "instructionreg" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc control:controlunit\|pc:programcounter " "Elaborating entity \"pc\" for hierarchy \"control:controlunit\|pc:programcounter\"" {  } { { "control.vhd" "programcounter" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder control:controlunit\|adder:add " "Elaborating entity \"adder\" for hierarchy \"control:controlunit\|adder:add\"" {  } { { "control.vhd" "add" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux control:controlunit\|mux:multiplexador " "Elaborating entity \"mux\" for hierarchy \"control:controlunit\|mux:multiplexador\"" {  } { { "control.vhd" "multiplexador" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107504 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "operational:operationalunit\|regfile:reg\|reg_rtl_0 " "Inferred RAM node \"operational:operationalunit\|regfile:reg\|reg_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1723644107659 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "operational:operationalunit\|regfile:reg\|reg_rtl_1 " "Inferred RAM node \"operational:operationalunit\|regfile:reg\|reg_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1723644107661 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "operational:operationalunit\|regfile:reg\|reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"operational:operationalunit\|regfile:reg\|reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/processor.ram0_regfile_4c9f4da2.hdl.mif " "Parameter INIT_FILE set to db/processor.ram0_regfile_4c9f4da2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "operational:operationalunit\|regfile:reg\|reg_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"operational:operationalunit\|regfile:reg\|reg_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/processor.ram0_regfile_4c9f4da2.hdl.mif " "Parameter INIT_FILE set to db/processor.ram0_regfile_4c9f4da2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:randomaccessmemory\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:randomaccessmemory\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/processor.ram0_RAM_15119.hdl.mif " "Parameter INIT_FILE set to db/processor.ram0_RAM_15119.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723644107731 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1723644107731 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1723644107731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_0 " "Elaborated megafunction instantiation \"operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723644107828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_0 " "Instantiated megafunction \"operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/processor.ram0_regfile_4c9f4da2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/processor.ram0_regfile_4c9f4da2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107828 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1723644107828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ki1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ki1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ki1 " "Found entity 1: altsyncram_5ki1" {  } { { "db/altsyncram_5ki1.tdf" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/altsyncram_5ki1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1723644107868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1 " "Elaborated megafunction instantiation \"operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723644107882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1 " "Instantiated megafunction \"operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/processor.ram0_regfile_4c9f4da2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/processor.ram0_regfile_4c9f4da2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107882 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1723644107882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:randomaccessmemory\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"RAM:randomaccessmemory\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723644107891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:randomaccessmemory\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"RAM:randomaccessmemory\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/processor.ram0_RAM_15119.hdl.mif " "Parameter \"INIT_FILE\" = \"db/processor.ram0_RAM_15119.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723644107892 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1723644107892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gbk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gbk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gbk1 " "Found entity 1: altsyncram_gbk1" {  } { { "db/altsyncram_gbk1.tdf" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/altsyncram_gbk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723644107927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1723644107927 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "21 " "21 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1723644108138 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "IR_data\[5\] GND " "Pin \"IR_data\[5\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723644108294 "|processor|IR_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_data\[7\] GND " "Pin \"IR_data\[7\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723644108294 "|processor|IR_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_data\[11\] GND " "Pin \"IR_data\[11\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723644108294 "|processor|IR_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_data\[15\] GND " "Pin \"IR_data\[15\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723644108294 "|processor|IR_data[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1723644108294 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_gbk1.tdf" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/altsyncram_gbk1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 75 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723644108427 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1723644108583 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723644108583 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "365 " "Implemented 365 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1723644108664 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1723644108664 ""} { "Info" "ICUT_CUT_TM_LCELLS" "250 " "Implemented 250 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1723644108664 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1723644108664 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1723644108664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "662 " "Peak virtual memory: 662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1723644108679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 11:01:48 2024 " "Processing ended: Wed Aug 14 11:01:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1723644108679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1723644108679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1723644108679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1723644108679 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1723644110411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1723644110412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 11:01:50 2024 " "Processing started: Wed Aug 14 11:01:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1723644110412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1723644110412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1723644110412 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1723644110436 ""}
{ "Info" "0" "" "Project  = processor" {  } {  } 0 0 "Project  = processor" 0 0 "Fitter" 0 0 1723644110437 ""}
{ "Info" "0" "" "Revision = processor" {  } {  } 0 0 "Revision = processor" 0 0 "Fitter" 0 0 1723644110437 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1723644110536 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processor EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1723644110543 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1723644110575 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1723644110575 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ram_block1a0 " "Atom \"RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1723644110623 "|processor|RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ram_block1a1 " "Atom \"RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1723644110623 "|processor|RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ram_block1a2 " "Atom \"RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1723644110623 "|processor|RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ram_block1a3 " "Atom \"RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1723644110623 "|processor|RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ram_block1a4 " "Atom \"RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1723644110623 "|processor|RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ram_block1a5 " "Atom \"RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1723644110623 "|processor|RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ram_block1a6 " "Atom \"RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1723644110623 "|processor|RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ram_block1a7 " "Atom \"RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1723644110623 "|processor|RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ram_block1a8 " "Atom \"RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1723644110623 "|processor|RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ram_block1a9 " "Atom \"RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1723644110623 "|processor|RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ram_block1a10 " "Atom \"RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1723644110623 "|processor|RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ram_block1a11 " "Atom \"RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1723644110623 "|processor|RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ram_block1a12 " "Atom \"RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1723644110623 "|processor|RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ram_block1a13 " "Atom \"RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1723644110623 "|processor|RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ram_block1a14 " "Atom \"RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1723644110623 "|processor|RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ram_block1a15 " "Atom \"RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_gbk1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1723644110623 "|processor|RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ram_block1a15"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1723644110623 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1723644110792 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1723644110806 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1723644111247 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1723644111247 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1723644111247 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 1313 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1723644111254 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 1314 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1723644111254 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 1315 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1723644111254 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1723644111254 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1723644111260 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "67 67 " "No exact pin location assignment(s) for 67 pins of 67 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_addr\[0\] " "Pin PC_addr\[0\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC_addr[0] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_addr\[1\] " "Pin PC_addr\[1\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC_addr[1] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_addr\[2\] " "Pin PC_addr\[2\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC_addr[2] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_addr\[3\] " "Pin PC_addr\[3\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC_addr[3] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_addr\[4\] " "Pin PC_addr\[4\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC_addr[4] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_addr\[5\] " "Pin PC_addr\[5\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC_addr[5] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_addr\[6\] " "Pin PC_addr\[6\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC_addr[6] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_addr\[7\] " "Pin PC_addr\[7\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC_addr[7] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_addr\[8\] " "Pin PC_addr\[8\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC_addr[8] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC_addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_addr\[9\] " "Pin PC_addr\[9\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC_addr[9] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC_addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_addr\[10\] " "Pin PC_addr\[10\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC_addr[10] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC_addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_addr\[11\] " "Pin PC_addr\[11\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC_addr[11] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC_addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_addr\[12\] " "Pin PC_addr\[12\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC_addr[12] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC_addr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_addr\[13\] " "Pin PC_addr\[13\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC_addr[13] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC_addr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_addr\[14\] " "Pin PC_addr\[14\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC_addr[14] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC_addr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_addr\[15\] " "Pin PC_addr\[15\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC_addr[15] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC_addr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_data\[0\] " "Pin IR_data\[0\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IR_data[0] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 9 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IR_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_data\[1\] " "Pin IR_data\[1\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IR_data[1] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 9 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IR_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_data\[2\] " "Pin IR_data\[2\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IR_data[2] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 9 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IR_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_data\[3\] " "Pin IR_data\[3\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IR_data[3] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 9 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IR_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_data\[4\] " "Pin IR_data\[4\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IR_data[4] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 9 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IR_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_data\[5\] " "Pin IR_data\[5\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IR_data[5] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 9 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IR_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_data\[6\] " "Pin IR_data\[6\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IR_data[6] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 9 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IR_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_data\[7\] " "Pin IR_data\[7\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IR_data[7] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 9 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IR_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_data\[8\] " "Pin IR_data\[8\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IR_data[8] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 9 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IR_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_data\[9\] " "Pin IR_data\[9\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IR_data[9] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 9 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IR_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_data\[10\] " "Pin IR_data\[10\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IR_data[10] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 9 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IR_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_data\[11\] " "Pin IR_data\[11\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IR_data[11] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 9 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IR_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_data\[12\] " "Pin IR_data\[12\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IR_data[12] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 9 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IR_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_data\[13\] " "Pin IR_data\[13\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IR_data[13] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 9 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IR_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_data\[14\] " "Pin IR_data\[14\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IR_data[14] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 9 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IR_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_data\[15\] " "Pin IR_data\[15\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IR_data[15] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 9 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IR_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_W_data\[0\] " "Pin D_W_data\[0\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_W_data[0] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 10 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_W_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_W_data\[1\] " "Pin D_W_data\[1\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_W_data[1] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 10 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_W_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_W_data\[2\] " "Pin D_W_data\[2\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_W_data[2] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 10 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_W_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_W_data\[3\] " "Pin D_W_data\[3\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_W_data[3] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 10 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_W_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_W_data\[4\] " "Pin D_W_data\[4\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_W_data[4] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 10 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_W_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_W_data\[5\] " "Pin D_W_data\[5\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_W_data[5] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 10 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_W_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_W_data\[6\] " "Pin D_W_data\[6\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_W_data[6] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 10 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_W_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_W_data\[7\] " "Pin D_W_data\[7\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_W_data[7] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 10 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_W_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_W_data\[8\] " "Pin D_W_data\[8\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_W_data[8] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 10 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_W_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_W_data\[9\] " "Pin D_W_data\[9\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_W_data[9] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 10 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_W_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_W_data\[10\] " "Pin D_W_data\[10\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_W_data[10] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 10 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_W_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_W_data\[11\] " "Pin D_W_data\[11\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_W_data[11] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 10 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_W_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_W_data\[12\] " "Pin D_W_data\[12\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_W_data[12] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 10 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_W_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_W_data\[13\] " "Pin D_W_data\[13\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_W_data[13] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 10 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_W_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_W_data\[14\] " "Pin D_W_data\[14\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_W_data[14] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 10 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_W_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_W_data\[15\] " "Pin D_W_data\[15\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_W_data[15] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 10 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_W_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_R_data\[0\] " "Pin D_R_data\[0\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_R_data[0] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 11 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_R_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_R_data\[1\] " "Pin D_R_data\[1\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_R_data[1] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 11 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_R_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_R_data\[2\] " "Pin D_R_data\[2\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_R_data[2] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 11 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_R_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_R_data\[3\] " "Pin D_R_data\[3\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_R_data[3] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 11 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_R_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_R_data\[4\] " "Pin D_R_data\[4\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_R_data[4] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 11 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_R_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_R_data\[5\] " "Pin D_R_data\[5\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_R_data[5] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 11 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_R_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_R_data\[6\] " "Pin D_R_data\[6\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_R_data[6] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 11 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_R_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_R_data\[7\] " "Pin D_R_data\[7\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_R_data[7] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 11 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_R_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_R_data\[8\] " "Pin D_R_data\[8\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_R_data[8] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 11 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_R_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_R_data\[9\] " "Pin D_R_data\[9\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_R_data[9] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 11 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_R_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_R_data\[10\] " "Pin D_R_data\[10\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_R_data[10] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 11 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_R_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_R_data\[11\] " "Pin D_R_data\[11\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_R_data[11] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 11 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_R_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_R_data\[12\] " "Pin D_R_data\[12\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_R_data[12] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 11 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_R_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_R_data\[13\] " "Pin D_R_data\[13\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_R_data[13] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 11 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_R_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_R_data\[14\] " "Pin D_R_data\[14\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_R_data[14] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 11 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_R_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_R_data\[15\] " "Pin D_R_data\[15\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_R_data[15] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 11 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_R_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_load_sig " "Pin pc_load_sig not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pc_load_sig } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 13 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pc_load_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_wr " "Pin D_wr not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_wr } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 13 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_wr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clk } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 7 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723644111311 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1723644111311 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1723644111447 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1723644111448 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1723644111456 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1723644111483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:controlunit\|reg4:statereg\|flipflop:ff1\|q " "Destination node control:controlunit\|reg4:statereg\|flipflop:ff1\|q" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 11 -1 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control:controlunit|reg4:statereg|flipflop:ff1|q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1723644111483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:controlunit\|reg4:statereg\|flipflop:ff2\|q " "Destination node control:controlunit\|reg4:statereg\|flipflop:ff2\|q" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 11 -1 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control:controlunit|reg4:statereg|flipflop:ff2|q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1723644111483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:controlunit\|reg4:statereg\|flipflop:ff3\|q " "Destination node control:controlunit\|reg4:statereg\|flipflop:ff3\|q" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 11 -1 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control:controlunit|reg4:statereg|flipflop:ff3|q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1723644111483 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1723644111483 ""}  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clk } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 7 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723644111483 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control:controlunit\|combinacional:comb\|RF_Rp_rd  " "Automatically promoted node control:controlunit\|combinacional:comb\|RF_Rp_rd " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1723644111483 ""}  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 75 -1 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control:controlunit|combinacional:comb|RF_Rp_rd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723644111483 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control:controlunit\|combinacional:comb\|RF_Rq_rd  " "Automatically promoted node control:controlunit\|combinacional:comb\|RF_Rq_rd " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1723644111483 ""}  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 75 -1 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control:controlunit|combinacional:comb|RF_Rq_rd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723644111483 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1723644111566 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1723644111567 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1723644111568 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1723644111569 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1723644111570 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1723644111571 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1723644111571 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1723644111571 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1723644111594 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1723644111595 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1723644111595 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "66 unused 3.3V 0 66 0 " "Number of I/O pins in group: 66 (unused VREF, 3.3V VCCIO, 0 input, 66 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1723644111597 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1723644111597 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1723644111597 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1723644111598 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1723644111598 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1723644111598 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1723644111598 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1723644111598 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1723644111598 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1723644111598 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1723644111598 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1723644111598 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1723644111598 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723644111630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1723644112773 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723644112943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1723644112952 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1723644114275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723644114276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1723644114364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y12 X10_Y23 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23" {  } { { "loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23"} 0 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1723644115272 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1723644115272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723644115769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1723644115771 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1723644115771 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.48 " "Total time spent on timing analysis during the Fitter is 0.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1723644115795 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1723644115799 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "66 " "Found 66 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_addr\[0\] 0 " "Pin \"PC_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_addr\[1\] 0 " "Pin \"PC_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_addr\[2\] 0 " "Pin \"PC_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_addr\[3\] 0 " "Pin \"PC_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_addr\[4\] 0 " "Pin \"PC_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_addr\[5\] 0 " "Pin \"PC_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_addr\[6\] 0 " "Pin \"PC_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_addr\[7\] 0 " "Pin \"PC_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_addr\[8\] 0 " "Pin \"PC_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_addr\[9\] 0 " "Pin \"PC_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_addr\[10\] 0 " "Pin \"PC_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_addr\[11\] 0 " "Pin \"PC_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_addr\[12\] 0 " "Pin \"PC_addr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_addr\[13\] 0 " "Pin \"PC_addr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_addr\[14\] 0 " "Pin \"PC_addr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_addr\[15\] 0 " "Pin \"PC_addr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_data\[0\] 0 " "Pin \"IR_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_data\[1\] 0 " "Pin \"IR_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_data\[2\] 0 " "Pin \"IR_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_data\[3\] 0 " "Pin \"IR_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_data\[4\] 0 " "Pin \"IR_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_data\[5\] 0 " "Pin \"IR_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_data\[6\] 0 " "Pin \"IR_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_data\[7\] 0 " "Pin \"IR_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_data\[8\] 0 " "Pin \"IR_data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_data\[9\] 0 " "Pin \"IR_data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_data\[10\] 0 " "Pin \"IR_data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_data\[11\] 0 " "Pin \"IR_data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_data\[12\] 0 " "Pin \"IR_data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_data\[13\] 0 " "Pin \"IR_data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_data\[14\] 0 " "Pin \"IR_data\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_data\[15\] 0 " "Pin \"IR_data\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_W_data\[0\] 0 " "Pin \"D_W_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_W_data\[1\] 0 " "Pin \"D_W_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_W_data\[2\] 0 " "Pin \"D_W_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_W_data\[3\] 0 " "Pin \"D_W_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_W_data\[4\] 0 " "Pin \"D_W_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_W_data\[5\] 0 " "Pin \"D_W_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_W_data\[6\] 0 " "Pin \"D_W_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_W_data\[7\] 0 " "Pin \"D_W_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_W_data\[8\] 0 " "Pin \"D_W_data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_W_data\[9\] 0 " "Pin \"D_W_data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_W_data\[10\] 0 " "Pin \"D_W_data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_W_data\[11\] 0 " "Pin \"D_W_data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_W_data\[12\] 0 " "Pin \"D_W_data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_W_data\[13\] 0 " "Pin \"D_W_data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_W_data\[14\] 0 " "Pin \"D_W_data\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_W_data\[15\] 0 " "Pin \"D_W_data\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_R_data\[0\] 0 " "Pin \"D_R_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_R_data\[1\] 0 " "Pin \"D_R_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_R_data\[2\] 0 " "Pin \"D_R_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_R_data\[3\] 0 " "Pin \"D_R_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_R_data\[4\] 0 " "Pin \"D_R_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_R_data\[5\] 0 " "Pin \"D_R_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_R_data\[6\] 0 " "Pin \"D_R_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_R_data\[7\] 0 " "Pin \"D_R_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_R_data\[8\] 0 " "Pin \"D_R_data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_R_data\[9\] 0 " "Pin \"D_R_data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_R_data\[10\] 0 " "Pin \"D_R_data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_R_data\[11\] 0 " "Pin \"D_R_data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_R_data\[12\] 0 " "Pin \"D_R_data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_R_data\[13\] 0 " "Pin \"D_R_data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_R_data\[14\] 0 " "Pin \"D_R_data\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_R_data\[15\] 0 " "Pin \"D_R_data\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_load_sig 0 " "Pin \"pc_load_sig\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_wr 0 " "Pin \"D_wr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723644115807 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1723644115807 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1723644116002 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1723644116023 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1723644116217 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723644116575 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1723644116582 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1723644116607 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/output_files/processor.fit.smsg " "Generated suppressed messages file /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/output_files/processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1723644116699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "716 " "Peak virtual memory: 716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1723644116836 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 11:01:56 2024 " "Processing ended: Wed Aug 14 11:01:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1723644116836 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1723644116836 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1723644116836 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1723644116836 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1723644118533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1723644118535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 11:01:58 2024 " "Processing started: Wed Aug 14 11:01:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1723644118535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1723644118535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1723644118535 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1723644119637 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1723644119683 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "539 " "Peak virtual memory: 539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1723644120005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 11:02:00 2024 " "Processing ended: Wed Aug 14 11:02:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1723644120005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1723644120005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1723644120005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1723644120005 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1723644120088 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1723644121433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 11:02:01 2024 " "Processing started: Wed Aug 14 11:02:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1723644121434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1723644121434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processor -c processor " "Command: quartus_sta processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1723644121435 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1723644121459 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1723644121589 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1723644121626 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1723644121626 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1723644121723 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1723644121724 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121727 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control:controlunit\|reg4:statereg\|flipflop:ff0\|q control:controlunit\|reg4:statereg\|flipflop:ff0\|q " "create_clock -period 1.000 -name control:controlunit\|reg4:statereg\|flipflop:ff0\|q control:controlunit\|reg4:statereg\|flipflop:ff0\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121727 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121727 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1723644121730 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1723644121737 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1723644121742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.564 " "Worst-case setup slack is -5.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.564      -492.575 clk  " "   -5.564      -492.575 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.721       -44.141 control:controlunit\|reg4:statereg\|flipflop:ff0\|q  " "   -1.721       -44.141 control:controlunit\|reg4:statereg\|flipflop:ff0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1723644121743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.227 " "Worst-case hold slack is -1.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.227       -42.990 clk  " "   -1.227       -42.990 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.787        -5.839 control:controlunit\|reg4:statereg\|flipflop:ff0\|q  " "   -0.787        -5.839 control:controlunit\|reg4:statereg\|flipflop:ff0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1723644121745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.914 " "Worst-case recovery slack is -0.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.914       -14.624 clk  " "   -0.914       -14.624 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1723644121746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.691 " "Worst-case removal slack is -0.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.691       -11.056 clk  " "   -0.691       -11.056 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1723644121747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627      -489.892 clk  " "   -1.627      -489.892 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -32.000 control:controlunit\|reg4:statereg\|flipflop:ff0\|q  " "   -0.500       -32.000 control:controlunit\|reg4:statereg\|flipflop:ff0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1723644121748 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1723644121799 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1723644121800 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1723644121817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.078 " "Worst-case setup slack is -2.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.078      -196.998 clk  " "   -2.078      -196.998 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.922       -24.486 control:controlunit\|reg4:statereg\|flipflop:ff0\|q  " "   -0.922       -24.486 control:controlunit\|reg4:statereg\|flipflop:ff0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1723644121821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.035 " "Worst-case hold slack is -1.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.035       -62.172 clk  " "   -1.035       -62.172 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.271        -1.009 control:controlunit\|reg4:statereg\|flipflop:ff0\|q  " "   -0.271        -1.009 control:controlunit\|reg4:statereg\|flipflop:ff0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1723644121826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.216 " "Worst-case recovery slack is 0.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216         0.000 clk  " "    0.216         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1723644121830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.664 " "Worst-case removal slack is -0.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.664       -10.624 clk  " "   -0.664       -10.624 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1723644121834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627      -489.892 clk  " "   -1.627      -489.892 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -32.000 control:controlunit\|reg4:statereg\|flipflop:ff0\|q  " "   -0.500       -32.000 control:controlunit\|reg4:statereg\|flipflop:ff0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1723644121837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1723644121837 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1723644121893 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1723644121914 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1723644121914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "493 " "Peak virtual memory: 493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1723644121970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 11:02:01 2024 " "Processing ended: Wed Aug 14 11:02:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1723644121970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1723644121970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1723644121970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1723644121970 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1723644124108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1723644124109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 11:02:03 2024 " "Processing started: Wed Aug 14 11:02:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1723644124109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1723644124109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1723644124110 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor.vo /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/simulation/modelsim/ simulation " "Generated file processor.vo in folder \"/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1723644124391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "795 " "Peak virtual memory: 795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1723644124430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 11:02:04 2024 " "Processing ended: Wed Aug 14 11:02:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1723644124430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1723644124430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1723644124430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1723644124430 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 37 s " "Quartus II Full Compilation was successful. 0 errors, 37 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1723644124540 ""}
