<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>Keerthana M | VLSI Verification Portfolio</title>
  <style>
    body {
      margin: 0;
      font-family: 'Segoe UI', sans-serif;
      background: #fefefe;
      color: #333;
    }
    header {
      background: #e3f2fd;
      padding: 40px 20px;
      text-align: center;
    }
    nav {
      background: #bbdefb;
      padding: 12px;
      text-align: center;
    }
    nav a {
      color: #004d40;
      margin: 0 12px;
      text-decoration: none;
      font-weight: bold;
    }
    nav a:hover {
      text-decoration: underline;
    }
    section {
      padding: 40px 20px;
      max-width: 900px;
      margin: auto;
      opacity: 0;
      transform: translateY(40px);
      transition: opacity 0.6s ease, transform 0.6s ease;
    }
    section.visible {
      opacity: 1;
      transform: none;
    }
    h2 {
      color: #1976d2;
      border-bottom: 2px solid #90caf9;
      padding-bottom: 8px;
    }
    .skills span {
      display: inline-block;
      background: #fce4ec;
      margin: 5px;
      padding: 8px 14px;
      border-radius: 20px;
      font-size: 0.9em;
      color: #4a148c;
    }
    .project-section {
      max-width: 800px;
      margin: 30px auto;
    }
    .project-tabs {
      display: flex;
      flex-wrap: wrap;
    }
    .project-tabs input[type="radio"] {
      display: none;
    }
    .project-tabs label {
      flex: 1;
      padding: 12px;
      text-align: center;
      background: #e1f5fe;
      cursor: pointer;
      border: 1px solid #b3e5fc;
      transition: background 0.3s;
      color: #01579b;
    }
    .project-tabs label:hover {
      background: #b3e5fc;
    }
    .project-panel {
      display: none;
      padding: 20px;
      background: #f1f8e9;
      animation: fadeIn 0.5s ease-in-out;
      border: 1px solid #c5e1a5;
      border-top: none;
      color: #33691e;
    }
    input#proj1:checked ~ label[for="proj1"],
    input#proj2:checked ~ label[for="proj2"] {
      background: #aed581;
      color: #1b5e20;
      font-weight: bold;
    }
    input#proj1:checked ~ .project-panel:nth-of-type(3),
    input#proj2:checked ~ .project-panel:nth-of-type(6) {
      display: block;
    }
    footer {
      background: #e0f7fa;
      color: #006064;
      text-align: center;
      padding: 20px;
    }
    a {
      color: #0288d1;
    }
    a:hover {
      text-decoration: underline;
    }
    @keyframes fadeIn {
      from { opacity: 0; transform: translateY(20px); }
      to { opacity: 1; transform: translateY(0); }
    }
  </style>
</head>
<body>

  <header>
    <h1>Sai Shanmukha Keerthana Mallemala</h1>
    <p>VLSI Design Verification | SystemVerilog | UVM | Protocols</p>
  </header>

  <nav>
    <a href="#about">About</a>
    <a href="#skills">Skills</a>
    <a href="#training">Training</a>
    <a href="#projects">Projects</a>
    <a href="#resume">Resume</a>
    <a href="#contact">Contact</a>
  </nav>

  <section id="about">
    <h2>About Me</h2>
    <p>
      Aspiring Design Verification Engineer with 6 months of hands-on training in RTL design and UVM-based verification methodologies. Skilled in protocol-level testbench creation, debugging using Verdi, and ensuring quality coverage metrics for digital designs.
    </p>
  </section>

  <section id="skills">
    <h2>Skills</h2>
    <div class="skills">
      <span>Verilog</span><span>SystemVerilog</span><span>UVM</span><span>SVA</span>
      <span>Assertions</span><span>Functional Coverage</span><span>Code Coverage</span>
      <span>VCS</span><span>Verdi</span><span>SpyGlass</span><span>Design Compiler</span>
      <span>Formality</span><span>Static Timing Analysis</span><span>AXI</span>
      <span>APB</span><span>SPI</span><span>UART</span><span>I2C</span><span>Wishbone</span>
      <span>C</span><span>OOP</span><span>Perl</span><span>Linux</span>
    </div>
  </section>

  <section id="training">
    <h2>Training</h2>
    <p>
      <strong>Design & Verification Trainee</strong><br>
      Trust for Advanced Skills, Hyderabad<br>
      <em>Feb 2025 ‚Äì Jul 2025</em><br>
      Hands-on exposure to SoC verification, protocol interface validation, reusable UVM environment creation, RTL synthesis, and debugging using Synopsys tools.
    </p>
  </section>

  <section id="projects">
    <h2>Projects</h2>
    <div class="project-section">
      <div class="project-tabs">
        <input type="radio" name="project" id="proj1" checked>
        <label for="proj1">APB Protocol</label>
        <div class="project-panel">
          <h3>AMBA APB Protocol Verification</h3>
          <p>Designed and verified APB master-slave protocol with FSM-based control. Migrated testbench to UVM, enabled constrained-random testing and functional coverage analysis.</p>
          <p><strong>Tools:</strong> Verilog, SystemVerilog, UVM, Verdi</p>
        </div>

        <input type="radio" name="project" id="proj2">
        <label for="proj2">OR1200 SoC</label>
        <div class="project-panel">
          <h3>OR1200 SoC Interconnect Verification</h3>
          <p>Verified OpenRISC 1200 processor SoC with Wishbone interconnect. Validated UART, SPI, and I2C interface integration through UVM testbench. Performed protocol and timing checks, and verified register access and control signals via Verdi.</p>
          <p><strong>Tools:</strong> SystemVerilog, UVM, VCS, Verdi</p>
        </div>
      </div>
    </div>
  </section>

  <section id="resume">
    <h2>Resume</h2>
    <p>
      <a href="https://drive.google.com/file/d/14gwuyOHOZDVrOAzn7rjOILLBuG4S53jr/view?usp=drivesdk" target="_blank">
        Download My Resume (PDF)
      </a>
    </p>
  </section>

  <section id="contact">
    <h2>Contact</h2>
    <p>
      üìß keerthana.s.s.m1807@gmail.com<br>
      üîó <a href="https://linkedin.com/in/keerthana-mallemala" target="_blank">linkedin.com/in/keerthana-mallemala</a><br>
      üêô <a href="https://github.com/keerthanamallemala" target="_blank">github.com/keerthanamallemala</a>
    </p>
  </section>

  <footer>
    &copy; 2025 Keerthana M | VLSI Design Verification Portfolio
  </footer>

  <script>
    const sections = document.querySelectorAll("section");
    const observer = new IntersectionObserver(entries => {
      entries.forEach(entry => {
        if (entry.isIntersecting) {
          entry.target.classList.add("visible");
        }
      });
    }, { threshold: 0.1 });
    sections.forEach(section => observer.observe(section));
  </script>

</body>
</html>
