/* SPDX-License-Identifier: BSD-3-Clause */
/*
 * Copyright 2021 NXP
 */
#ifndef __DT_BINDINGS_PHY_S32GEN1_SERDES_H
#define __DT_BINDINGS_PHY_S32GEN1_SERDES_H

/* S32GEN1 Serdes Subsystem Mode Selection */
#define PCIE_GEN3X2_MODE	0
#define PCIE_XPCS0_MODE		1
#define PCIE_XPCS1_MODE		2
#define XPCSX2_MODE		3

#endif
