Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan  4 14:01:14 2024
| Host         : LAPTOP-SPD6746K running 64-bit major release  (build 9200)
| Command      : report_methodology -file neuron_methodology_drc_routed.rpt -pb neuron_methodology_drc_routed.pb -rpx neuron_methodology_drc_routed.rpx
| Design       : neuron
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 36
+-----------+----------+--------------------------------------------+------------+
| Rule      | Severity | Description                                | Violations |
+-----------+----------+--------------------------------------------+------------+
| SYNTH-6   | Warning  | Timing of a RAM block might be sub-optimal | 1          |
| TIMING-18 | Warning  | Missing input or output delay              | 35         |
+-----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-6#1 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance r_addr_reg_rep, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on myinputValid relative to clock(s) clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on myinput[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on myinput[10] relative to clock(s) clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on myinput[11] relative to clock(s) clock
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on myinput[12] relative to clock(s) clock
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on myinput[13] relative to clock(s) clock
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on myinput[14] relative to clock(s) clock
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on myinput[15] relative to clock(s) clock
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on myinput[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on myinput[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on myinput[3] relative to clock(s) clock
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on myinput[4] relative to clock(s) clock
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on myinput[5] relative to clock(s) clock
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on myinput[6] relative to clock(s) clock
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on myinput[7] relative to clock(s) clock
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on myinput[8] relative to clock(s) clock
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on myinput[9] relative to clock(s) clock
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) clock
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on out[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on out[10] relative to clock(s) clock
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on out[11] relative to clock(s) clock
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on out[12] relative to clock(s) clock
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on out[13] relative to clock(s) clock
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on out[14] relative to clock(s) clock
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on out[15] relative to clock(s) clock
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on out[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on out[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on out[3] relative to clock(s) clock
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on out[4] relative to clock(s) clock
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on out[5] relative to clock(s) clock
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on out[6] relative to clock(s) clock
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on out[7] relative to clock(s) clock
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on out[8] relative to clock(s) clock
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on out[9] relative to clock(s) clock
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on outvalid relative to clock(s) clock
Related violations: <none>


