// Seed: 90692950
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_6;
endmodule
module module_1 #(
    parameter id_1  = 32'd6,
    parameter id_10 = 32'd1,
    parameter id_8  = 32'd13
) (
    input wand id_0,
    input wire _id_1,
    input supply0 id_2,
    output tri1 id_3,
    output uwire id_4,
    output tri0 id_5,
    input tri id_6,
    input wand id_7,
    input tri0 _id_8,
    input uwire id_9,
    input tri0 _id_10,
    input wor id_11,
    input tri0 id_12,
    input uwire id_13,
    output supply0 id_14
);
  struct packed {
    logic id_16;
    logic [{  id_8  ,  (  1  )  }  ==?  id_10 : id_10] id_17;
  } id_18;
  ;
  assign id_18.id_17 = id_18.id_16;
  assign id_18[id_10 : id_1] = id_18.id_16 == id_9 < id_18.id_17;
  module_0 modCall_1 (
      id_18.id_17,
      id_18.id_17,
      id_18.id_17,
      id_18.id_17,
      id_18.id_17
  );
endmodule
