(peripheral
    (group-name GPIO)
    (register
        (name DATA)
        (offset 0x3fc)
        (description "GPIO Data")
        (field
            (name DATA)
            (dim 8)
            (dim-increment 1)
            (bit-offset 0)
            (bit-width 1)
            (description "GPIO Data")
        )
    )
    (register
        (name DIR)
        (offset 0x400)
        (description "GPIO Direction")
        (field
            (name DIR)
            (dim 8)
            (dim-increment 1)
            (bit-offset 0)
            (bit-width 1)
            (description "GPIO Direction")
        )        
    )
    (register
        (name IS)
        (offset 0x404)
        (description "GPIO Interrupt Sense")
        (field
            (name IS)
            (dim 8)
            (dim-increment 1)
            (bit-offset 0)
            (bit-width 1)
            (description "GPIO Interrupt Sense")
        )           
    )
    (register
        (name IBE)
        (offset 0x408)
        (description "GPIO Interrupt Both Edges")
        (field
            (name IBE)
            (dim 8)
            (dim-increment 1)
            (bit-offset 0)
            (bit-width 1)
            (description "GPIO Interrupt Both Edges")
        )            
    )
    (register
        (name IEV)
        (offset 0x40c)
        (description "GPIO Interrupt Event")
        (field
            (name IEV)
            (dim 8)
            (dim-increment 1)
            (bit-offset 0)
            (bit-width 1)
            (description "GPIO Interrupt Event")
        )                
    )
    (register
        (name IM)
        (offset 0x410)
        (description "GPIO Interrupt Mask")
        (field
            (name IM)
            (dim 8)
            (dim-increment 1)
            (bit-offset 0)
            (bit-width 1)
            (description "GPIO Interrupt Mask")
        )  
        (field
            (name DMAIME)
            (bit-offset 8)
            (bit-width 1)
            (description "GPIO uDMA Done Interrupt Mask Enable")
        )
    )
    (register
        (name RIS)
        (offset 0x414)
        (description "GPIO Raw Interrupt Status")
        (field
            (name RIS)
            (dim 8)
            (dim-increment 1)
            (bit-offset 0)
            (bit-width 1)
            (description "GPIO Raw Interrupt Status")
        )  
        (field
            (name DMARIS)
            (bit-offset 8)
            (bit-width 1)
            (description "GPIO uDMA Done Interrupt Raw Status")
        )        
    )
    (register
        (name MIS)
        (offset 0x418)
        (description "GPIO Masked Interrupt Status")
        (field
            (name MIS)
            (dim 8)
            (dim-increment 1)
            (bit-offset 0)
            (bit-width 1)
            (description "GPIO Masked Interrupt Status")
        )  
        (field
            (name DMAMIS)
            (bit-offset 8)
            (bit-width 1)
            (description "GPIO uDMA Done Interrupt Masked Status")
        )            
    )
    (register
        (name ICR)
        (offset 0x41c)
        (access write-only)
        (description "GPIO Interrupt Clear")
        (field
            (name IC)
            (dim 8)
            (dim-increment 1)
            (bit-offset 0)
            (bit-width 1)
            (description "GPIO Interrupt Clear")
        )
        (field
            (name DMAMIC)
            (bit-offset 8)
            (bit-width 1)
            (description "GPIO uDMA Done Interrupt Clear")
        )          
    )
    (register
        (name AFSEL)
        (offset 0x420)
        (description "GPIO Alternate Function Select")
        (field
            (name AFSEL)
            (dim 8)
            (dim-increment 1)
            (bit-offset 0)
            (bit-width 1)
            (description "GPIO Alternate Function Select")
        )          
    )
    (register
        (name DR2R)
        (offset 0x500)
        (description "GPIO 2-mA Drive Select")
        (field
            (name DRV2)
            (dim 8)
            (dim-increment 1)
            (bit-offset 0)
            (bit-width 1)
            (description "GPIO 2-mA Drive Enable")
        )               
    )
    (register
        (name DR4R)
        (offset 0x504)
        (description "GPIO 4-mA Drive Select")
        (field
            (name DRV4)
            (dim 8)
            (dim-increment 1)
            (bit-offset 0)
            (bit-width 1)
            (description "GPIO 4-mA Drive Enable")
        )           
    )
    (register
        (name DR8R)
        (offset 0x508)
        (description "GPIO 8-mA Drive Select")
        (field
            (name DRV8)
            (dim 8)
            (dim-increment 1)
            (bit-offset 0)
            (bit-width 1)
            (description "GPIO 8-mA Drive Enable")
        )           
    )
    (register
        (name ODR)
        (offset 0x50c)
        (description "GPIO Open Drain Select")
        (field
            (name ODE)
            (dim 8)
            (dim-increment 1)
            (bit-offset 0)
            (bit-width 1)
            (description "GPIO Open Drain Enable")
        )           
    )
    (register
        (name PUR)
        (offset 0x510)
        (description "GPIO Pull-Up Select")
        (field
            (name PUE)
            (dim 8)
            (dim-increment 1)
            (bit-offset 0)
            (bit-width 1)
            (description "GPIO Pull-Up Enable")
        )             
    )
    (register
        (name PDR)
        (offset 0x514)
        (description "GPIO Pull-Down Select")
        (field
            (name PDE)
            (dim 8)
            (dim-increment 1)
            (bit-offset 0)
            (bit-width 1)
            (description "GPIO Pull-Down Enable")
        )          
    )
    (register
        (name SLR)
        (offset 0x518)
        (description "GPIO Slew Rate Control Select")
        (field
            (name SLR)
            (dim 8)
            (dim-increment 1)
            (bit-offset 0)
            (bit-width 1)
            (description "GPIO Slew Rate Limit Enable")
        )            
    )
    (register
        (name DEN)
        (offset 0x51c)
        (description "GPIO Digital Enable")
        (field
            (name DEN)
            (dim 8)
            (dim-increment 1)
            (bit-offset 0)
            (bit-width 1)
            (description "GPIO Digital Enable")
        )            
    )
    (register
        (name LOCK)
        (offset 0x520)
        (description "GPIO Lock")
        (field
            (name GPIO_LOCK)
            (bit-offset 0)
            (bit-width 32)
            (description "GPIO Lock")
            (value
                (value "0x0")
                (name "GPIO_LOCK_UNLOCKED")
                (description "The GPIOCR register is unlocked and may be modified")
            )
            (value
                (value "0x1")
                (name "GPIO_LOCK_LOCKED")
                (description "The GPIOCR register is locked and may not be modified")
            )
            (value
                (value "0x4c4f434b")
                (name "GPIO_LOCK_KEY")
                (description "Unlocks the GPIO_CR register")
            )
        )
    )
    (register
        (name CR)
        (offset 0x524)
        (access read-only)
        (description "GPIO Commit")
        (field
            (name CR)
            (dim 8)
            (dim-increment 1)
            (bit-offset 0)
            (bit-width 1)
            (description "GPIO Commit")
        )    
    )
    (register
        (name AMSEL)
        (offset 0x528)
        (description "GPIO Analog Mode Select")
        (field
            (name GPIOAMSEL)
            (dim 8)
            (dim-increment 1)
            (bit-offset 0)
            (bit-width 1)
            (description "GPIO Analog Mode Select")
        )          
    )
    (register
        (name PCTL)
        (offset 0x52c)
        (description "GPIO Port Control")
        (field
            (name PMC)
            (dim 8)
            (dim-increment 4)
            (bit-offset 0)
            (bit-width 4)
            (description "GPIO Port Mux Control")
        )            
    )
    (register
        (name ADCCTL)
        (offset 0x530)
        (description "GPIO ADC Control")
        (field
            (name ADCEN)
            (dim 8)
            (dim-increment 1)
            (bit-offset 0)
            (bit-width 1)
            (description "ADC Trigger Enable")
        )         
    )
    (register
        (name DMACTL)
        (offset 0x534)
        (description "GPIO DMA Control")
        (field
            (name DMAEN)
            (dim 8)
            (dim-increment 1)
            (bit-offset 0)
            (bit-width 1)
            (description "uDMA Trigger Enable")
        )           
    )
    (register
        (name GPIOSI)
        (offset 0x539)
        (description "GPIO Select Interrupt")
        (field
            (name SUM)
            (dim 8)
            (dim-increment 1)
            (bit-offset 0)
            (bit-width 1)
            (description "Summary Interrupt")
        )           
    )    
    (register
        (name GPIODR12R)
        (offset 0x53c)
        (description "GPIO 12-mA Drive Select")
        (field
            (name DRV12)
            (dim 8)
            (dim-increment 1)
            (bit-offset 0)
            (bit-width 1)
            (description "12-mA Drive Enable")
        )           
    )     
    (register
        (name GPIOWAKEPEN)
        (offset 0x540)
        (description "GPIO Wake Pin Enable")
        (field
            (name WAKEP7)
            (bit-offset 7)
            (bit-width 1)
            (description "K[7] Wake Enable")
        )   
        (field
            (name WAKEP6)
            (bit-offset 6)
            (bit-width 1)
            (description "K[6] Wake Enable")
        )  
        (field
            (name WAKEP5)
            (bit-offset 5)
            (bit-width 1)
            (description "K[5] Wake Enable")
        )  
        (field
            (name WAKEP4)
            (bit-offset 4)
            (bit-width 1)
            (description "K[4] Wake Enable")
        )                                  
    )        
    (register
        (name GPIOWAKELVL)
        (offset 0x544)
        (description "GPIO Wake Level")
        (field
            (name WAKELVL7)
            (bit-offset 7)
            (bit-width 1)
            (description "K[7] Wake Level")
        )   
        (field
            (name WAKELVL6)
            (bit-offset 6)
            (bit-width 1)
            (description "K[6] Wake Level")
        )  
        (field
            (name WAKELVL5)
            (bit-offset 5)
            (bit-width 1)
            (description "K[5] Wake Level")
        )  
        (field
            (name WAKELVL4)
            (bit-offset 4)
            (bit-width 1)
            (description "K[4] Wake Level")
        )                                  
    )  
    (register
        (name GPIOWAKESTAT)
        (offset 0x548)
        (description "GPIO Wake Level")
        (field
            (name WAKESTAT7)
            (bit-offset 7)
            (bit-width 1)
            (description "K[7] Wake Status")
        )   
        (field
            (name WAKESTAT6)
            (bit-offset 6)
            (bit-width 1)
            (description "K[6] Wake Status")
        )  
        (field
            (name WAKESTAT5)
            (bit-offset 5)
            (bit-width 1)
            (description "K[5] Wake Status")
        )  
        (field
            (name WAKESTAT4)
            (bit-offset 4)
            (bit-width 1)
            (description "K[4] Wake Status")
        )                                  
    )          
)