// coreBuilder: This is an automated C file. DO NOT EDIT.

// ------------------------------------------------------------------------------
// 
// Copyright 2024 Synopsys, INC.
// 
// This Synopsys IP and all associated documentation are proprietary to
// Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
// written license agreement with Synopsys, Inc. All other use, reproduction,
// modification, or distribution of the Synopsys IP or the associated
// documentation is strictly prohibited.
// Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
//            Inclusivity and Diversity" (Refer to article 000036315 at
//                        https://solvnetplus.synopsys.com)
// 
// Component Name   : DWC_ddrctl_lpddr54
// Component Version: 1.60a-lca00
// Release Type     : LCA
// Build ID         : 0.0.0.0.TreMctl_302.DwsDdrChip_8.26.6.DwsDdrctlTop_5.12.7
// ------------------------------------------------------------------------------


#include "dwc_cinit_io.h"
#include "dwc_cinit_log.h"
#include "dwc_ddrctl_cinit.h"
#include "dwc_ddrctl_cinit_helpers.h"
#include "dwc_ddrctl_cinit_types.h"
#include "dwc_cinit_log.h"

#define MASK(s)  s == 0 ? 0 : (~0U & (~0U >> (32 - s)))

/**
 * @brief Function to generate .config file with static, quasi-dynamic and dynamic confguration values from binary struct.
 */
void dwc_ddrctl_cinit_convert_config(void)
{
	SNPS_TRACE("Entering");

	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR0_DDR4=%u", STATIC.ddr4);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR0_DDR4_AUX=%s", STATIC.ddr4 ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR0_LPDDR4=%u", STATIC.lpddr4);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR0_LPDDR4_AUX=%s", STATIC.lpddr4 ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR0_DDR5=%u", STATIC.ddr5);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR0_DDR5_AUX=%s", STATIC.ddr5 ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR0_LPDDR5=%u", STATIC.lpddr5);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR0_LPDDR5_AUX=%s", STATIC.lpddr5 ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR0_BANK_CONFIG=%u", STATIC.bank_config);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR0_BG_CONFIG=%u", STATIC.bg_config);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR0_BURST_MODE=%u", STATIC.burst_mode);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR0_BURST_MODE_AUX=%s", STATIC.burst_mode ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR0_BURSTCHOP=%u", STATIC.burstchop);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR0_BURSTCHOP_AUX=%s", STATIC.burstchop ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR0_EN_2T_TIMING_MODE=%u", STATIC.en_2t_timing_mode);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR0_EN_2T_TIMING_MODE_AUX=%s", STATIC.en_2t_timing_mode ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR0_LPDDR5X=%u", STATIC.lpddr5x);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR0_LPDDR5X_AUX=%s", STATIC.lpddr5x ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR0_DATA_BUS_WIDTH=%u", STATIC.data_bus_width);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR0_DLL_OFF_MODE=%u", QDYN.dll_off_mode);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR0_DLL_OFF_MODE_AUX=%s", QDYN.dll_off_mode ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR0_BURST_RDWR=%u", STATIC.burst_rdwr);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR0_ACTIVE_LOGICAL_RANKS=%u", STATIC.active_logical_ranks);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR0_ACTIVE_RANKS=%u", STATIC.active_ranks);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR0_DEVICE_CONFIG=%u", STATIC.device_config);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR1_RANK_TMGREG_SEL=%u", STATIC.rank_tmgreg_sel);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR1_BANK_CONFIG_2=%u", STATIC.bank_config_2);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR1_BG_CONFIG_2=%u", STATIC.bg_config_2);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR1_RFC_TMGREG_SEL=%u", STATIC.rfc_tmgreg_sel);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR1_ALT_ADDRMAP_EN=%u", STATIC.alt_addrmap_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR1_ALT_ADDRMAP_EN_AUX=%s", STATIC.alt_addrmap_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR1_ACTIVE_LOGICAL_RANKS_2=%u", STATIC.active_logical_ranks_2);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR1_DEVICE_CONFIG_2=%u", STATIC.device_config_2);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR2_TARGET_FREQUENCY=%u", QDYN.target_frequency);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR3_GEARDOWN_MODE=%u", QDYN.geardown_mode[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR3_GEARDOWN_MODE_AUX=%s", QDYN.geardown_mode[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR3_RANK_TMGSET_SEL=%u", STATIC.rank_tmgset_sel[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR3_RANK_DEV_CFG_SEL=%u", STATIC.rank_dev_cfg_sel[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR4_WCK_ON=%u", QDYN.wck_on[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR4_WCK_ON_AUX=%s", QDYN.wck_on[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR4_WCK_SUSPEND_EN=%u", QDYN.wck_suspend_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR4_WCK_SUSPEND_EN_AUX=%s", QDYN.wck_suspend_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR4_WS_OFF_EN=%u", QDYN.ws_off_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR4_WS_OFF_EN_AUX=%s", QDYN.ws_off_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL0_MR_TYPE=%u", DYN.mr_type[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL0_MR_TYPE_AUX=%s", DYN.mr_type[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL0_MPR_EN=%u", DYN.mpr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL0_MPR_EN_AUX=%s", DYN.mpr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL0_PDA_EN=%u", DYN.pda_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL0_PDA_EN_AUX=%s", DYN.pda_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL0_SW_INIT_INT=%u", DYN.sw_init_int[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL0_SW_INIT_INT_AUX=%s", DYN.sw_init_int[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL0_MR_RANK=%u", DYN.mr_rank[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL0_MR_ADDR=%u", DYN.mr_addr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL0_MR_CID=%u", DYN.mr_cid[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL0_MRR_DONE_CLR=%u", DYN.mrr_done_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL0_MRR_DONE_CLR_AUX=%s", DYN.mrr_done_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL0_DIS_MRRW_TRFC=%u", DYN.dis_mrrw_trfc[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL0_DIS_MRRW_TRFC_AUX=%s", DYN.dis_mrrw_trfc[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL0_PPR_EN=%u", DYN.ppr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL0_PPR_EN_AUX=%s", DYN.ppr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL0_PPR_PGMPST_EN=%u", DYN.ppr_pgmpst_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL0_PPR_PGMPST_EN_AUX=%s", DYN.ppr_pgmpst_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL0_PBA_MODE=%u", DYN.pba_mode[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL0_PBA_MODE_AUX=%s", DYN.pba_mode[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL0_MR_WR=%u", DYN.mr_wr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL0_MR_WR_AUX=%s", DYN.mr_wr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL1_MR_DATA=%u", DYN.mr_data[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL2_MR_DEVICE_SEL=%u", DYN.mr_device_sel[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL0_DERATE_ENABLE=%u", DYN.derate_enable);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL0_DERATE_ENABLE_AUX=%s", DYN.derate_enable ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL0_LPDDR4_REFRESH_MODE=%u", STATIC.lpddr4_refresh_mode);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL0_LPDDR4_REFRESH_MODE_AUX=%s", STATIC.lpddr4_refresh_mode ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL0_DERATE_MR4_PAUSE_FC=%u", DYN.derate_mr4_pause_fc);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL0_DERATE_MR4_PAUSE_FC_AUX=%s", DYN.derate_mr4_pause_fc ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL0_DIS_TREFI_X6X8=%u", DYN.dis_trefi_x6x8);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL0_DIS_TREFI_X6X8_AUX=%s", DYN.dis_trefi_x6x8 ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL0_DIS_TREFI_X0125=%u", STATIC.dis_trefi_x0125);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL0_DIS_TREFI_X0125_AUX=%s", STATIC.dis_trefi_x0125 ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL0_USE_SLOW_RM_IN_LOW_TEMP=%u", STATIC.use_slow_rm_in_low_temp);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL0_USE_SLOW_RM_IN_LOW_TEMP_AUX=%s", STATIC.use_slow_rm_in_low_temp ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL1_ACTIVE_DERATE_BYTE_RANK0=%u", STATIC.active_derate_byte_rank0);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL2_ACTIVE_DERATE_BYTE_RANK1=%u", STATIC.active_derate_byte_rank1);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL3_ACTIVE_DERATE_BYTE_RANK2=%u", STATIC.active_derate_byte_rank2);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL4_ACTIVE_DERATE_BYTE_RANK3=%u", STATIC.active_derate_byte_rank3);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL5_DERATE_TEMP_LIMIT_INTR_EN=%u", STATIC.derate_temp_limit_intr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL5_DERATE_TEMP_LIMIT_INTR_EN_AUX=%s", STATIC.derate_temp_limit_intr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL5_DERATE_TEMP_LIMIT_INTR_CLR=%u", STATIC.derate_temp_limit_intr_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL5_DERATE_TEMP_LIMIT_INTR_CLR_AUX=%s", STATIC.derate_temp_limit_intr_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL5_DERATE_TEMP_LIMIT_INTR_FORCE=%u", STATIC.derate_temp_limit_intr_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL5_DERATE_TEMP_LIMIT_INTR_FORCE_AUX=%s", STATIC.derate_temp_limit_intr_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL6_DERATE_MR4_TUF_DIS=%u", QDYN.derate_mr4_tuf_dis);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL6_DERATE_MR4_TUF_DIS_AUX=%s", QDYN.derate_mr4_tuf_dis ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL6_DIS_MRR4_TCR_SRX=%u", QDYN.dis_mrr4_tcr_srx);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL6_DIS_MRR4_TCR_SRX_AUX=%s", QDYN.dis_mrr4_tcr_srx ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL6_DERATE_TEMP_LIMIT_INTR_NORMAL_EN=%u", QDYN.derate_temp_limit_intr_normal_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL6_DERATE_TEMP_LIMIT_INTR_NORMAL_EN_AUX=%s", QDYN.derate_temp_limit_intr_normal_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL6_DERATE_TEMP_LIMIT_INTR_HIGH_EN=%u", QDYN.derate_temp_limit_intr_high_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL6_DERATE_TEMP_LIMIT_INTR_HIGH_EN_AUX=%s", QDYN.derate_temp_limit_intr_high_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL6_DERATE_TEMP_LIMIT_INTR_LOW_EN=%u", QDYN.derate_temp_limit_intr_low_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL6_DERATE_TEMP_LIMIT_INTR_LOW_EN_AUX=%s", QDYN.derate_temp_limit_intr_low_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL6_DERATE_LOW_TEMP_LIMIT=%u", QDYN.derate_low_temp_limit);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL6_DERATE_HIGH_TEMP_LIMIT=%u", QDYN.derate_high_temp_limit);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL7_DERATE_TEMP_LIMIT_INTR_CLR_RANK0=%u", DYN.derate_temp_limit_intr_clr_rank0[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL7_DERATE_TEMP_LIMIT_INTR_CLR_RANK0_AUX=%s", DYN.derate_temp_limit_intr_clr_rank0[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL7_DERATE_TEMP_LIMIT_INTR_CLR_RANK1=%u", DYN.derate_temp_limit_intr_clr_rank1[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL7_DERATE_TEMP_LIMIT_INTR_CLR_RANK1_AUX=%s", DYN.derate_temp_limit_intr_clr_rank1[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL7_DERATE_TEMP_LIMIT_INTR_CLR_RANK2=%u", DYN.derate_temp_limit_intr_clr_rank2[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL7_DERATE_TEMP_LIMIT_INTR_CLR_RANK2_AUX=%s", DYN.derate_temp_limit_intr_clr_rank2[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL7_DERATE_TEMP_LIMIT_INTR_CLR_RANK3=%u", DYN.derate_temp_limit_intr_clr_rank3[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL7_DERATE_TEMP_LIMIT_INTR_CLR_RANK3_AUX=%s", DYN.derate_temp_limit_intr_clr_rank3[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATEDBGCTL_DBG_MR4_GRP_SEL=%u", STATIC.dbg_mr4_grp_sel[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATEDBGCTL_DBG_MR4_RANK_SEL=%u", STATIC.dbg_mr4_rank_sel[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PWRCTL_SELFREF_EN=%u", DYN.selfref_en[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PWRCTL_POWERDOWN_EN=%u", DYN.powerdown_en[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PWRCTL_ACTV_PD_EN=%u", DYN.actv_pd_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PWRCTL_ACTV_PD_EN_AUX=%s", DYN.actv_pd_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PWRCTL_EN_DFI_DRAM_CLK_DISABLE=%u", DYN.en_dfi_dram_clk_disable[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_AUX=%s", DYN.en_dfi_dram_clk_disable[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PWRCTL_MPSM_EN=%u", DYN.mpsm_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PWRCTL_MPSM_EN_AUX=%s", DYN.mpsm_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PWRCTL_SELFREF_SW=%u", DYN.selfref_sw[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PWRCTL_SELFREF_SW_AUX=%s", DYN.selfref_sw[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PWRCTL_STAY_IN_SELFREF=%u", DYN.stay_in_selfref[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PWRCTL_STAY_IN_SELFREF_AUX=%s", DYN.stay_in_selfref[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PWRCTL_DIS_CAM_DRAIN_SELFREF=%u", DYN.dis_cam_drain_selfref[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PWRCTL_DIS_CAM_DRAIN_SELFREF_AUX=%s", DYN.dis_cam_drain_selfref[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PWRCTL_LPDDR4_SR_ALLOWED=%u", DYN.lpddr4_sr_allowed[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PWRCTL_LPDDR4_SR_ALLOWED_AUX=%s", DYN.lpddr4_sr_allowed[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PWRCTL_DSM_EN=%u", DYN.dsm_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PWRCTL_DSM_EN_AUX=%s", DYN.dsm_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PWRCTL_MPSM_PD_EN=%u", DYN.mpsm_pd_en[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PWRCTL_MPSM_DEEP_PD_EN=%u", DYN.mpsm_deep_pd_en[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWLPCTL_HW_LP_EN=%u", DYN.hw_lp_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWLPCTL_HW_LP_EN_AUX=%s", DYN.hw_lp_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWLPCTL_HW_LP_EXIT_IDLE_EN=%u", STATIC.hw_lp_exit_idle_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWLPCTL_HW_LP_EXIT_IDLE_EN_AUX=%s", STATIC.hw_lp_exit_idle_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWLPCTL_HW_LP_CTRL=%u", STATIC.hw_lp_ctrl[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWLPCTL_HW_LP_CTRL_AUX=%s", STATIC.hw_lp_ctrl[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWLPCTL_HW_LP_ACCEPT_WAIT_WINDOW=%u", STATIC.hw_lp_accept_wait_window[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWLPCTL2_CACTIVE_IN_MASK=%u", STATIC.cactive_in_mask[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CLKGATECTL_BSM_CLK_ON=%u", STATIC.bsm_clk_on);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFSHMOD0_REFRESH_BURST=%u", DYN.refresh_burst);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFSHMOD0_AUTO_REFAB_EN=%u", STATIC.auto_refab_en);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFSHMOD0_PER_BANK_REFRESH=%u", STATIC.per_bank_refresh);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFSHMOD0_PER_BANK_REFRESH_AUX=%s", STATIC.per_bank_refresh ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFSHMOD0_PER_BANK_REFRESH_OPT_EN=%u", STATIC.per_bank_refresh_opt_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFSHMOD0_PER_BANK_REFRESH_OPT_EN_AUX=%s", STATIC.per_bank_refresh_opt_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFSHMOD0_REFRESH_BURST_2X=%u", DYN.refresh_burst_2x);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFSHMOD0_MIXED_REFSB_HI_THR=%u", DYN.mixed_refsb_hi_thr);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFSHMOD0_FIXED_CRIT_REFPB_BANK_EN=%u", STATIC.fixed_crit_refpb_bank_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFSHMOD0_FIXED_CRIT_REFPB_BANK_EN_AUX=%s", STATIC.fixed_crit_refpb_bank_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFSHMOD1_SAME_BANK_REFRESH=%u", QDYN.same_bank_refresh);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFSHMOD1_TCR_REFAB_THR=%u", QDYN.tcr_refab_thr);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFSHMOD1_FGR_MODE=%u", QDYN.fgr_mode);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFSHCTL0_DIS_AUTO_REFRESH=%u", DYN.dis_auto_refresh);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFSHCTL0_DIS_AUTO_REFRESH_AUX=%s", DYN.dis_auto_refresh ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFSHCTL0_REFRESH_UPDATE_LEVEL=%u", DYN.refresh_update_level);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFSHCTL0_REFRESH_UPDATE_LEVEL_AUX=%s", DYN.refresh_update_level ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFSHCTL0_REF_3DS_BURST_LIMIT_EN=%u", QDYN.ref_3ds_burst_limit_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFSHCTL0_REF_3DS_BURST_LIMIT_EN_AUX=%s", QDYN.ref_3ds_burst_limit_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFSHCTL0_REF_3DS_BURST_LIMIT_THR=%u", QDYN.ref_3ds_burst_limit_thr);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFSHCTL0_RANK_DIS_REFRESH=%u", STATIC.rank_dis_refresh);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFMMOD0_RFM_EN=%u", QDYN.rfm_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFMMOD0_RFM_EN_AUX=%s", QDYN.rfm_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFMMOD0_RFMSBC=%u", STATIC.rfmsbc);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFMMOD0_RFMSBC_AUX=%s", STATIC.rfmsbc ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFMMOD0_RAAIMT=%u", QDYN.raaimt);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFMMOD0_RAAMULT=%u", QDYN.raamult);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFMMOD0_RAADEC=%u", QDYN.raadec);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFMMOD0_RFMTH_RM_THR=%u", QDYN.rfmth_rm_thr);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFMMOD1_INIT_RAA_CNT=%u", DYN.init_raa_cnt);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFMCTL_DBG_RAA_RANK=%u", DYN.dbg_raa_rank);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFMCTL_DBG_RAA_BG_BANK=%u", DYN.dbg_raa_bg_bank);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ZQCTL0_DIS_MPSMX_ZQCL=%u", STATIC.dis_mpsmx_zqcl);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ZQCTL0_DIS_MPSMX_ZQCL_AUX=%s", STATIC.dis_mpsmx_zqcl ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ZQCTL0_ZQ_RESISTOR_SHARED=%u", STATIC.zq_resistor_shared);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ZQCTL0_ZQ_RESISTOR_SHARED_AUX=%s", STATIC.zq_resistor_shared ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ZQCTL0_DIS_AUTO_ZQ=%u", DYN.dis_auto_zq);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ZQCTL0_DIS_AUTO_ZQ_AUX=%s", DYN.dis_auto_zq ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ZQCTL1_ZQ_RESET=%u", DYN.zq_reset[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ZQCTL1_ZQ_RESET_AUX=%s", DYN.zq_reset[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ZQCTL2_DIS_SRX_ZQCL=%u", QDYN.dis_srx_zqcl);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ZQCTL2_DIS_SRX_ZQCL_AUX=%s", QDYN.dis_srx_zqcl ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ZQCTL2_DIS_SRX_ZQCL_HWFFC=%u", QDYN.dis_srx_zqcl_hwffc);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ZQCTL2_DIS_SRX_ZQCL_HWFFC_AUX=%s", QDYN.dis_srx_zqcl_hwffc ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQSOSCRUNTIME_DQSOSC_RUNTIME=%u", QDYN.dqsosc_runtime);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQSOSCRUNTIME_WCK2DQO_RUNTIME=%u", QDYN.wck2dqo_runtime);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQSOSCCFG0_DIS_DQSOSC_SRX=%u", QDYN.dis_dqsosc_srx);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQSOSCCFG0_DIS_DQSOSC_SRX_AUX=%s", QDYN.dis_dqsosc_srx ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQSOSCTMG0_T_OSCS=%u", QDYN.t_oscs);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQSOSCTMG0_T_TRKCALCCUR=%u", STATIC.t_trkcalccur);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_DIS_OPT_WRECC_COLLISION_FLUSH=%u", QDYN.dis_opt_wrecc_collision_flush);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_DIS_OPT_WRECC_COLLISION_FLUSH_AUX=%s", QDYN.dis_opt_wrecc_collision_flush ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_PREFER_WRITE=%u", STATIC.prefer_write);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_PREFER_WRITE_AUX=%s", STATIC.prefer_write ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_PAGECLOSE=%u", QDYN.pageclose);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_PAGECLOSE_AUX=%s", QDYN.pageclose ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_RDWR_SWITCH_POLICY_SEL=%u", QDYN.rdwr_switch_policy_sel);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_RDWR_SWITCH_POLICY_SEL_AUX=%s", QDYN.rdwr_switch_policy_sel ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_OPT_WRCAM_FILL_LEVEL=%u", QDYN.opt_wrcam_fill_level);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_OPT_WRCAM_FILL_LEVEL_AUX=%s", QDYN.opt_wrcam_fill_level ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_DIS_OPT_NTT_BY_ACT=%u", QDYN.dis_opt_ntt_by_act);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_DIS_OPT_NTT_BY_ACT_AUX=%s", QDYN.dis_opt_ntt_by_act ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_DIS_OPT_NTT_BY_PRE=%u", QDYN.dis_opt_ntt_by_pre);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_DIS_OPT_NTT_BY_PRE_AUX=%s", QDYN.dis_opt_ntt_by_pre ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_AUTOPRE_RMW=%u", QDYN.autopre_rmw);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_AUTOPRE_RMW_AUX=%s", QDYN.autopre_rmw ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_LPR_NUM_ENTRIES=%u", QDYN.lpr_num_entries);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_LPDDR4_OPT_ACT_TIMING=%u", STATIC.lpddr4_opt_act_timing);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_LPDDR4_OPT_ACT_TIMING_AUX=%s", STATIC.lpddr4_opt_act_timing ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_LPDDR5_OPT_ACT_TIMING=%u", STATIC.lpddr5_opt_act_timing);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_LPDDR5_OPT_ACT_TIMING_AUX=%s", STATIC.lpddr5_opt_act_timing ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_W_STARVE_FREE_RUNNING=%u", QDYN.w_starve_free_running);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_W_STARVE_FREE_RUNNING_AUX=%s", QDYN.w_starve_free_running ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_DIS_PREFER_COL_BY_ACT=%u", QDYN.dis_prefer_col_by_act);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_DIS_PREFER_COL_BY_ACT_AUX=%s", QDYN.dis_prefer_col_by_act ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_DIS_PREFER_COL_BY_PRE=%u", QDYN.dis_prefer_col_by_pre);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_DIS_PREFER_COL_BY_PRE_AUX=%s", QDYN.dis_prefer_col_by_pre ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_OPT_ACT_LAT=%u", QDYN.opt_act_lat);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_OPT_ACT_LAT_AUX=%s", QDYN.opt_act_lat ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_EN_COUNT_EVERY_WR=%u", STATIC.en_count_every_wr);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_EN_COUNT_EVERY_WR_AUX=%s", STATIC.en_count_every_wr ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_PREFER_READ=%u", QDYN.prefer_read);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_PREFER_READ_AUX=%s", QDYN.prefer_read ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_DIS_SPECULATIVE_ACT=%u", QDYN.dis_speculative_act);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_DIS_SPECULATIVE_ACT_AUX=%s", QDYN.dis_speculative_act ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_OPT_VPRW_SCH=%u", QDYN.opt_vprw_sch);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_OPT_VPRW_SCH_AUX=%s", QDYN.opt_vprw_sch ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED1_DELAY_SWITCH_WRITE=%u", QDYN.delay_switch_write);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED1_VISIBLE_WINDOW_LIMIT_WR=%u", QDYN.visible_window_limit_wr);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED1_VISIBLE_WINDOW_LIMIT_RD=%u", QDYN.visible_window_limit_rd);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED1_PAGE_HIT_LIMIT_WR=%u", QDYN.page_hit_limit_wr);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED1_PAGE_HIT_LIMIT_RD=%u", QDYN.page_hit_limit_rd);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED1_OPT_HIT_GT_HPR=%u", QDYN.opt_hit_gt_hpr);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED1_OPT_HIT_GT_HPR_AUX=%s", QDYN.opt_hit_gt_hpr ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED2_DYN_BSM_MODE=%u", STATIC.dyn_bsm_mode);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED2_DYN_BSM_MODE_AUX=%s", STATIC.dyn_bsm_mode ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED2_MAX_NUM_ALLOC_BSM_CLR=%u", DYN.max_num_alloc_bsm_clr);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED2_MAX_NUM_ALLOC_BSM_CLR_AUX=%s", DYN.max_num_alloc_bsm_clr ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED2_MAX_NUM_UNALLOC_ENTRIES_CLR=%u", DYN.max_num_unalloc_entries_clr);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED2_MAX_NUM_UNALLOC_ENTRIES_CLR_AUX=%s", DYN.max_num_unalloc_entries_clr ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED2_BANK_HIT_LIMIT=%u", STATIC.bank_hit_limit);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED2_DEALLOC_BSM_THR=%u", STATIC.dealloc_bsm_thr);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED2_DEALLOC_NUM_BSM_M1=%u", STATIC.dealloc_num_bsm_m1);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED3_WRCAM_LOWTHRESH=%u", QDYN.wrcam_lowthresh);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED3_WRCAM_HIGHTHRESH=%u", QDYN.wrcam_highthresh);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED3_WR_PGHIT_NUM_THRESH=%u", QDYN.wr_pghit_num_thresh);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED3_RD_PGHIT_NUM_THRESH=%u", QDYN.rd_pghit_num_thresh);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED4_RD_ACT_IDLE_GAP=%u", STATIC.rd_act_idle_gap);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED4_WR_ACT_IDLE_GAP=%u", STATIC.wr_act_idle_gap);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED4_RD_PAGE_EXP_CYCLES=%u", QDYN.rd_page_exp_cycles);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED4_WR_PAGE_EXP_CYCLES=%u", QDYN.wr_page_exp_cycles);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED5_WRECC_CAM_LOWTHRESH=%u", QDYN.wrecc_cam_lowthresh);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED5_WRECC_CAM_HIGHTHRESH=%u", QDYN.wrecc_cam_highthresh);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED5_DIS_OPT_LOADED_WRECC_CAM_FILL_LEVEL=%u", QDYN.dis_opt_loaded_wrecc_cam_fill_level);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED5_DIS_OPT_LOADED_WRECC_CAM_FILL_LEVEL_AUX=%s", QDYN.dis_opt_loaded_wrecc_cam_fill_level ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED5_DIS_OPT_VALID_WRECC_CAM_FILL_LEVEL=%u", QDYN.dis_opt_valid_wrecc_cam_fill_level);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED5_DIS_OPT_VALID_WRECC_CAM_FILL_LEVEL_AUX=%s", QDYN.dis_opt_valid_wrecc_cam_fill_level ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCCTL_HWFFC_EN=%u", DYN.hwffc_en);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCCTL_HWFFC_ODT_EN=%u", STATIC.hwffc_odt_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCCTL_HWFFC_ODT_EN_AUX=%s", STATIC.hwffc_odt_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCCTL_HWFFC_VREF_EN=%u", STATIC.hwffc_vref_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCCTL_HWFFC_VREF_EN_AUX=%s", STATIC.hwffc_vref_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCCTL_INIT_FSP=%u", STATIC.init_fsp);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCCTL_INIT_FSP_AUX=%s", STATIC.init_fsp ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCCTL_INIT_VRCG=%u", STATIC.init_vrcg);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCCTL_INIT_VRCG_AUX=%s", STATIC.init_vrcg ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCCTL_TARGET_VRCG=%u", STATIC.target_vrcg);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCCTL_TARGET_VRCG_AUX=%s", STATIC.target_vrcg ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCCTL_CKE_POWER_DOWN_MODE=%u", STATIC.cke_power_down_mode);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCCTL_CKE_POWER_DOWN_MODE_AUX=%s", STATIC.cke_power_down_mode ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCCTL_POWER_SAVING_CTRL_WORD=%u", STATIC.power_saving_ctrl_word);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCCTL_CTRL_WORD_NUM=%u", STATIC.ctrl_word_num);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCCTL_SKIP_MRW_ODTVREF=%u", STATIC.skip_mrw_odtvref);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCCTL_SKIP_MRW_ODTVREF_AUX=%s", STATIC.skip_mrw_odtvref ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCCTL_SKIP_ZQ_STOP_START=%u", STATIC.skip_zq_stop_start);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCCTL_SKIP_ZQ_STOP_START_AUX=%s", STATIC.skip_zq_stop_start ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCCTL_ZQ_INTERVAL=%u", STATIC.zq_interval);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCCTL_HWFFC_MODE=%u", STATIC.hwffc_mode);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCCTL_HWFFC_MODE_AUX=%s", STATIC.hwffc_mode ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFC_MRWBUF_CTRL0_HWFFC_MRWBUF_ADDR=%u", DYN.hwffc_mrwbuf_addr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFC_MRWBUF_CTRL0_HWFFC_MRWBUF_SELECT=%u", DYN.hwffc_mrwbuf_select[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFC_MRWBUF_CTRL0_HWFFC_MRWBUF_RW_TYPE=%u", DYN.hwffc_mrwbuf_rw_type[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFC_MRWBUF_CTRL0_HWFFC_MRWBUF_RW_TYPE_AUX=%s", DYN.hwffc_mrwbuf_rw_type[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFC_MRWBUF_CTRL0_HWFFC_MRWBUF_RW_START=%u", DYN.hwffc_mrwbuf_rw_start[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFC_MRWBUF_CTRL0_HWFFC_MRWBUF_RW_START_AUX=%s", DYN.hwffc_mrwbuf_rw_start[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFC_MRWBUF_CTRL1_HWFFC_MRWBUF_WDATA=%u", DYN.hwffc_mrwbuf_wdata[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQMAP0_DQ_NIBBLE_MAP_0_3=%u", STATIC.dq_nibble_map_0_3);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQMAP0_DQ_NIBBLE_MAP_4_7=%u", STATIC.dq_nibble_map_4_7);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQMAP0_DQ_NIBBLE_MAP_8_11=%u", STATIC.dq_nibble_map_8_11);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQMAP0_DQ_NIBBLE_MAP_12_15=%u", STATIC.dq_nibble_map_12_15);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQMAP1_DQ_NIBBLE_MAP_16_19=%u", STATIC.dq_nibble_map_16_19);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQMAP1_DQ_NIBBLE_MAP_20_23=%u", STATIC.dq_nibble_map_20_23);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQMAP1_DQ_NIBBLE_MAP_24_27=%u", STATIC.dq_nibble_map_24_27);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQMAP1_DQ_NIBBLE_MAP_28_31=%u", STATIC.dq_nibble_map_28_31);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQMAP2_DQ_NIBBLE_MAP_32_35=%u", STATIC.dq_nibble_map_32_35);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQMAP2_DQ_NIBBLE_MAP_36_39=%u", STATIC.dq_nibble_map_36_39);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQMAP2_DQ_NIBBLE_MAP_40_43=%u", STATIC.dq_nibble_map_40_43);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQMAP2_DQ_NIBBLE_MAP_44_47=%u", STATIC.dq_nibble_map_44_47);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQMAP3_DQ_NIBBLE_MAP_48_51=%u", STATIC.dq_nibble_map_48_51);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQMAP3_DQ_NIBBLE_MAP_52_55=%u", STATIC.dq_nibble_map_52_55);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQMAP3_DQ_NIBBLE_MAP_56_59=%u", STATIC.dq_nibble_map_56_59);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQMAP3_DQ_NIBBLE_MAP_60_63=%u", STATIC.dq_nibble_map_60_63);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQMAP4_DQ_NIBBLE_MAP_CB_0_3=%u", STATIC.dq_nibble_map_cb_0_3);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQMAP4_DQ_NIBBLE_MAP_CB_4_7=%u", STATIC.dq_nibble_map_cb_4_7);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQMAP4_DQ_NIBBLE_MAP_CB_8_11=%u", STATIC.dq_nibble_map_cb_8_11);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQMAP4_DQ_NIBBLE_MAP_CB_12_15=%u", STATIC.dq_nibble_map_cb_12_15);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQMAP5_DIS_DQ_RANK_SWAP=%u", STATIC.dis_dq_rank_swap);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQMAP5_DIS_DQ_RANK_SWAP_AUX=%s", STATIC.dis_dq_rank_swap ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFILPCFG0_DFI_LP_EN_PD=%u", STATIC.dfi_lp_en_pd);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFILPCFG0_DFI_LP_EN_PD_AUX=%s", STATIC.dfi_lp_en_pd ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFILPCFG0_DFI_LP_EN_SR=%u", STATIC.dfi_lp_en_sr);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFILPCFG0_DFI_LP_EN_SR_AUX=%s", STATIC.dfi_lp_en_sr ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFILPCFG0_DFI_LP_EN_DSM=%u", STATIC.dfi_lp_en_dsm);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFILPCFG0_DFI_LP_EN_DSM_AUX=%s", STATIC.dfi_lp_en_dsm ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFILPCFG0_DFI_LP_EN_MPSM=%u", STATIC.dfi_lp_en_mpsm);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFILPCFG0_DFI_LP_EN_MPSM_AUX=%s", STATIC.dfi_lp_en_mpsm ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFILPCFG0_DFI_LP_EN_DATA=%u", STATIC.dfi_lp_en_data);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFILPCFG0_DFI_LP_EN_DATA_AUX=%s", STATIC.dfi_lp_en_data ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFILPCFG0_DFI_LP_DATA_REQ_EN=%u", STATIC.dfi_lp_data_req_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFILPCFG0_DFI_LP_DATA_REQ_EN_AUX=%s", STATIC.dfi_lp_data_req_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFILPCFG0_DFI_LP_EXTRA_GAP=%u", STATIC.dfi_lp_extra_gap);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFILPCFG0_EXTRA_GAP_FOR_DFI_LP_DATA=%u", STATIC.extra_gap_for_dfi_lp_data);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIUPD0_DFI_PHYUPD_EN=%u", STATIC.dfi_phyupd_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIUPD0_DFI_PHYUPD_EN_AUX=%s", STATIC.dfi_phyupd_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIUPD0_CTRLUPD_PRE_SRX=%u", STATIC.ctrlupd_pre_srx);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIUPD0_CTRLUPD_PRE_SRX_AUX=%s", STATIC.ctrlupd_pre_srx ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIUPD0_DIS_AUTO_CTRLUPD_SRX=%u", QDYN.dis_auto_ctrlupd_srx);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIUPD0_DIS_AUTO_CTRLUPD_SRX_AUX=%s", QDYN.dis_auto_ctrlupd_srx ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIUPD0_DIS_AUTO_CTRLUPD=%u", QDYN.dis_auto_ctrlupd);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIUPD0_DIS_AUTO_CTRLUPD_AUX=%s", QDYN.dis_auto_ctrlupd ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIUPD1_DFI_PHYUPD_TYPE0_WAIT_IDLE=%u", STATIC.dfi_phyupd_type0_wait_idle);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIUPD1_DFI_PHYUPD_TYPE0_WAIT_IDLE_AUX=%s", STATIC.dfi_phyupd_type0_wait_idle ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIUPD1_DFI_PHYUPD_TYPE1_WAIT_IDLE=%u", STATIC.dfi_phyupd_type1_wait_idle);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIUPD1_DFI_PHYUPD_TYPE1_WAIT_IDLE_AUX=%s", STATIC.dfi_phyupd_type1_wait_idle ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIUPD1_DFI_PHYUPD_TYPE2_WAIT_IDLE=%u", STATIC.dfi_phyupd_type2_wait_idle);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIUPD1_DFI_PHYUPD_TYPE2_WAIT_IDLE_AUX=%s", STATIC.dfi_phyupd_type2_wait_idle ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIUPD1_DFI_PHYUPD_TYPE3_WAIT_IDLE=%u", STATIC.dfi_phyupd_type3_wait_idle);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIUPD1_DFI_PHYUPD_TYPE3_WAIT_IDLE_AUX=%s", STATIC.dfi_phyupd_type3_wait_idle ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIMISC_DFI_INIT_COMPLETE_EN=%u", QDYN.dfi_init_complete_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIMISC_DFI_INIT_COMPLETE_EN_AUX=%s", QDYN.dfi_init_complete_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIMISC_PHY_DBI_MODE=%u", STATIC.phy_dbi_mode);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIMISC_PHY_DBI_MODE_AUX=%s", STATIC.phy_dbi_mode ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIMISC_DFI_DATA_CS_POLARITY=%u", STATIC.dfi_data_cs_polarity);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIMISC_DFI_DATA_CS_POLARITY_AUX=%s", STATIC.dfi_data_cs_polarity ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIMISC_SHARE_DFI_DRAM_CLK_DISABLE=%u", STATIC.share_dfi_dram_clk_disable);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIMISC_SHARE_DFI_DRAM_CLK_DISABLE_AUX=%s", STATIC.share_dfi_dram_clk_disable ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIMISC_DFI_RESET_N=%u", QDYN.dfi_reset_n);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIMISC_DFI_RESET_N_AUX=%s", QDYN.dfi_reset_n ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIMISC_DFI_INIT_START=%u", QDYN.dfi_init_start);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIMISC_DFI_INIT_START_AUX=%s", QDYN.dfi_init_start ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIMISC_DIS_DYN_ADR_TRI=%u", QDYN.dis_dyn_adr_tri);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIMISC_DIS_DYN_ADR_TRI_AUX=%s", QDYN.dis_dyn_adr_tri ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIMISC_LP_OPTIMIZED_WRITE=%u", QDYN.lp_optimized_write);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIMISC_LP_OPTIMIZED_WRITE_AUX=%s", QDYN.lp_optimized_write ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIMISC_DFI_FREQUENCY=%u", QDYN.dfi_frequency);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIMISC_DFI_FREQ_FSP=%u", DYN.dfi_freq_fsp);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIMISC_DFI_CHANNEL_MODE=%u", STATIC.dfi_channel_mode);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIPHYMSTR_DFI_PHYMSTR_EN=%u", STATIC.dfi_phymstr_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIPHYMSTR_DFI_PHYMSTR_EN_AUX=%s", STATIC.dfi_phymstr_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIPHYMSTR_DFI_PHYMSTR_BLK_REF_X32=%u", STATIC.dfi_phymstr_blk_ref_x32);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFI0MSGCTL0_DFI0_CTRLMSG_DATA=%u", DYN.dfi0_ctrlmsg_data[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFI0MSGCTL0_DFI0_CTRLMSG_CMD=%u", DYN.dfi0_ctrlmsg_cmd[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFI0MSGCTL0_DFI0_CTRLMSG_TOUT_CLR=%u", DYN.dfi0_ctrlmsg_tout_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFI0MSGCTL0_DFI0_CTRLMSG_TOUT_CLR_AUX=%s", DYN.dfi0_ctrlmsg_tout_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFI0MSGCTL0_DFI0_CTRLMSG_REQ=%u", DYN.dfi0_ctrlmsg_req[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFI0MSGCTL0_DFI0_CTRLMSG_REQ_AUX=%s", DYN.dfi0_ctrlmsg_req[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFISBINTRPTCFG_DFI_SIDEBAND_TIMER_ERR_INTR_EN=%u", DYN.dfi_sideband_timer_err_intr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFISBINTRPTCFG_DFI_SIDEBAND_TIMER_ERR_INTR_EN_AUX=%s", DYN.dfi_sideband_timer_err_intr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFISBINTRPTCFG_DFI_SIDEBAND_TIMER_ERR_INTR_CLR=%u", DYN.dfi_sideband_timer_err_intr_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFISBINTRPTCFG_DFI_SIDEBAND_TIMER_ERR_INTR_CLR_AUX=%s", DYN.dfi_sideband_timer_err_intr_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFISBINTRPTCFG_DFI_SIDEBAND_TIMER_ERR_INTR_FORCE=%u", DYN.dfi_sideband_timer_err_intr_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFISBINTRPTCFG_DFI_SIDEBAND_TIMER_ERR_INTR_FORCE_AUX=%s", DYN.dfi_sideband_timer_err_intr_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFISBPOISONCFG_DFI_TCTRLUPD_MIN_POISON_ERR_INJ=%u", QDYN.dfi_tctrlupd_min_poison_err_inj[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFISBPOISONCFG_DFI_TCTRLUPD_MIN_POISON_ERR_INJ_AUX=%s", QDYN.dfi_tctrlupd_min_poison_err_inj[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFISBPOISONCFG_DFI_TCTRLUPD_MAX_POISON_ERR_INJ=%u", QDYN.dfi_tctrlupd_max_poison_err_inj[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFISBPOISONCFG_DFI_TCTRLUPD_MAX_POISON_ERR_INJ_AUX=%s", QDYN.dfi_tctrlupd_max_poison_err_inj[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFISBPOISONCFG_DFI_TINIT_START_POISON_ERR_INJ=%u", QDYN.dfi_tinit_start_poison_err_inj[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFISBPOISONCFG_DFI_TINIT_START_POISON_ERR_INJ_AUX=%s", QDYN.dfi_tinit_start_poison_err_inj[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFISBPOISONCFG_DFI_TINIT_COMPLETE_POISON_ERR_INJ=%u", QDYN.dfi_tinit_complete_poison_err_inj[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFISBPOISONCFG_DFI_TINIT_COMPLETE_POISON_ERR_INJ_AUX=%s", QDYN.dfi_tinit_complete_poison_err_inj[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFISBPOISONCFG_DFI_TLP_CTRL_RESP_POISON_ERR_INJ=%u", QDYN.dfi_tlp_ctrl_resp_poison_err_inj[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFISBPOISONCFG_DFI_TLP_CTRL_RESP_POISON_ERR_INJ_AUX=%s", QDYN.dfi_tlp_ctrl_resp_poison_err_inj[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFISBPOISONCFG_DFI_TLP_DATA_RESP_POISON_ERR_INJ=%u", QDYN.dfi_tlp_data_resp_poison_err_inj[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFISBPOISONCFG_DFI_TLP_DATA_RESP_POISON_ERR_INJ_AUX=%s", QDYN.dfi_tlp_data_resp_poison_err_inj[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFISBPOISONCFG_DFI_TLP_CTRL_WAKEUP_POISON_ERR_INJ=%u", QDYN.dfi_tlp_ctrl_wakeup_poison_err_inj[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFISBPOISONCFG_DFI_TLP_CTRL_WAKEUP_POISON_ERR_INJ_AUX=%s", QDYN.dfi_tlp_ctrl_wakeup_poison_err_inj[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFISBPOISONCFG_DFI_TLP_DATA_WAKEUP_POISON_ERR_INJ=%u", QDYN.dfi_tlp_data_wakeup_poison_err_inj[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFISBPOISONCFG_DFI_TLP_DATA_WAKEUP_POISON_ERR_INJ_AUX=%s", QDYN.dfi_tlp_data_wakeup_poison_err_inj[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFISBPOISONCFG_DFI_TCTRLUPD_MIN_POISON_MARGIN=%u", QDYN.dfi_tctrlupd_min_poison_margin[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFISBPOISONCFG_DFI_TINIT_START_POISON_MARGIN=%u", QDYN.dfi_tinit_start_poison_margin[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFISBPOISONCFG_DFI_TLP_CTRL_RESP_POISON_MARGIN=%u", QDYN.dfi_tlp_ctrl_resp_poison_margin[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFISBPOISONCFG_DFI_TLP_DATA_RESP_POISON_MARGIN=%u", QDYN.dfi_tlp_data_resp_poison_margin[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIERRINTRPTCFG_DFI_ERROR_INTR_EN=%u", DYN.dfi_error_intr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIERRINTRPTCFG_DFI_ERROR_INTR_EN_AUX=%s", DYN.dfi_error_intr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIERRINTRPTCFG_DFI_ERROR_INTR_CLR=%u", DYN.dfi_error_intr_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIERRINTRPTCFG_DFI_ERROR_INTR_CLR_AUX=%s", DYN.dfi_error_intr_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIERRINTRPTCFG_DFI_ERROR_INTR_FORCE=%u", DYN.dfi_error_intr_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIERRINTRPTCFG_DFI_ERROR_INTR_FORCE_AUX=%s", DYN.dfi_error_intr_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_POISONCFG_WR_POISON_SLVERR_EN=%u", DYN.wr_poison_slverr_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_POISONCFG_WR_POISON_SLVERR_EN_AUX=%s", DYN.wr_poison_slverr_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_POISONCFG_WR_POISON_INTR_EN=%u", DYN.wr_poison_intr_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_POISONCFG_WR_POISON_INTR_EN_AUX=%s", DYN.wr_poison_intr_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_POISONCFG_WR_POISON_INTR_CLR=%u", DYN.wr_poison_intr_clr);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_POISONCFG_WR_POISON_INTR_CLR_AUX=%s", DYN.wr_poison_intr_clr ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_POISONCFG_RD_POISON_SLVERR_EN=%u", DYN.rd_poison_slverr_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_POISONCFG_RD_POISON_SLVERR_EN_AUX=%s", DYN.rd_poison_slverr_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_POISONCFG_RD_POISON_INTR_EN=%u", DYN.rd_poison_intr_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_POISONCFG_RD_POISON_INTR_EN_AUX=%s", DYN.rd_poison_intr_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_POISONCFG_RD_POISON_INTR_CLR=%u", DYN.rd_poison_intr_clr);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_POISONCFG_RD_POISON_INTR_CLR_AUX=%s", DYN.rd_poison_intr_clr ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG0_ECC_MODE=%u", STATIC.ecc_mode);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG0_TEST_MODE=%u", STATIC.test_mode);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG0_TEST_MODE_AUX=%s", STATIC.test_mode ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG0_ECC_TYPE=%u", STATIC.ecc_type);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG0_ECC_AP_EN=%u", STATIC.ecc_ap_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG0_ECC_AP_EN_AUX=%s", STATIC.ecc_ap_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG0_ECC_REGION_REMAP_EN=%u", STATIC.ecc_region_remap_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG0_ECC_REGION_REMAP_EN_AUX=%s", STATIC.ecc_region_remap_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG0_ECC_REGION_MAP=%u", QDYN.ecc_region_map);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32=%u", QDYN.blk_channel_idle_time_x32);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG0_ECC_AP_ERR_THRESHOLD=%u", STATIC.ecc_ap_err_threshold);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG0_ECC_REGION_MAP_OTHER=%u", STATIC.ecc_region_map_other);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG0_ECC_REGION_MAP_OTHER_AUX=%s", STATIC.ecc_region_map_other ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG0_ECC_REGION_MAP_GRANU=%u", STATIC.ecc_region_map_granu);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG1_DATA_POISON_EN=%u", QDYN.data_poison_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG1_DATA_POISON_EN_AUX=%s", QDYN.data_poison_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG1_DATA_POISON_BIT=%u", QDYN.data_poison_bit);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG1_DATA_POISON_BIT_AUX=%s", QDYN.data_poison_bit ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG1_POISON_CHIP_EN=%u", QDYN.poison_chip_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG1_POISON_CHIP_EN_AUX=%s", QDYN.poison_chip_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG1_ECC_AP_MODE=%u", STATIC.ecc_ap_mode);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG1_ECC_AP_MODE_AUX=%s", STATIC.ecc_ap_mode ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG1_ECC_REGION_PARITY_LOCK=%u", QDYN.ecc_region_parity_lock);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG1_ECC_REGION_PARITY_LOCK_AUX=%s", QDYN.ecc_region_parity_lock ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG1_ECC_REGION_WASTE_LOCK=%u", QDYN.ecc_region_waste_lock);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG1_ECC_REGION_WASTE_LOCK_AUX=%s", QDYN.ecc_region_waste_lock ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG1_MED_ECC_EN=%u", STATIC.med_ecc_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG1_MED_ECC_EN_AUX=%s", STATIC.med_ecc_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM=%u", STATIC.blk_channel_active_term);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM_AUX=%s", STATIC.blk_channel_active_term ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG1_ACTIVE_BLK_CHANNEL=%u", QDYN.active_blk_channel);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG1_POISON_ADVECC_KBD=%u", QDYN.poison_advecc_kbd);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG1_POISON_ADVECC_KBD_AUX=%s", QDYN.poison_advecc_kbd ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG1_POISON_NUM_DFI_BEAT=%u", QDYN.poison_num_dfi_beat);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG1_PROP_RD_ECC_ERR=%u", QDYN.prop_rd_ecc_err);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_CORRECTED_ERR_CLR=%u", DYN.ecc_corrected_err_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_CORRECTED_ERR_CLR_AUX=%s", DYN.ecc_corrected_err_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_UNCORRECTED_ERR_CLR=%u", DYN.ecc_uncorrected_err_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_UNCORRECTED_ERR_CLR_AUX=%s", DYN.ecc_uncorrected_err_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_CORR_ERR_CNT_CLR=%u", DYN.ecc_corr_err_cnt_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_CORR_ERR_CNT_CLR_AUX=%s", DYN.ecc_corr_err_cnt_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_UNCORR_ERR_CNT_CLR=%u", DYN.ecc_uncorr_err_cnt_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_UNCORR_ERR_CNT_CLR_AUX=%s", DYN.ecc_uncorr_err_cnt_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_AP_ERR_INTR_CLR=%u", DYN.ecc_ap_err_intr_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_AP_ERR_INTR_CLR_AUX=%s", DYN.ecc_ap_err_intr_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_CORRECTED_ERR_INTR_EN=%u", DYN.ecc_corrected_err_intr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_CORRECTED_ERR_INTR_EN_AUX=%s", DYN.ecc_corrected_err_intr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN=%u", DYN.ecc_uncorrected_err_intr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN_AUX=%s", DYN.ecc_uncorrected_err_intr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_AP_ERR_INTR_EN=%u", DYN.ecc_ap_err_intr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_AP_ERR_INTR_EN_AUX=%s", DYN.ecc_ap_err_intr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE=%u", DYN.ecc_corrected_err_intr_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE_AUX=%s", DYN.ecc_corrected_err_intr_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE=%u", DYN.ecc_uncorrected_err_intr_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE_AUX=%s", DYN.ecc_uncorrected_err_intr_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_AP_ERR_INTR_FORCE=%u", DYN.ecc_ap_err_intr_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_AP_ERR_INTR_FORCE_AUX=%s", DYN.ecc_ap_err_intr_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCPOISONADDR0_ECC_POISON_COL=%u", QDYN.ecc_poison_col);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCPOISONADDR0_ECC_POISON_CID=%u", QDYN.ecc_poison_cid);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCPOISONADDR0_ECC_POISON_RANK=%u", QDYN.ecc_poison_rank);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCPOISONADDR1_ECC_POISON_ROW=%u", QDYN.ecc_poison_row);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCPOISONADDR1_ECC_POISON_BANK=%u", QDYN.ecc_poison_bank);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCPOISONADDR1_ECC_POISON_BG=%u", QDYN.ecc_poison_bg);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ADVECCINDEX_ECC_SYNDROME_SEL=%u", QDYN.ecc_syndrome_sel);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ADVECCINDEX_ECC_ERR_SYMBOL_SEL=%u", QDYN.ecc_err_symbol_sel);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ADVECCINDEX_ECC_POISON_BEATS_SEL=%u", QDYN.ecc_poison_beats_sel);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCPOISONPAT0_ECC_POISON_DATA_31_0=%u", QDYN.ecc_poison_data_31_0);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCPOISONPAT1_ECC_POISON_DATA_63_32=%u", QDYN.ecc_poison_data_63_32);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCPOISONPAT2_ECC_POISON_DATA_71_64=%u", QDYN.ecc_poison_data_71_64);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG2_BYPASS_INTERNAL_ECC=%u", STATIC.bypass_internal_ecc);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG2_BYPASS_INTERNAL_ECC_AUX=%s", STATIC.bypass_internal_ecc ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG2_KBD_EN=%u", STATIC.kbd_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG2_KBD_EN_AUX=%s", STATIC.kbd_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG2_DIS_RMW_UE_PROPAGATION=%u", DYN.dis_rmw_ue_propagation);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG2_DIS_RMW_UE_PROPAGATION_AUX=%s", DYN.dis_rmw_ue_propagation ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG2_EAPAR_EN=%u", STATIC.eapar_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG2_EAPAR_EN_AUX=%s", STATIC.eapar_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG2_FLIP_BIT_POS0=%u", QDYN.flip_bit_pos0);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG2_FLIP_BIT_POS1=%u", QDYN.flip_bit_pos1);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_OC_PARITY_EN=%u", QDYN.oc_parity_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_OC_PARITY_EN_AUX=%s", QDYN.oc_parity_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_OC_PARITY_TYPE=%u", QDYN.oc_parity_type[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_OC_PARITY_TYPE_AUX=%s", QDYN.oc_parity_type[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_PAR_WDATA_ERR_INTR_EN=%u", DYN.par_wdata_err_intr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_PAR_WDATA_ERR_INTR_EN_AUX=%s", DYN.par_wdata_err_intr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_PAR_WDATA_SLVERR_EN=%u", QDYN.par_wdata_slverr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_PAR_WDATA_SLVERR_EN_AUX=%s", QDYN.par_wdata_slverr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_PAR_WDATA_ERR_INTR_CLR=%u", DYN.par_wdata_err_intr_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_PAR_WDATA_ERR_INTR_CLR_AUX=%s", DYN.par_wdata_err_intr_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_PAR_WDATA_ERR_INTR_FORCE=%u", DYN.par_wdata_err_intr_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_PAR_WDATA_ERR_INTR_FORCE_AUX=%s", DYN.par_wdata_err_intr_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_PAR_WDATA_AXI_CHECK_BYPASS_EN=%u", QDYN.par_wdata_axi_check_bypass_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_PAR_WDATA_AXI_CHECK_BYPASS_EN_AUX=%s", QDYN.par_wdata_axi_check_bypass_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_PAR_RDATA_SLVERR_EN=%u", QDYN.par_rdata_slverr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_PAR_RDATA_SLVERR_EN_AUX=%s", QDYN.par_rdata_slverr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_PAR_RDATA_ERR_INTR_EN=%u", DYN.par_rdata_err_intr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_PAR_RDATA_ERR_INTR_EN_AUX=%s", DYN.par_rdata_err_intr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_PAR_RDATA_ERR_INTR_CLR=%u", DYN.par_rdata_err_intr_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_PAR_RDATA_ERR_INTR_CLR_AUX=%s", DYN.par_rdata_err_intr_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_PAR_RDATA_ERR_INTR_FORCE=%u", DYN.par_rdata_err_intr_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_PAR_RDATA_ERR_INTR_FORCE_AUX=%s", DYN.par_rdata_err_intr_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_PAR_ADDR_SLVERR_EN=%u", QDYN.par_addr_slverr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_PAR_ADDR_SLVERR_EN_AUX=%s", QDYN.par_addr_slverr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_PAR_WADDR_ERR_INTR_EN=%u", DYN.par_waddr_err_intr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_PAR_WADDR_ERR_INTR_EN_AUX=%s", DYN.par_waddr_err_intr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_PAR_WADDR_ERR_INTR_CLR=%u", DYN.par_waddr_err_intr_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_PAR_WADDR_ERR_INTR_CLR_AUX=%s", DYN.par_waddr_err_intr_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_PAR_RADDR_ERR_INTR_EN=%u", DYN.par_raddr_err_intr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_PAR_RADDR_ERR_INTR_EN_AUX=%s", DYN.par_raddr_err_intr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_PAR_RADDR_ERR_INTR_CLR=%u", DYN.par_raddr_err_intr_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_PAR_RADDR_ERR_INTR_CLR_AUX=%s", DYN.par_raddr_err_intr_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_PAR_WADDR_ERR_INTR_FORCE=%u", DYN.par_waddr_err_intr_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_PAR_WADDR_ERR_INTR_FORCE_AUX=%s", DYN.par_waddr_err_intr_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_PAR_RADDR_ERR_INTR_FORCE=%u", DYN.par_raddr_err_intr_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG0_PAR_RADDR_ERR_INTR_FORCE_AUX=%s", DYN.par_raddr_err_intr_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG1_PAR_POISON_EN=%u", QDYN.par_poison_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG1_PAR_POISON_EN_AUX=%s", QDYN.par_poison_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG1_PAR_POISON_LOC_RD_DFI=%u", QDYN.par_poison_loc_rd_dfi);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG1_PAR_POISON_LOC_RD_DFI_AUX=%s", QDYN.par_poison_loc_rd_dfi ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG1_PAR_POISON_LOC_RD_IECC_TYPE=%u", QDYN.par_poison_loc_rd_iecc_type);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG1_PAR_POISON_LOC_RD_IECC_TYPE_AUX=%s", QDYN.par_poison_loc_rd_iecc_type ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG1_PAR_POISON_LOC_RD_PORT=%u", QDYN.par_poison_loc_rd_port);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG1_PAR_POISON_LOC_WR_PORT=%u", QDYN.par_poison_loc_wr_port);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCPARCFG1_PAR_POISON_BYTE_NUM=%u", QDYN.par_poison_byte_num);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCSAPCFG0_OCSAP_PAR_EN=%u", QDYN.ocsap_par_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCSAPCFG0_OCSAP_PAR_EN_AUX=%s", QDYN.ocsap_par_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCSAPCFG0_OCSAP_POISON_EN=%u", QDYN.ocsap_poison_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCSAPCFG0_OCSAP_POISON_EN_AUX=%s", QDYN.ocsap_poison_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCSAPCFG0_WDATARAM_ADDR_POISON_LOC=%u", QDYN.wdataram_addr_poison_loc);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCSAPCFG0_WDATARAM_ADDR_POISON_LOC_AUX=%s", QDYN.wdataram_addr_poison_loc ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCSAPCFG0_RDATARAM_ADDR_POISON_LOC=%u", QDYN.rdataram_addr_poison_loc);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCSAPCFG0_RDATARAM_ADDR_POISON_LOC_AUX=%s", QDYN.rdataram_addr_poison_loc ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCSAPCFG0_WDATARAM_ADDR_POISON_CTL=%u", QDYN.wdataram_addr_poison_ctl);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCSAPCFG0_RDATARAM_ADDR_POISON_CTL=%u", QDYN.rdataram_addr_poison_ctl);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCSAPCFG0_RDATARAM_ADDR_POISON_PORT=%u", QDYN.rdataram_addr_poison_port);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG0_OCECC_EN=%u", QDYN.ocecc_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG0_OCECC_EN_AUX=%s", QDYN.ocecc_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG0_OCECC_FEC_EN=%u", QDYN.ocecc_fec_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG0_OCECC_FEC_EN_AUX=%s", QDYN.ocecc_fec_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG0_OCECC_UNCORRECTED_ERR_INTR_EN=%u", DYN.ocecc_uncorrected_err_intr_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG0_OCECC_UNCORRECTED_ERR_INTR_EN_AUX=%s", DYN.ocecc_uncorrected_err_intr_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG0_OCECC_WDATA_SLVERR_EN=%u", QDYN.ocecc_wdata_slverr_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG0_OCECC_WDATA_SLVERR_EN_AUX=%s", QDYN.ocecc_wdata_slverr_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG0_OCECC_UNCORRECTED_ERR_INTR_CLR=%u", DYN.ocecc_uncorrected_err_intr_clr);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG0_OCECC_UNCORRECTED_ERR_INTR_CLR_AUX=%s", DYN.ocecc_uncorrected_err_intr_clr ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG0_OCECC_UNCORRECTED_ERR_INTR_FORCE=%u", DYN.ocecc_uncorrected_err_intr_force);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG0_OCECC_UNCORRECTED_ERR_INTR_FORCE_AUX=%s", DYN.ocecc_uncorrected_err_intr_force ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG0_OCECC_CORRECTED_ERR_INTR_EN=%u", DYN.ocecc_corrected_err_intr_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG0_OCECC_CORRECTED_ERR_INTR_EN_AUX=%s", DYN.ocecc_corrected_err_intr_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG0_OCECC_RDATA_SLVERR_EN=%u", QDYN.ocecc_rdata_slverr_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG0_OCECC_RDATA_SLVERR_EN_AUX=%s", QDYN.ocecc_rdata_slverr_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG0_OCECC_CORRECTED_ERR_INTR_CLR=%u", DYN.ocecc_corrected_err_intr_clr);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG0_OCECC_CORRECTED_ERR_INTR_CLR_AUX=%s", DYN.ocecc_corrected_err_intr_clr ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG0_OCECC_CORRECTED_ERR_INTR_FORCE=%u", DYN.ocecc_corrected_err_intr_force);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG0_OCECC_CORRECTED_ERR_INTR_FORCE_AUX=%s", DYN.ocecc_corrected_err_intr_force ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG1_OCECC_POISON_EN=%u", QDYN.ocecc_poison_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG1_OCECC_POISON_EN_AUX=%s", QDYN.ocecc_poison_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_0=%u", QDYN.ocecc_poison_egen_mr_rd_0);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_0_AUX=%s", QDYN.ocecc_poison_egen_mr_rd_0 ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_0_BYTE_NUM=%u", QDYN.ocecc_poison_egen_mr_rd_0_byte_num);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG1_OCECC_POISON_EGEN_XPI_RD_OUT=%u", QDYN.ocecc_poison_egen_xpi_rd_out);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG1_OCECC_POISON_EGEN_XPI_RD_OUT_AUX=%s", QDYN.ocecc_poison_egen_xpi_rd_out ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG1_OCECC_POISON_PORT_NUM=%u", QDYN.ocecc_poison_port_num);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_1=%u", QDYN.ocecc_poison_egen_mr_rd_1);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_1_AUX=%s", QDYN.ocecc_poison_egen_mr_rd_1 ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG1_OCECC_POISON_EGEN_MR_RD_1_BYTE_NUM=%u", QDYN.ocecc_poison_egen_mr_rd_1_byte_num);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG1_OCECC_POISON_EGEN_XPI_RD_0=%u", QDYN.ocecc_poison_egen_xpi_rd_0);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG1_OCECC_POISON_EGEN_XPI_RD_0_AUX=%s", QDYN.ocecc_poison_egen_xpi_rd_0 ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG1_OCECC_POISON_ECC_CORR_UNCORR=%u", QDYN.ocecc_poison_ecc_corr_uncorr);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG1_OCECC_POISON_PGEN_RD=%u", QDYN.ocecc_poison_pgen_rd);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG1_OCECC_POISON_PGEN_RD_AUX=%s", QDYN.ocecc_poison_pgen_rd ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG1_OCECC_POISON_PGEN_MR_WDATA=%u", QDYN.ocecc_poison_pgen_mr_wdata);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG1_OCECC_POISON_PGEN_MR_WDATA_AUX=%s", QDYN.ocecc_poison_pgen_mr_wdata ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG1_OCECC_POISON_PGEN_MR_ECC=%u", QDYN.ocecc_poison_pgen_mr_ecc);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCECCCFG1_OCECC_POISON_PGEN_MR_ECC_AUX=%s", QDYN.ocecc_poison_pgen_mr_ecc ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG_OCCAP_EN=%u", QDYN.occap_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG_OCCAP_EN_AUX=%s", QDYN.occap_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG_OCCAP_ARB_INTR_EN=%u", DYN.occap_arb_intr_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG_OCCAP_ARB_INTR_EN_AUX=%s", DYN.occap_arb_intr_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG_OCCAP_ARB_INTR_CLR=%u", DYN.occap_arb_intr_clr);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG_OCCAP_ARB_INTR_CLR_AUX=%s", DYN.occap_arb_intr_clr ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG_OCCAP_ARB_INTR_FORCE=%u", DYN.occap_arb_intr_force);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG_OCCAP_ARB_INTR_FORCE_AUX=%s", DYN.occap_arb_intr_force ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG_OCCAP_ARB_CMP_POISON_SEQ=%u", DYN.occap_arb_cmp_poison_seq);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG_OCCAP_ARB_CMP_POISON_SEQ_AUX=%s", DYN.occap_arb_cmp_poison_seq ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG_OCCAP_ARB_CMP_POISON_PARALLEL=%u", DYN.occap_arb_cmp_poison_parallel);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG_OCCAP_ARB_CMP_POISON_PARALLEL_AUX=%s", DYN.occap_arb_cmp_poison_parallel ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG_OCCAP_ARB_CMP_POISON_ERR_INJ=%u", DYN.occap_arb_cmp_poison_err_inj);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG_OCCAP_ARB_CMP_POISON_ERR_INJ_AUX=%s", DYN.occap_arb_cmp_poison_err_inj ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG_OCCAP_ARB_RAQ_POISON_EN=%u", DYN.occap_arb_raq_poison_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG_OCCAP_ARB_RAQ_POISON_EN_AUX=%s", DYN.occap_arb_raq_poison_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_EN=%u", DYN.occap_ddrc_data_intr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_EN_AUX=%s", DYN.occap_ddrc_data_intr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_CLR=%u", DYN.occap_ddrc_data_intr_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_CLR_AUX=%s", DYN.occap_ddrc_data_intr_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_FORCE=%u", DYN.occap_ddrc_data_intr_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_FORCE_AUX=%s", DYN.occap_ddrc_data_intr_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_SEQ=%u", DYN.occap_ddrc_data_poison_seq[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_SEQ_AUX=%s", DYN.occap_ddrc_data_poison_seq[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_PARALLEL=%u", DYN.occap_ddrc_data_poison_parallel[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_PARALLEL_AUX=%s", DYN.occap_ddrc_data_poison_parallel[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_ERR_INJ=%u", DYN.occap_ddrc_data_poison_err_inj[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_ERR_INJ_AUX=%s", DYN.occap_ddrc_data_poison_err_inj[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_EN=%u", DYN.occap_ddrc_ctrl_intr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_EN_AUX=%s", DYN.occap_ddrc_ctrl_intr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_CLR=%u", DYN.occap_ddrc_ctrl_intr_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_CLR_AUX=%s", DYN.occap_ddrc_ctrl_intr_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_FORCE=%u", DYN.occap_ddrc_ctrl_intr_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_FORCE_AUX=%s", DYN.occap_ddrc_ctrl_intr_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_SEQ=%u", DYN.occap_ddrc_ctrl_poison_seq[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_SEQ_AUX=%s", DYN.occap_ddrc_ctrl_poison_seq[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_PARALLEL=%u", DYN.occap_ddrc_ctrl_poison_parallel[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_PARALLEL_AUX=%s", DYN.occap_ddrc_ctrl_poison_parallel[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_ERR_INJ=%u", DYN.occap_ddrc_ctrl_poison_err_inj[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_ERR_INJ_AUX=%s", DYN.occap_ddrc_ctrl_poison_err_inj[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG2_OCCAP_DFIIC_INTR_EN=%u", DYN.occap_dfiic_intr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG2_OCCAP_DFIIC_INTR_EN_AUX=%s", DYN.occap_dfiic_intr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG2_OCCAP_DFIIC_INTR_CLR=%u", DYN.occap_dfiic_intr_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG2_OCCAP_DFIIC_INTR_CLR_AUX=%s", DYN.occap_dfiic_intr_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG2_OCCAP_DFIIC_INTR_FORCE=%u", DYN.occap_dfiic_intr_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OCCAPCFG2_OCCAP_DFIIC_INTR_FORCE_AUX=%s", DYN.occap_dfiic_intr_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_CAPAR_ERR_INTR_EN=%u", DYN.capar_err_intr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_CAPAR_ERR_INTR_EN_AUX=%s", DYN.capar_err_intr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_CAPAR_ERR_INTR_CLR=%u", DYN.capar_err_intr_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_CAPAR_ERR_INTR_CLR_AUX=%s", DYN.capar_err_intr_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_CAPAR_ERR_INTR_FORCE=%u", DYN.capar_err_intr_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_CAPAR_ERR_INTR_FORCE_AUX=%s", DYN.capar_err_intr_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_CAPAR_ERR_MAX_REACHED_INTR_EN=%u", DYN.capar_err_max_reached_intr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_CAPAR_ERR_MAX_REACHED_INTR_EN_AUX=%s", DYN.capar_err_max_reached_intr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_CAPAR_ERR_MAX_REACHED_INTR_CLR=%u", DYN.capar_err_max_reached_intr_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_CAPAR_ERR_MAX_REACHED_INTR_CLR_AUX=%s", DYN.capar_err_max_reached_intr_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_CAPAR_ERR_MAX_REACHED_INTR_FORCE=%u", DYN.capar_err_max_reached_intr_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_CAPAR_ERR_MAX_REACHED_INTR_FORCE_AUX=%s", DYN.capar_err_max_reached_intr_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_CAPAR_ERR_CNT_CLR=%u", DYN.capar_err_cnt_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_CAPAR_ERR_CNT_CLR_AUX=%s", DYN.capar_err_cnt_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_WR_CRC_ERR_INTR_EN=%u", DYN.wr_crc_err_intr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_WR_CRC_ERR_INTR_EN_AUX=%s", DYN.wr_crc_err_intr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_WR_CRC_ERR_INTR_CLR=%u", DYN.wr_crc_err_intr_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_WR_CRC_ERR_INTR_CLR_AUX=%s", DYN.wr_crc_err_intr_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_WR_CRC_ERR_INTR_FORCE=%u", DYN.wr_crc_err_intr_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_WR_CRC_ERR_INTR_FORCE_AUX=%s", DYN.wr_crc_err_intr_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_WR_CRC_ERR_MAX_REACHED_INTR_EN=%u", DYN.wr_crc_err_max_reached_intr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_WR_CRC_ERR_MAX_REACHED_INTR_EN_AUX=%s", DYN.wr_crc_err_max_reached_intr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_WR_CRC_ERR_MAX_REACHED_INTR_CLR=%u", DYN.wr_crc_err_max_reached_intr_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_WR_CRC_ERR_MAX_REACHED_INTR_CLR_AUX=%s", DYN.wr_crc_err_max_reached_intr_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_WR_CRC_ERR_MAX_REACHED_INTR_FORCE=%u", DYN.wr_crc_err_max_reached_intr_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_WR_CRC_ERR_MAX_REACHED_INTR_FORCE_AUX=%s", DYN.wr_crc_err_max_reached_intr_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_WR_CRC_ERR_CNT_CLR=%u", DYN.wr_crc_err_cnt_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_WR_CRC_ERR_CNT_CLR_AUX=%s", DYN.wr_crc_err_cnt_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_RD_CRC_ERR_MAX_REACHED_INT_EN=%u", DYN.rd_crc_err_max_reached_int_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_RD_CRC_ERR_MAX_REACHED_INT_EN_AUX=%s", DYN.rd_crc_err_max_reached_int_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_RD_CRC_ERR_MAX_REACHED_INT_CLR=%u", DYN.rd_crc_err_max_reached_int_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_RD_CRC_ERR_MAX_REACHED_INT_CLR_AUX=%s", DYN.rd_crc_err_max_reached_int_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_RD_CRC_ERR_CNT_CLR=%u", DYN.rd_crc_err_cnt_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_RD_CRC_ERR_CNT_CLR_AUX=%s", DYN.rd_crc_err_cnt_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_RD_CRC_ERR_MAX_REACHED_INTR_FORCE=%u", DYN.rd_crc_err_max_reached_intr_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_RD_CRC_ERR_MAX_REACHED_INTR_FORCE_AUX=%s", DYN.rd_crc_err_max_reached_intr_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_CAPAR_FATL_ERR_INTR_EN=%u", DYN.capar_fatl_err_intr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_CAPAR_FATL_ERR_INTR_EN_AUX=%s", DYN.capar_fatl_err_intr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_CAPAR_FATL_ERR_INTR_CLR=%u", DYN.capar_fatl_err_intr_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_CAPAR_FATL_ERR_INTR_CLR_AUX=%s", DYN.capar_fatl_err_intr_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_CAPAR_FATL_ERR_INTR_FORCE=%u", DYN.capar_fatl_err_intr_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL0_CAPAR_FATL_ERR_INTR_FORCE_AUX=%s", DYN.capar_fatl_err_intr_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL1_PARITY_ENABLE=%u", STATIC.parity_enable);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL1_PARITY_ENABLE_AUX=%s", STATIC.parity_enable ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL1_BYPASS_INTERNAL_CRC=%u", STATIC.bypass_internal_crc);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL1_BYPASS_INTERNAL_CRC_AUX=%s", STATIC.bypass_internal_crc ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL1_RD_CRC_ENABLE=%u", QDYN.rd_crc_enable);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL1_RD_CRC_ENABLE_AUX=%s", QDYN.rd_crc_enable ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL1_WR_CRC_ENABLE=%u", QDYN.wr_crc_enable);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL1_WR_CRC_ENABLE_AUX=%s", QDYN.wr_crc_enable ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL1_DIS_RD_CRC_ECC_UPR_NIBBLE=%u", QDYN.dis_rd_crc_ecc_upr_nibble);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL1_DIS_RD_CRC_ECC_UPR_NIBBLE_AUX=%s", QDYN.dis_rd_crc_ecc_upr_nibble ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL1_CRC_INC_DM=%u", STATIC.crc_inc_dm);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL1_CRC_INC_DM_AUX=%s", STATIC.crc_inc_dm ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL1_CAPARITY_DISABLE_BEFORE_SR=%u", STATIC.caparity_disable_before_sr);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL1_CAPARITY_DISABLE_BEFORE_SR_AUX=%s", STATIC.caparity_disable_before_sr ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL1_DFI_ALERT_ASYNC_MODE=%u", STATIC.dfi_alert_async_mode);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL1_DFI_ALERT_ASYNC_MODE_AUX=%s", STATIC.dfi_alert_async_mode ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL1_CAPAR_ERR_MAX_REACHED_TH=%u", QDYN.capar_err_max_reached_th);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL2_WR_CRC_ERR_MAX_REACHED_TH=%u", QDYN.wr_crc_err_max_reached_th);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPARCTL2_RD_CRC_ERR_MAX_REACHED_TH=%u", QDYN.rd_crc_err_max_reached_th);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CAPARPOISONCTL_CAPAR_POISON_INJECT_EN=%u", DYN.capar_poison_inject_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CAPARPOISONCTL_CAPAR_POISON_INJECT_EN_AUX=%s", DYN.capar_poison_inject_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CAPARPOISONCTL_CAPAR_POISON_CMDTYPE=%u", DYN.capar_poison_cmdtype[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CAPARPOISONCTL_CAPAR_POISON_POSITION=%u", DYN.capar_poison_position[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPOISONCTL0_CRC_POISON_INJECT_EN=%u", DYN.crc_poison_inject_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPOISONCTL0_CRC_POISON_INJECT_EN_AUX=%s", DYN.crc_poison_inject_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPOISONCTL0_CRC_POISON_TYPE=%u", DYN.crc_poison_type[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPOISONCTL0_CRC_POISON_TYPE_AUX=%s", DYN.crc_poison_type[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPOISONCTL0_CRC_POISON_NIBBLE=%u", DYN.crc_poison_nibble[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CRCPOISONCTL0_CRC_POISON_TIMES=%u", DYN.crc_poison_times[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_REGPARCFG_REG_PAR_EN=%u", DYN.reg_par_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_REGPARCFG_REG_PAR_EN_AUX=%s", DYN.reg_par_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_REGPARCFG_REG_PAR_ERR_INTR_EN=%u", DYN.reg_par_err_intr_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_REGPARCFG_REG_PAR_ERR_INTR_EN_AUX=%s", DYN.reg_par_err_intr_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_REGPARCFG_REG_PAR_ERR_INTR_CLR=%u", DYN.reg_par_err_intr_clr);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_REGPARCFG_REG_PAR_ERR_INTR_CLR_AUX=%s", DYN.reg_par_err_intr_clr ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_REGPARCFG_REG_PAR_ERR_INTR_FORCE=%u", DYN.reg_par_err_intr_force);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_REGPARCFG_REG_PAR_ERR_INTR_FORCE_AUX=%s", DYN.reg_par_err_intr_force ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_REGPARCFG_REG_PAR_POISON_EN=%u", DYN.reg_par_poison_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_REGPARCFG_REG_PAR_POISON_EN_AUX=%s", DYN.reg_par_poison_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL0_CAPAR_RETRY_ENABLE=%u", STATIC.capar_retry_enable[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL0_CAPAR_RETRY_ENABLE_AUX=%s", STATIC.capar_retry_enable[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL0_RD_UE_RETRY_ENABLE=%u", STATIC.rd_ue_retry_enable[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL0_RD_UE_RETRY_ENABLE_AUX=%s", STATIC.rd_ue_retry_enable[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL0_RD_CRC_RETRY_ENABLE=%u", STATIC.rd_crc_retry_enable[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL0_RD_CRC_RETRY_ENABLE_AUX=%s", STATIC.rd_crc_retry_enable[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL0_WR_CRC_RETRY_ENABLE=%u", STATIC.wr_crc_retry_enable[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL0_WR_CRC_RETRY_ENABLE_AUX=%s", STATIC.wr_crc_retry_enable[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL0_WR_CRC_RETRY_LIMITER=%u", STATIC.wr_crc_retry_limiter[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL0_RD_CRC_RETRY_LIMITER=%u", STATIC.rd_crc_retry_limiter[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL0_RD_UE_RETRY_LIMITER=%u", STATIC.rd_ue_retry_limiter[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL0_CAPAR_RETRY_LIMITER=%u", STATIC.capar_retry_limiter[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL0_WR_CRC_RETRY_LIMIT_INTR_EN=%u", DYN.wr_crc_retry_limit_intr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL0_WR_CRC_RETRY_LIMIT_INTR_EN_AUX=%s", DYN.wr_crc_retry_limit_intr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL0_WR_CRC_RETRY_LIMIT_INTR_CLR=%u", DYN.wr_crc_retry_limit_intr_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL0_WR_CRC_RETRY_LIMIT_INTR_CLR_AUX=%s", DYN.wr_crc_retry_limit_intr_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL0_WR_CRC_RETRY_LIMIT_INTR_FORCE=%u", DYN.wr_crc_retry_limit_intr_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL0_WR_CRC_RETRY_LIMIT_INTR_FORCE_AUX=%s", DYN.wr_crc_retry_limit_intr_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL0_RD_RETRY_LIMIT_INTR_EN=%u", DYN.rd_retry_limit_intr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL0_RD_RETRY_LIMIT_INTR_EN_AUX=%s", DYN.rd_retry_limit_intr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL0_RD_RETRY_LIMIT_INTR_CLR=%u", DYN.rd_retry_limit_intr_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL0_RD_RETRY_LIMIT_INTR_CLR_AUX=%s", DYN.rd_retry_limit_intr_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL0_RD_RETRY_LIMIT_INTR_FORCE=%u", DYN.rd_retry_limit_intr_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL0_RD_RETRY_LIMIT_INTR_FORCE_AUX=%s", DYN.rd_retry_limit_intr_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL0_CAPAR_RETRY_LIMIT_INTR_EN=%u", DYN.capar_retry_limit_intr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL0_CAPAR_RETRY_LIMIT_INTR_EN_AUX=%s", DYN.capar_retry_limit_intr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL0_CAPAR_RETRY_LIMIT_INTR_CLR=%u", DYN.capar_retry_limit_intr_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL0_CAPAR_RETRY_LIMIT_INTR_CLR_AUX=%s", DYN.capar_retry_limit_intr_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL0_CAPAR_RETRY_LIMIT_INTR_FORCE=%u", DYN.capar_retry_limit_intr_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL0_CAPAR_RETRY_LIMIT_INTR_FORCE_AUX=%s", DYN.capar_retry_limit_intr_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL1_MAKE_MULTI_RETRY_FATL_ERR=%u", STATIC.make_multi_retry_fatl_err[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL1_MAKE_MULTI_RETRY_FATL_ERR_AUX=%s", STATIC.make_multi_retry_fatl_err[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL1_DIS_CAPAR_SELFREF_RETRY=%u", STATIC.dis_capar_selfref_retry[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL1_DIS_CAPAR_SELFREF_RETRY_AUX=%s", STATIC.dis_capar_selfref_retry[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL1_DIS_CAPAR_POWERDOWN_RETRY=%u", STATIC.dis_capar_powerdown_retry[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RETRYCTL1_DIS_CAPAR_POWERDOWN_RETRY_AUX=%s", STATIC.dis_capar_powerdown_retry[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_EN=%u", DYN.rd_link_ecc_corr_intr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_EN_AUX=%s", DYN.rd_link_ecc_corr_intr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_CLR=%u", DYN.rd_link_ecc_corr_intr_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_CLR_AUX=%s", DYN.rd_link_ecc_corr_intr_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCCTL1_RD_LINK_ECC_CORR_CNT_CLR=%u", DYN.rd_link_ecc_corr_cnt_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCCTL1_RD_LINK_ECC_CORR_CNT_CLR_AUX=%s", DYN.rd_link_ecc_corr_cnt_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_FORCE=%u", DYN.rd_link_ecc_corr_intr_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_FORCE_AUX=%s", DYN.rd_link_ecc_corr_intr_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_EN=%u", DYN.rd_link_ecc_uncorr_intr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_EN_AUX=%s", DYN.rd_link_ecc_uncorr_intr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_CLR=%u", DYN.rd_link_ecc_uncorr_intr_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_CLR_AUX=%s", DYN.rd_link_ecc_uncorr_intr_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCCTL1_RD_LINK_ECC_UNCORR_CNT_CLR=%u", DYN.rd_link_ecc_uncorr_cnt_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCCTL1_RD_LINK_ECC_UNCORR_CNT_CLR_AUX=%s", DYN.rd_link_ecc_uncorr_cnt_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_FORCE=%u", DYN.rd_link_ecc_uncorr_intr_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_FORCE_AUX=%s", DYN.rd_link_ecc_uncorr_intr_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCPOISONCTL0_LINKECC_POISON_INJECT_EN=%u", DYN.linkecc_poison_inject_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCPOISONCTL0_LINKECC_POISON_INJECT_EN_AUX=%s", DYN.linkecc_poison_inject_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCPOISONCTL0_LINKECC_POISON_TYPE=%u", DYN.linkecc_poison_type[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCPOISONCTL0_LINKECC_POISON_TYPE_AUX=%s", DYN.linkecc_poison_type[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCPOISONCTL0_LINKECC_POISON_RW=%u", DYN.linkecc_poison_rw[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCPOISONCTL0_LINKECC_POISON_RW_AUX=%s", DYN.linkecc_poison_rw[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCPOISONCTL0_LINKECC_POISON_DMI_SEL=%u", DYN.linkecc_poison_dmi_sel[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCPOISONCTL0_LINKECC_POISON_BYTE_SEL=%u", DYN.linkecc_poison_byte_sel[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCINDEX_RD_LINK_ECC_ERR_BYTE_SEL=%u", QDYN.rd_link_ecc_err_byte_sel[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCINDEX_RD_LINK_ECC_ERR_RANK_SEL=%u", QDYN.rd_link_ecc_err_rank_sel[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_EAPARCTL0_EAPAR_ERR_INTR_EN=%u", DYN.eapar_err_intr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_EAPARCTL0_EAPAR_ERR_INTR_EN_AUX=%s", DYN.eapar_err_intr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_EAPARCTL0_EAPAR_ERR_INTR_CLR=%u", DYN.eapar_err_intr_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_EAPARCTL0_EAPAR_ERR_INTR_CLR_AUX=%s", DYN.eapar_err_intr_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_EAPARCTL0_EAPAR_ERR_INTR_FORCE=%u", DYN.eapar_err_intr_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_EAPARCTL0_EAPAR_ERR_INTR_FORCE_AUX=%s", DYN.eapar_err_intr_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_EAPARCTL0_EAPAR_ERR_CNT_CLR=%u", DYN.eapar_err_cnt_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_EAPARCTL0_EAPAR_ERR_CNT_CLR_AUX=%s", DYN.eapar_err_cnt_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL0_INIT_DONE=%u", QDYN.init_done[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL0_INIT_DONE_AUX=%s", QDYN.init_done[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL0_DBG_ST_EN=%u", QDYN.dbg_st_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL0_DBG_ST_EN_AUX=%s", QDYN.dbg_st_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL0_BIST_ST_EN=%u", QDYN.bist_st_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL0_BIST_ST_EN_AUX=%s", QDYN.bist_st_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL1_PRE_SB_ENABLE=%u", STATIC.pre_sb_enable[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL1_PRE_SB_ENABLE_AUX=%s", STATIC.pre_sb_enable[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL1_PRE_AB_ENABLE=%u", STATIC.pre_ab_enable[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL1_PRE_AB_ENABLE_AUX=%s", STATIC.pre_ab_enable[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL1_PRE_SLOT_CONFIG=%u", STATIC.pre_slot_config[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL1_WR_MIN_GAP=%u", QDYN.wr_min_gap[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL1_RD_MIN_GAP=%u", QDYN.rd_min_gap[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL1_RANK_SWITCH_GAP_UNIT_SEL=%u", QDYN.rank_switch_gap_unit_sel[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL1_RANK_SWITCH_GAP_UNIT_SEL_AUX=%s", QDYN.rank_switch_gap_unit_sel[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL1_MRR_DES_TIMING_UNIT_SEL=%u", QDYN.mrr_des_timing_unit_sel[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL1_SELFREF_WO_REF_PENDING=%u", QDYN.selfref_wo_ref_pending[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL1_SELFREF_WO_REF_PENDING_AUX=%s", QDYN.selfref_wo_ref_pending[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL1_DFI_ALERT_ASSERTION_MODE=%u", QDYN.dfi_alert_assertion_mode[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL1_DFI_ALERT_ASSERTION_MODE_AUX=%s", QDYN.dfi_alert_assertion_mode[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL1_SPECULATIVE_REF_PRI_SEL=%u", QDYN.speculative_ref_pri_sel[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL1_SPECULATIVE_REF_PRI_SEL_AUX=%s", QDYN.speculative_ref_pri_sel[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL1_DYN_PRE_PRI_DIS=%u", DYN.dyn_pre_pri_dis[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL1_DYN_PRE_PRI_DIS_AUX=%s", DYN.dyn_pre_pri_dis[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL1_FIXED_PRE_PRI_SEL=%u", DYN.fixed_pre_pri_sel[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL1_FIXED_PRE_PRI_SEL_AUX=%s", DYN.fixed_pre_pri_sel[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL1_BLK_ACT_EN=%u", DYN.blk_act_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL1_BLK_ACT_EN_AUX=%s", DYN.blk_act_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL1_ACT2RDA_CNT_MASK=%u", DYN.act2rda_cnt_mask[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL1_ACT2RDA_CNT_MASK_AUX=%s", DYN.act2rda_cnt_mask[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL2_DYN_PRE_PRI_HI_WIN_SIZE=%u", DYN.dyn_pre_pri_hi_win_size[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL2_DYN_PRE_PRI_LO_WAIT_THR=%u", DYN.dyn_pre_pri_lo_wait_thr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL2_LRANK_RD2RD_GAP=%u", DYN.lrank_rd2rd_gap[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL2_LRANK_WR2WR_GAP=%u", DYN.lrank_wr2wr_gap[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL2_REFSB_HI_WAIT_THR=%u", DYN.refsb_hi_wait_thr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL2_T_PPD_CNT_EN=%u", DYN.t_ppd_cnt_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL2_T_PPD_CNT_EN_AUX=%s", DYN.t_ppd_cnt_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL3_DIMM_T_DCAW=%u", QDYN.dimm_t_dcaw[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL3_DIMM_N_DCAC_M1=%u", QDYN.dimm_n_dcac_m1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL3_DIMM_DCAW_EN=%u", QDYN.dimm_dcaw_en[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL3_ENABLE_TRFC_DPR=%u", QDYN.enable_trfc_dpr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL4_CI_MRR_DES1=%u", STATIC.ci_mrr_des1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL4_CI_MRR_DES2=%u", STATIC.ci_mrr_des2[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL4_CI_MRW_DES1=%u", STATIC.ci_mrw_des1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL4_CI_MRW_DES2=%u", STATIC.ci_mrw_des2[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL4_CI_MPC_DES1=%u", STATIC.ci_mpc_des1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL4_CI_MPC_DES2=%u", STATIC.ci_mpc_des2[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL4_CI_RFM_DES1=%u", STATIC.ci_rfm_des1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL4_CI_RFM_DES2=%u", STATIC.ci_rfm_des2[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL5_BASE_TIMER_EN=%u", DYN.base_timer_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL5_BASE_TIMER_EN_AUX=%s", DYN.base_timer_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL6_BASE_TIMER=%u", QDYN.base_timer[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL7_GLB_BLK0_EN=%u", DYN.glb_blk0_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL7_GLB_BLK0_EN_AUX=%s", DYN.glb_blk0_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL7_GLB_BLK1_EN=%u", DYN.glb_blk1_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL7_GLB_BLK1_EN_AUX=%s", DYN.glb_blk1_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL7_GLB_BLK2_EN=%u", DYN.glb_blk2_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL7_GLB_BLK2_EN_AUX=%s", DYN.glb_blk2_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL7_GLB_BLK3_EN=%u", DYN.glb_blk3_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL7_GLB_BLK3_EN_AUX=%s", DYN.glb_blk3_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL7_GLB_BLK4_EN=%u", DYN.glb_blk4_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL7_GLB_BLK4_EN_AUX=%s", DYN.glb_blk4_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL7_GLB_BLK5_EN=%u", DYN.glb_blk5_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL7_GLB_BLK5_EN_AUX=%s", DYN.glb_blk5_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL7_GLB_BLK6_EN=%u", DYN.glb_blk6_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL7_GLB_BLK6_EN_AUX=%s", DYN.glb_blk6_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL7_GLB_BLK7_EN=%u", DYN.glb_blk7_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL7_GLB_BLK7_EN_AUX=%s", DYN.glb_blk7_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK0_EN=%u", DYN.rank_blk0_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK0_EN_AUX=%s", DYN.rank_blk0_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK1_EN=%u", DYN.rank_blk1_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK1_EN_AUX=%s", DYN.rank_blk1_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK2_EN=%u", DYN.rank_blk2_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK2_EN_AUX=%s", DYN.rank_blk2_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK3_EN=%u", DYN.rank_blk3_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK3_EN_AUX=%s", DYN.rank_blk3_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK4_EN=%u", DYN.rank_blk4_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK4_EN_AUX=%s", DYN.rank_blk4_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK5_EN=%u", DYN.rank_blk5_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK5_EN_AUX=%s", DYN.rank_blk5_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK6_EN=%u", DYN.rank_blk6_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK6_EN_AUX=%s", DYN.rank_blk6_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK7_EN=%u", DYN.rank_blk7_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK7_EN_AUX=%s", DYN.rank_blk7_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK8_EN=%u", DYN.rank_blk8_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK8_EN_AUX=%s", DYN.rank_blk8_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK9_EN=%u", DYN.rank_blk9_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK9_EN_AUX=%s", DYN.rank_blk9_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK10_EN=%u", DYN.rank_blk10_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK10_EN_AUX=%s", DYN.rank_blk10_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK11_EN=%u", DYN.rank_blk11_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK11_EN_AUX=%s", DYN.rank_blk11_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK12_EN=%u", DYN.rank_blk12_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK12_EN_AUX=%s", DYN.rank_blk12_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK13_EN=%u", DYN.rank_blk13_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK13_EN_AUX=%s", DYN.rank_blk13_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK14_EN=%u", DYN.rank_blk14_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK14_EN_AUX=%s", DYN.rank_blk14_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK15_EN=%u", DYN.rank_blk15_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK15_EN_AUX=%s", DYN.rank_blk15_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK16_EN=%u", DYN.rank_blk16_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK16_EN_AUX=%s", DYN.rank_blk16_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK17_EN=%u", DYN.rank_blk17_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK17_EN_AUX=%s", DYN.rank_blk17_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK18_EN=%u", DYN.rank_blk18_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK18_EN_AUX=%s", DYN.rank_blk18_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK19_EN=%u", DYN.rank_blk19_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK19_EN_AUX=%s", DYN.rank_blk19_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK20_EN=%u", DYN.rank_blk20_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK20_EN_AUX=%s", DYN.rank_blk20_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK21_EN=%u", DYN.rank_blk21_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK21_EN_AUX=%s", DYN.rank_blk21_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK22_EN=%u", DYN.rank_blk22_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK22_EN_AUX=%s", DYN.rank_blk22_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK23_EN=%u", DYN.rank_blk23_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK23_EN_AUX=%s", DYN.rank_blk23_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK24_EN=%u", DYN.rank_blk24_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK24_EN_AUX=%s", DYN.rank_blk24_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK25_EN=%u", DYN.rank_blk25_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK25_EN_AUX=%s", DYN.rank_blk25_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK26_EN=%u", DYN.rank_blk26_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK26_EN_AUX=%s", DYN.rank_blk26_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK27_EN=%u", DYN.rank_blk27_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK27_EN_AUX=%s", DYN.rank_blk27_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK28_EN=%u", DYN.rank_blk28_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK28_EN_AUX=%s", DYN.rank_blk28_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK29_EN=%u", DYN.rank_blk29_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK29_EN_AUX=%s", DYN.rank_blk29_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK30_EN=%u", DYN.rank_blk30_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK30_EN_AUX=%s", DYN.rank_blk30_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK31_EN=%u", DYN.rank_blk31_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL8_RANK_BLK31_EN_AUX=%s", DYN.rank_blk31_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL9_GLB_BLK0_TRIG=%u", DYN.glb_blk0_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL9_GLB_BLK0_TRIG_AUX=%s", DYN.glb_blk0_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL9_GLB_BLK1_TRIG=%u", DYN.glb_blk1_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL9_GLB_BLK1_TRIG_AUX=%s", DYN.glb_blk1_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL9_GLB_BLK2_TRIG=%u", DYN.glb_blk2_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL9_GLB_BLK2_TRIG_AUX=%s", DYN.glb_blk2_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL9_GLB_BLK3_TRIG=%u", DYN.glb_blk3_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL9_GLB_BLK3_TRIG_AUX=%s", DYN.glb_blk3_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL9_GLB_BLK4_TRIG=%u", DYN.glb_blk4_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL9_GLB_BLK4_TRIG_AUX=%s", DYN.glb_blk4_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL9_GLB_BLK5_TRIG=%u", DYN.glb_blk5_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL9_GLB_BLK5_TRIG_AUX=%s", DYN.glb_blk5_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL9_GLB_BLK6_TRIG=%u", DYN.glb_blk6_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL9_GLB_BLK6_TRIG_AUX=%s", DYN.glb_blk6_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL9_GLB_BLK7_TRIG=%u", DYN.glb_blk7_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL9_GLB_BLK7_TRIG_AUX=%s", DYN.glb_blk7_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK0_TRIG=%u", DYN.rank_blk0_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK0_TRIG_AUX=%s", DYN.rank_blk0_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK1_TRIG=%u", DYN.rank_blk1_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK1_TRIG_AUX=%s", DYN.rank_blk1_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK2_TRIG=%u", DYN.rank_blk2_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK2_TRIG_AUX=%s", DYN.rank_blk2_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK3_TRIG=%u", DYN.rank_blk3_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK3_TRIG_AUX=%s", DYN.rank_blk3_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK4_TRIG=%u", DYN.rank_blk4_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK4_TRIG_AUX=%s", DYN.rank_blk4_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK5_TRIG=%u", DYN.rank_blk5_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK5_TRIG_AUX=%s", DYN.rank_blk5_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK6_TRIG=%u", DYN.rank_blk6_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK6_TRIG_AUX=%s", DYN.rank_blk6_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK7_TRIG=%u", DYN.rank_blk7_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK7_TRIG_AUX=%s", DYN.rank_blk7_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK8_TRIG=%u", DYN.rank_blk8_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK8_TRIG_AUX=%s", DYN.rank_blk8_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK9_TRIG=%u", DYN.rank_blk9_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK9_TRIG_AUX=%s", DYN.rank_blk9_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK10_TRIG=%u", DYN.rank_blk10_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK10_TRIG_AUX=%s", DYN.rank_blk10_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK11_TRIG=%u", DYN.rank_blk11_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK11_TRIG_AUX=%s", DYN.rank_blk11_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK12_TRIG=%u", DYN.rank_blk12_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK12_TRIG_AUX=%s", DYN.rank_blk12_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK13_TRIG=%u", DYN.rank_blk13_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK13_TRIG_AUX=%s", DYN.rank_blk13_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK14_TRIG=%u", DYN.rank_blk14_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK14_TRIG_AUX=%s", DYN.rank_blk14_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK15_TRIG=%u", DYN.rank_blk15_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK15_TRIG_AUX=%s", DYN.rank_blk15_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK16_TRIG=%u", DYN.rank_blk16_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK16_TRIG_AUX=%s", DYN.rank_blk16_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK17_TRIG=%u", DYN.rank_blk17_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK17_TRIG_AUX=%s", DYN.rank_blk17_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK18_TRIG=%u", DYN.rank_blk18_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK18_TRIG_AUX=%s", DYN.rank_blk18_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK19_TRIG=%u", DYN.rank_blk19_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK19_TRIG_AUX=%s", DYN.rank_blk19_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK20_TRIG=%u", DYN.rank_blk20_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK20_TRIG_AUX=%s", DYN.rank_blk20_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK21_TRIG=%u", DYN.rank_blk21_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK21_TRIG_AUX=%s", DYN.rank_blk21_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK22_TRIG=%u", DYN.rank_blk22_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK22_TRIG_AUX=%s", DYN.rank_blk22_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK23_TRIG=%u", DYN.rank_blk23_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK23_TRIG_AUX=%s", DYN.rank_blk23_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK24_TRIG=%u", DYN.rank_blk24_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK24_TRIG_AUX=%s", DYN.rank_blk24_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK25_TRIG=%u", DYN.rank_blk25_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK25_TRIG_AUX=%s", DYN.rank_blk25_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK26_TRIG=%u", DYN.rank_blk26_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK26_TRIG_AUX=%s", DYN.rank_blk26_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK27_TRIG=%u", DYN.rank_blk27_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK27_TRIG_AUX=%s", DYN.rank_blk27_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK28_TRIG=%u", DYN.rank_blk28_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK28_TRIG_AUX=%s", DYN.rank_blk28_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK29_TRIG=%u", DYN.rank_blk29_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK29_TRIG_AUX=%s", DYN.rank_blk29_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK30_TRIG=%u", DYN.rank_blk30_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK30_TRIG_AUX=%s", DYN.rank_blk30_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK31_TRIG=%u", DYN.rank_blk31_trig[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL10_RANK_BLK31_TRIG_AUX=%s", DYN.rank_blk31_trig[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL11_POWERDOWN_ENTRY_BA_0=%u", STATIC.powerdown_entry_ba_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL11_POWERDOWN_ENTRY_SIZE_0=%u", STATIC.powerdown_entry_size_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL12_POWERDOWN_EXIT_BA_0=%u", STATIC.powerdown_exit_ba_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL12_POWERDOWN_EXIT_SIZE_0=%u", STATIC.powerdown_exit_size_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL13_POWERDOWN_ENTRY_BA_1=%u", STATIC.powerdown_entry_ba_1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL13_POWERDOWN_ENTRY_SIZE_1=%u", STATIC.powerdown_entry_size_1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL14_POWERDOWN_EXIT_BA_1=%u", STATIC.powerdown_exit_ba_1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL14_POWERDOWN_EXIT_SIZE_1=%u", STATIC.powerdown_exit_size_1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL15_POWERDOWN_ENTRY_BA_2=%u", STATIC.powerdown_entry_ba_2[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL15_POWERDOWN_ENTRY_SIZE_2=%u", STATIC.powerdown_entry_size_2[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL16_POWERDOWN_EXIT_BA_2=%u", STATIC.powerdown_exit_ba_2[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL16_POWERDOWN_EXIT_SIZE_2=%u", STATIC.powerdown_exit_size_2[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL17_POWERDOWN_ENTRY_BA_3=%u", STATIC.powerdown_entry_ba_3[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL17_POWERDOWN_ENTRY_SIZE_3=%u", STATIC.powerdown_entry_size_3[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL18_POWERDOWN_EXIT_BA_3=%u", STATIC.powerdown_exit_ba_3[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL18_POWERDOWN_EXIT_SIZE_3=%u", STATIC.powerdown_exit_size_3[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL20_SELFREF_ENTRY1_BA_0=%u", STATIC.selfref_entry1_ba_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL20_SELFREF_ENTRY1_SIZE_0=%u", STATIC.selfref_entry1_size_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL21_SELFREF_ENTRY2_BA_0=%u", STATIC.selfref_entry2_ba_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL21_SELFREF_ENTRY2_SIZE_0=%u", STATIC.selfref_entry2_size_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL22_SELFREF_EXIT1_BA_0=%u", STATIC.selfref_exit1_ba_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL22_SELFREF_EXIT1_SIZE_0=%u", STATIC.selfref_exit1_size_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL23_SELFREF_EXIT2_BA_0=%u", STATIC.selfref_exit2_ba_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL23_SELFREF_EXIT2_SIZE_0=%u", STATIC.selfref_exit2_size_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL24_RFM_RAA_EN=%u", QDYN.rfm_raa_en[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL24_RFM_RAA_RESET=%u", QDYN.rfm_raa_reset[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL24_RFM_RAA_USE_ECS_REFAB=%u", STATIC.rfm_raa_use_ecs_refab[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL24_RFM_RAA_USE_ECS_REFAB_AUX=%s", STATIC.rfm_raa_use_ecs_refab[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL24_RFM_ALERT_THR=%u", QDYN.rfm_alert_thr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL26_CAPAR_RETRY_SIZE=%u", STATIC.capar_retry_size[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL36_POWERDOWN_IDLE_CTRL_0=%u", STATIC.powerdown_idle_ctrl_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL36_POWERDOWN_IDLE_CTRL_1=%u", STATIC.powerdown_idle_ctrl_1[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL36_POWERDOWN_IDLE_CTRL_1_AUX=%s", STATIC.powerdown_idle_ctrl_1[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL37_DCH_SYNC_MODE=%u", DYN.dch_sync_mode);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL37_DCH_SYNC_MODE_AUX=%s", DYN.dch_sync_mode ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL37_DCH_CH0_MASK=%u", DYN.dch_ch0_mask);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL37_DCH_CH0_MASK_AUX=%s", DYN.dch_ch0_mask ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL37_T_SELFREF_EXIT_STAGGER=%u", STATIC.t_selfref_exit_stagger);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL38_BWL_WIN_LEN=%u", DYN.bwl_win_len[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL38_BWL_EN_LEN=%u", DYN.bwl_en_len[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL38_BWL_CTRL=%u", DYN.bwl_ctrl[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL38_BWL_CTRL_AUX=%s", DYN.bwl_ctrl[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL38_BWL_EN=%u", DYN.bwl_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASCTL38_BWL_EN_AUX=%s", DYN.bwl_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECSCTL_AUTO_ECS_REFAB_EN=%u", QDYN.auto_ecs_refab_en[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECS_STAT_DEV_SEL_TARGET_ECS_MRR_DEVICE_IDX=%u", DYN.target_ecs_mrr_device_idx[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CMDCFG_CMD_TYPE=%u", DYN.cmd_type[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CMDCFG_CMD_TYPE_AUX=%s", DYN.cmd_type[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CMDCFG_MULTI_CYC_CS_EN=%u", DYN.multi_cyc_cs_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CMDCFG_MULTI_CYC_CS_EN_AUX=%s", DYN.multi_cyc_cs_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CMDCFG_PDE_ODT_CTRL=%u", STATIC.pde_odt_ctrl[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CMDCFG_PDE_ODT_CTRL_AUX=%s", STATIC.pde_odt_ctrl[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CMDCFG_PD_MRR_NT_ODT_EN=%u", STATIC.pd_mrr_nt_odt_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CMDCFG_PD_MRR_NT_ODT_EN_AUX=%s", STATIC.pd_mrr_nt_odt_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CMDCFG_CMD_TIMER_X32=%u", STATIC.cmd_timer_x32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CMDCFG_MRR_GRP_SEL=%u", DYN.mrr_grp_sel[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CMDCFG_CTRLUPD_RETRY_THR=%u", QDYN.ctrlupd_retry_thr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CMDCTL_CMD_CTRL=%u", DYN.cmd_ctrl[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CMDCTL_CMD_CODE=%u", DYN.cmd_code[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CMDCTL_CMD_SEQ_ONGOING=%u", DYN.cmd_seq_ongoing[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CMDCTL_CMD_SEQ_ONGOING_AUX=%s", DYN.cmd_seq_ongoing[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CMDCTL_CMD_SEQ_LAST=%u", DYN.cmd_seq_last[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CMDCTL_CMD_SEQ_LAST_AUX=%s", DYN.cmd_seq_last[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CMDCTL_CMD_START=%u", DYN.cmd_start[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CMDCTL_CMD_START_AUX=%s", DYN.cmd_start[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CMDEXTCTL_CMD_EXT_CTRL=%u", DYN.cmd_ext_ctrl[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_SWCMD_ERR_INTR_EN=%u", DYN.swcmd_err_intr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_SWCMD_ERR_INTR_EN_AUX=%s", DYN.swcmd_err_intr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_SWCMD_ERR_INTR_CLR=%u", DYN.swcmd_err_intr_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_SWCMD_ERR_INTR_CLR_AUX=%s", DYN.swcmd_err_intr_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_SWCMD_ERR_INTR_FORCE=%u", DYN.swcmd_err_intr_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_SWCMD_ERR_INTR_FORCE_AUX=%s", DYN.swcmd_err_intr_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_DUCMD_ERR_INTR_EN=%u", DYN.ducmd_err_intr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_DUCMD_ERR_INTR_EN_AUX=%s", DYN.ducmd_err_intr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_DUCMD_ERR_INTR_CLR=%u", DYN.ducmd_err_intr_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_DUCMD_ERR_INTR_CLR_AUX=%s", DYN.ducmd_err_intr_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_DUCMD_ERR_INTR_FORCE=%u", DYN.ducmd_err_intr_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_DUCMD_ERR_INTR_FORCE_AUX=%s", DYN.ducmd_err_intr_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_LCCMD_ERR_INTR_EN=%u", DYN.lccmd_err_intr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_LCCMD_ERR_INTR_EN_AUX=%s", DYN.lccmd_err_intr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_LCCMD_ERR_INTR_CLR=%u", DYN.lccmd_err_intr_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_LCCMD_ERR_INTR_CLR_AUX=%s", DYN.lccmd_err_intr_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_LCCMD_ERR_INTR_FORCE=%u", DYN.lccmd_err_intr_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_LCCMD_ERR_INTR_FORCE_AUX=%s", DYN.lccmd_err_intr_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_CTRLUPD_ERR_INTR_EN=%u", DYN.ctrlupd_err_intr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_CTRLUPD_ERR_INTR_EN_AUX=%s", DYN.ctrlupd_err_intr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_CTRLUPD_ERR_INTR_CLR=%u", DYN.ctrlupd_err_intr_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_CTRLUPD_ERR_INTR_CLR_AUX=%s", DYN.ctrlupd_err_intr_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_CTRLUPD_ERR_INTR_FORCE=%u", DYN.ctrlupd_err_intr_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_CTRLUPD_ERR_INTR_FORCE_AUX=%s", DYN.ctrlupd_err_intr_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_RFM_ALERT_INTR_EN=%u", DYN.rfm_alert_intr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_RFM_ALERT_INTR_EN_AUX=%s", DYN.rfm_alert_intr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_RFM_ALERT_INTR_CLR=%u", DYN.rfm_alert_intr_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_RFM_ALERT_INTR_CLR_AUX=%s", DYN.rfm_alert_intr_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_RFM_ALERT_INTR_FORCE=%u", DYN.rfm_alert_intr_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_RFM_ALERT_INTR_FORCE_AUX=%s", DYN.rfm_alert_intr_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_CAPARCMD_ERR_INTR_EN=%u", DYN.caparcmd_err_intr_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_CAPARCMD_ERR_INTR_EN_AUX=%s", DYN.caparcmd_err_intr_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_CAPARCMD_ERR_INTR_CLR=%u", DYN.caparcmd_err_intr_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_CAPARCMD_ERR_INTR_CLR_AUX=%s", DYN.caparcmd_err_intr_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_CAPARCMD_ERR_INTR_FORCE=%u", DYN.caparcmd_err_intr_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PASINTCTL_CAPARCMD_ERR_INTR_FORCE_AUX=%s", DYN.caparcmd_err_intr_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DU_CFGBUF_CTRL_DU_CFGBUF_WDATA=%u", DYN.du_cfgbuf_wdata[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DU_CFGBUF_CTRL_DU_CFGBUF_ADDR=%u", DYN.du_cfgbuf_addr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DU_CFGBUF_CTRL_DU_CFGBUF_SELECT=%u", DYN.du_cfgbuf_select[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DU_CFGBUF_CTRL_DU_CFGBUF_SELECT_AUX=%s", DYN.du_cfgbuf_select[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DU_CFGBUF_CTRL_DU_CFGBUF_OP_MODE=%u", DYN.du_cfgbuf_op_mode[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DU_CFGBUF_CTRL_DU_CFGBUF_OP_MODE_AUX=%s", DYN.du_cfgbuf_op_mode[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DU_CFGBUF_CTRL_DU_CFGBUF_RW_TYPE=%u", DYN.du_cfgbuf_rw_type[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DU_CFGBUF_CTRL_DU_CFGBUF_RW_TYPE_AUX=%s", DYN.du_cfgbuf_rw_type[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DU_CFGBUF_CTRL_DU_CFGBUF_RW_START=%u", DYN.du_cfgbuf_rw_start[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DU_CFGBUF_CTRL_DU_CFGBUF_RW_START_AUX=%s", DYN.du_cfgbuf_rw_start[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DU_CMDBUF_CTRL_DU_CMDBUF_WDATA=%u", DYN.du_cmdbuf_wdata[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DU_CMDBUF_CTRL_DU_CMDBUF_ADDR=%u", DYN.du_cmdbuf_addr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DU_CMDBUF_CTRL_DU_CMDBUF_SELECT=%u", DYN.du_cmdbuf_select[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DU_CMDBUF_CTRL_DU_CMDBUF_SELECT_AUX=%s", DYN.du_cmdbuf_select[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DU_CMDBUF_CTRL_DU_CMDBUF_OP_MODE=%u", DYN.du_cmdbuf_op_mode[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DU_CMDBUF_CTRL_DU_CMDBUF_OP_MODE_AUX=%s", DYN.du_cmdbuf_op_mode[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DU_CMDBUF_CTRL_DU_CMDBUF_RW_TYPE=%u", DYN.du_cmdbuf_rw_type[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DU_CMDBUF_CTRL_DU_CMDBUF_RW_TYPE_AUX=%s", DYN.du_cmdbuf_rw_type[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DU_CMDBUF_CTRL_DU_CMDBUF_RW_START=%u", DYN.du_cmdbuf_rw_start[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DU_CMDBUF_CTRL_DU_CMDBUF_RW_START_AUX=%s", DYN.du_cmdbuf_rw_start[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LP_CMDBUF_CTRL_LP_CMDBUF_WDATA=%u", DYN.lp_cmdbuf_wdata[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LP_CMDBUF_CTRL_LP_CMDBUF_ADDR=%u", DYN.lp_cmdbuf_addr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LP_CMDBUF_CTRL_LP_CMDBUF_OP_MODE=%u", DYN.lp_cmdbuf_op_mode[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LP_CMDBUF_CTRL_LP_CMDBUF_OP_MODE_AUX=%s", DYN.lp_cmdbuf_op_mode[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LP_CMDBUF_CTRL_LP_CMDBUF_RW_TYPE=%u", DYN.lp_cmdbuf_rw_type[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LP_CMDBUF_CTRL_LP_CMDBUF_RW_TYPE_AUX=%s", DYN.lp_cmdbuf_rw_type[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LP_CMDBUF_CTRL_LP_CMDBUF_RW_START=%u", DYN.lp_cmdbuf_rw_start[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LP_CMDBUF_CTRL_LP_CMDBUF_RW_START_AUX=%s", DYN.lp_cmdbuf_rw_start[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RW_CMD_CTRL_WR_DATA_CB=%u", DYN.wr_data_cb[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RW_CMD_CTRL_WR_DATA_DQ_MASK=%u", DYN.wr_data_dq_mask[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RW_CMD_CTRL_WR_DATA_CB_MASK=%u", DYN.wr_data_cb_mask[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RW_CMD_CTRL_WR_DATA_CB_MASK_AUX=%s", DYN.wr_data_cb_mask[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RW_CMD_CTRL_DATA_ECC_SEL=%u", DYN.data_ecc_sel[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RW_CMD_CTRL_DATA_ECC_SEL_AUX=%s", DYN.data_ecc_sel[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RW_CMD_CTRL_RW_ECC_EN=%u", DYN.rw_ecc_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RW_CMD_CTRL_RW_ECC_EN_AUX=%s", DYN.rw_ecc_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RW_CMD_CTRL_WR_DATA_SEL=%u", DYN.wr_data_sel[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RW_CMD_CTRL_WR_DATA_SEL_AUX=%s", DYN.wr_data_sel[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RW_CMD_CTRL_BUF_ADDR=%u", DYN.buf_addr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RW_CMD_CTRL_BUF_RW_OP_TYPE=%u", DYN.buf_rw_op_type[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RW_CMD_CTRL_BUF_RW_OP_TYPE_AUX=%s", DYN.buf_rw_op_type[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RW_CMD_CTRL_BUF_RW_START=%u", DYN.buf_rw_start[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RW_CMD_CTRL_BUF_RW_START_AUX=%s", DYN.buf_rw_start[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RW_WR_DATA0_WR_DATA_DQ0=%u", DYN.wr_data_dq0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RW_WR_DATA1_WR_DATA_DQ1=%u", DYN.wr_data_dq1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CAPAR_CMDBUF_CTRL_CAPAR_CMDBUF_WDATA=%u", DYN.capar_cmdbuf_wdata[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CAPAR_CMDBUF_CTRL_CAPAR_CMDBUF_ADDR=%u", DYN.capar_cmdbuf_addr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CAPAR_CMDBUF_CTRL_CAPAR_CMDBUF_OP_MODE=%u", DYN.capar_cmdbuf_op_mode[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CAPAR_CMDBUF_CTRL_CAPAR_CMDBUF_OP_MODE_AUX=%s", DYN.capar_cmdbuf_op_mode[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CAPAR_CMDBUF_CTRL_CAPAR_CMDBUF_RW_TYPE=%u", DYN.capar_cmdbuf_rw_type[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CAPAR_CMDBUF_CTRL_CAPAR_CMDBUF_RW_TYPE_AUX=%s", DYN.capar_cmdbuf_rw_type[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CAPAR_CMDBUF_CTRL_CAPAR_CMDBUF_RW_START=%u", DYN.capar_cmdbuf_rw_start[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CAPAR_CMDBUF_CTRL_CAPAR_CMDBUF_RW_START_AUX=%s", DYN.capar_cmdbuf_rw_start[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRL0_DIS_WC=%u", STATIC.dis_wc);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRL0_DIS_WC_AUX=%s", STATIC.dis_wc ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRL0_DIS_RD_BYPASS=%u", STATIC.dis_rd_bypass);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRL0_DIS_RD_BYPASS_AUX=%s", STATIC.dis_rd_bypass ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRL0_DIS_ACT_BYPASS=%u", STATIC.dis_act_bypass);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRL0_DIS_ACT_BYPASS_AUX=%s", STATIC.dis_act_bypass ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRL0_DIS_MAX_RANK_RD_OPT=%u", QDYN.dis_max_rank_rd_opt);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRL0_DIS_MAX_RANK_RD_OPT_AUX=%s", QDYN.dis_max_rank_rd_opt ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRL0_DIS_MAX_RANK_WR_OPT=%u", QDYN.dis_max_rank_wr_opt);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRL0_DIS_MAX_RANK_WR_OPT_AUX=%s", QDYN.dis_max_rank_wr_opt ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRL1_DIS_DQ=%u", DYN.dis_dq[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRL1_DIS_DQ_AUX=%s", DYN.dis_dq[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRL1_DIS_HIF=%u", DYN.dis_hif[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRL1_DIS_HIF_AUX=%s", DYN.dis_hif[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRLCMD_ZQ_CALIB_SHORT=%u", DYN.zq_calib_short[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRLCMD_ZQ_CALIB_SHORT_AUX=%s", DYN.zq_calib_short[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRLCMD_CTRLUPD=%u", DYN.ctrlupd[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRLCMD_CTRLUPD_AUX=%s", DYN.ctrlupd[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRLCMD_CTRLUPD_BURST=%u", DYN.ctrlupd_burst[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRLCMD_CTRLUPD_BURST_AUX=%s", DYN.ctrlupd_burst[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRLCMD_HW_REF_ZQ_EN=%u", STATIC.hw_ref_zq_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRLCMD_HW_REF_ZQ_EN_AUX=%s", STATIC.hw_ref_zq_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK0_REFRESH=%u", DYN.rank0_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK0_REFRESH_AUX=%s", DYN.rank0_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK1_REFRESH=%u", DYN.rank1_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK1_REFRESH_AUX=%s", DYN.rank1_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK2_REFRESH=%u", DYN.rank2_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK2_REFRESH_AUX=%s", DYN.rank2_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK3_REFRESH=%u", DYN.rank3_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK3_REFRESH_AUX=%s", DYN.rank3_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK4_REFRESH=%u", DYN.rank4_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK4_REFRESH_AUX=%s", DYN.rank4_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK5_REFRESH=%u", DYN.rank5_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK5_REFRESH_AUX=%s", DYN.rank5_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK6_REFRESH=%u", DYN.rank6_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK6_REFRESH_AUX=%s", DYN.rank6_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK7_REFRESH=%u", DYN.rank7_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK7_REFRESH_AUX=%s", DYN.rank7_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK8_REFRESH=%u", DYN.rank8_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK8_REFRESH_AUX=%s", DYN.rank8_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK9_REFRESH=%u", DYN.rank9_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK9_REFRESH_AUX=%s", DYN.rank9_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK10_REFRESH=%u", DYN.rank10_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK10_REFRESH_AUX=%s", DYN.rank10_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK11_REFRESH=%u", DYN.rank11_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK11_REFRESH_AUX=%s", DYN.rank11_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK12_REFRESH=%u", DYN.rank12_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK12_REFRESH_AUX=%s", DYN.rank12_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK13_REFRESH=%u", DYN.rank13_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK13_REFRESH_AUX=%s", DYN.rank13_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK14_REFRESH=%u", DYN.rank14_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK14_REFRESH_AUX=%s", DYN.rank14_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK15_REFRESH=%u", DYN.rank15_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK15_REFRESH_AUX=%s", DYN.rank15_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK16_REFRESH=%u", DYN.rank16_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK16_REFRESH_AUX=%s", DYN.rank16_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK17_REFRESH=%u", DYN.rank17_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK17_REFRESH_AUX=%s", DYN.rank17_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK18_REFRESH=%u", DYN.rank18_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK18_REFRESH_AUX=%s", DYN.rank18_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK19_REFRESH=%u", DYN.rank19_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK19_REFRESH_AUX=%s", DYN.rank19_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK20_REFRESH=%u", DYN.rank20_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK20_REFRESH_AUX=%s", DYN.rank20_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK21_REFRESH=%u", DYN.rank21_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK21_REFRESH_AUX=%s", DYN.rank21_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK22_REFRESH=%u", DYN.rank22_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK22_REFRESH_AUX=%s", DYN.rank22_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK23_REFRESH=%u", DYN.rank23_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK23_REFRESH_AUX=%s", DYN.rank23_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK24_REFRESH=%u", DYN.rank24_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK24_REFRESH_AUX=%s", DYN.rank24_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK25_REFRESH=%u", DYN.rank25_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK25_REFRESH_AUX=%s", DYN.rank25_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK26_REFRESH=%u", DYN.rank26_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK26_REFRESH_AUX=%s", DYN.rank26_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK27_REFRESH=%u", DYN.rank27_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK27_REFRESH_AUX=%s", DYN.rank27_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK28_REFRESH=%u", DYN.rank28_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK28_REFRESH_AUX=%s", DYN.rank28_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK29_REFRESH=%u", DYN.rank29_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK29_REFRESH_AUX=%s", DYN.rank29_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK30_REFRESH=%u", DYN.rank30_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK30_REFRESH_AUX=%s", DYN.rank30_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK31_REFRESH=%u", DYN.rank31_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK31_REFRESH_AUX=%s", DYN.rank31_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK32_REFRESH=%u", DYN.rank32_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK32_REFRESH_AUX=%s", DYN.rank32_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK33_REFRESH=%u", DYN.rank33_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK33_REFRESH_AUX=%s", DYN.rank33_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK34_REFRESH=%u", DYN.rank34_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK34_REFRESH_AUX=%s", DYN.rank34_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK35_REFRESH=%u", DYN.rank35_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK35_REFRESH_AUX=%s", DYN.rank35_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK36_REFRESH=%u", DYN.rank36_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK36_REFRESH_AUX=%s", DYN.rank36_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK37_REFRESH=%u", DYN.rank37_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK37_REFRESH_AUX=%s", DYN.rank37_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK38_REFRESH=%u", DYN.rank38_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK38_REFRESH_AUX=%s", DYN.rank38_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK39_REFRESH=%u", DYN.rank39_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK39_REFRESH_AUX=%s", DYN.rank39_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK40_REFRESH=%u", DYN.rank40_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK40_REFRESH_AUX=%s", DYN.rank40_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK41_REFRESH=%u", DYN.rank41_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK41_REFRESH_AUX=%s", DYN.rank41_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK42_REFRESH=%u", DYN.rank42_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK42_REFRESH_AUX=%s", DYN.rank42_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK43_REFRESH=%u", DYN.rank43_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK43_REFRESH_AUX=%s", DYN.rank43_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK44_REFRESH=%u", DYN.rank44_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK44_REFRESH_AUX=%s", DYN.rank44_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK45_REFRESH=%u", DYN.rank45_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK45_REFRESH_AUX=%s", DYN.rank45_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK46_REFRESH=%u", DYN.rank46_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK46_REFRESH_AUX=%s", DYN.rank46_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK47_REFRESH=%u", DYN.rank47_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK47_REFRESH_AUX=%s", DYN.rank47_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK48_REFRESH=%u", DYN.rank48_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK48_REFRESH_AUX=%s", DYN.rank48_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK49_REFRESH=%u", DYN.rank49_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK49_REFRESH_AUX=%s", DYN.rank49_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK50_REFRESH=%u", DYN.rank50_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK50_REFRESH_AUX=%s", DYN.rank50_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK51_REFRESH=%u", DYN.rank51_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK51_REFRESH_AUX=%s", DYN.rank51_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK52_REFRESH=%u", DYN.rank52_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK52_REFRESH_AUX=%s", DYN.rank52_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK53_REFRESH=%u", DYN.rank53_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK53_REFRESH_AUX=%s", DYN.rank53_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK54_REFRESH=%u", DYN.rank54_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK54_REFRESH_AUX=%s", DYN.rank54_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK55_REFRESH=%u", DYN.rank55_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK55_REFRESH_AUX=%s", DYN.rank55_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK56_REFRESH=%u", DYN.rank56_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK56_REFRESH_AUX=%s", DYN.rank56_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK57_REFRESH=%u", DYN.rank57_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK57_REFRESH_AUX=%s", DYN.rank57_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK58_REFRESH=%u", DYN.rank58_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK58_REFRESH_AUX=%s", DYN.rank58_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK59_REFRESH=%u", DYN.rank59_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK59_REFRESH_AUX=%s", DYN.rank59_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK60_REFRESH=%u", DYN.rank60_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK60_REFRESH_AUX=%s", DYN.rank60_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK61_REFRESH=%u", DYN.rank61_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK61_REFRESH_AUX=%s", DYN.rank61_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK62_REFRESH=%u", DYN.rank62_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK62_REFRESH_AUX=%s", DYN.rank62_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK63_REFRESH=%u", DYN.rank63_refresh[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL1_RANK63_REFRESH_AUX=%s", DYN.rank63_refresh[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED6_LPR_NUM_ENTRIES_EXTEND=%u", QDYN.lpr_num_entries_extend);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED7_WRCAM_LOWTHRESH_EXTEND=%u", QDYN.wrcam_lowthresh_extend);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED7_WRCAM_HIGHTHRESH_EXTEND=%u", QDYN.wrcam_highthresh_extend);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED7_WR_PGHIT_NUM_THRESH_EXTEND=%u", QDYN.wr_pghit_num_thresh_extend);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SWCTL_SW_DONE=%u", STATIC.sw_done);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SWCTL_SW_DONE_AUX=%s", STATIC.sw_done ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DIMMCTL_DIMM_STAGGER_CS_EN=%u", STATIC.dimm_stagger_cs_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DIMMCTL_DIMM_STAGGER_CS_EN_AUX=%s", STATIC.dimm_stagger_cs_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DIMMCTL_DIMM_ADDR_MIRR_EN=%u", STATIC.dimm_addr_mirr_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DIMMCTL_DIMM_ADDR_MIRR_EN_AUX=%s", STATIC.dimm_addr_mirr_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DIMMCTL_DIMM_OUTPUT_INV_EN=%u", STATIC.dimm_output_inv_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DIMMCTL_DIMM_OUTPUT_INV_EN_AUX=%s", STATIC.dimm_output_inv_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DIMMCTL_MRS_A17_EN=%u", STATIC.mrs_a17_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DIMMCTL_MRS_A17_EN_AUX=%s", STATIC.mrs_a17_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DIMMCTL_MRS_BG1_EN=%u", STATIC.mrs_bg1_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DIMMCTL_MRS_BG1_EN_AUX=%s", STATIC.mrs_bg1_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DIMMCTL_DIMM_DIS_BG_MIRRORING=%u", STATIC.dimm_dis_bg_mirroring);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DIMMCTL_DIMM_DIS_BG_MIRRORING_AUX=%s", STATIC.dimm_dis_bg_mirroring ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DIMMCTL_LRDIMM_BCOM_CMD_PROT=%u", STATIC.lrdimm_bcom_cmd_prot);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DIMMCTL_LRDIMM_BCOM_CMD_PROT_AUX=%s", STATIC.lrdimm_bcom_cmd_prot ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DIMMCTL_RCD_NUM=%u", STATIC.rcd_num);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DIMMCTL_DIMM_TYPE=%u", STATIC.dimm_type);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DIMMCTL_RCD_WEAK_DRIVE=%u", QDYN.rcd_weak_drive);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DIMMCTL_RCD_WEAK_DRIVE_AUX=%s", QDYN.rcd_weak_drive ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DIMMCTL_RCD_A_OUTPUT_DISABLED=%u", STATIC.rcd_a_output_disabled);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DIMMCTL_RCD_A_OUTPUT_DISABLED_AUX=%s", STATIC.rcd_a_output_disabled ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DIMMCTL_RCD_B_OUTPUT_DISABLED=%u", STATIC.rcd_b_output_disabled);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DIMMCTL_RCD_B_OUTPUT_DISABLED_AUX=%s", STATIC.rcd_b_output_disabled ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DIMMCTL_DIMM_SELFREF_CLOCK_STOP_MODE=%u", DYN.dimm_selfref_clock_stop_mode);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DIMMCTL_DIMM_SELFREF_CLOCK_STOP_MODE_AUX=%s", DYN.dimm_selfref_clock_stop_mode ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CHCTL_DUAL_CHANNEL_EN=%u", STATIC.dual_channel_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CHCTL_DUAL_CHANNEL_EN_AUX=%s", STATIC.dual_channel_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RANKCTL_MAX_RANK_RD=%u", STATIC.max_rank_rd);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RANKCTL_MAX_RANK_WR=%u", STATIC.max_rank_wr);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RANKCTL_MAX_LOGICAL_RANK_RD=%u", STATIC.max_logical_rank_rd);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RANKCTL_MAX_LOGICAL_RANK_WR=%u", STATIC.max_logical_rank_wr);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DBICTL_DM_EN=%u", QDYN.dm_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DBICTL_DM_EN_AUX=%s", QDYN.dm_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DBICTL_WR_DBI_EN=%u", QDYN.wr_dbi_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DBICTL_WR_DBI_EN_AUX=%s", QDYN.wr_dbi_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DBICTL_RD_DBI_EN=%u", QDYN.rd_dbi_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DBICTL_RD_DBI_EN_AUX=%s", QDYN.rd_dbi_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ODTMAP_RANK0_WR_ODT=%u", STATIC.rank0_wr_odt[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ODTMAP_RANK0_RD_ODT=%u", STATIC.rank0_rd_odt[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ODTMAP_RANK1_WR_ODT=%u", STATIC.rank1_wr_odt[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ODTMAP_RANK1_RD_ODT=%u", STATIC.rank1_rd_odt[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ODTMAP_RANK2_WR_ODT=%u", STATIC.rank2_wr_odt[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ODTMAP_RANK2_RD_ODT=%u", STATIC.rank2_rd_odt[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ODTMAP_RANK3_WR_ODT=%u", STATIC.rank3_wr_odt[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ODTMAP_RANK3_RD_ODT=%u", STATIC.rank3_rd_odt[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DATACTL0_RD_DATA_COPY_EN=%u", QDYN.rd_data_copy_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DATACTL0_RD_DATA_COPY_EN_AUX=%s", QDYN.rd_data_copy_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DATACTL0_WR_DATA_COPY_EN=%u", QDYN.wr_data_copy_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DATACTL0_WR_DATA_COPY_EN_AUX=%s", QDYN.wr_data_copy_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DATACTL0_WR_DATA_X_EN=%u", QDYN.wr_data_x_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DATACTL0_WR_DATA_X_EN_AUX=%s", QDYN.wr_data_x_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SWCTLSTATIC_SW_STATIC_UNLOCK=%u", STATIC.sw_static_unlock);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SWCTLSTATIC_SW_STATIC_UNLOCK_AUX=%s", STATIC.sw_static_unlock ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CGCTL_FORCE_CLK_TE_EN=%u", DYN.force_clk_te_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CGCTL_FORCE_CLK_TE_EN_AUX=%s", DYN.force_clk_te_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CGCTL_FORCE_CLK_ARB_EN=%u", DYN.force_clk_arb_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CGCTL_FORCE_CLK_ARB_EN_AUX=%s", DYN.force_clk_arb_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_INITTMG0_PRE_CKE_X1024=%u", STATIC.pre_cke_x1024[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_INITTMG0_POST_CKE_X1024=%u", STATIC.post_cke_x1024[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_INITTMG0_SKIP_DRAM_INIT=%u", QDYN.skip_dram_init[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_INITTMG2_DEV_ZQINIT_X32=%u", STATIC.dev_zqinit_x32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DS_DBG_CTRL0_DBG_BSM_SEL_CTRL=%u", DYN.dbg_bsm_sel_ctrl[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DS_DBG_CTRL0_DBG_LRSM_SEL_CTRL=%u", DYN.dbg_lrsm_sel_ctrl[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CAPAR_CMDFIFO_CTRL_CMDFIFO_RD_ADDR=%u", DYN.cmdfifo_rd_addr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCERRCNTCTL_ECC_CORR_THRESHOLD=%u", DYN.ecc_corr_threshold[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCERRCNTCTL_ECC_CORR_ERR_CNT_CLR_RANK0=%u", DYN.ecc_corr_err_cnt_clr_rank0[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCERRCNTCTL_ECC_CORR_ERR_CNT_CLR_RANK0_AUX=%s", DYN.ecc_corr_err_cnt_clr_rank0[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCERRCNTCTL_ECC_CORR_ERR_CNT_CLR_RANK1=%u", DYN.ecc_corr_err_cnt_clr_rank1[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCERRCNTCTL_ECC_CORR_ERR_CNT_CLR_RANK1_AUX=%s", DYN.ecc_corr_err_cnt_clr_rank1[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCERRCNTCTL_ECC_CORR_ERR_CNT_CLR_RANK2=%u", DYN.ecc_corr_err_cnt_clr_rank2[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCERRCNTCTL_ECC_CORR_ERR_CNT_CLR_RANK2_AUX=%s", DYN.ecc_corr_err_cnt_clr_rank2[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCERRCNTCTL_ECC_CORR_ERR_CNT_CLR_RANK3=%u", DYN.ecc_corr_err_cnt_clr_rank3[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCERRCNTCTL_ECC_CORR_ERR_CNT_CLR_RANK3_AUX=%s", DYN.ecc_corr_err_cnt_clr_rank3[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCERRCNTCTL_ECC_UNCORR_ERR_LOG_MODE=%u", DYN.ecc_uncorr_err_log_mode[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCERRCNTCTL_ECC_CORR_ERR_LOG_MODE=%u", DYN.ecc_corr_err_log_mode[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCERRCNTCTL_ECC_CORR_ERR_PER_RANK_INTR_EN=%u", DYN.ecc_corr_err_per_rank_intr_en[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PPT2CTRL0_PPT2_BURST_NUM=%u", DYN.ppt2_burst_num);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PPT2CTRL0_PPT2_CTRLUPD_NUM_DFI0=%u", DYN.ppt2_ctrlupd_num_dfi0);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PPT2CTRL0_PPT2_CTRLUPD_NUM_DFI1=%u", DYN.ppt2_ctrlupd_num_dfi1);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PPT2CTRL0_PPT2_BURST=%u", DYN.ppt2_burst);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PPT2CTRL0_PPT2_BURST_AUX=%s", DYN.ppt2_burst ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PPT2CTRL0_PPT2_WAIT_REF=%u", DYN.ppt2_wait_ref);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PPT2CTRL0_PPT2_WAIT_REF_AUX=%s", DYN.ppt2_wait_ref ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DDRCTL_IMECFG0_IME_EN=%u", STATIC.ime_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DDRCTL_IMECFG0_IME_EN_AUX=%s", STATIC.ime_en[0] ? "y" : "n");
#if DWC_DDRCTL_NUM_CHANNEL > 1
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MSTR3_GEARDOWN_MODE=%u", QDYN.geardown_mode[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MSTR3_GEARDOWN_MODE_AUX=%s", QDYN.geardown_mode[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MSTR3_RANK_TMGSET_SEL=%u", STATIC.rank_tmgset_sel[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MSTR3_RANK_DEV_CFG_SEL=%u", STATIC.rank_dev_cfg_sel[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MSTR4_WCK_ON=%u", QDYN.wck_on[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MSTR4_WCK_ON_AUX=%s", QDYN.wck_on[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MSTR4_WCK_SUSPEND_EN=%u", QDYN.wck_suspend_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MSTR4_WCK_SUSPEND_EN_AUX=%s", QDYN.wck_suspend_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MSTR4_WS_OFF_EN=%u", QDYN.ws_off_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MSTR4_WS_OFF_EN_AUX=%s", QDYN.ws_off_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MRCTRL0_MR_TYPE=%u", DYN.mr_type[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MRCTRL0_MR_TYPE_AUX=%s", DYN.mr_type[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MRCTRL0_MPR_EN=%u", DYN.mpr_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MRCTRL0_MPR_EN_AUX=%s", DYN.mpr_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MRCTRL0_PDA_EN=%u", DYN.pda_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MRCTRL0_PDA_EN_AUX=%s", DYN.pda_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MRCTRL0_SW_INIT_INT=%u", DYN.sw_init_int[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MRCTRL0_SW_INIT_INT_AUX=%s", DYN.sw_init_int[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MRCTRL0_MR_RANK=%u", DYN.mr_rank[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MRCTRL0_MR_ADDR=%u", DYN.mr_addr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MRCTRL0_MR_CID=%u", DYN.mr_cid[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MRCTRL0_MRR_DONE_CLR=%u", DYN.mrr_done_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MRCTRL0_MRR_DONE_CLR_AUX=%s", DYN.mrr_done_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MRCTRL0_DIS_MRRW_TRFC=%u", DYN.dis_mrrw_trfc[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MRCTRL0_DIS_MRRW_TRFC_AUX=%s", DYN.dis_mrrw_trfc[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MRCTRL0_PPR_EN=%u", DYN.ppr_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MRCTRL0_PPR_EN_AUX=%s", DYN.ppr_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MRCTRL0_PPR_PGMPST_EN=%u", DYN.ppr_pgmpst_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MRCTRL0_PPR_PGMPST_EN_AUX=%s", DYN.ppr_pgmpst_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MRCTRL0_PBA_MODE=%u", DYN.pba_mode[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MRCTRL0_PBA_MODE_AUX=%s", DYN.pba_mode[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MRCTRL0_MR_WR=%u", DYN.mr_wr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MRCTRL0_MR_WR_AUX=%s", DYN.mr_wr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MRCTRL1_MR_DATA=%u", DYN.mr_data[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_MRCTRL2_MR_DEVICE_SEL=%u", DYN.mr_device_sel[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DERATECTL5_DERATE_TEMP_LIMIT_INTR_EN=%u", STATIC.derate_temp_limit_intr_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DERATECTL5_DERATE_TEMP_LIMIT_INTR_EN_AUX=%s", STATIC.derate_temp_limit_intr_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DERATECTL5_DERATE_TEMP_LIMIT_INTR_CLR=%u", STATIC.derate_temp_limit_intr_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DERATECTL5_DERATE_TEMP_LIMIT_INTR_CLR_AUX=%s", STATIC.derate_temp_limit_intr_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DERATECTL5_DERATE_TEMP_LIMIT_INTR_FORCE=%u", STATIC.derate_temp_limit_intr_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DERATECTL5_DERATE_TEMP_LIMIT_INTR_FORCE_AUX=%s", STATIC.derate_temp_limit_intr_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DERATECTL7_DERATE_TEMP_LIMIT_INTR_CLR_RANK0=%u", DYN.derate_temp_limit_intr_clr_rank0[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DERATECTL7_DERATE_TEMP_LIMIT_INTR_CLR_RANK0_AUX=%s", DYN.derate_temp_limit_intr_clr_rank0[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DERATECTL7_DERATE_TEMP_LIMIT_INTR_CLR_RANK1=%u", DYN.derate_temp_limit_intr_clr_rank1[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DERATECTL7_DERATE_TEMP_LIMIT_INTR_CLR_RANK1_AUX=%s", DYN.derate_temp_limit_intr_clr_rank1[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DERATECTL7_DERATE_TEMP_LIMIT_INTR_CLR_RANK2=%u", DYN.derate_temp_limit_intr_clr_rank2[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DERATECTL7_DERATE_TEMP_LIMIT_INTR_CLR_RANK2_AUX=%s", DYN.derate_temp_limit_intr_clr_rank2[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DERATECTL7_DERATE_TEMP_LIMIT_INTR_CLR_RANK3=%u", DYN.derate_temp_limit_intr_clr_rank3[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DERATECTL7_DERATE_TEMP_LIMIT_INTR_CLR_RANK3_AUX=%s", DYN.derate_temp_limit_intr_clr_rank3[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DERATEDBGCTL_DBG_MR4_GRP_SEL=%u", STATIC.dbg_mr4_grp_sel[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DERATEDBGCTL_DBG_MR4_RANK_SEL=%u", STATIC.dbg_mr4_rank_sel[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PWRCTL_SELFREF_EN=%u", DYN.selfref_en[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PWRCTL_POWERDOWN_EN=%u", DYN.powerdown_en[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PWRCTL_ACTV_PD_EN=%u", DYN.actv_pd_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PWRCTL_ACTV_PD_EN_AUX=%s", DYN.actv_pd_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PWRCTL_EN_DFI_DRAM_CLK_DISABLE=%u", DYN.en_dfi_dram_clk_disable[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_AUX=%s", DYN.en_dfi_dram_clk_disable[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PWRCTL_MPSM_EN=%u", DYN.mpsm_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PWRCTL_MPSM_EN_AUX=%s", DYN.mpsm_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PWRCTL_SELFREF_SW=%u", DYN.selfref_sw[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PWRCTL_SELFREF_SW_AUX=%s", DYN.selfref_sw[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PWRCTL_STAY_IN_SELFREF=%u", DYN.stay_in_selfref[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PWRCTL_STAY_IN_SELFREF_AUX=%s", DYN.stay_in_selfref[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PWRCTL_DIS_CAM_DRAIN_SELFREF=%u", DYN.dis_cam_drain_selfref[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PWRCTL_DIS_CAM_DRAIN_SELFREF_AUX=%s", DYN.dis_cam_drain_selfref[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PWRCTL_LPDDR4_SR_ALLOWED=%u", DYN.lpddr4_sr_allowed[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PWRCTL_LPDDR4_SR_ALLOWED_AUX=%s", DYN.lpddr4_sr_allowed[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PWRCTL_DSM_EN=%u", DYN.dsm_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PWRCTL_DSM_EN_AUX=%s", DYN.dsm_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PWRCTL_MPSM_PD_EN=%u", DYN.mpsm_pd_en[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PWRCTL_MPSM_DEEP_PD_EN=%u", DYN.mpsm_deep_pd_en[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_HWLPCTL_HW_LP_EN=%u", DYN.hw_lp_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_HWLPCTL_HW_LP_EN_AUX=%s", DYN.hw_lp_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_HWLPCTL_HW_LP_EXIT_IDLE_EN=%u", STATIC.hw_lp_exit_idle_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_HWLPCTL_HW_LP_EXIT_IDLE_EN_AUX=%s", STATIC.hw_lp_exit_idle_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_HWLPCTL_HW_LP_ACCEPT_WAIT_WINDOW=%u", STATIC.hw_lp_accept_wait_window[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_HWLPCTL2_CACTIVE_IN_MASK=%u", STATIC.cactive_in_mask[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ZQCTL1_ZQ_RESET=%u", DYN.zq_reset[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ZQCTL1_ZQ_RESET_AUX=%s", DYN.zq_reset[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_HWFFC_MRWBUF_CTRL0_HWFFC_MRWBUF_ADDR=%u", DYN.hwffc_mrwbuf_addr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_HWFFC_MRWBUF_CTRL0_HWFFC_MRWBUF_SELECT=%u", DYN.hwffc_mrwbuf_select[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_HWFFC_MRWBUF_CTRL0_HWFFC_MRWBUF_RW_TYPE=%u", DYN.hwffc_mrwbuf_rw_type[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_HWFFC_MRWBUF_CTRL0_HWFFC_MRWBUF_RW_TYPE_AUX=%s", DYN.hwffc_mrwbuf_rw_type[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_HWFFC_MRWBUF_CTRL0_HWFFC_MRWBUF_RW_START=%u", DYN.hwffc_mrwbuf_rw_start[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_HWFFC_MRWBUF_CTRL0_HWFFC_MRWBUF_RW_START_AUX=%s", DYN.hwffc_mrwbuf_rw_start[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_HWFFC_MRWBUF_CTRL1_HWFFC_MRWBUF_WDATA=%u", DYN.hwffc_mrwbuf_wdata[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFI0MSGCTL0_DFI0_CTRLMSG_DATA=%u", DYN.dfi0_ctrlmsg_data[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFI0MSGCTL0_DFI0_CTRLMSG_CMD=%u", DYN.dfi0_ctrlmsg_cmd[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFI0MSGCTL0_DFI0_CTRLMSG_TOUT_CLR=%u", DYN.dfi0_ctrlmsg_tout_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFI0MSGCTL0_DFI0_CTRLMSG_TOUT_CLR_AUX=%s", DYN.dfi0_ctrlmsg_tout_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFI0MSGCTL0_DFI0_CTRLMSG_REQ=%u", DYN.dfi0_ctrlmsg_req[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFI0MSGCTL0_DFI0_CTRLMSG_REQ_AUX=%s", DYN.dfi0_ctrlmsg_req[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFISBINTRPTCFG_DFI_SIDEBAND_TIMER_ERR_INTR_EN=%u", DYN.dfi_sideband_timer_err_intr_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFISBINTRPTCFG_DFI_SIDEBAND_TIMER_ERR_INTR_EN_AUX=%s", DYN.dfi_sideband_timer_err_intr_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFISBINTRPTCFG_DFI_SIDEBAND_TIMER_ERR_INTR_CLR=%u", DYN.dfi_sideband_timer_err_intr_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFISBINTRPTCFG_DFI_SIDEBAND_TIMER_ERR_INTR_CLR_AUX=%s", DYN.dfi_sideband_timer_err_intr_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFISBINTRPTCFG_DFI_SIDEBAND_TIMER_ERR_INTR_FORCE=%u", DYN.dfi_sideband_timer_err_intr_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFISBINTRPTCFG_DFI_SIDEBAND_TIMER_ERR_INTR_FORCE_AUX=%s", DYN.dfi_sideband_timer_err_intr_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFISBPOISONCFG_DFI_TCTRLUPD_MIN_POISON_ERR_INJ=%u", QDYN.dfi_tctrlupd_min_poison_err_inj[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFISBPOISONCFG_DFI_TCTRLUPD_MIN_POISON_ERR_INJ_AUX=%s", QDYN.dfi_tctrlupd_min_poison_err_inj[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFISBPOISONCFG_DFI_TCTRLUPD_MAX_POISON_ERR_INJ=%u", QDYN.dfi_tctrlupd_max_poison_err_inj[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFISBPOISONCFG_DFI_TCTRLUPD_MAX_POISON_ERR_INJ_AUX=%s", QDYN.dfi_tctrlupd_max_poison_err_inj[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFISBPOISONCFG_DFI_TINIT_START_POISON_ERR_INJ=%u", QDYN.dfi_tinit_start_poison_err_inj[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFISBPOISONCFG_DFI_TINIT_START_POISON_ERR_INJ_AUX=%s", QDYN.dfi_tinit_start_poison_err_inj[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFISBPOISONCFG_DFI_TINIT_COMPLETE_POISON_ERR_INJ=%u", QDYN.dfi_tinit_complete_poison_err_inj[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFISBPOISONCFG_DFI_TINIT_COMPLETE_POISON_ERR_INJ_AUX=%s", QDYN.dfi_tinit_complete_poison_err_inj[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFISBPOISONCFG_DFI_TLP_CTRL_RESP_POISON_ERR_INJ=%u", QDYN.dfi_tlp_ctrl_resp_poison_err_inj[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFISBPOISONCFG_DFI_TLP_CTRL_RESP_POISON_ERR_INJ_AUX=%s", QDYN.dfi_tlp_ctrl_resp_poison_err_inj[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFISBPOISONCFG_DFI_TLP_DATA_RESP_POISON_ERR_INJ=%u", QDYN.dfi_tlp_data_resp_poison_err_inj[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFISBPOISONCFG_DFI_TLP_DATA_RESP_POISON_ERR_INJ_AUX=%s", QDYN.dfi_tlp_data_resp_poison_err_inj[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFISBPOISONCFG_DFI_TLP_CTRL_WAKEUP_POISON_ERR_INJ=%u", QDYN.dfi_tlp_ctrl_wakeup_poison_err_inj[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFISBPOISONCFG_DFI_TLP_CTRL_WAKEUP_POISON_ERR_INJ_AUX=%s", QDYN.dfi_tlp_ctrl_wakeup_poison_err_inj[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFISBPOISONCFG_DFI_TLP_DATA_WAKEUP_POISON_ERR_INJ=%u", QDYN.dfi_tlp_data_wakeup_poison_err_inj[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFISBPOISONCFG_DFI_TLP_DATA_WAKEUP_POISON_ERR_INJ_AUX=%s", QDYN.dfi_tlp_data_wakeup_poison_err_inj[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFISBPOISONCFG_DFI_TCTRLUPD_MIN_POISON_MARGIN=%u", QDYN.dfi_tctrlupd_min_poison_margin[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFISBPOISONCFG_DFI_TINIT_START_POISON_MARGIN=%u", QDYN.dfi_tinit_start_poison_margin[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFISBPOISONCFG_DFI_TLP_CTRL_RESP_POISON_MARGIN=%u", QDYN.dfi_tlp_ctrl_resp_poison_margin[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFISBPOISONCFG_DFI_TLP_DATA_RESP_POISON_MARGIN=%u", QDYN.dfi_tlp_data_resp_poison_margin[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFIERRINTRPTCFG_DFI_ERROR_INTR_EN=%u", DYN.dfi_error_intr_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFIERRINTRPTCFG_DFI_ERROR_INTR_EN_AUX=%s", DYN.dfi_error_intr_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFIERRINTRPTCFG_DFI_ERROR_INTR_CLR=%u", DYN.dfi_error_intr_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFIERRINTRPTCFG_DFI_ERROR_INTR_CLR_AUX=%s", DYN.dfi_error_intr_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFIERRINTRPTCFG_DFI_ERROR_INTR_FORCE=%u", DYN.dfi_error_intr_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DFIERRINTRPTCFG_DFI_ERROR_INTR_FORCE_AUX=%s", DYN.dfi_error_intr_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCCTL_ECC_CORRECTED_ERR_CLR=%u", DYN.ecc_corrected_err_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCCTL_ECC_CORRECTED_ERR_CLR_AUX=%s", DYN.ecc_corrected_err_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCCTL_ECC_UNCORRECTED_ERR_CLR=%u", DYN.ecc_uncorrected_err_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCCTL_ECC_UNCORRECTED_ERR_CLR_AUX=%s", DYN.ecc_uncorrected_err_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCCTL_ECC_CORR_ERR_CNT_CLR=%u", DYN.ecc_corr_err_cnt_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCCTL_ECC_CORR_ERR_CNT_CLR_AUX=%s", DYN.ecc_corr_err_cnt_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCCTL_ECC_UNCORR_ERR_CNT_CLR=%u", DYN.ecc_uncorr_err_cnt_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCCTL_ECC_UNCORR_ERR_CNT_CLR_AUX=%s", DYN.ecc_uncorr_err_cnt_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCCTL_ECC_AP_ERR_INTR_CLR=%u", DYN.ecc_ap_err_intr_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCCTL_ECC_AP_ERR_INTR_CLR_AUX=%s", DYN.ecc_ap_err_intr_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCCTL_ECC_CORRECTED_ERR_INTR_EN=%u", DYN.ecc_corrected_err_intr_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCCTL_ECC_CORRECTED_ERR_INTR_EN_AUX=%s", DYN.ecc_corrected_err_intr_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN=%u", DYN.ecc_uncorrected_err_intr_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN_AUX=%s", DYN.ecc_uncorrected_err_intr_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCCTL_ECC_AP_ERR_INTR_EN=%u", DYN.ecc_ap_err_intr_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCCTL_ECC_AP_ERR_INTR_EN_AUX=%s", DYN.ecc_ap_err_intr_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE=%u", DYN.ecc_corrected_err_intr_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE_AUX=%s", DYN.ecc_corrected_err_intr_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE=%u", DYN.ecc_uncorrected_err_intr_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE_AUX=%s", DYN.ecc_uncorrected_err_intr_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCCTL_ECC_AP_ERR_INTR_FORCE=%u", DYN.ecc_ap_err_intr_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCCTL_ECC_AP_ERR_INTR_FORCE_AUX=%s", DYN.ecc_ap_err_intr_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCPARCFG0_PAR_WDATA_ERR_INTR_EN=%u", DYN.par_wdata_err_intr_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCPARCFG0_PAR_WDATA_ERR_INTR_EN_AUX=%s", DYN.par_wdata_err_intr_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCPARCFG0_PAR_WDATA_ERR_INTR_CLR=%u", DYN.par_wdata_err_intr_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCPARCFG0_PAR_WDATA_ERR_INTR_CLR_AUX=%s", DYN.par_wdata_err_intr_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCPARCFG0_PAR_WDATA_ERR_INTR_FORCE=%u", DYN.par_wdata_err_intr_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCPARCFG0_PAR_WDATA_ERR_INTR_FORCE_AUX=%s", DYN.par_wdata_err_intr_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCPARCFG0_PAR_RDATA_ERR_INTR_EN=%u", DYN.par_rdata_err_intr_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCPARCFG0_PAR_RDATA_ERR_INTR_EN_AUX=%s", DYN.par_rdata_err_intr_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCPARCFG0_PAR_RDATA_ERR_INTR_CLR=%u", DYN.par_rdata_err_intr_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCPARCFG0_PAR_RDATA_ERR_INTR_CLR_AUX=%s", DYN.par_rdata_err_intr_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCPARCFG0_PAR_RDATA_ERR_INTR_FORCE=%u", DYN.par_rdata_err_intr_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCPARCFG0_PAR_RDATA_ERR_INTR_FORCE_AUX=%s", DYN.par_rdata_err_intr_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_EN=%u", DYN.occap_ddrc_data_intr_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_EN_AUX=%s", DYN.occap_ddrc_data_intr_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_CLR=%u", DYN.occap_ddrc_data_intr_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_CLR_AUX=%s", DYN.occap_ddrc_data_intr_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_FORCE=%u", DYN.occap_ddrc_data_intr_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCCAPCFG1_OCCAP_DDRC_DATA_INTR_FORCE_AUX=%s", DYN.occap_ddrc_data_intr_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_SEQ=%u", DYN.occap_ddrc_data_poison_seq[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_SEQ_AUX=%s", DYN.occap_ddrc_data_poison_seq[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_PARALLEL=%u", DYN.occap_ddrc_data_poison_parallel[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_PARALLEL_AUX=%s", DYN.occap_ddrc_data_poison_parallel[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_ERR_INJ=%u", DYN.occap_ddrc_data_poison_err_inj[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCCAPCFG1_OCCAP_DDRC_DATA_POISON_ERR_INJ_AUX=%s", DYN.occap_ddrc_data_poison_err_inj[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_EN=%u", DYN.occap_ddrc_ctrl_intr_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_EN_AUX=%s", DYN.occap_ddrc_ctrl_intr_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_CLR=%u", DYN.occap_ddrc_ctrl_intr_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_CLR_AUX=%s", DYN.occap_ddrc_ctrl_intr_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_FORCE=%u", DYN.occap_ddrc_ctrl_intr_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCCAPCFG1_OCCAP_DDRC_CTRL_INTR_FORCE_AUX=%s", DYN.occap_ddrc_ctrl_intr_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_SEQ=%u", DYN.occap_ddrc_ctrl_poison_seq[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_SEQ_AUX=%s", DYN.occap_ddrc_ctrl_poison_seq[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_PARALLEL=%u", DYN.occap_ddrc_ctrl_poison_parallel[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_PARALLEL_AUX=%s", DYN.occap_ddrc_ctrl_poison_parallel[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_ERR_INJ=%u", DYN.occap_ddrc_ctrl_poison_err_inj[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCCAPCFG1_OCCAP_DDRC_CTRL_POISON_ERR_INJ_AUX=%s", DYN.occap_ddrc_ctrl_poison_err_inj[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCCAPCFG2_OCCAP_DFIIC_INTR_EN=%u", DYN.occap_dfiic_intr_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCCAPCFG2_OCCAP_DFIIC_INTR_EN_AUX=%s", DYN.occap_dfiic_intr_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCCAPCFG2_OCCAP_DFIIC_INTR_CLR=%u", DYN.occap_dfiic_intr_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCCAPCFG2_OCCAP_DFIIC_INTR_CLR_AUX=%s", DYN.occap_dfiic_intr_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCCAPCFG2_OCCAP_DFIIC_INTR_FORCE=%u", DYN.occap_dfiic_intr_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OCCAPCFG2_OCCAP_DFIIC_INTR_FORCE_AUX=%s", DYN.occap_dfiic_intr_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_CAPAR_ERR_INTR_EN=%u", DYN.capar_err_intr_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_CAPAR_ERR_INTR_EN_AUX=%s", DYN.capar_err_intr_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_CAPAR_ERR_INTR_CLR=%u", DYN.capar_err_intr_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_CAPAR_ERR_INTR_CLR_AUX=%s", DYN.capar_err_intr_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_CAPAR_ERR_INTR_FORCE=%u", DYN.capar_err_intr_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_CAPAR_ERR_INTR_FORCE_AUX=%s", DYN.capar_err_intr_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_CAPAR_ERR_MAX_REACHED_INTR_EN=%u", DYN.capar_err_max_reached_intr_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_CAPAR_ERR_MAX_REACHED_INTR_EN_AUX=%s", DYN.capar_err_max_reached_intr_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_CAPAR_ERR_MAX_REACHED_INTR_CLR=%u", DYN.capar_err_max_reached_intr_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_CAPAR_ERR_MAX_REACHED_INTR_CLR_AUX=%s", DYN.capar_err_max_reached_intr_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_CAPAR_ERR_MAX_REACHED_INTR_FORCE=%u", DYN.capar_err_max_reached_intr_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_CAPAR_ERR_MAX_REACHED_INTR_FORCE_AUX=%s", DYN.capar_err_max_reached_intr_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_CAPAR_ERR_CNT_CLR=%u", DYN.capar_err_cnt_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_CAPAR_ERR_CNT_CLR_AUX=%s", DYN.capar_err_cnt_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_WR_CRC_ERR_INTR_EN=%u", DYN.wr_crc_err_intr_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_WR_CRC_ERR_INTR_EN_AUX=%s", DYN.wr_crc_err_intr_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_WR_CRC_ERR_INTR_CLR=%u", DYN.wr_crc_err_intr_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_WR_CRC_ERR_INTR_CLR_AUX=%s", DYN.wr_crc_err_intr_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_WR_CRC_ERR_INTR_FORCE=%u", DYN.wr_crc_err_intr_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_WR_CRC_ERR_INTR_FORCE_AUX=%s", DYN.wr_crc_err_intr_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_WR_CRC_ERR_MAX_REACHED_INTR_EN=%u", DYN.wr_crc_err_max_reached_intr_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_WR_CRC_ERR_MAX_REACHED_INTR_EN_AUX=%s", DYN.wr_crc_err_max_reached_intr_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_WR_CRC_ERR_MAX_REACHED_INTR_CLR=%u", DYN.wr_crc_err_max_reached_intr_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_WR_CRC_ERR_MAX_REACHED_INTR_CLR_AUX=%s", DYN.wr_crc_err_max_reached_intr_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_WR_CRC_ERR_MAX_REACHED_INTR_FORCE=%u", DYN.wr_crc_err_max_reached_intr_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_WR_CRC_ERR_MAX_REACHED_INTR_FORCE_AUX=%s", DYN.wr_crc_err_max_reached_intr_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_WR_CRC_ERR_CNT_CLR=%u", DYN.wr_crc_err_cnt_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_WR_CRC_ERR_CNT_CLR_AUX=%s", DYN.wr_crc_err_cnt_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_RD_CRC_ERR_MAX_REACHED_INT_EN=%u", DYN.rd_crc_err_max_reached_int_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_RD_CRC_ERR_MAX_REACHED_INT_EN_AUX=%s", DYN.rd_crc_err_max_reached_int_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_RD_CRC_ERR_MAX_REACHED_INT_CLR=%u", DYN.rd_crc_err_max_reached_int_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_RD_CRC_ERR_MAX_REACHED_INT_CLR_AUX=%s", DYN.rd_crc_err_max_reached_int_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_RD_CRC_ERR_CNT_CLR=%u", DYN.rd_crc_err_cnt_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_RD_CRC_ERR_CNT_CLR_AUX=%s", DYN.rd_crc_err_cnt_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_RD_CRC_ERR_MAX_REACHED_INTR_FORCE=%u", DYN.rd_crc_err_max_reached_intr_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_RD_CRC_ERR_MAX_REACHED_INTR_FORCE_AUX=%s", DYN.rd_crc_err_max_reached_intr_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_CAPAR_FATL_ERR_INTR_EN=%u", DYN.capar_fatl_err_intr_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_CAPAR_FATL_ERR_INTR_EN_AUX=%s", DYN.capar_fatl_err_intr_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_CAPAR_FATL_ERR_INTR_CLR=%u", DYN.capar_fatl_err_intr_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_CAPAR_FATL_ERR_INTR_CLR_AUX=%s", DYN.capar_fatl_err_intr_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_CAPAR_FATL_ERR_INTR_FORCE=%u", DYN.capar_fatl_err_intr_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPARCTL0_CAPAR_FATL_ERR_INTR_FORCE_AUX=%s", DYN.capar_fatl_err_intr_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CAPARPOISONCTL_CAPAR_POISON_INJECT_EN=%u", DYN.capar_poison_inject_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CAPARPOISONCTL_CAPAR_POISON_INJECT_EN_AUX=%s", DYN.capar_poison_inject_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CAPARPOISONCTL_CAPAR_POISON_CMDTYPE=%u", DYN.capar_poison_cmdtype[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CAPARPOISONCTL_CAPAR_POISON_POSITION=%u", DYN.capar_poison_position[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPOISONCTL0_CRC_POISON_INJECT_EN=%u", DYN.crc_poison_inject_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPOISONCTL0_CRC_POISON_INJECT_EN_AUX=%s", DYN.crc_poison_inject_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPOISONCTL0_CRC_POISON_TYPE=%u", DYN.crc_poison_type[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPOISONCTL0_CRC_POISON_TYPE_AUX=%s", DYN.crc_poison_type[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPOISONCTL0_CRC_POISON_NIBBLE=%u", DYN.crc_poison_nibble[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CRCPOISONCTL0_CRC_POISON_TIMES=%u", DYN.crc_poison_times[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL0_CAPAR_RETRY_ENABLE=%u", STATIC.capar_retry_enable[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL0_CAPAR_RETRY_ENABLE_AUX=%s", STATIC.capar_retry_enable[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL0_RD_UE_RETRY_ENABLE=%u", STATIC.rd_ue_retry_enable[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL0_RD_UE_RETRY_ENABLE_AUX=%s", STATIC.rd_ue_retry_enable[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL0_RD_CRC_RETRY_ENABLE=%u", STATIC.rd_crc_retry_enable[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL0_RD_CRC_RETRY_ENABLE_AUX=%s", STATIC.rd_crc_retry_enable[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL0_WR_CRC_RETRY_ENABLE=%u", STATIC.wr_crc_retry_enable[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL0_WR_CRC_RETRY_ENABLE_AUX=%s", STATIC.wr_crc_retry_enable[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL0_WR_CRC_RETRY_LIMITER=%u", STATIC.wr_crc_retry_limiter[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL0_RD_CRC_RETRY_LIMITER=%u", STATIC.rd_crc_retry_limiter[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL0_RD_UE_RETRY_LIMITER=%u", STATIC.rd_ue_retry_limiter[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL0_CAPAR_RETRY_LIMITER=%u", STATIC.capar_retry_limiter[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL0_WR_CRC_RETRY_LIMIT_INTR_EN=%u", DYN.wr_crc_retry_limit_intr_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL0_WR_CRC_RETRY_LIMIT_INTR_EN_AUX=%s", DYN.wr_crc_retry_limit_intr_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL0_WR_CRC_RETRY_LIMIT_INTR_CLR=%u", DYN.wr_crc_retry_limit_intr_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL0_WR_CRC_RETRY_LIMIT_INTR_CLR_AUX=%s", DYN.wr_crc_retry_limit_intr_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL0_WR_CRC_RETRY_LIMIT_INTR_FORCE=%u", DYN.wr_crc_retry_limit_intr_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL0_WR_CRC_RETRY_LIMIT_INTR_FORCE_AUX=%s", DYN.wr_crc_retry_limit_intr_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL0_RD_RETRY_LIMIT_INTR_EN=%u", DYN.rd_retry_limit_intr_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL0_RD_RETRY_LIMIT_INTR_EN_AUX=%s", DYN.rd_retry_limit_intr_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL0_RD_RETRY_LIMIT_INTR_CLR=%u", DYN.rd_retry_limit_intr_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL0_RD_RETRY_LIMIT_INTR_CLR_AUX=%s", DYN.rd_retry_limit_intr_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL0_RD_RETRY_LIMIT_INTR_FORCE=%u", DYN.rd_retry_limit_intr_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL0_RD_RETRY_LIMIT_INTR_FORCE_AUX=%s", DYN.rd_retry_limit_intr_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL0_CAPAR_RETRY_LIMIT_INTR_EN=%u", DYN.capar_retry_limit_intr_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL0_CAPAR_RETRY_LIMIT_INTR_EN_AUX=%s", DYN.capar_retry_limit_intr_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL0_CAPAR_RETRY_LIMIT_INTR_CLR=%u", DYN.capar_retry_limit_intr_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL0_CAPAR_RETRY_LIMIT_INTR_CLR_AUX=%s", DYN.capar_retry_limit_intr_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL0_CAPAR_RETRY_LIMIT_INTR_FORCE=%u", DYN.capar_retry_limit_intr_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL0_CAPAR_RETRY_LIMIT_INTR_FORCE_AUX=%s", DYN.capar_retry_limit_intr_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL1_MAKE_MULTI_RETRY_FATL_ERR=%u", STATIC.make_multi_retry_fatl_err[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL1_MAKE_MULTI_RETRY_FATL_ERR_AUX=%s", STATIC.make_multi_retry_fatl_err[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL1_DIS_CAPAR_SELFREF_RETRY=%u", STATIC.dis_capar_selfref_retry[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL1_DIS_CAPAR_SELFREF_RETRY_AUX=%s", STATIC.dis_capar_selfref_retry[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL1_DIS_CAPAR_POWERDOWN_RETRY=%u", STATIC.dis_capar_powerdown_retry[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RETRYCTL1_DIS_CAPAR_POWERDOWN_RETRY_AUX=%s", STATIC.dis_capar_powerdown_retry[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_EN=%u", DYN.rd_link_ecc_corr_intr_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_EN_AUX=%s", DYN.rd_link_ecc_corr_intr_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_CLR=%u", DYN.rd_link_ecc_corr_intr_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_CLR_AUX=%s", DYN.rd_link_ecc_corr_intr_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LNKECCCTL1_RD_LINK_ECC_CORR_CNT_CLR=%u", DYN.rd_link_ecc_corr_cnt_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LNKECCCTL1_RD_LINK_ECC_CORR_CNT_CLR_AUX=%s", DYN.rd_link_ecc_corr_cnt_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_FORCE=%u", DYN.rd_link_ecc_corr_intr_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_FORCE_AUX=%s", DYN.rd_link_ecc_corr_intr_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_EN=%u", DYN.rd_link_ecc_uncorr_intr_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_EN_AUX=%s", DYN.rd_link_ecc_uncorr_intr_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_CLR=%u", DYN.rd_link_ecc_uncorr_intr_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_CLR_AUX=%s", DYN.rd_link_ecc_uncorr_intr_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LNKECCCTL1_RD_LINK_ECC_UNCORR_CNT_CLR=%u", DYN.rd_link_ecc_uncorr_cnt_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LNKECCCTL1_RD_LINK_ECC_UNCORR_CNT_CLR_AUX=%s", DYN.rd_link_ecc_uncorr_cnt_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_FORCE=%u", DYN.rd_link_ecc_uncorr_intr_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_FORCE_AUX=%s", DYN.rd_link_ecc_uncorr_intr_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LNKECCPOISONCTL0_LINKECC_POISON_INJECT_EN=%u", DYN.linkecc_poison_inject_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LNKECCPOISONCTL0_LINKECC_POISON_INJECT_EN_AUX=%s", DYN.linkecc_poison_inject_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LNKECCPOISONCTL0_LINKECC_POISON_TYPE=%u", DYN.linkecc_poison_type[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LNKECCPOISONCTL0_LINKECC_POISON_TYPE_AUX=%s", DYN.linkecc_poison_type[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LNKECCPOISONCTL0_LINKECC_POISON_RW=%u", DYN.linkecc_poison_rw[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LNKECCPOISONCTL0_LINKECC_POISON_RW_AUX=%s", DYN.linkecc_poison_rw[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LNKECCPOISONCTL0_LINKECC_POISON_DMI_SEL=%u", DYN.linkecc_poison_dmi_sel[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LNKECCPOISONCTL0_LINKECC_POISON_BYTE_SEL=%u", DYN.linkecc_poison_byte_sel[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LNKECCINDEX_RD_LINK_ECC_ERR_BYTE_SEL=%u", QDYN.rd_link_ecc_err_byte_sel[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LNKECCINDEX_RD_LINK_ECC_ERR_RANK_SEL=%u", QDYN.rd_link_ecc_err_rank_sel[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_EAPARCTL0_EAPAR_ERR_INTR_EN=%u", DYN.eapar_err_intr_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_EAPARCTL0_EAPAR_ERR_INTR_EN_AUX=%s", DYN.eapar_err_intr_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_EAPARCTL0_EAPAR_ERR_INTR_CLR=%u", DYN.eapar_err_intr_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_EAPARCTL0_EAPAR_ERR_INTR_CLR_AUX=%s", DYN.eapar_err_intr_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_EAPARCTL0_EAPAR_ERR_INTR_FORCE=%u", DYN.eapar_err_intr_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_EAPARCTL0_EAPAR_ERR_INTR_FORCE_AUX=%s", DYN.eapar_err_intr_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_EAPARCTL0_EAPAR_ERR_CNT_CLR=%u", DYN.eapar_err_cnt_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_EAPARCTL0_EAPAR_ERR_CNT_CLR_AUX=%s", DYN.eapar_err_cnt_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL0_INIT_DONE=%u", QDYN.init_done[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL0_INIT_DONE_AUX=%s", QDYN.init_done[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL0_DBG_ST_EN=%u", QDYN.dbg_st_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL0_DBG_ST_EN_AUX=%s", QDYN.dbg_st_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL0_BIST_ST_EN=%u", QDYN.bist_st_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL0_BIST_ST_EN_AUX=%s", QDYN.bist_st_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL1_PRE_SB_ENABLE=%u", STATIC.pre_sb_enable[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL1_PRE_SB_ENABLE_AUX=%s", STATIC.pre_sb_enable[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL1_PRE_AB_ENABLE=%u", STATIC.pre_ab_enable[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL1_PRE_AB_ENABLE_AUX=%s", STATIC.pre_ab_enable[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL1_PRE_SLOT_CONFIG=%u", STATIC.pre_slot_config[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL1_WR_MIN_GAP=%u", QDYN.wr_min_gap[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL1_RD_MIN_GAP=%u", QDYN.rd_min_gap[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL1_RANK_SWITCH_GAP_UNIT_SEL=%u", QDYN.rank_switch_gap_unit_sel[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL1_RANK_SWITCH_GAP_UNIT_SEL_AUX=%s", QDYN.rank_switch_gap_unit_sel[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL1_MRR_DES_TIMING_UNIT_SEL=%u", QDYN.mrr_des_timing_unit_sel[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL1_SELFREF_WO_REF_PENDING=%u", QDYN.selfref_wo_ref_pending[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL1_SELFREF_WO_REF_PENDING_AUX=%s", QDYN.selfref_wo_ref_pending[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL1_DFI_ALERT_ASSERTION_MODE=%u", QDYN.dfi_alert_assertion_mode[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL1_DFI_ALERT_ASSERTION_MODE_AUX=%s", QDYN.dfi_alert_assertion_mode[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL1_SPECULATIVE_REF_PRI_SEL=%u", QDYN.speculative_ref_pri_sel[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL1_SPECULATIVE_REF_PRI_SEL_AUX=%s", QDYN.speculative_ref_pri_sel[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL1_DYN_PRE_PRI_DIS=%u", DYN.dyn_pre_pri_dis[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL1_DYN_PRE_PRI_DIS_AUX=%s", DYN.dyn_pre_pri_dis[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL1_FIXED_PRE_PRI_SEL=%u", DYN.fixed_pre_pri_sel[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL1_FIXED_PRE_PRI_SEL_AUX=%s", DYN.fixed_pre_pri_sel[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL1_BLK_ACT_EN=%u", DYN.blk_act_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL1_BLK_ACT_EN_AUX=%s", DYN.blk_act_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL1_ACT2RDA_CNT_MASK=%u", DYN.act2rda_cnt_mask[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL1_ACT2RDA_CNT_MASK_AUX=%s", DYN.act2rda_cnt_mask[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL2_DYN_PRE_PRI_HI_WIN_SIZE=%u", DYN.dyn_pre_pri_hi_win_size[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL2_DYN_PRE_PRI_LO_WAIT_THR=%u", DYN.dyn_pre_pri_lo_wait_thr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL2_LRANK_RD2RD_GAP=%u", DYN.lrank_rd2rd_gap[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL2_LRANK_WR2WR_GAP=%u", DYN.lrank_wr2wr_gap[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL2_REFSB_HI_WAIT_THR=%u", DYN.refsb_hi_wait_thr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL2_T_PPD_CNT_EN=%u", DYN.t_ppd_cnt_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL2_T_PPD_CNT_EN_AUX=%s", DYN.t_ppd_cnt_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL3_DIMM_T_DCAW=%u", QDYN.dimm_t_dcaw[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL3_DIMM_N_DCAC_M1=%u", QDYN.dimm_n_dcac_m1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL3_DIMM_DCAW_EN=%u", QDYN.dimm_dcaw_en[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL4_CI_MRR_DES1=%u", STATIC.ci_mrr_des1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL4_CI_MRR_DES2=%u", STATIC.ci_mrr_des2[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL4_CI_MRW_DES1=%u", STATIC.ci_mrw_des1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL4_CI_MRW_DES2=%u", STATIC.ci_mrw_des2[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL4_CI_MPC_DES1=%u", STATIC.ci_mpc_des1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL4_CI_MPC_DES2=%u", STATIC.ci_mpc_des2[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL4_CI_RFM_DES1=%u", STATIC.ci_rfm_des1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL4_CI_RFM_DES2=%u", STATIC.ci_rfm_des2[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL5_BASE_TIMER_EN=%u", DYN.base_timer_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL5_BASE_TIMER_EN_AUX=%s", DYN.base_timer_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL6_BASE_TIMER=%u", QDYN.base_timer[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL7_GLB_BLK0_EN=%u", DYN.glb_blk0_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL7_GLB_BLK0_EN_AUX=%s", DYN.glb_blk0_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL7_GLB_BLK1_EN=%u", DYN.glb_blk1_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL7_GLB_BLK1_EN_AUX=%s", DYN.glb_blk1_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL7_GLB_BLK2_EN=%u", DYN.glb_blk2_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL7_GLB_BLK2_EN_AUX=%s", DYN.glb_blk2_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL7_GLB_BLK3_EN=%u", DYN.glb_blk3_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL7_GLB_BLK3_EN_AUX=%s", DYN.glb_blk3_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL7_GLB_BLK4_EN=%u", DYN.glb_blk4_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL7_GLB_BLK4_EN_AUX=%s", DYN.glb_blk4_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL7_GLB_BLK5_EN=%u", DYN.glb_blk5_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL7_GLB_BLK5_EN_AUX=%s", DYN.glb_blk5_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL7_GLB_BLK6_EN=%u", DYN.glb_blk6_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL7_GLB_BLK6_EN_AUX=%s", DYN.glb_blk6_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL7_GLB_BLK7_EN=%u", DYN.glb_blk7_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL7_GLB_BLK7_EN_AUX=%s", DYN.glb_blk7_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK0_EN=%u", DYN.rank_blk0_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK0_EN_AUX=%s", DYN.rank_blk0_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK1_EN=%u", DYN.rank_blk1_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK1_EN_AUX=%s", DYN.rank_blk1_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK2_EN=%u", DYN.rank_blk2_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK2_EN_AUX=%s", DYN.rank_blk2_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK3_EN=%u", DYN.rank_blk3_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK3_EN_AUX=%s", DYN.rank_blk3_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK4_EN=%u", DYN.rank_blk4_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK4_EN_AUX=%s", DYN.rank_blk4_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK5_EN=%u", DYN.rank_blk5_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK5_EN_AUX=%s", DYN.rank_blk5_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK6_EN=%u", DYN.rank_blk6_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK6_EN_AUX=%s", DYN.rank_blk6_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK7_EN=%u", DYN.rank_blk7_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK7_EN_AUX=%s", DYN.rank_blk7_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK8_EN=%u", DYN.rank_blk8_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK8_EN_AUX=%s", DYN.rank_blk8_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK9_EN=%u", DYN.rank_blk9_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK9_EN_AUX=%s", DYN.rank_blk9_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK10_EN=%u", DYN.rank_blk10_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK10_EN_AUX=%s", DYN.rank_blk10_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK11_EN=%u", DYN.rank_blk11_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK11_EN_AUX=%s", DYN.rank_blk11_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK12_EN=%u", DYN.rank_blk12_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK12_EN_AUX=%s", DYN.rank_blk12_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK13_EN=%u", DYN.rank_blk13_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK13_EN_AUX=%s", DYN.rank_blk13_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK14_EN=%u", DYN.rank_blk14_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK14_EN_AUX=%s", DYN.rank_blk14_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK15_EN=%u", DYN.rank_blk15_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK15_EN_AUX=%s", DYN.rank_blk15_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK16_EN=%u", DYN.rank_blk16_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK16_EN_AUX=%s", DYN.rank_blk16_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK17_EN=%u", DYN.rank_blk17_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK17_EN_AUX=%s", DYN.rank_blk17_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK18_EN=%u", DYN.rank_blk18_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK18_EN_AUX=%s", DYN.rank_blk18_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK19_EN=%u", DYN.rank_blk19_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK19_EN_AUX=%s", DYN.rank_blk19_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK20_EN=%u", DYN.rank_blk20_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK20_EN_AUX=%s", DYN.rank_blk20_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK21_EN=%u", DYN.rank_blk21_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK21_EN_AUX=%s", DYN.rank_blk21_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK22_EN=%u", DYN.rank_blk22_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK22_EN_AUX=%s", DYN.rank_blk22_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK23_EN=%u", DYN.rank_blk23_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK23_EN_AUX=%s", DYN.rank_blk23_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK24_EN=%u", DYN.rank_blk24_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK24_EN_AUX=%s", DYN.rank_blk24_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK25_EN=%u", DYN.rank_blk25_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK25_EN_AUX=%s", DYN.rank_blk25_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK26_EN=%u", DYN.rank_blk26_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK26_EN_AUX=%s", DYN.rank_blk26_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK27_EN=%u", DYN.rank_blk27_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK27_EN_AUX=%s", DYN.rank_blk27_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK28_EN=%u", DYN.rank_blk28_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK28_EN_AUX=%s", DYN.rank_blk28_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK29_EN=%u", DYN.rank_blk29_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK29_EN_AUX=%s", DYN.rank_blk29_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK30_EN=%u", DYN.rank_blk30_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK30_EN_AUX=%s", DYN.rank_blk30_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK31_EN=%u", DYN.rank_blk31_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL8_RANK_BLK31_EN_AUX=%s", DYN.rank_blk31_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL9_GLB_BLK0_TRIG=%u", DYN.glb_blk0_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL9_GLB_BLK0_TRIG_AUX=%s", DYN.glb_blk0_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL9_GLB_BLK1_TRIG=%u", DYN.glb_blk1_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL9_GLB_BLK1_TRIG_AUX=%s", DYN.glb_blk1_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL9_GLB_BLK2_TRIG=%u", DYN.glb_blk2_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL9_GLB_BLK2_TRIG_AUX=%s", DYN.glb_blk2_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL9_GLB_BLK3_TRIG=%u", DYN.glb_blk3_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL9_GLB_BLK3_TRIG_AUX=%s", DYN.glb_blk3_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL9_GLB_BLK4_TRIG=%u", DYN.glb_blk4_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL9_GLB_BLK4_TRIG_AUX=%s", DYN.glb_blk4_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL9_GLB_BLK5_TRIG=%u", DYN.glb_blk5_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL9_GLB_BLK5_TRIG_AUX=%s", DYN.glb_blk5_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL9_GLB_BLK6_TRIG=%u", DYN.glb_blk6_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL9_GLB_BLK6_TRIG_AUX=%s", DYN.glb_blk6_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL9_GLB_BLK7_TRIG=%u", DYN.glb_blk7_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL9_GLB_BLK7_TRIG_AUX=%s", DYN.glb_blk7_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK0_TRIG=%u", DYN.rank_blk0_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK0_TRIG_AUX=%s", DYN.rank_blk0_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK1_TRIG=%u", DYN.rank_blk1_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK1_TRIG_AUX=%s", DYN.rank_blk1_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK2_TRIG=%u", DYN.rank_blk2_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK2_TRIG_AUX=%s", DYN.rank_blk2_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK3_TRIG=%u", DYN.rank_blk3_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK3_TRIG_AUX=%s", DYN.rank_blk3_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK4_TRIG=%u", DYN.rank_blk4_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK4_TRIG_AUX=%s", DYN.rank_blk4_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK5_TRIG=%u", DYN.rank_blk5_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK5_TRIG_AUX=%s", DYN.rank_blk5_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK6_TRIG=%u", DYN.rank_blk6_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK6_TRIG_AUX=%s", DYN.rank_blk6_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK7_TRIG=%u", DYN.rank_blk7_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK7_TRIG_AUX=%s", DYN.rank_blk7_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK8_TRIG=%u", DYN.rank_blk8_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK8_TRIG_AUX=%s", DYN.rank_blk8_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK9_TRIG=%u", DYN.rank_blk9_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK9_TRIG_AUX=%s", DYN.rank_blk9_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK10_TRIG=%u", DYN.rank_blk10_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK10_TRIG_AUX=%s", DYN.rank_blk10_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK11_TRIG=%u", DYN.rank_blk11_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK11_TRIG_AUX=%s", DYN.rank_blk11_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK12_TRIG=%u", DYN.rank_blk12_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK12_TRIG_AUX=%s", DYN.rank_blk12_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK13_TRIG=%u", DYN.rank_blk13_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK13_TRIG_AUX=%s", DYN.rank_blk13_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK14_TRIG=%u", DYN.rank_blk14_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK14_TRIG_AUX=%s", DYN.rank_blk14_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK15_TRIG=%u", DYN.rank_blk15_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK15_TRIG_AUX=%s", DYN.rank_blk15_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK16_TRIG=%u", DYN.rank_blk16_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK16_TRIG_AUX=%s", DYN.rank_blk16_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK17_TRIG=%u", DYN.rank_blk17_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK17_TRIG_AUX=%s", DYN.rank_blk17_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK18_TRIG=%u", DYN.rank_blk18_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK18_TRIG_AUX=%s", DYN.rank_blk18_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK19_TRIG=%u", DYN.rank_blk19_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK19_TRIG_AUX=%s", DYN.rank_blk19_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK20_TRIG=%u", DYN.rank_blk20_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK20_TRIG_AUX=%s", DYN.rank_blk20_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK21_TRIG=%u", DYN.rank_blk21_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK21_TRIG_AUX=%s", DYN.rank_blk21_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK22_TRIG=%u", DYN.rank_blk22_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK22_TRIG_AUX=%s", DYN.rank_blk22_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK23_TRIG=%u", DYN.rank_blk23_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK23_TRIG_AUX=%s", DYN.rank_blk23_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK24_TRIG=%u", DYN.rank_blk24_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK24_TRIG_AUX=%s", DYN.rank_blk24_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK25_TRIG=%u", DYN.rank_blk25_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK25_TRIG_AUX=%s", DYN.rank_blk25_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK26_TRIG=%u", DYN.rank_blk26_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK26_TRIG_AUX=%s", DYN.rank_blk26_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK27_TRIG=%u", DYN.rank_blk27_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK27_TRIG_AUX=%s", DYN.rank_blk27_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK28_TRIG=%u", DYN.rank_blk28_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK28_TRIG_AUX=%s", DYN.rank_blk28_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK29_TRIG=%u", DYN.rank_blk29_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK29_TRIG_AUX=%s", DYN.rank_blk29_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK30_TRIG=%u", DYN.rank_blk30_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK30_TRIG_AUX=%s", DYN.rank_blk30_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK31_TRIG=%u", DYN.rank_blk31_trig[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL10_RANK_BLK31_TRIG_AUX=%s", DYN.rank_blk31_trig[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL11_POWERDOWN_ENTRY_BA_0=%u", STATIC.powerdown_entry_ba_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL11_POWERDOWN_ENTRY_SIZE_0=%u", STATIC.powerdown_entry_size_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL12_POWERDOWN_EXIT_BA_0=%u", STATIC.powerdown_exit_ba_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL12_POWERDOWN_EXIT_SIZE_0=%u", STATIC.powerdown_exit_size_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL13_POWERDOWN_ENTRY_BA_1=%u", STATIC.powerdown_entry_ba_1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL13_POWERDOWN_ENTRY_SIZE_1=%u", STATIC.powerdown_entry_size_1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL14_POWERDOWN_EXIT_BA_1=%u", STATIC.powerdown_exit_ba_1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL14_POWERDOWN_EXIT_SIZE_1=%u", STATIC.powerdown_exit_size_1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL15_POWERDOWN_ENTRY_BA_2=%u", STATIC.powerdown_entry_ba_2[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL15_POWERDOWN_ENTRY_SIZE_2=%u", STATIC.powerdown_entry_size_2[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL16_POWERDOWN_EXIT_BA_2=%u", STATIC.powerdown_exit_ba_2[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL16_POWERDOWN_EXIT_SIZE_2=%u", STATIC.powerdown_exit_size_2[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL17_POWERDOWN_ENTRY_BA_3=%u", STATIC.powerdown_entry_ba_3[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL17_POWERDOWN_ENTRY_SIZE_3=%u", STATIC.powerdown_entry_size_3[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL18_POWERDOWN_EXIT_BA_3=%u", STATIC.powerdown_exit_ba_3[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL18_POWERDOWN_EXIT_SIZE_3=%u", STATIC.powerdown_exit_size_3[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL20_SELFREF_ENTRY1_BA_0=%u", STATIC.selfref_entry1_ba_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL20_SELFREF_ENTRY1_SIZE_0=%u", STATIC.selfref_entry1_size_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL21_SELFREF_ENTRY2_BA_0=%u", STATIC.selfref_entry2_ba_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL21_SELFREF_ENTRY2_SIZE_0=%u", STATIC.selfref_entry2_size_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL22_SELFREF_EXIT1_BA_0=%u", STATIC.selfref_exit1_ba_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL22_SELFREF_EXIT1_SIZE_0=%u", STATIC.selfref_exit1_size_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL23_SELFREF_EXIT2_BA_0=%u", STATIC.selfref_exit2_ba_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL23_SELFREF_EXIT2_SIZE_0=%u", STATIC.selfref_exit2_size_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL24_RFM_RAA_EN=%u", QDYN.rfm_raa_en[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL24_RFM_RAA_RESET=%u", QDYN.rfm_raa_reset[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL24_RFM_RAA_USE_ECS_REFAB=%u", STATIC.rfm_raa_use_ecs_refab[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL24_RFM_RAA_USE_ECS_REFAB_AUX=%s", STATIC.rfm_raa_use_ecs_refab[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL24_RFM_ALERT_THR=%u", QDYN.rfm_alert_thr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL26_CAPAR_RETRY_SIZE=%u", STATIC.capar_retry_size[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL36_POWERDOWN_IDLE_CTRL_0=%u", STATIC.powerdown_idle_ctrl_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL36_POWERDOWN_IDLE_CTRL_1=%u", STATIC.powerdown_idle_ctrl_1[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL36_POWERDOWN_IDLE_CTRL_1_AUX=%s", STATIC.powerdown_idle_ctrl_1[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL38_BWL_WIN_LEN=%u", DYN.bwl_win_len[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL38_BWL_EN_LEN=%u", DYN.bwl_en_len[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL38_BWL_CTRL=%u", DYN.bwl_ctrl[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL38_BWL_CTRL_AUX=%s", DYN.bwl_ctrl[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL38_BWL_EN=%u", DYN.bwl_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASCTL38_BWL_EN_AUX=%s", DYN.bwl_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECSCTL_AUTO_ECS_REFAB_EN=%u", QDYN.auto_ecs_refab_en[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECS_STAT_DEV_SEL_TARGET_ECS_MRR_DEVICE_IDX=%u", DYN.target_ecs_mrr_device_idx[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CMDCFG_CMD_TYPE=%u", DYN.cmd_type[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CMDCFG_CMD_TYPE_AUX=%s", DYN.cmd_type[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CMDCFG_MULTI_CYC_CS_EN=%u", DYN.multi_cyc_cs_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CMDCFG_MULTI_CYC_CS_EN_AUX=%s", DYN.multi_cyc_cs_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CMDCFG_PDE_ODT_CTRL=%u", STATIC.pde_odt_ctrl[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CMDCFG_PDE_ODT_CTRL_AUX=%s", STATIC.pde_odt_ctrl[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CMDCFG_PD_MRR_NT_ODT_EN=%u", STATIC.pd_mrr_nt_odt_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CMDCFG_PD_MRR_NT_ODT_EN_AUX=%s", STATIC.pd_mrr_nt_odt_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CMDCFG_CMD_TIMER_X32=%u", STATIC.cmd_timer_x32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CMDCFG_MRR_GRP_SEL=%u", DYN.mrr_grp_sel[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CMDCFG_CTRLUPD_RETRY_THR=%u", QDYN.ctrlupd_retry_thr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CMDCTL_CMD_CTRL=%u", DYN.cmd_ctrl[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CMDCTL_CMD_CODE=%u", DYN.cmd_code[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CMDCTL_CMD_SEQ_ONGOING=%u", DYN.cmd_seq_ongoing[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CMDCTL_CMD_SEQ_ONGOING_AUX=%s", DYN.cmd_seq_ongoing[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CMDCTL_CMD_SEQ_LAST=%u", DYN.cmd_seq_last[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CMDCTL_CMD_SEQ_LAST_AUX=%s", DYN.cmd_seq_last[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CMDCTL_CMD_START=%u", DYN.cmd_start[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CMDCTL_CMD_START_AUX=%s", DYN.cmd_start[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CMDEXTCTL_CMD_EXT_CTRL=%u", DYN.cmd_ext_ctrl[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_SWCMD_ERR_INTR_EN=%u", DYN.swcmd_err_intr_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_SWCMD_ERR_INTR_EN_AUX=%s", DYN.swcmd_err_intr_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_SWCMD_ERR_INTR_CLR=%u", DYN.swcmd_err_intr_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_SWCMD_ERR_INTR_CLR_AUX=%s", DYN.swcmd_err_intr_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_SWCMD_ERR_INTR_FORCE=%u", DYN.swcmd_err_intr_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_SWCMD_ERR_INTR_FORCE_AUX=%s", DYN.swcmd_err_intr_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_DUCMD_ERR_INTR_EN=%u", DYN.ducmd_err_intr_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_DUCMD_ERR_INTR_EN_AUX=%s", DYN.ducmd_err_intr_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_DUCMD_ERR_INTR_CLR=%u", DYN.ducmd_err_intr_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_DUCMD_ERR_INTR_CLR_AUX=%s", DYN.ducmd_err_intr_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_DUCMD_ERR_INTR_FORCE=%u", DYN.ducmd_err_intr_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_DUCMD_ERR_INTR_FORCE_AUX=%s", DYN.ducmd_err_intr_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_LCCMD_ERR_INTR_EN=%u", DYN.lccmd_err_intr_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_LCCMD_ERR_INTR_EN_AUX=%s", DYN.lccmd_err_intr_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_LCCMD_ERR_INTR_CLR=%u", DYN.lccmd_err_intr_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_LCCMD_ERR_INTR_CLR_AUX=%s", DYN.lccmd_err_intr_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_LCCMD_ERR_INTR_FORCE=%u", DYN.lccmd_err_intr_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_LCCMD_ERR_INTR_FORCE_AUX=%s", DYN.lccmd_err_intr_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_CTRLUPD_ERR_INTR_EN=%u", DYN.ctrlupd_err_intr_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_CTRLUPD_ERR_INTR_EN_AUX=%s", DYN.ctrlupd_err_intr_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_CTRLUPD_ERR_INTR_CLR=%u", DYN.ctrlupd_err_intr_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_CTRLUPD_ERR_INTR_CLR_AUX=%s", DYN.ctrlupd_err_intr_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_CTRLUPD_ERR_INTR_FORCE=%u", DYN.ctrlupd_err_intr_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_CTRLUPD_ERR_INTR_FORCE_AUX=%s", DYN.ctrlupd_err_intr_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_RFM_ALERT_INTR_EN=%u", DYN.rfm_alert_intr_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_RFM_ALERT_INTR_EN_AUX=%s", DYN.rfm_alert_intr_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_RFM_ALERT_INTR_CLR=%u", DYN.rfm_alert_intr_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_RFM_ALERT_INTR_CLR_AUX=%s", DYN.rfm_alert_intr_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_RFM_ALERT_INTR_FORCE=%u", DYN.rfm_alert_intr_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_RFM_ALERT_INTR_FORCE_AUX=%s", DYN.rfm_alert_intr_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_CAPARCMD_ERR_INTR_EN=%u", DYN.caparcmd_err_intr_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_CAPARCMD_ERR_INTR_EN_AUX=%s", DYN.caparcmd_err_intr_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_CAPARCMD_ERR_INTR_CLR=%u", DYN.caparcmd_err_intr_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_CAPARCMD_ERR_INTR_CLR_AUX=%s", DYN.caparcmd_err_intr_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_CAPARCMD_ERR_INTR_FORCE=%u", DYN.caparcmd_err_intr_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_PASINTCTL_CAPARCMD_ERR_INTR_FORCE_AUX=%s", DYN.caparcmd_err_intr_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DU_CFGBUF_CTRL_DU_CFGBUF_WDATA=%u", DYN.du_cfgbuf_wdata[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DU_CFGBUF_CTRL_DU_CFGBUF_ADDR=%u", DYN.du_cfgbuf_addr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DU_CFGBUF_CTRL_DU_CFGBUF_SELECT=%u", DYN.du_cfgbuf_select[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DU_CFGBUF_CTRL_DU_CFGBUF_SELECT_AUX=%s", DYN.du_cfgbuf_select[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DU_CFGBUF_CTRL_DU_CFGBUF_OP_MODE=%u", DYN.du_cfgbuf_op_mode[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DU_CFGBUF_CTRL_DU_CFGBUF_OP_MODE_AUX=%s", DYN.du_cfgbuf_op_mode[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DU_CFGBUF_CTRL_DU_CFGBUF_RW_TYPE=%u", DYN.du_cfgbuf_rw_type[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DU_CFGBUF_CTRL_DU_CFGBUF_RW_TYPE_AUX=%s", DYN.du_cfgbuf_rw_type[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DU_CFGBUF_CTRL_DU_CFGBUF_RW_START=%u", DYN.du_cfgbuf_rw_start[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DU_CFGBUF_CTRL_DU_CFGBUF_RW_START_AUX=%s", DYN.du_cfgbuf_rw_start[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DU_CMDBUF_CTRL_DU_CMDBUF_WDATA=%u", DYN.du_cmdbuf_wdata[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DU_CMDBUF_CTRL_DU_CMDBUF_ADDR=%u", DYN.du_cmdbuf_addr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DU_CMDBUF_CTRL_DU_CMDBUF_SELECT=%u", DYN.du_cmdbuf_select[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DU_CMDBUF_CTRL_DU_CMDBUF_SELECT_AUX=%s", DYN.du_cmdbuf_select[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DU_CMDBUF_CTRL_DU_CMDBUF_OP_MODE=%u", DYN.du_cmdbuf_op_mode[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DU_CMDBUF_CTRL_DU_CMDBUF_OP_MODE_AUX=%s", DYN.du_cmdbuf_op_mode[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DU_CMDBUF_CTRL_DU_CMDBUF_RW_TYPE=%u", DYN.du_cmdbuf_rw_type[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DU_CMDBUF_CTRL_DU_CMDBUF_RW_TYPE_AUX=%s", DYN.du_cmdbuf_rw_type[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DU_CMDBUF_CTRL_DU_CMDBUF_RW_START=%u", DYN.du_cmdbuf_rw_start[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DU_CMDBUF_CTRL_DU_CMDBUF_RW_START_AUX=%s", DYN.du_cmdbuf_rw_start[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LP_CMDBUF_CTRL_LP_CMDBUF_WDATA=%u", DYN.lp_cmdbuf_wdata[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LP_CMDBUF_CTRL_LP_CMDBUF_ADDR=%u", DYN.lp_cmdbuf_addr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LP_CMDBUF_CTRL_LP_CMDBUF_OP_MODE=%u", DYN.lp_cmdbuf_op_mode[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LP_CMDBUF_CTRL_LP_CMDBUF_OP_MODE_AUX=%s", DYN.lp_cmdbuf_op_mode[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LP_CMDBUF_CTRL_LP_CMDBUF_RW_TYPE=%u", DYN.lp_cmdbuf_rw_type[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LP_CMDBUF_CTRL_LP_CMDBUF_RW_TYPE_AUX=%s", DYN.lp_cmdbuf_rw_type[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LP_CMDBUF_CTRL_LP_CMDBUF_RW_START=%u", DYN.lp_cmdbuf_rw_start[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_LP_CMDBUF_CTRL_LP_CMDBUF_RW_START_AUX=%s", DYN.lp_cmdbuf_rw_start[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RW_CMD_CTRL_WR_DATA_CB=%u", DYN.wr_data_cb[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RW_CMD_CTRL_WR_DATA_DQ_MASK=%u", DYN.wr_data_dq_mask[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RW_CMD_CTRL_WR_DATA_CB_MASK=%u", DYN.wr_data_cb_mask[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RW_CMD_CTRL_WR_DATA_CB_MASK_AUX=%s", DYN.wr_data_cb_mask[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RW_CMD_CTRL_DATA_ECC_SEL=%u", DYN.data_ecc_sel[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RW_CMD_CTRL_DATA_ECC_SEL_AUX=%s", DYN.data_ecc_sel[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RW_CMD_CTRL_RW_ECC_EN=%u", DYN.rw_ecc_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RW_CMD_CTRL_RW_ECC_EN_AUX=%s", DYN.rw_ecc_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RW_CMD_CTRL_WR_DATA_SEL=%u", DYN.wr_data_sel[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RW_CMD_CTRL_WR_DATA_SEL_AUX=%s", DYN.wr_data_sel[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RW_CMD_CTRL_BUF_ADDR=%u", DYN.buf_addr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RW_CMD_CTRL_BUF_RW_OP_TYPE=%u", DYN.buf_rw_op_type[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RW_CMD_CTRL_BUF_RW_OP_TYPE_AUX=%s", DYN.buf_rw_op_type[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RW_CMD_CTRL_BUF_RW_START=%u", DYN.buf_rw_start[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RW_CMD_CTRL_BUF_RW_START_AUX=%s", DYN.buf_rw_start[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RW_WR_DATA0_WR_DATA_DQ0=%u", DYN.wr_data_dq0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_RW_WR_DATA1_WR_DATA_DQ1=%u", DYN.wr_data_dq1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CAPAR_CMDBUF_CTRL_CAPAR_CMDBUF_WDATA=%u", DYN.capar_cmdbuf_wdata[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CAPAR_CMDBUF_CTRL_CAPAR_CMDBUF_ADDR=%u", DYN.capar_cmdbuf_addr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CAPAR_CMDBUF_CTRL_CAPAR_CMDBUF_OP_MODE=%u", DYN.capar_cmdbuf_op_mode[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CAPAR_CMDBUF_CTRL_CAPAR_CMDBUF_OP_MODE_AUX=%s", DYN.capar_cmdbuf_op_mode[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CAPAR_CMDBUF_CTRL_CAPAR_CMDBUF_RW_TYPE=%u", DYN.capar_cmdbuf_rw_type[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CAPAR_CMDBUF_CTRL_CAPAR_CMDBUF_RW_TYPE_AUX=%s", DYN.capar_cmdbuf_rw_type[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CAPAR_CMDBUF_CTRL_CAPAR_CMDBUF_RW_START=%u", DYN.capar_cmdbuf_rw_start[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CAPAR_CMDBUF_CTRL_CAPAR_CMDBUF_RW_START_AUX=%s", DYN.capar_cmdbuf_rw_start[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPCTRL1_DIS_DQ=%u", DYN.dis_dq[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPCTRL1_DIS_DQ_AUX=%s", DYN.dis_dq[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPCTRL1_DIS_HIF=%u", DYN.dis_hif[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPCTRL1_DIS_HIF_AUX=%s", DYN.dis_hif[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPCTRLCMD_ZQ_CALIB_SHORT=%u", DYN.zq_calib_short[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPCTRLCMD_ZQ_CALIB_SHORT_AUX=%s", DYN.zq_calib_short[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPCTRLCMD_CTRLUPD=%u", DYN.ctrlupd[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPCTRLCMD_CTRLUPD_AUX=%s", DYN.ctrlupd[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPCTRLCMD_CTRLUPD_BURST=%u", DYN.ctrlupd_burst[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPCTRLCMD_CTRLUPD_BURST_AUX=%s", DYN.ctrlupd_burst[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPCTRLCMD_HW_REF_ZQ_EN=%u", STATIC.hw_ref_zq_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPCTRLCMD_HW_REF_ZQ_EN_AUX=%s", STATIC.hw_ref_zq_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK0_REFRESH=%u", DYN.rank0_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK0_REFRESH_AUX=%s", DYN.rank0_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK1_REFRESH=%u", DYN.rank1_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK1_REFRESH_AUX=%s", DYN.rank1_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK2_REFRESH=%u", DYN.rank2_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK2_REFRESH_AUX=%s", DYN.rank2_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK3_REFRESH=%u", DYN.rank3_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK3_REFRESH_AUX=%s", DYN.rank3_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK4_REFRESH=%u", DYN.rank4_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK4_REFRESH_AUX=%s", DYN.rank4_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK5_REFRESH=%u", DYN.rank5_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK5_REFRESH_AUX=%s", DYN.rank5_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK6_REFRESH=%u", DYN.rank6_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK6_REFRESH_AUX=%s", DYN.rank6_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK7_REFRESH=%u", DYN.rank7_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK7_REFRESH_AUX=%s", DYN.rank7_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK8_REFRESH=%u", DYN.rank8_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK8_REFRESH_AUX=%s", DYN.rank8_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK9_REFRESH=%u", DYN.rank9_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK9_REFRESH_AUX=%s", DYN.rank9_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK10_REFRESH=%u", DYN.rank10_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK10_REFRESH_AUX=%s", DYN.rank10_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK11_REFRESH=%u", DYN.rank11_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK11_REFRESH_AUX=%s", DYN.rank11_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK12_REFRESH=%u", DYN.rank12_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK12_REFRESH_AUX=%s", DYN.rank12_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK13_REFRESH=%u", DYN.rank13_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK13_REFRESH_AUX=%s", DYN.rank13_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK14_REFRESH=%u", DYN.rank14_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK14_REFRESH_AUX=%s", DYN.rank14_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK15_REFRESH=%u", DYN.rank15_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK15_REFRESH_AUX=%s", DYN.rank15_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK16_REFRESH=%u", DYN.rank16_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK16_REFRESH_AUX=%s", DYN.rank16_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK17_REFRESH=%u", DYN.rank17_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK17_REFRESH_AUX=%s", DYN.rank17_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK18_REFRESH=%u", DYN.rank18_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK18_REFRESH_AUX=%s", DYN.rank18_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK19_REFRESH=%u", DYN.rank19_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK19_REFRESH_AUX=%s", DYN.rank19_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK20_REFRESH=%u", DYN.rank20_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK20_REFRESH_AUX=%s", DYN.rank20_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK21_REFRESH=%u", DYN.rank21_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK21_REFRESH_AUX=%s", DYN.rank21_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK22_REFRESH=%u", DYN.rank22_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK22_REFRESH_AUX=%s", DYN.rank22_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK23_REFRESH=%u", DYN.rank23_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK23_REFRESH_AUX=%s", DYN.rank23_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK24_REFRESH=%u", DYN.rank24_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK24_REFRESH_AUX=%s", DYN.rank24_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK25_REFRESH=%u", DYN.rank25_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK25_REFRESH_AUX=%s", DYN.rank25_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK26_REFRESH=%u", DYN.rank26_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK26_REFRESH_AUX=%s", DYN.rank26_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK27_REFRESH=%u", DYN.rank27_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK27_REFRESH_AUX=%s", DYN.rank27_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK28_REFRESH=%u", DYN.rank28_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK28_REFRESH_AUX=%s", DYN.rank28_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK29_REFRESH=%u", DYN.rank29_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK29_REFRESH_AUX=%s", DYN.rank29_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK30_REFRESH=%u", DYN.rank30_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK30_REFRESH_AUX=%s", DYN.rank30_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK31_REFRESH=%u", DYN.rank31_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL0_RANK31_REFRESH_AUX=%s", DYN.rank31_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK32_REFRESH=%u", DYN.rank32_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK32_REFRESH_AUX=%s", DYN.rank32_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK33_REFRESH=%u", DYN.rank33_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK33_REFRESH_AUX=%s", DYN.rank33_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK34_REFRESH=%u", DYN.rank34_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK34_REFRESH_AUX=%s", DYN.rank34_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK35_REFRESH=%u", DYN.rank35_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK35_REFRESH_AUX=%s", DYN.rank35_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK36_REFRESH=%u", DYN.rank36_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK36_REFRESH_AUX=%s", DYN.rank36_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK37_REFRESH=%u", DYN.rank37_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK37_REFRESH_AUX=%s", DYN.rank37_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK38_REFRESH=%u", DYN.rank38_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK38_REFRESH_AUX=%s", DYN.rank38_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK39_REFRESH=%u", DYN.rank39_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK39_REFRESH_AUX=%s", DYN.rank39_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK40_REFRESH=%u", DYN.rank40_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK40_REFRESH_AUX=%s", DYN.rank40_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK41_REFRESH=%u", DYN.rank41_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK41_REFRESH_AUX=%s", DYN.rank41_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK42_REFRESH=%u", DYN.rank42_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK42_REFRESH_AUX=%s", DYN.rank42_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK43_REFRESH=%u", DYN.rank43_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK43_REFRESH_AUX=%s", DYN.rank43_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK44_REFRESH=%u", DYN.rank44_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK44_REFRESH_AUX=%s", DYN.rank44_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK45_REFRESH=%u", DYN.rank45_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK45_REFRESH_AUX=%s", DYN.rank45_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK46_REFRESH=%u", DYN.rank46_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK46_REFRESH_AUX=%s", DYN.rank46_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK47_REFRESH=%u", DYN.rank47_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK47_REFRESH_AUX=%s", DYN.rank47_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK48_REFRESH=%u", DYN.rank48_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK48_REFRESH_AUX=%s", DYN.rank48_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK49_REFRESH=%u", DYN.rank49_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK49_REFRESH_AUX=%s", DYN.rank49_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK50_REFRESH=%u", DYN.rank50_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK50_REFRESH_AUX=%s", DYN.rank50_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK51_REFRESH=%u", DYN.rank51_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK51_REFRESH_AUX=%s", DYN.rank51_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK52_REFRESH=%u", DYN.rank52_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK52_REFRESH_AUX=%s", DYN.rank52_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK53_REFRESH=%u", DYN.rank53_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK53_REFRESH_AUX=%s", DYN.rank53_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK54_REFRESH=%u", DYN.rank54_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK54_REFRESH_AUX=%s", DYN.rank54_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK55_REFRESH=%u", DYN.rank55_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK55_REFRESH_AUX=%s", DYN.rank55_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK56_REFRESH=%u", DYN.rank56_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK56_REFRESH_AUX=%s", DYN.rank56_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK57_REFRESH=%u", DYN.rank57_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK57_REFRESH_AUX=%s", DYN.rank57_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK58_REFRESH=%u", DYN.rank58_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK58_REFRESH_AUX=%s", DYN.rank58_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK59_REFRESH=%u", DYN.rank59_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK59_REFRESH_AUX=%s", DYN.rank59_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK60_REFRESH=%u", DYN.rank60_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK60_REFRESH_AUX=%s", DYN.rank60_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK61_REFRESH=%u", DYN.rank61_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK61_REFRESH_AUX=%s", DYN.rank61_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK62_REFRESH=%u", DYN.rank62_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK62_REFRESH_AUX=%s", DYN.rank62_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK63_REFRESH=%u", DYN.rank63_refresh[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_OPREFCTRL1_RANK63_REFRESH_AUX=%s", DYN.rank63_refresh[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DBICTL_DM_EN=%u", QDYN.dm_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DBICTL_DM_EN_AUX=%s", QDYN.dm_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DBICTL_WR_DBI_EN=%u", QDYN.wr_dbi_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DBICTL_WR_DBI_EN_AUX=%s", QDYN.wr_dbi_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DBICTL_RD_DBI_EN=%u", QDYN.rd_dbi_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DBICTL_RD_DBI_EN_AUX=%s", QDYN.rd_dbi_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ODTMAP_RANK0_WR_ODT=%u", STATIC.rank0_wr_odt[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ODTMAP_RANK0_RD_ODT=%u", STATIC.rank0_rd_odt[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ODTMAP_RANK1_WR_ODT=%u", STATIC.rank1_wr_odt[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ODTMAP_RANK1_RD_ODT=%u", STATIC.rank1_rd_odt[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ODTMAP_RANK2_WR_ODT=%u", STATIC.rank2_wr_odt[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ODTMAP_RANK2_RD_ODT=%u", STATIC.rank2_rd_odt[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ODTMAP_RANK3_WR_ODT=%u", STATIC.rank3_wr_odt[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ODTMAP_RANK3_RD_ODT=%u", STATIC.rank3_rd_odt[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_INITTMG0_PRE_CKE_X1024=%u", STATIC.pre_cke_x1024[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_INITTMG0_POST_CKE_X1024=%u", STATIC.post_cke_x1024[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_INITTMG0_SKIP_DRAM_INIT=%u", QDYN.skip_dram_init[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_INITTMG2_DEV_ZQINIT_X32=%u", STATIC.dev_zqinit_x32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DS_DBG_CTRL0_DBG_BSM_SEL_CTRL=%u", DYN.dbg_bsm_sel_ctrl[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DS_DBG_CTRL0_DBG_LRSM_SEL_CTRL=%u", DYN.dbg_lrsm_sel_ctrl[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_CAPAR_CMDFIFO_CTRL_CMDFIFO_RD_ADDR=%u", DYN.cmdfifo_rd_addr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCERRCNTCTL_ECC_CORR_THRESHOLD=%u", DYN.ecc_corr_threshold[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCERRCNTCTL_ECC_CORR_ERR_CNT_CLR_RANK0=%u", DYN.ecc_corr_err_cnt_clr_rank0[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCERRCNTCTL_ECC_CORR_ERR_CNT_CLR_RANK0_AUX=%s", DYN.ecc_corr_err_cnt_clr_rank0[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCERRCNTCTL_ECC_CORR_ERR_CNT_CLR_RANK1=%u", DYN.ecc_corr_err_cnt_clr_rank1[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCERRCNTCTL_ECC_CORR_ERR_CNT_CLR_RANK1_AUX=%s", DYN.ecc_corr_err_cnt_clr_rank1[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCERRCNTCTL_ECC_CORR_ERR_CNT_CLR_RANK2=%u", DYN.ecc_corr_err_cnt_clr_rank2[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCERRCNTCTL_ECC_CORR_ERR_CNT_CLR_RANK2_AUX=%s", DYN.ecc_corr_err_cnt_clr_rank2[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCERRCNTCTL_ECC_CORR_ERR_CNT_CLR_RANK3=%u", DYN.ecc_corr_err_cnt_clr_rank3[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCERRCNTCTL_ECC_CORR_ERR_CNT_CLR_RANK3_AUX=%s", DYN.ecc_corr_err_cnt_clr_rank3[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCERRCNTCTL_ECC_UNCORR_ERR_LOG_MODE=%u", DYN.ecc_uncorr_err_log_mode[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCERRCNTCTL_ECC_CORR_ERR_LOG_MODE=%u", DYN.ecc_corr_err_log_mode[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_ECCERRCNTCTL_ECC_CORR_ERR_PER_RANK_INTR_EN=%u", DYN.ecc_corr_err_per_rank_intr_en[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DDRCTL_IMECFG0_IME_EN=%u", STATIC.ime_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_DDRC_CH1_DDRCTL_IMECFG0_IME_EN_AUX=%s", STATIC.ime_en[1] ? "y" : "n");
#endif /* DWC_DDRCTL_NUM_CHANNEL > 1 */
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP0_ADDRMAP_DCH_BIT0=%u", STATIC.addrmap_dch_bit0);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP1_ADDRMAP_CS_BIT0=%u", STATIC.addrmap_cs_bit0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP1_ADDRMAP_CS_BIT1=%u", STATIC.addrmap_cs_bit1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP1_ADDRMAP_CS_BIT2=%u", STATIC.addrmap_cs_bit2[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP1_ADDRMAP_CS_BIT3=%u", STATIC.addrmap_cs_bit3[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP2_ADDRMAP_CID_B0=%u", STATIC.addrmap_cid_b0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP2_ADDRMAP_CID_B1=%u", STATIC.addrmap_cid_b1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP2_ADDRMAP_CID_B2=%u", STATIC.addrmap_cid_b2[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP2_ADDRMAP_CID_B3=%u", STATIC.addrmap_cid_b3[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP3_ADDRMAP_BANK_B0=%u", STATIC.addrmap_bank_b0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP3_ADDRMAP_BANK_B1=%u", STATIC.addrmap_bank_b1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP3_ADDRMAP_BANK_B2=%u", STATIC.addrmap_bank_b2[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP4_ADDRMAP_BG_B0=%u", STATIC.addrmap_bg_b0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP4_ADDRMAP_BG_B1=%u", STATIC.addrmap_bg_b1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP4_ADDRMAP_BG_B2=%u", STATIC.addrmap_bg_b2[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP5_ADDRMAP_COL_B7=%u", STATIC.addrmap_col_b7[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP5_ADDRMAP_COL_B8=%u", STATIC.addrmap_col_b8[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP5_ADDRMAP_COL_B9=%u", STATIC.addrmap_col_b9[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP5_ADDRMAP_COL_B10=%u", STATIC.addrmap_col_b10[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP6_ADDRMAP_COL_B3=%u", STATIC.addrmap_col_b3[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP6_ADDRMAP_COL_B4=%u", STATIC.addrmap_col_b4[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP6_ADDRMAP_COL_B5=%u", STATIC.addrmap_col_b5[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP6_ADDRMAP_COL_B6=%u", STATIC.addrmap_col_b6[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP7_ADDRMAP_ROW_B14=%u", STATIC.addrmap_row_b14[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP7_ADDRMAP_ROW_B15=%u", STATIC.addrmap_row_b15[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP7_ADDRMAP_ROW_B16=%u", STATIC.addrmap_row_b16[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP7_ADDRMAP_ROW_B17=%u", STATIC.addrmap_row_b17[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP8_ADDRMAP_ROW_B10=%u", STATIC.addrmap_row_b10[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP8_ADDRMAP_ROW_B11=%u", STATIC.addrmap_row_b11[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP8_ADDRMAP_ROW_B12=%u", STATIC.addrmap_row_b12[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP8_ADDRMAP_ROW_B13=%u", STATIC.addrmap_row_b13[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP9_ADDRMAP_ROW_B6=%u", STATIC.addrmap_row_b6[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP9_ADDRMAP_ROW_B7=%u", STATIC.addrmap_row_b7[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP9_ADDRMAP_ROW_B8=%u", STATIC.addrmap_row_b8[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP9_ADDRMAP_ROW_B9=%u", STATIC.addrmap_row_b9[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP10_ADDRMAP_ROW_B2=%u", STATIC.addrmap_row_b2[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP10_ADDRMAP_ROW_B3=%u", STATIC.addrmap_row_b3[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP10_ADDRMAP_ROW_B4=%u", STATIC.addrmap_row_b4[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP10_ADDRMAP_ROW_B5=%u", STATIC.addrmap_row_b5[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP11_ADDRMAP_ROW_B0=%u", STATIC.addrmap_row_b0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP11_ADDRMAP_ROW_B1=%u", STATIC.addrmap_row_b1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP12_NONBINARY_DEVICE_DENSITY=%u", STATIC.nonbinary_device_density);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP12_BANK_HASH_EN=%u", STATIC.bank_hash_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP12_BANK_HASH_EN_AUX=%s", STATIC.bank_hash_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP12_LPDDR_MIXED_PKG_EN=%u", STATIC.lpddr_mixed_pkg_en);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP12_LPDDR_MIXED_PKG_EN_AUX=%s", STATIC.lpddr_mixed_pkg_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP12_LPDDR_MIXED_PKG_X16_SIZE=%u", STATIC.lpddr_mixed_pkg_x16_size);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAPLUTCFG_ADDRMAP_LUT_BYPASS=%u", STATIC.addrmap_lut_bypass);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAPLUTCFG_ADDRMAP_LUT_BYPASS_AUX=%s", STATIC.addrmap_lut_bypass ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAPLUTCFG_ADDRMAP_USE_LUT_CS=%u", STATIC.addrmap_use_lut_cs);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAPLUTCFG_ADDRMAP_USE_LUT_CS_AUX=%s", STATIC.addrmap_use_lut_cs ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAPLUTCFG_ADDRMAP_LUT_RANK_TYPE=%u", STATIC.addrmap_lut_rank_type);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAPLUTCFG_ADDRMAP_LUT_BIT0=%u", STATIC.addrmap_lut_bit0);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAPLUTCFG_ADDRMAP_LUT_BIT0_VALID=%u", STATIC.addrmap_lut_bit0_valid);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAPLUTCFG_ADDRMAP_LUT_BIT0_VALID_AUX=%s", STATIC.addrmap_lut_bit0_valid ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAPLUTCFG_ADDRMAP_LUT_BIT1=%u", STATIC.addrmap_lut_bit1);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAPLUTCFG_ADDRMAP_LUT_BIT1_VALID=%u", STATIC.addrmap_lut_bit1_valid);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAPLUTCFG_ADDRMAP_LUT_BIT1_VALID_AUX=%s", STATIC.addrmap_lut_bit1_valid ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAPLUTCFG_ADDRMAP_LUT_MAX_ACTIVE_HIF_ADDR_OFFSET=%u", STATIC.addrmap_lut_max_active_hif_addr_offset);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAPLUTCTRL_ADDRMAP_LUT_WDATA0=%u", DYN.addrmap_lut_wdata0);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAPLUTCTRL_ADDRMAP_LUT_WDATA1=%u", DYN.addrmap_lut_wdata1);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAPLUTCTRL_ADDRMAP_LUT_ADDR=%u", DYN.addrmap_lut_addr);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAPLUTCTRL_ADDRMAP_LUT_RW_TYPE=%u", DYN.addrmap_lut_rw_type);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAPLUTCTRL_ADDRMAP_LUT_RW_TYPE_AUX=%s", DYN.addrmap_lut_rw_type ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAPLUTCTRL_ADDRMAP_LUT_RW_START=%u", DYN.addrmap_lut_rw_start);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAPLUTCTRL_ADDRMAP_LUT_RW_START_AUX=%s", DYN.addrmap_lut_rw_start ? "y" : "n");
#if DDRCTL_NUM_ADDR_MAP > 1
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP1_ADDRMAP_CS_BIT0=%u", STATIC.addrmap_cs_bit0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP1_ADDRMAP_CS_BIT1=%u", STATIC.addrmap_cs_bit1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP1_ADDRMAP_CS_BIT2=%u", STATIC.addrmap_cs_bit2[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP1_ADDRMAP_CS_BIT3=%u", STATIC.addrmap_cs_bit3[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP2_ADDRMAP_CID_B0=%u", STATIC.addrmap_cid_b0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP2_ADDRMAP_CID_B1=%u", STATIC.addrmap_cid_b1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP2_ADDRMAP_CID_B2=%u", STATIC.addrmap_cid_b2[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP2_ADDRMAP_CID_B3=%u", STATIC.addrmap_cid_b3[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP3_ADDRMAP_BANK_B0=%u", STATIC.addrmap_bank_b0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP3_ADDRMAP_BANK_B1=%u", STATIC.addrmap_bank_b1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP3_ADDRMAP_BANK_B2=%u", STATIC.addrmap_bank_b2[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP4_ADDRMAP_BG_B0=%u", STATIC.addrmap_bg_b0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP4_ADDRMAP_BG_B1=%u", STATIC.addrmap_bg_b1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP4_ADDRMAP_BG_B2=%u", STATIC.addrmap_bg_b2[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP5_ADDRMAP_COL_B7=%u", STATIC.addrmap_col_b7[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP5_ADDRMAP_COL_B8=%u", STATIC.addrmap_col_b8[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP5_ADDRMAP_COL_B9=%u", STATIC.addrmap_col_b9[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP5_ADDRMAP_COL_B10=%u", STATIC.addrmap_col_b10[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP6_ADDRMAP_COL_B3=%u", STATIC.addrmap_col_b3[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP6_ADDRMAP_COL_B4=%u", STATIC.addrmap_col_b4[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP6_ADDRMAP_COL_B5=%u", STATIC.addrmap_col_b5[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP6_ADDRMAP_COL_B6=%u", STATIC.addrmap_col_b6[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP7_ADDRMAP_ROW_B14=%u", STATIC.addrmap_row_b14[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP7_ADDRMAP_ROW_B15=%u", STATIC.addrmap_row_b15[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP7_ADDRMAP_ROW_B16=%u", STATIC.addrmap_row_b16[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP7_ADDRMAP_ROW_B17=%u", STATIC.addrmap_row_b17[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP8_ADDRMAP_ROW_B10=%u", STATIC.addrmap_row_b10[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP8_ADDRMAP_ROW_B11=%u", STATIC.addrmap_row_b11[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP8_ADDRMAP_ROW_B12=%u", STATIC.addrmap_row_b12[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP8_ADDRMAP_ROW_B13=%u", STATIC.addrmap_row_b13[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP9_ADDRMAP_ROW_B6=%u", STATIC.addrmap_row_b6[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP9_ADDRMAP_ROW_B7=%u", STATIC.addrmap_row_b7[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP9_ADDRMAP_ROW_B8=%u", STATIC.addrmap_row_b8[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP9_ADDRMAP_ROW_B9=%u", STATIC.addrmap_row_b9[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP10_ADDRMAP_ROW_B2=%u", STATIC.addrmap_row_b2[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP10_ADDRMAP_ROW_B3=%u", STATIC.addrmap_row_b3[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP10_ADDRMAP_ROW_B4=%u", STATIC.addrmap_row_b4[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP10_ADDRMAP_ROW_B5=%u", STATIC.addrmap_row_b5[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP11_ADDRMAP_ROW_B0=%u", STATIC.addrmap_row_b0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ADDR_MAP1_ADDRMAP11_ADDRMAP_ROW_B1=%u", STATIC.addrmap_row_b1[1]);
#endif /* DDRCTL_NUM_ADDR_MAP > 1 */
#ifdef UMCTL2_INCL_ARB_OR_CHB
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCCFG_GO2CRITICAL_EN=%u", STATIC.go2critical_en);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCCFG_GO2CRITICAL_EN_AUX=%s", STATIC.go2critical_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCCFG_PAGEMATCH_LIMIT=%u", STATIC.pagematch_limit);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCCFG_PAGEMATCH_LIMIT_AUX=%s", STATIC.pagematch_limit ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCCFG_DCH_DENSITY_RATIO=%u", STATIC.dch_density_ratio);
#endif /* UMCTL2_INCL_ARB_OR_CHB */
#ifdef UMCTL2_INCL_ARB
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGR_RD_PORT_PRIORITY=%u", STATIC.rd_port_priority[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGR_READ_REORDER_BYPASS_EN=%u", QDYN.read_reorder_bypass_en[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGR_READ_REORDER_BYPASS_EN_AUX=%s", QDYN.read_reorder_bypass_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGR_RD_PORT_AGING_EN=%u", STATIC.rd_port_aging_en[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGR_RD_PORT_AGING_EN_AUX=%s", STATIC.rd_port_aging_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGR_RD_PORT_URGENT_EN=%u", STATIC.rd_port_urgent_en[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGR_RD_PORT_URGENT_EN_AUX=%s", STATIC.rd_port_urgent_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGR_RD_PORT_PAGEMATCH_EN=%u", STATIC.rd_port_pagematch_en[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGR_RD_PORT_PAGEMATCH_EN_AUX=%s", STATIC.rd_port_pagematch_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGR_RDWR_ORDERED_EN=%u", QDYN.rdwr_ordered_en[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGR_RDWR_ORDERED_EN_AUX=%s", QDYN.rdwr_ordered_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGR_RRB_LOCK_THRESHOLD=%u", STATIC.rrb_lock_threshold[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGW_WR_PORT_PRIORITY=%u", STATIC.wr_port_priority[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGW_WR_PORT_AGING_EN=%u", STATIC.wr_port_aging_en[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGW_WR_PORT_AGING_EN_AUX=%s", STATIC.wr_port_aging_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGW_WR_PORT_URGENT_EN=%u", STATIC.wr_port_urgent_en[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGW_WR_PORT_URGENT_EN_AUX=%s", STATIC.wr_port_urgent_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGW_WR_PORT_PAGEMATCH_EN=%u", STATIC.wr_port_pagematch_en[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGW_WR_PORT_PAGEMATCH_EN_AUX=%s", STATIC.wr_port_pagematch_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGW_SNF_MODE=%u", STATIC.snf_mode[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGW_SNF_MODE_AUX=%s", STATIC.snf_mode[0] ? "y" : "n");
#endif /* UMCTL2_INCL_ARB */
#if defined(UMCTL2_PORT_CH0_0) && defined(UMCTL2_INCL_ARB)
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGIDMASKCH0_ID_MASK=%u", QDYN.id_mask[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGIDVALUECH0_ID_VALUE=%u", QDYN.id_value[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGIDMASKCH1_ID_MASK=%u", QDYN.id_mask[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGIDVALUECH1_ID_VALUE=%u", QDYN.id_value[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGIDMASKCH2_ID_MASK=%u", QDYN.id_mask[0][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGIDVALUECH2_ID_VALUE=%u", QDYN.id_value[0][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGIDMASKCH3_ID_MASK=%u", QDYN.id_mask[0][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGIDVALUECH3_ID_VALUE=%u", QDYN.id_value[0][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGIDMASKCH4_ID_MASK=%u", QDYN.id_mask[0][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGIDVALUECH4_ID_VALUE=%u", QDYN.id_value[0][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGIDMASKCH5_ID_MASK=%u", QDYN.id_mask[0][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGIDVALUECH5_ID_VALUE=%u", QDYN.id_value[0][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGIDMASKCH6_ID_MASK=%u", QDYN.id_mask[0][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGIDVALUECH6_ID_VALUE=%u", QDYN.id_value[0][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGIDMASKCH7_ID_MASK=%u", QDYN.id_mask[0][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGIDVALUECH7_ID_VALUE=%u", QDYN.id_value[0][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGIDMASKCH8_ID_MASK=%u", QDYN.id_mask[0][8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGIDVALUECH8_ID_VALUE=%u", QDYN.id_value[0][8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGIDMASKCH9_ID_MASK=%u", QDYN.id_mask[0][9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGIDVALUECH9_ID_VALUE=%u", QDYN.id_value[0][9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGIDMASKCH10_ID_MASK=%u", QDYN.id_mask[0][10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGIDVALUECH10_ID_VALUE=%u", QDYN.id_value[0][10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGIDMASKCH11_ID_MASK=%u", QDYN.id_mask[0][11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGIDVALUECH11_ID_VALUE=%u", QDYN.id_value[0][11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGIDMASKCH12_ID_MASK=%u", QDYN.id_mask[0][12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGIDVALUECH12_ID_VALUE=%u", QDYN.id_value[0][12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGIDMASKCH13_ID_MASK=%u", QDYN.id_mask[0][13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGIDVALUECH13_ID_VALUE=%u", QDYN.id_value[0][13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGIDMASKCH14_ID_MASK=%u", QDYN.id_mask[0][14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGIDVALUECH14_ID_VALUE=%u", QDYN.id_value[0][14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGIDMASKCH15_ID_MASK=%u", QDYN.id_mask[0][15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGIDVALUECH15_ID_VALUE=%u", QDYN.id_value[0][15]);
#endif /* UMCTL2_PORT_CH0_0 && UMCTL2_INCL_ARB */
#ifdef UMCTL2_INCL_ARB_OR_CHB
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCTRL_PORT_EN=%u", DYN.port_en[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCTRL_PORT_EN_AUX=%s", DYN.port_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGQOS0_RQOS_MAP_LEVEL1=%u", QDYN.rqos_map_level1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGQOS0_RQOS_MAP_LEVEL2=%u", QDYN.rqos_map_level2[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGQOS0_RQOS_MAP_REGION0=%u", QDYN.rqos_map_region0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGQOS0_RQOS_MAP_REGION1=%u", QDYN.rqos_map_region1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGQOS0_RQOS_MAP_REGION2=%u", QDYN.rqos_map_region2[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGQOS1_RQOS_MAP_TIMEOUTB=%u", QDYN.rqos_map_timeoutb[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGQOS1_RQOS_MAP_TIMEOUTR=%u", QDYN.rqos_map_timeoutr[0]);
#endif /* UMCTL2_INCL_ARB_OR_CHB */
#ifdef UMCTL2_INCL_ARB
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGWQOS0_WQOS_MAP_LEVEL1=%u", QDYN.wqos_map_level1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGWQOS0_WQOS_MAP_LEVEL2=%u", QDYN.wqos_map_level2[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGWQOS0_WQOS_MAP_REGION0=%u", QDYN.wqos_map_region0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGWQOS0_WQOS_MAP_REGION1=%u", QDYN.wqos_map_region1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGWQOS0_WQOS_MAP_REGION2=%u", QDYN.wqos_map_region2[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGWQOS1_WQOS_MAP_TIMEOUT1=%u", QDYN.wqos_map_timeout1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGWQOS1_WQOS_MAP_TIMEOUT2=%u", QDYN.wqos_map_timeout2[0]);
#endif /* UMCTL2_INCL_ARB */
#if defined(UMCTL2_A_SAR_0) && defined(UMCTL2_INCL_ARB_OR_CHB)
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SARBASE0_BASE_ADDR=%u", STATIC.base_addr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SARSIZE0_NBLOCKS=%u", STATIC.nblocks[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SARBASE1_BASE_ADDR=%u", STATIC.base_addr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SARSIZE1_NBLOCKS=%u", STATIC.nblocks[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SARBASE2_BASE_ADDR=%u", STATIC.base_addr[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SARSIZE2_NBLOCKS=%u", STATIC.nblocks[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SARBASE3_BASE_ADDR=%u", STATIC.base_addr[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SARSIZE3_NBLOCKS=%u", STATIC.nblocks[3]);
#endif /* UMCTL2_A_SAR_0 && UMCTL2_INCL_ARB_OR_CHB */
#ifdef UMCTL2_INCL_ARB_OR_CHB
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRCTL_SCRUB_EN=%u", DYN.scrub_en);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRCTL_SCRUB_EN_AUX=%s", DYN.scrub_en ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRCTL_SCRUB_DURING_LOWPOWER=%u", DYN.scrub_during_lowpower);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRCTL_SCRUB_DURING_LOWPOWER_AUX=%s", DYN.scrub_during_lowpower ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRCTL_SCRUB_EN_DCH1=%u", DYN.scrub_en_dch1);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRCTL_SCRUB_EN_DCH1_AUX=%s", DYN.scrub_en_dch1 ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRCTL_SCRUB_BURST_LENGTH_NM=%u", DYN.scrub_burst_length_nm);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRCTL_SCRUB_INTERVAL=%u", DYN.scrub_interval);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRCTL_SCRUB_CMD_TYPE=%u", DYN.scrub_cmd_type);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRCTL_SBR_CORRECTION_MODE=%u", DYN.sbr_correction_mode);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRCTL_SCRUB_BURST_LENGTH_LP=%u", DYN.scrub_burst_length_lp);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRCTL_SCRUB_UE=%u", DYN.scrub_ue);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRCTL_SCRUB_UE_AUX=%s", DYN.scrub_ue ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRWDATA0_SCRUB_PATTERN0=%u", DYN.scrub_pattern0);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRWDATA1_SCRUB_PATTERN1=%u", DYN.scrub_pattern1);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRSTART0_SBR_ADDRESS_START_MASK_0=%u", DYN.sbr_address_start_mask_0);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRSTART1_SBR_ADDRESS_START_MASK_1=%u", DYN.sbr_address_start_mask_1);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRRANGE0_SBR_ADDRESS_RANGE_MASK_0=%u", DYN.sbr_address_range_mask_0);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRRANGE1_SBR_ADDRESS_RANGE_MASK_1=%u", DYN.sbr_address_range_mask_1);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRSTART0DCH1_SBR_ADDRESS_START_MASK_DCH1_0=%u", DYN.sbr_address_start_mask_dch1_0);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRSTART1DCH1_SBR_ADDRESS_START_MASK_DCH1_1=%u", DYN.sbr_address_start_mask_dch1_1);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRRANGE0DCH1_SBR_ADDRESS_RANGE_MASK_DCH1_0=%u", DYN.sbr_address_range_mask_dch1_0);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRRANGE1DCH1_SBR_ADDRESS_RANGE_MASK_DCH1_1=%u", DYN.sbr_address_range_mask_dch1_1);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PDCH_PORT_DATA_CHANNEL_0=%u", STATIC.port_data_channel_0);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PDCH_PORT_DATA_CHANNEL_0_AUX=%s", STATIC.port_data_channel_0 ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PDCH_PORT_DATA_CHANNEL_1=%u", STATIC.port_data_channel_1);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PDCH_PORT_DATA_CHANNEL_1_AUX=%s", STATIC.port_data_channel_1 ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PDCH_PORT_DATA_CHANNEL_2=%u", STATIC.port_data_channel_2);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PDCH_PORT_DATA_CHANNEL_2_AUX=%s", STATIC.port_data_channel_2 ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PDCH_PORT_DATA_CHANNEL_3=%u", STATIC.port_data_channel_3);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PDCH_PORT_DATA_CHANNEL_3_AUX=%s", STATIC.port_data_channel_3 ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PDCH_PORT_DATA_CHANNEL_4=%u", STATIC.port_data_channel_4);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PDCH_PORT_DATA_CHANNEL_4_AUX=%s", STATIC.port_data_channel_4 ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PDCH_PORT_DATA_CHANNEL_5=%u", STATIC.port_data_channel_5);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PDCH_PORT_DATA_CHANNEL_5_AUX=%s", STATIC.port_data_channel_5 ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PDCH_PORT_DATA_CHANNEL_6=%u", STATIC.port_data_channel_6);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PDCH_PORT_DATA_CHANNEL_6_AUX=%s", STATIC.port_data_channel_6 ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PDCH_PORT_DATA_CHANNEL_7=%u", STATIC.port_data_channel_7);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PDCH_PORT_DATA_CHANNEL_7_AUX=%s", STATIC.port_data_channel_7 ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PDCH_PORT_DATA_CHANNEL_8=%u", STATIC.port_data_channel_8);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PDCH_PORT_DATA_CHANNEL_8_AUX=%s", STATIC.port_data_channel_8 ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PDCH_PORT_DATA_CHANNEL_9=%u", STATIC.port_data_channel_9);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PDCH_PORT_DATA_CHANNEL_9_AUX=%s", STATIC.port_data_channel_9 ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PDCH_PORT_DATA_CHANNEL_10=%u", STATIC.port_data_channel_10);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PDCH_PORT_DATA_CHANNEL_10_AUX=%s", STATIC.port_data_channel_10 ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PDCH_PORT_DATA_CHANNEL_11=%u", STATIC.port_data_channel_11);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PDCH_PORT_DATA_CHANNEL_11_AUX=%s", STATIC.port_data_channel_11 ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PDCH_PORT_DATA_CHANNEL_12=%u", STATIC.port_data_channel_12);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PDCH_PORT_DATA_CHANNEL_12_AUX=%s", STATIC.port_data_channel_12 ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PDCH_PORT_DATA_CHANNEL_13=%u", STATIC.port_data_channel_13);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PDCH_PORT_DATA_CHANNEL_13_AUX=%s", STATIC.port_data_channel_13 ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PDCH_PORT_DATA_CHANNEL_14=%u", STATIC.port_data_channel_14);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PDCH_PORT_DATA_CHANNEL_14_AUX=%s", STATIC.port_data_channel_14 ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PDCH_PORT_DATA_CHANNEL_15=%u", STATIC.port_data_channel_15);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PDCH_PORT_DATA_CHANNEL_15_AUX=%s", STATIC.port_data_channel_15 ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRLPCTL_PERRANK_DIS_SCRUB=%u", DYN.perrank_dis_scrub);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRLPCTL_SCRUB_RESTORE=%u", DYN.scrub_restore);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRLPCTL_SCRUB_RESTORE_AUX=%s", DYN.scrub_restore ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRLPCTL_PERRANK_DIS_SCRUB_DCH1=%u", DYN.perrank_dis_scrub_dch1);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRLPCTL_SCRUB_RESTORE_DCH1=%u", DYN.scrub_restore_dch1);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRLPCTL_SCRUB_RESTORE_DCH1_AUX=%s", DYN.scrub_restore_dch1 ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRADDRRESTORE0_SCRUB_RESTORE_ADDRESS0=%u", DYN.scrub_restore_address0);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRADDRRESTORE1_SCRUB_RESTORE_ADDRESS1=%u", DYN.scrub_restore_address1);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRADDRRESTORE0DCH1_SCRUB_RESTORE_ADDRESS0_DCH1=%u", DYN.scrub_restore_address0_dch1);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRADDRRESTORE1DCH1_SCRUB_RESTORE_ADDRESS1_DCH1=%u", DYN.scrub_restore_address1_dch1);
#endif /* UMCTL2_INCL_ARB_OR_CHB */
#ifdef DDRCTL_INCL_CHB
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBLCTRL_TXSACTIVE_EN=%u", DYN.txsactive_en[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBLCTRL_TXSACTIVE_EN_AUX=%s", DYN.txsactive_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTCTRL_DIS_PREFETCH=%u", DYN.dis_prefetch[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTCTRL_DIS_PREFETCH_AUX=%s", DYN.dis_prefetch[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTCTRL_CRC_UE_RSP_SEL=%u", DYN.crc_ue_rsp_sel[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTCTRL_DBG_FORCE_PCRD_STEAL_MODE=%u", DYN.dbg_force_pcrd_steal_mode[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTCTRL_DBG_FORCE_PCRD_STEAL_MODE_AUX=%s", DYN.dbg_force_pcrd_steal_mode[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTCTRL_DBG_WDC_EN=%u", DYN.dbg_wdc_en[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTCTRL_DBG_WDC_EN_AUX=%s", DYN.dbg_wdc_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTCTRL_CBUSY_SELECT=%u", STATIC.cbusy_select[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTCTRL_CBUSY_SELECT_AUX=%s", STATIC.cbusy_select[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTCTRL_DBG_DIS_WRPTL_RMW_BE_EVAL=%u", STATIC.dbg_dis_wrptl_rmw_be_eval[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTCTRL_DBG_DIS_WRPTL_RMW_BE_EVAL_AUX=%s", STATIC.dbg_dis_wrptl_rmw_be_eval[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBPRCTMR_PRC_EXP_CNT=%u", STATIC.prc_exp_cnt[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBPRCTMR_EXP_CNT_DIV=%u", STATIC.exp_cnt_div[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBPROTQCTL_RPQ_LPR_MIN=%u", STATIC.rpq_lpr_min[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBPROTQCTL_RPQ_HPR_MIN=%u", STATIC.rpq_hpr_min[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBRQOS0_CHB_RQOS_MAP_LEVEL1=%u", QDYN.chb_rqos_map_level1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBRQOS0_CHB_RQOS_MAP_LEVEL2=%u", QDYN.chb_rqos_map_level2[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBRQOS0_CHB_RQOS_MAP_REGION0=%u", QDYN.chb_rqos_map_region0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBRQOS0_CHB_RQOS_MAP_REGION1=%u", QDYN.chb_rqos_map_region1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBRQOS0_CHB_RQOS_MAP_REGION2=%u", QDYN.chb_rqos_map_region2[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBRQOS1_VPR_UNCRD_TIMEOUT=%u", QDYN.vpr_uncrd_timeout[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBRQOS1_VPR_CRD_TIMEOUT=%u", QDYN.vpr_crd_timeout[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBWQOS0_CHB_WQOS_MAP_LEVEL1=%u", QDYN.chb_wqos_map_level1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBWQOS0_CHB_WQOS_MAP_LEVEL2=%u", QDYN.chb_wqos_map_level2[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBWQOS0_CHB_WQOS_MAP_REGION0=%u", QDYN.chb_wqos_map_region0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBWQOS0_CHB_WQOS_MAP_REGION1=%u", QDYN.chb_wqos_map_region1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBWQOS0_CHB_WQOS_MAP_REGION2=%u", QDYN.chb_wqos_map_region2[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBWQOS1_VPW_UNCRD_TIMEOUT=%u", QDYN.vpw_uncrd_timeout[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBWQOS1_VPW_CRD_TIMEOUT=%u", QDYN.vpw_crd_timeout[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBCBUSYH_CAM_BUSY_THRESHOLD_HPR=%u", STATIC.cam_busy_threshold_hpr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBCBUSYH_CAM_FREE_THRESHOLD_HPR=%u", STATIC.cam_free_threshold_hpr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBCBUSYH_CAM_MIDDLE_THRESHOLD_HPR=%u", STATIC.cam_middle_threshold_hpr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBCBUSYL_CAM_BUSY_THRESHOLD_LPR=%u", STATIC.cam_busy_threshold_lpr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBCBUSYL_CAM_FREE_THRESHOLD_LPR=%u", STATIC.cam_free_threshold_lpr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBCBUSYL_CAM_MIDDLE_THRESHOLD_LPR=%u", STATIC.cam_middle_threshold_lpr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBCBUSYW_CAM_BUSY_THRESHOLD_WR=%u", STATIC.cam_busy_threshold_wr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBCBUSYW_CAM_FREE_THRESHOLD_WR=%u", STATIC.cam_free_threshold_wr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBCBUSYW_CAM_MIDDLE_THRESHOLD_WR=%u", STATIC.cam_middle_threshold_wr[0]);
#endif /* DDRCTL_INCL_CHB */
#ifdef DDRCTL_CHB_TZ_EN
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZACT_TZ_INT_ENABLE=%u", DYN.tz_int_enable[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZACT_TZ_INT_ENABLE_AUX=%s", DYN.tz_int_enable[0] ? "y" : "n");
#endif /* DDRCTL_CHB_TZ_EN */
#ifdef DDRCTL_CHB_TZ_EN
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZACT_TZ_RESPERR_ENABLE=%u", DYN.tz_resperr_enable[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZACT_TZ_RESPERR_ENABLE_AUX=%s", DYN.tz_resperr_enable[0] ? "y" : "n");
#endif /* DDRCTL_CHB_TZ_EN */
#ifdef DDRCTL_CHB_TZ_EN
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZINTCLR_TZ_INT_CLEAR=%u", DYN.tz_int_clear[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZINTCLR_TZ_INT_CLEAR_AUX=%s", DYN.tz_int_clear[0] ? "y" : "n");
#endif /* DDRCTL_CHB_TZ_EN */
#ifdef DDRCTL_CHB_TZ_EN
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZCTRL_TZ_SEC_INV_EN=%u", STATIC.tz_sec_inv_en[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZCTRL_TZ_SEC_INV_EN_AUX=%s", STATIC.tz_sec_inv_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR0_TZ_REG_SP=%u", STATIC.tz_reg_sp[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRSETL1_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRSETH1_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR1_TZ_REGION_EN=%u", STATIC.tz_region_en[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR1_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[0][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR1_TZ_REGION_SIZE=%u", STATIC.tz_region_size[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR1_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR1_TZ_REG_SP=%u", STATIC.tz_reg_sp[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRSETL2_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[0][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRSETH2_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[0][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR2_TZ_REGION_EN=%u", STATIC.tz_region_en[0][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR2_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[0][2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR2_TZ_REGION_SIZE=%u", STATIC.tz_region_size[0][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR2_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[0][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR2_TZ_REG_SP=%u", STATIC.tz_reg_sp[0][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRSETL3_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[0][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRSETH3_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[0][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR3_TZ_REGION_EN=%u", STATIC.tz_region_en[0][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR3_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[0][3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR3_TZ_REGION_SIZE=%u", STATIC.tz_region_size[0][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR3_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[0][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR3_TZ_REG_SP=%u", STATIC.tz_reg_sp[0][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRSETL4_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[0][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRSETH4_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[0][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR4_TZ_REGION_EN=%u", STATIC.tz_region_en[0][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR4_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[0][4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR4_TZ_REGION_SIZE=%u", STATIC.tz_region_size[0][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR4_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[0][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR4_TZ_REG_SP=%u", STATIC.tz_reg_sp[0][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRSETL5_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[0][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRSETH5_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[0][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR5_TZ_REGION_EN=%u", STATIC.tz_region_en[0][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR5_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[0][5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR5_TZ_REGION_SIZE=%u", STATIC.tz_region_size[0][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR5_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[0][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR5_TZ_REG_SP=%u", STATIC.tz_reg_sp[0][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRSETL6_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[0][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRSETH6_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[0][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR6_TZ_REGION_EN=%u", STATIC.tz_region_en[0][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR6_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[0][6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR6_TZ_REGION_SIZE=%u", STATIC.tz_region_size[0][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR6_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[0][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR6_TZ_REG_SP=%u", STATIC.tz_reg_sp[0][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRSETL7_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[0][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRSETH7_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[0][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR7_TZ_REGION_EN=%u", STATIC.tz_region_en[0][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR7_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[0][7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR7_TZ_REGION_SIZE=%u", STATIC.tz_region_size[0][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR7_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[0][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCHBTZRATTR7_TZ_REG_SP=%u", STATIC.tz_reg_sp[0][7]);
#endif /* DDRCTL_CHB_TZ_EN */
#if defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 1
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGR_RD_PORT_PRIORITY=%u", STATIC.rd_port_priority[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGR_READ_REORDER_BYPASS_EN=%u", QDYN.read_reorder_bypass_en[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGR_READ_REORDER_BYPASS_EN_AUX=%s", QDYN.read_reorder_bypass_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGR_RD_PORT_AGING_EN=%u", STATIC.rd_port_aging_en[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGR_RD_PORT_AGING_EN_AUX=%s", STATIC.rd_port_aging_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGR_RD_PORT_URGENT_EN=%u", STATIC.rd_port_urgent_en[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGR_RD_PORT_URGENT_EN_AUX=%s", STATIC.rd_port_urgent_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGR_RD_PORT_PAGEMATCH_EN=%u", STATIC.rd_port_pagematch_en[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGR_RD_PORT_PAGEMATCH_EN_AUX=%s", STATIC.rd_port_pagematch_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGR_RDWR_ORDERED_EN=%u", QDYN.rdwr_ordered_en[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGR_RDWR_ORDERED_EN_AUX=%s", QDYN.rdwr_ordered_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGR_RRB_LOCK_THRESHOLD=%u", STATIC.rrb_lock_threshold[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGW_WR_PORT_PRIORITY=%u", STATIC.wr_port_priority[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGW_WR_PORT_AGING_EN=%u", STATIC.wr_port_aging_en[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGW_WR_PORT_AGING_EN_AUX=%s", STATIC.wr_port_aging_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGW_WR_PORT_URGENT_EN=%u", STATIC.wr_port_urgent_en[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGW_WR_PORT_URGENT_EN_AUX=%s", STATIC.wr_port_urgent_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGW_WR_PORT_PAGEMATCH_EN=%u", STATIC.wr_port_pagematch_en[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGW_WR_PORT_PAGEMATCH_EN_AUX=%s", STATIC.wr_port_pagematch_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGW_SNF_MODE=%u", STATIC.snf_mode[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGW_SNF_MODE_AUX=%s", STATIC.snf_mode[1] ? "y" : "n");
#endif /* UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 1 */
#if defined(UMCTL2_PORT_CH0_0) && defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 1
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGIDMASKCH0_ID_MASK=%u", QDYN.id_mask[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGIDVALUECH0_ID_VALUE=%u", QDYN.id_value[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGIDMASKCH1_ID_MASK=%u", QDYN.id_mask[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGIDVALUECH1_ID_VALUE=%u", QDYN.id_value[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGIDMASKCH2_ID_MASK=%u", QDYN.id_mask[1][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGIDVALUECH2_ID_VALUE=%u", QDYN.id_value[1][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGIDMASKCH3_ID_MASK=%u", QDYN.id_mask[1][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGIDVALUECH3_ID_VALUE=%u", QDYN.id_value[1][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGIDMASKCH4_ID_MASK=%u", QDYN.id_mask[1][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGIDVALUECH4_ID_VALUE=%u", QDYN.id_value[1][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGIDMASKCH5_ID_MASK=%u", QDYN.id_mask[1][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGIDVALUECH5_ID_VALUE=%u", QDYN.id_value[1][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGIDMASKCH6_ID_MASK=%u", QDYN.id_mask[1][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGIDVALUECH6_ID_VALUE=%u", QDYN.id_value[1][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGIDMASKCH7_ID_MASK=%u", QDYN.id_mask[1][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGIDVALUECH7_ID_VALUE=%u", QDYN.id_value[1][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGIDMASKCH8_ID_MASK=%u", QDYN.id_mask[1][8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGIDVALUECH8_ID_VALUE=%u", QDYN.id_value[1][8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGIDMASKCH9_ID_MASK=%u", QDYN.id_mask[1][9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGIDVALUECH9_ID_VALUE=%u", QDYN.id_value[1][9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGIDMASKCH10_ID_MASK=%u", QDYN.id_mask[1][10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGIDVALUECH10_ID_VALUE=%u", QDYN.id_value[1][10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGIDMASKCH11_ID_MASK=%u", QDYN.id_mask[1][11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGIDVALUECH11_ID_VALUE=%u", QDYN.id_value[1][11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGIDMASKCH12_ID_MASK=%u", QDYN.id_mask[1][12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGIDVALUECH12_ID_VALUE=%u", QDYN.id_value[1][12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGIDMASKCH13_ID_MASK=%u", QDYN.id_mask[1][13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGIDVALUECH13_ID_VALUE=%u", QDYN.id_value[1][13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGIDMASKCH14_ID_MASK=%u", QDYN.id_mask[1][14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGIDVALUECH14_ID_VALUE=%u", QDYN.id_value[1][14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGIDMASKCH15_ID_MASK=%u", QDYN.id_mask[1][15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGIDVALUECH15_ID_VALUE=%u", QDYN.id_value[1][15]);
#endif /* UMCTL2_PORT_CH0_0 && UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 1 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 1
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCTRL_PORT_EN=%u", DYN.port_en[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCTRL_PORT_EN_AUX=%s", DYN.port_en[1] ? "y" : "n");
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 1 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 1
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGQOS0_RQOS_MAP_LEVEL1=%u", QDYN.rqos_map_level1[1]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 1 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 1
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGQOS0_RQOS_MAP_LEVEL2=%u", QDYN.rqos_map_level2[1]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 1 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 1
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGQOS0_RQOS_MAP_REGION0=%u", QDYN.rqos_map_region0[1]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 1 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 1
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGQOS0_RQOS_MAP_REGION1=%u", QDYN.rqos_map_region1[1]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 1 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 1
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGQOS0_RQOS_MAP_REGION2=%u", QDYN.rqos_map_region2[1]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 1 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 1
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGQOS1_RQOS_MAP_TIMEOUTB=%u", QDYN.rqos_map_timeoutb[1]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 1 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 1
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGQOS1_RQOS_MAP_TIMEOUTR=%u", QDYN.rqos_map_timeoutr[1]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 1 */
#if defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 1
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGWQOS0_WQOS_MAP_LEVEL1=%u", QDYN.wqos_map_level1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGWQOS0_WQOS_MAP_LEVEL2=%u", QDYN.wqos_map_level2[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGWQOS0_WQOS_MAP_REGION0=%u", QDYN.wqos_map_region0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGWQOS0_WQOS_MAP_REGION1=%u", QDYN.wqos_map_region1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGWQOS0_WQOS_MAP_REGION2=%u", QDYN.wqos_map_region2[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGWQOS1_WQOS_MAP_TIMEOUT1=%u", QDYN.wqos_map_timeout1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCFGWQOS1_WQOS_MAP_TIMEOUT2=%u", QDYN.wqos_map_timeout2[1]);
#endif /* UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 1 */
#if defined(DDRCTL_INCL_CHB) && UMCTL2_A_NPORTS > 1
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBLCTRL_TXSACTIVE_EN=%u", DYN.txsactive_en[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBLCTRL_TXSACTIVE_EN_AUX=%s", DYN.txsactive_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTCTRL_DIS_PREFETCH=%u", DYN.dis_prefetch[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTCTRL_DIS_PREFETCH_AUX=%s", DYN.dis_prefetch[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTCTRL_CRC_UE_RSP_SEL=%u", DYN.crc_ue_rsp_sel[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTCTRL_DBG_FORCE_PCRD_STEAL_MODE=%u", DYN.dbg_force_pcrd_steal_mode[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTCTRL_DBG_FORCE_PCRD_STEAL_MODE_AUX=%s", DYN.dbg_force_pcrd_steal_mode[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTCTRL_DBG_WDC_EN=%u", DYN.dbg_wdc_en[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTCTRL_DBG_WDC_EN_AUX=%s", DYN.dbg_wdc_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTCTRL_CBUSY_SELECT=%u", STATIC.cbusy_select[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTCTRL_CBUSY_SELECT_AUX=%s", STATIC.cbusy_select[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTCTRL_DBG_DIS_WRPTL_RMW_BE_EVAL=%u", STATIC.dbg_dis_wrptl_rmw_be_eval[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTCTRL_DBG_DIS_WRPTL_RMW_BE_EVAL_AUX=%s", STATIC.dbg_dis_wrptl_rmw_be_eval[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBPRCTMR_PRC_EXP_CNT=%u", STATIC.prc_exp_cnt[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBPRCTMR_EXP_CNT_DIV=%u", STATIC.exp_cnt_div[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBPROTQCTL_RPQ_LPR_MIN=%u", STATIC.rpq_lpr_min[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBPROTQCTL_RPQ_HPR_MIN=%u", STATIC.rpq_hpr_min[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBRQOS0_CHB_RQOS_MAP_LEVEL1=%u", QDYN.chb_rqos_map_level1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBRQOS0_CHB_RQOS_MAP_LEVEL2=%u", QDYN.chb_rqos_map_level2[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBRQOS0_CHB_RQOS_MAP_REGION0=%u", QDYN.chb_rqos_map_region0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBRQOS0_CHB_RQOS_MAP_REGION1=%u", QDYN.chb_rqos_map_region1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBRQOS0_CHB_RQOS_MAP_REGION2=%u", QDYN.chb_rqos_map_region2[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBRQOS1_VPR_UNCRD_TIMEOUT=%u", QDYN.vpr_uncrd_timeout[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBRQOS1_VPR_CRD_TIMEOUT=%u", QDYN.vpr_crd_timeout[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBWQOS0_CHB_WQOS_MAP_LEVEL1=%u", QDYN.chb_wqos_map_level1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBWQOS0_CHB_WQOS_MAP_LEVEL2=%u", QDYN.chb_wqos_map_level2[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBWQOS0_CHB_WQOS_MAP_REGION0=%u", QDYN.chb_wqos_map_region0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBWQOS0_CHB_WQOS_MAP_REGION1=%u", QDYN.chb_wqos_map_region1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBWQOS0_CHB_WQOS_MAP_REGION2=%u", QDYN.chb_wqos_map_region2[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBWQOS1_VPW_UNCRD_TIMEOUT=%u", QDYN.vpw_uncrd_timeout[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBWQOS1_VPW_CRD_TIMEOUT=%u", QDYN.vpw_crd_timeout[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBCBUSYH_CAM_BUSY_THRESHOLD_HPR=%u", STATIC.cam_busy_threshold_hpr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBCBUSYH_CAM_FREE_THRESHOLD_HPR=%u", STATIC.cam_free_threshold_hpr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBCBUSYH_CAM_MIDDLE_THRESHOLD_HPR=%u", STATIC.cam_middle_threshold_hpr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBCBUSYL_CAM_BUSY_THRESHOLD_LPR=%u", STATIC.cam_busy_threshold_lpr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBCBUSYL_CAM_FREE_THRESHOLD_LPR=%u", STATIC.cam_free_threshold_lpr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBCBUSYL_CAM_MIDDLE_THRESHOLD_LPR=%u", STATIC.cam_middle_threshold_lpr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBCBUSYW_CAM_BUSY_THRESHOLD_WR=%u", STATIC.cam_busy_threshold_wr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBCBUSYW_CAM_FREE_THRESHOLD_WR=%u", STATIC.cam_free_threshold_wr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBCBUSYW_CAM_MIDDLE_THRESHOLD_WR=%u", STATIC.cam_middle_threshold_wr[1]);
#endif /* DDRCTL_INCL_CHB && UMCTL2_A_NPORTS > 1 */
#if defined(DDRCTL_CHB_TZ_EN) && UMCTL2_A_NPORTS > 1
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZACT_TZ_INT_ENABLE=%u", DYN.tz_int_enable[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZACT_TZ_INT_ENABLE_AUX=%s", DYN.tz_int_enable[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZACT_TZ_RESPERR_ENABLE=%u", DYN.tz_resperr_enable[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZACT_TZ_RESPERR_ENABLE_AUX=%s", DYN.tz_resperr_enable[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZINTCLR_TZ_INT_CLEAR=%u", DYN.tz_int_clear[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZINTCLR_TZ_INT_CLEAR_AUX=%s", DYN.tz_int_clear[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZCTRL_TZ_SEC_INV_EN=%u", STATIC.tz_sec_inv_en[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZCTRL_TZ_SEC_INV_EN_AUX=%s", STATIC.tz_sec_inv_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR0_TZ_REG_SP=%u", STATIC.tz_reg_sp[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRSETL1_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRSETH1_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR1_TZ_REGION_EN=%u", STATIC.tz_region_en[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR1_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[1][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR1_TZ_REGION_SIZE=%u", STATIC.tz_region_size[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR1_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR1_TZ_REG_SP=%u", STATIC.tz_reg_sp[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRSETL2_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[1][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRSETH2_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[1][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR2_TZ_REGION_EN=%u", STATIC.tz_region_en[1][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR2_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[1][2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR2_TZ_REGION_SIZE=%u", STATIC.tz_region_size[1][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR2_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[1][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR2_TZ_REG_SP=%u", STATIC.tz_reg_sp[1][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRSETL3_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[1][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRSETH3_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[1][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR3_TZ_REGION_EN=%u", STATIC.tz_region_en[1][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR3_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[1][3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR3_TZ_REGION_SIZE=%u", STATIC.tz_region_size[1][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR3_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[1][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR3_TZ_REG_SP=%u", STATIC.tz_reg_sp[1][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRSETL4_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[1][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRSETH4_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[1][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR4_TZ_REGION_EN=%u", STATIC.tz_region_en[1][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR4_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[1][4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR4_TZ_REGION_SIZE=%u", STATIC.tz_region_size[1][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR4_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[1][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR4_TZ_REG_SP=%u", STATIC.tz_reg_sp[1][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRSETL5_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[1][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRSETH5_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[1][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR5_TZ_REGION_EN=%u", STATIC.tz_region_en[1][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR5_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[1][5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR5_TZ_REGION_SIZE=%u", STATIC.tz_region_size[1][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR5_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[1][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR5_TZ_REG_SP=%u", STATIC.tz_reg_sp[1][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRSETL6_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[1][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRSETH6_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[1][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR6_TZ_REGION_EN=%u", STATIC.tz_region_en[1][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR6_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[1][6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR6_TZ_REGION_SIZE=%u", STATIC.tz_region_size[1][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR6_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[1][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR6_TZ_REG_SP=%u", STATIC.tz_reg_sp[1][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRSETL7_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[1][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRSETH7_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[1][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR7_TZ_REGION_EN=%u", STATIC.tz_region_en[1][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR7_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[1][7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR7_TZ_REGION_SIZE=%u", STATIC.tz_region_size[1][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR7_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[1][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT1_PCHBTZRATTR7_TZ_REG_SP=%u", STATIC.tz_reg_sp[1][7]);
#endif /* DDRCTL_CHB_TZ_EN && UMCTL2_A_NPORTS > 1 */
#if defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 2
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGR_RD_PORT_PRIORITY=%u", STATIC.rd_port_priority[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGR_READ_REORDER_BYPASS_EN=%u", QDYN.read_reorder_bypass_en[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGR_READ_REORDER_BYPASS_EN_AUX=%s", QDYN.read_reorder_bypass_en[2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGR_RD_PORT_AGING_EN=%u", STATIC.rd_port_aging_en[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGR_RD_PORT_AGING_EN_AUX=%s", STATIC.rd_port_aging_en[2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGR_RD_PORT_URGENT_EN=%u", STATIC.rd_port_urgent_en[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGR_RD_PORT_URGENT_EN_AUX=%s", STATIC.rd_port_urgent_en[2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGR_RD_PORT_PAGEMATCH_EN=%u", STATIC.rd_port_pagematch_en[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGR_RD_PORT_PAGEMATCH_EN_AUX=%s", STATIC.rd_port_pagematch_en[2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGR_RDWR_ORDERED_EN=%u", QDYN.rdwr_ordered_en[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGR_RDWR_ORDERED_EN_AUX=%s", QDYN.rdwr_ordered_en[2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGR_RRB_LOCK_THRESHOLD=%u", STATIC.rrb_lock_threshold[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGW_WR_PORT_PRIORITY=%u", STATIC.wr_port_priority[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGW_WR_PORT_AGING_EN=%u", STATIC.wr_port_aging_en[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGW_WR_PORT_AGING_EN_AUX=%s", STATIC.wr_port_aging_en[2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGW_WR_PORT_URGENT_EN=%u", STATIC.wr_port_urgent_en[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGW_WR_PORT_URGENT_EN_AUX=%s", STATIC.wr_port_urgent_en[2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGW_WR_PORT_PAGEMATCH_EN=%u", STATIC.wr_port_pagematch_en[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGW_WR_PORT_PAGEMATCH_EN_AUX=%s", STATIC.wr_port_pagematch_en[2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGW_SNF_MODE=%u", STATIC.snf_mode[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGW_SNF_MODE_AUX=%s", STATIC.snf_mode[2] ? "y" : "n");
#endif /* UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 2 */
#if defined(UMCTL2_PORT_CH0_0) && defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 2
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGIDMASKCH0_ID_MASK=%u", QDYN.id_mask[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGIDVALUECH0_ID_VALUE=%u", QDYN.id_value[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGIDMASKCH1_ID_MASK=%u", QDYN.id_mask[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGIDVALUECH1_ID_VALUE=%u", QDYN.id_value[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGIDMASKCH2_ID_MASK=%u", QDYN.id_mask[2][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGIDVALUECH2_ID_VALUE=%u", QDYN.id_value[2][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGIDMASKCH3_ID_MASK=%u", QDYN.id_mask[2][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGIDVALUECH3_ID_VALUE=%u", QDYN.id_value[2][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGIDMASKCH4_ID_MASK=%u", QDYN.id_mask[2][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGIDVALUECH4_ID_VALUE=%u", QDYN.id_value[2][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGIDMASKCH5_ID_MASK=%u", QDYN.id_mask[2][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGIDVALUECH5_ID_VALUE=%u", QDYN.id_value[2][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGIDMASKCH6_ID_MASK=%u", QDYN.id_mask[2][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGIDVALUECH6_ID_VALUE=%u", QDYN.id_value[2][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGIDMASKCH7_ID_MASK=%u", QDYN.id_mask[2][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGIDVALUECH7_ID_VALUE=%u", QDYN.id_value[2][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGIDMASKCH8_ID_MASK=%u", QDYN.id_mask[2][8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGIDVALUECH8_ID_VALUE=%u", QDYN.id_value[2][8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGIDMASKCH9_ID_MASK=%u", QDYN.id_mask[2][9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGIDVALUECH9_ID_VALUE=%u", QDYN.id_value[2][9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGIDMASKCH10_ID_MASK=%u", QDYN.id_mask[2][10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGIDVALUECH10_ID_VALUE=%u", QDYN.id_value[2][10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGIDMASKCH11_ID_MASK=%u", QDYN.id_mask[2][11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGIDVALUECH11_ID_VALUE=%u", QDYN.id_value[2][11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGIDMASKCH12_ID_MASK=%u", QDYN.id_mask[2][12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGIDVALUECH12_ID_VALUE=%u", QDYN.id_value[2][12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGIDMASKCH13_ID_MASK=%u", QDYN.id_mask[2][13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGIDVALUECH13_ID_VALUE=%u", QDYN.id_value[2][13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGIDMASKCH14_ID_MASK=%u", QDYN.id_mask[2][14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGIDVALUECH14_ID_VALUE=%u", QDYN.id_value[2][14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGIDMASKCH15_ID_MASK=%u", QDYN.id_mask[2][15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGIDVALUECH15_ID_VALUE=%u", QDYN.id_value[2][15]);
#endif /* UMCTL2_PORT_CH0_0 && UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 2 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 2
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCTRL_PORT_EN=%u", DYN.port_en[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCTRL_PORT_EN_AUX=%s", DYN.port_en[2] ? "y" : "n");
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 2 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 2
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGQOS0_RQOS_MAP_LEVEL1=%u", QDYN.rqos_map_level1[2]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 2 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 2
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGQOS0_RQOS_MAP_LEVEL2=%u", QDYN.rqos_map_level2[2]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 2 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 2
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGQOS0_RQOS_MAP_REGION0=%u", QDYN.rqos_map_region0[2]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 2 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 2
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGQOS0_RQOS_MAP_REGION1=%u", QDYN.rqos_map_region1[2]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 2 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 2
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGQOS0_RQOS_MAP_REGION2=%u", QDYN.rqos_map_region2[2]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 2 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 2
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGQOS1_RQOS_MAP_TIMEOUTB=%u", QDYN.rqos_map_timeoutb[2]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 2 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 2
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGQOS1_RQOS_MAP_TIMEOUTR=%u", QDYN.rqos_map_timeoutr[2]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 2 */
#if defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 2
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGWQOS0_WQOS_MAP_LEVEL1=%u", QDYN.wqos_map_level1[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGWQOS0_WQOS_MAP_LEVEL2=%u", QDYN.wqos_map_level2[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGWQOS0_WQOS_MAP_REGION0=%u", QDYN.wqos_map_region0[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGWQOS0_WQOS_MAP_REGION1=%u", QDYN.wqos_map_region1[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGWQOS0_WQOS_MAP_REGION2=%u", QDYN.wqos_map_region2[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGWQOS1_WQOS_MAP_TIMEOUT1=%u", QDYN.wqos_map_timeout1[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCFGWQOS1_WQOS_MAP_TIMEOUT2=%u", QDYN.wqos_map_timeout2[2]);
#endif /* UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 2 */
#if defined(DDRCTL_INCL_CHB) && UMCTL2_A_NPORTS > 2
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBLCTRL_TXSACTIVE_EN=%u", DYN.txsactive_en[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBLCTRL_TXSACTIVE_EN_AUX=%s", DYN.txsactive_en[2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTCTRL_DIS_PREFETCH=%u", DYN.dis_prefetch[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTCTRL_DIS_PREFETCH_AUX=%s", DYN.dis_prefetch[2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTCTRL_CRC_UE_RSP_SEL=%u", DYN.crc_ue_rsp_sel[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTCTRL_DBG_FORCE_PCRD_STEAL_MODE=%u", DYN.dbg_force_pcrd_steal_mode[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTCTRL_DBG_FORCE_PCRD_STEAL_MODE_AUX=%s", DYN.dbg_force_pcrd_steal_mode[2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTCTRL_DBG_WDC_EN=%u", DYN.dbg_wdc_en[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTCTRL_DBG_WDC_EN_AUX=%s", DYN.dbg_wdc_en[2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTCTRL_CBUSY_SELECT=%u", STATIC.cbusy_select[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTCTRL_CBUSY_SELECT_AUX=%s", STATIC.cbusy_select[2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTCTRL_DBG_DIS_WRPTL_RMW_BE_EVAL=%u", STATIC.dbg_dis_wrptl_rmw_be_eval[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTCTRL_DBG_DIS_WRPTL_RMW_BE_EVAL_AUX=%s", STATIC.dbg_dis_wrptl_rmw_be_eval[2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBPRCTMR_PRC_EXP_CNT=%u", STATIC.prc_exp_cnt[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBPRCTMR_EXP_CNT_DIV=%u", STATIC.exp_cnt_div[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBPROTQCTL_RPQ_LPR_MIN=%u", STATIC.rpq_lpr_min[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBPROTQCTL_RPQ_HPR_MIN=%u", STATIC.rpq_hpr_min[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBRQOS0_CHB_RQOS_MAP_LEVEL1=%u", QDYN.chb_rqos_map_level1[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBRQOS0_CHB_RQOS_MAP_LEVEL2=%u", QDYN.chb_rqos_map_level2[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBRQOS0_CHB_RQOS_MAP_REGION0=%u", QDYN.chb_rqos_map_region0[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBRQOS0_CHB_RQOS_MAP_REGION1=%u", QDYN.chb_rqos_map_region1[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBRQOS0_CHB_RQOS_MAP_REGION2=%u", QDYN.chb_rqos_map_region2[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBRQOS1_VPR_UNCRD_TIMEOUT=%u", QDYN.vpr_uncrd_timeout[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBRQOS1_VPR_CRD_TIMEOUT=%u", QDYN.vpr_crd_timeout[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBWQOS0_CHB_WQOS_MAP_LEVEL1=%u", QDYN.chb_wqos_map_level1[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBWQOS0_CHB_WQOS_MAP_LEVEL2=%u", QDYN.chb_wqos_map_level2[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBWQOS0_CHB_WQOS_MAP_REGION0=%u", QDYN.chb_wqos_map_region0[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBWQOS0_CHB_WQOS_MAP_REGION1=%u", QDYN.chb_wqos_map_region1[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBWQOS0_CHB_WQOS_MAP_REGION2=%u", QDYN.chb_wqos_map_region2[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBWQOS1_VPW_UNCRD_TIMEOUT=%u", QDYN.vpw_uncrd_timeout[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBWQOS1_VPW_CRD_TIMEOUT=%u", QDYN.vpw_crd_timeout[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBCBUSYH_CAM_BUSY_THRESHOLD_HPR=%u", STATIC.cam_busy_threshold_hpr[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBCBUSYH_CAM_FREE_THRESHOLD_HPR=%u", STATIC.cam_free_threshold_hpr[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBCBUSYH_CAM_MIDDLE_THRESHOLD_HPR=%u", STATIC.cam_middle_threshold_hpr[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBCBUSYL_CAM_BUSY_THRESHOLD_LPR=%u", STATIC.cam_busy_threshold_lpr[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBCBUSYL_CAM_FREE_THRESHOLD_LPR=%u", STATIC.cam_free_threshold_lpr[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBCBUSYL_CAM_MIDDLE_THRESHOLD_LPR=%u", STATIC.cam_middle_threshold_lpr[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBCBUSYW_CAM_BUSY_THRESHOLD_WR=%u", STATIC.cam_busy_threshold_wr[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBCBUSYW_CAM_FREE_THRESHOLD_WR=%u", STATIC.cam_free_threshold_wr[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBCBUSYW_CAM_MIDDLE_THRESHOLD_WR=%u", STATIC.cam_middle_threshold_wr[2]);
#endif /* DDRCTL_INCL_CHB && UMCTL2_A_NPORTS > 2 */
#if defined(DDRCTL_CHB_TZ_EN) && UMCTL2_A_NPORTS > 2
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZACT_TZ_INT_ENABLE=%u", DYN.tz_int_enable[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZACT_TZ_INT_ENABLE_AUX=%s", DYN.tz_int_enable[2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZACT_TZ_RESPERR_ENABLE=%u", DYN.tz_resperr_enable[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZACT_TZ_RESPERR_ENABLE_AUX=%s", DYN.tz_resperr_enable[2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZINTCLR_TZ_INT_CLEAR=%u", DYN.tz_int_clear[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZINTCLR_TZ_INT_CLEAR_AUX=%s", DYN.tz_int_clear[2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZCTRL_TZ_SEC_INV_EN=%u", STATIC.tz_sec_inv_en[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZCTRL_TZ_SEC_INV_EN_AUX=%s", STATIC.tz_sec_inv_en[2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR0_TZ_REG_SP=%u", STATIC.tz_reg_sp[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRSETL1_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRSETH1_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR1_TZ_REGION_EN=%u", STATIC.tz_region_en[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR1_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[2][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR1_TZ_REGION_SIZE=%u", STATIC.tz_region_size[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR1_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR1_TZ_REG_SP=%u", STATIC.tz_reg_sp[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRSETL2_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[2][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRSETH2_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[2][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR2_TZ_REGION_EN=%u", STATIC.tz_region_en[2][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR2_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[2][2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR2_TZ_REGION_SIZE=%u", STATIC.tz_region_size[2][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR2_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[2][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR2_TZ_REG_SP=%u", STATIC.tz_reg_sp[2][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRSETL3_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[2][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRSETH3_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[2][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR3_TZ_REGION_EN=%u", STATIC.tz_region_en[2][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR3_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[2][3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR3_TZ_REGION_SIZE=%u", STATIC.tz_region_size[2][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR3_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[2][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR3_TZ_REG_SP=%u", STATIC.tz_reg_sp[2][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRSETL4_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[2][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRSETH4_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[2][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR4_TZ_REGION_EN=%u", STATIC.tz_region_en[2][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR4_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[2][4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR4_TZ_REGION_SIZE=%u", STATIC.tz_region_size[2][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR4_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[2][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR4_TZ_REG_SP=%u", STATIC.tz_reg_sp[2][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRSETL5_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[2][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRSETH5_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[2][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR5_TZ_REGION_EN=%u", STATIC.tz_region_en[2][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR5_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[2][5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR5_TZ_REGION_SIZE=%u", STATIC.tz_region_size[2][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR5_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[2][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR5_TZ_REG_SP=%u", STATIC.tz_reg_sp[2][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRSETL6_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[2][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRSETH6_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[2][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR6_TZ_REGION_EN=%u", STATIC.tz_region_en[2][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR6_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[2][6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR6_TZ_REGION_SIZE=%u", STATIC.tz_region_size[2][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR6_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[2][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR6_TZ_REG_SP=%u", STATIC.tz_reg_sp[2][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRSETL7_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[2][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRSETH7_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[2][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR7_TZ_REGION_EN=%u", STATIC.tz_region_en[2][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR7_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[2][7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR7_TZ_REGION_SIZE=%u", STATIC.tz_region_size[2][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR7_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[2][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT2_PCHBTZRATTR7_TZ_REG_SP=%u", STATIC.tz_reg_sp[2][7]);
#endif /* DDRCTL_CHB_TZ_EN && UMCTL2_A_NPORTS > 2 */
#if defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 3
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGR_RD_PORT_PRIORITY=%u", STATIC.rd_port_priority[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGR_READ_REORDER_BYPASS_EN=%u", QDYN.read_reorder_bypass_en[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGR_READ_REORDER_BYPASS_EN_AUX=%s", QDYN.read_reorder_bypass_en[3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGR_RD_PORT_AGING_EN=%u", STATIC.rd_port_aging_en[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGR_RD_PORT_AGING_EN_AUX=%s", STATIC.rd_port_aging_en[3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGR_RD_PORT_URGENT_EN=%u", STATIC.rd_port_urgent_en[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGR_RD_PORT_URGENT_EN_AUX=%s", STATIC.rd_port_urgent_en[3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGR_RD_PORT_PAGEMATCH_EN=%u", STATIC.rd_port_pagematch_en[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGR_RD_PORT_PAGEMATCH_EN_AUX=%s", STATIC.rd_port_pagematch_en[3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGR_RDWR_ORDERED_EN=%u", QDYN.rdwr_ordered_en[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGR_RDWR_ORDERED_EN_AUX=%s", QDYN.rdwr_ordered_en[3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGR_RRB_LOCK_THRESHOLD=%u", STATIC.rrb_lock_threshold[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGW_WR_PORT_PRIORITY=%u", STATIC.wr_port_priority[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGW_WR_PORT_AGING_EN=%u", STATIC.wr_port_aging_en[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGW_WR_PORT_AGING_EN_AUX=%s", STATIC.wr_port_aging_en[3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGW_WR_PORT_URGENT_EN=%u", STATIC.wr_port_urgent_en[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGW_WR_PORT_URGENT_EN_AUX=%s", STATIC.wr_port_urgent_en[3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGW_WR_PORT_PAGEMATCH_EN=%u", STATIC.wr_port_pagematch_en[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGW_WR_PORT_PAGEMATCH_EN_AUX=%s", STATIC.wr_port_pagematch_en[3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGW_SNF_MODE=%u", STATIC.snf_mode[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGW_SNF_MODE_AUX=%s", STATIC.snf_mode[3] ? "y" : "n");
#endif /* UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 3 */
#if defined(UMCTL2_PORT_CH0_0) && defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 3
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGIDMASKCH0_ID_MASK=%u", QDYN.id_mask[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGIDVALUECH0_ID_VALUE=%u", QDYN.id_value[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGIDMASKCH1_ID_MASK=%u", QDYN.id_mask[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGIDVALUECH1_ID_VALUE=%u", QDYN.id_value[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGIDMASKCH2_ID_MASK=%u", QDYN.id_mask[3][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGIDVALUECH2_ID_VALUE=%u", QDYN.id_value[3][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGIDMASKCH3_ID_MASK=%u", QDYN.id_mask[3][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGIDVALUECH3_ID_VALUE=%u", QDYN.id_value[3][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGIDMASKCH4_ID_MASK=%u", QDYN.id_mask[3][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGIDVALUECH4_ID_VALUE=%u", QDYN.id_value[3][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGIDMASKCH5_ID_MASK=%u", QDYN.id_mask[3][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGIDVALUECH5_ID_VALUE=%u", QDYN.id_value[3][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGIDMASKCH6_ID_MASK=%u", QDYN.id_mask[3][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGIDVALUECH6_ID_VALUE=%u", QDYN.id_value[3][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGIDMASKCH7_ID_MASK=%u", QDYN.id_mask[3][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGIDVALUECH7_ID_VALUE=%u", QDYN.id_value[3][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGIDMASKCH8_ID_MASK=%u", QDYN.id_mask[3][8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGIDVALUECH8_ID_VALUE=%u", QDYN.id_value[3][8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGIDMASKCH9_ID_MASK=%u", QDYN.id_mask[3][9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGIDVALUECH9_ID_VALUE=%u", QDYN.id_value[3][9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGIDMASKCH10_ID_MASK=%u", QDYN.id_mask[3][10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGIDVALUECH10_ID_VALUE=%u", QDYN.id_value[3][10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGIDMASKCH11_ID_MASK=%u", QDYN.id_mask[3][11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGIDVALUECH11_ID_VALUE=%u", QDYN.id_value[3][11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGIDMASKCH12_ID_MASK=%u", QDYN.id_mask[3][12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGIDVALUECH12_ID_VALUE=%u", QDYN.id_value[3][12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGIDMASKCH13_ID_MASK=%u", QDYN.id_mask[3][13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGIDVALUECH13_ID_VALUE=%u", QDYN.id_value[3][13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGIDMASKCH14_ID_MASK=%u", QDYN.id_mask[3][14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGIDVALUECH14_ID_VALUE=%u", QDYN.id_value[3][14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGIDMASKCH15_ID_MASK=%u", QDYN.id_mask[3][15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGIDVALUECH15_ID_VALUE=%u", QDYN.id_value[3][15]);
#endif /* UMCTL2_PORT_CH0_0 && UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 3 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 3
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCTRL_PORT_EN=%u", DYN.port_en[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCTRL_PORT_EN_AUX=%s", DYN.port_en[3] ? "y" : "n");
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 3 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 3
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGQOS0_RQOS_MAP_LEVEL1=%u", QDYN.rqos_map_level1[3]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 3 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 3
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGQOS0_RQOS_MAP_LEVEL2=%u", QDYN.rqos_map_level2[3]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 3 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 3
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGQOS0_RQOS_MAP_REGION0=%u", QDYN.rqos_map_region0[3]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 3 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 3
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGQOS0_RQOS_MAP_REGION1=%u", QDYN.rqos_map_region1[3]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 3 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 3
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGQOS0_RQOS_MAP_REGION2=%u", QDYN.rqos_map_region2[3]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 3 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 3
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGQOS1_RQOS_MAP_TIMEOUTB=%u", QDYN.rqos_map_timeoutb[3]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 3 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 3
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGQOS1_RQOS_MAP_TIMEOUTR=%u", QDYN.rqos_map_timeoutr[3]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 3 */
#if defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 3
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGWQOS0_WQOS_MAP_LEVEL1=%u", QDYN.wqos_map_level1[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGWQOS0_WQOS_MAP_LEVEL2=%u", QDYN.wqos_map_level2[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGWQOS0_WQOS_MAP_REGION0=%u", QDYN.wqos_map_region0[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGWQOS0_WQOS_MAP_REGION1=%u", QDYN.wqos_map_region1[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGWQOS0_WQOS_MAP_REGION2=%u", QDYN.wqos_map_region2[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGWQOS1_WQOS_MAP_TIMEOUT1=%u", QDYN.wqos_map_timeout1[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCFGWQOS1_WQOS_MAP_TIMEOUT2=%u", QDYN.wqos_map_timeout2[3]);
#endif /* UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 3 */
#if defined(DDRCTL_INCL_CHB) && UMCTL2_A_NPORTS > 3
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBLCTRL_TXSACTIVE_EN=%u", DYN.txsactive_en[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBLCTRL_TXSACTIVE_EN_AUX=%s", DYN.txsactive_en[3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTCTRL_DIS_PREFETCH=%u", DYN.dis_prefetch[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTCTRL_DIS_PREFETCH_AUX=%s", DYN.dis_prefetch[3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTCTRL_CRC_UE_RSP_SEL=%u", DYN.crc_ue_rsp_sel[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTCTRL_DBG_FORCE_PCRD_STEAL_MODE=%u", DYN.dbg_force_pcrd_steal_mode[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTCTRL_DBG_FORCE_PCRD_STEAL_MODE_AUX=%s", DYN.dbg_force_pcrd_steal_mode[3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTCTRL_DBG_WDC_EN=%u", DYN.dbg_wdc_en[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTCTRL_DBG_WDC_EN_AUX=%s", DYN.dbg_wdc_en[3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTCTRL_CBUSY_SELECT=%u", STATIC.cbusy_select[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTCTRL_CBUSY_SELECT_AUX=%s", STATIC.cbusy_select[3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTCTRL_DBG_DIS_WRPTL_RMW_BE_EVAL=%u", STATIC.dbg_dis_wrptl_rmw_be_eval[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTCTRL_DBG_DIS_WRPTL_RMW_BE_EVAL_AUX=%s", STATIC.dbg_dis_wrptl_rmw_be_eval[3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBPRCTMR_PRC_EXP_CNT=%u", STATIC.prc_exp_cnt[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBPRCTMR_EXP_CNT_DIV=%u", STATIC.exp_cnt_div[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBPROTQCTL_RPQ_LPR_MIN=%u", STATIC.rpq_lpr_min[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBPROTQCTL_RPQ_HPR_MIN=%u", STATIC.rpq_hpr_min[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBRQOS0_CHB_RQOS_MAP_LEVEL1=%u", QDYN.chb_rqos_map_level1[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBRQOS0_CHB_RQOS_MAP_LEVEL2=%u", QDYN.chb_rqos_map_level2[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBRQOS0_CHB_RQOS_MAP_REGION0=%u", QDYN.chb_rqos_map_region0[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBRQOS0_CHB_RQOS_MAP_REGION1=%u", QDYN.chb_rqos_map_region1[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBRQOS0_CHB_RQOS_MAP_REGION2=%u", QDYN.chb_rqos_map_region2[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBRQOS1_VPR_UNCRD_TIMEOUT=%u", QDYN.vpr_uncrd_timeout[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBRQOS1_VPR_CRD_TIMEOUT=%u", QDYN.vpr_crd_timeout[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBWQOS0_CHB_WQOS_MAP_LEVEL1=%u", QDYN.chb_wqos_map_level1[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBWQOS0_CHB_WQOS_MAP_LEVEL2=%u", QDYN.chb_wqos_map_level2[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBWQOS0_CHB_WQOS_MAP_REGION0=%u", QDYN.chb_wqos_map_region0[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBWQOS0_CHB_WQOS_MAP_REGION1=%u", QDYN.chb_wqos_map_region1[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBWQOS0_CHB_WQOS_MAP_REGION2=%u", QDYN.chb_wqos_map_region2[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBWQOS1_VPW_UNCRD_TIMEOUT=%u", QDYN.vpw_uncrd_timeout[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBWQOS1_VPW_CRD_TIMEOUT=%u", QDYN.vpw_crd_timeout[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBCBUSYH_CAM_BUSY_THRESHOLD_HPR=%u", STATIC.cam_busy_threshold_hpr[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBCBUSYH_CAM_FREE_THRESHOLD_HPR=%u", STATIC.cam_free_threshold_hpr[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBCBUSYH_CAM_MIDDLE_THRESHOLD_HPR=%u", STATIC.cam_middle_threshold_hpr[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBCBUSYL_CAM_BUSY_THRESHOLD_LPR=%u", STATIC.cam_busy_threshold_lpr[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBCBUSYL_CAM_FREE_THRESHOLD_LPR=%u", STATIC.cam_free_threshold_lpr[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBCBUSYL_CAM_MIDDLE_THRESHOLD_LPR=%u", STATIC.cam_middle_threshold_lpr[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBCBUSYW_CAM_BUSY_THRESHOLD_WR=%u", STATIC.cam_busy_threshold_wr[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBCBUSYW_CAM_FREE_THRESHOLD_WR=%u", STATIC.cam_free_threshold_wr[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBCBUSYW_CAM_MIDDLE_THRESHOLD_WR=%u", STATIC.cam_middle_threshold_wr[3]);
#endif /* DDRCTL_INCL_CHB && UMCTL2_A_NPORTS > 3 */
#if defined(DDRCTL_CHB_TZ_EN) && UMCTL2_A_NPORTS > 3
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZACT_TZ_INT_ENABLE=%u", DYN.tz_int_enable[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZACT_TZ_INT_ENABLE_AUX=%s", DYN.tz_int_enable[3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZACT_TZ_RESPERR_ENABLE=%u", DYN.tz_resperr_enable[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZACT_TZ_RESPERR_ENABLE_AUX=%s", DYN.tz_resperr_enable[3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZINTCLR_TZ_INT_CLEAR=%u", DYN.tz_int_clear[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZINTCLR_TZ_INT_CLEAR_AUX=%s", DYN.tz_int_clear[3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZCTRL_TZ_SEC_INV_EN=%u", STATIC.tz_sec_inv_en[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZCTRL_TZ_SEC_INV_EN_AUX=%s", STATIC.tz_sec_inv_en[3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR0_TZ_REG_SP=%u", STATIC.tz_reg_sp[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRSETL1_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRSETH1_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR1_TZ_REGION_EN=%u", STATIC.tz_region_en[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR1_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[3][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR1_TZ_REGION_SIZE=%u", STATIC.tz_region_size[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR1_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR1_TZ_REG_SP=%u", STATIC.tz_reg_sp[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRSETL2_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[3][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRSETH2_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[3][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR2_TZ_REGION_EN=%u", STATIC.tz_region_en[3][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR2_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[3][2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR2_TZ_REGION_SIZE=%u", STATIC.tz_region_size[3][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR2_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[3][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR2_TZ_REG_SP=%u", STATIC.tz_reg_sp[3][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRSETL3_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[3][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRSETH3_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[3][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR3_TZ_REGION_EN=%u", STATIC.tz_region_en[3][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR3_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[3][3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR3_TZ_REGION_SIZE=%u", STATIC.tz_region_size[3][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR3_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[3][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR3_TZ_REG_SP=%u", STATIC.tz_reg_sp[3][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRSETL4_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[3][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRSETH4_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[3][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR4_TZ_REGION_EN=%u", STATIC.tz_region_en[3][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR4_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[3][4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR4_TZ_REGION_SIZE=%u", STATIC.tz_region_size[3][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR4_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[3][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR4_TZ_REG_SP=%u", STATIC.tz_reg_sp[3][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRSETL5_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[3][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRSETH5_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[3][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR5_TZ_REGION_EN=%u", STATIC.tz_region_en[3][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR5_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[3][5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR5_TZ_REGION_SIZE=%u", STATIC.tz_region_size[3][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR5_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[3][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR5_TZ_REG_SP=%u", STATIC.tz_reg_sp[3][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRSETL6_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[3][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRSETH6_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[3][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR6_TZ_REGION_EN=%u", STATIC.tz_region_en[3][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR6_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[3][6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR6_TZ_REGION_SIZE=%u", STATIC.tz_region_size[3][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR6_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[3][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR6_TZ_REG_SP=%u", STATIC.tz_reg_sp[3][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRSETL7_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[3][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRSETH7_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[3][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR7_TZ_REGION_EN=%u", STATIC.tz_region_en[3][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR7_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[3][7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR7_TZ_REGION_SIZE=%u", STATIC.tz_region_size[3][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR7_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[3][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT3_PCHBTZRATTR7_TZ_REG_SP=%u", STATIC.tz_reg_sp[3][7]);
#endif /* DDRCTL_CHB_TZ_EN && UMCTL2_A_NPORTS > 3 */
#if defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 4
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGR_RD_PORT_PRIORITY=%u", STATIC.rd_port_priority[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGR_READ_REORDER_BYPASS_EN=%u", QDYN.read_reorder_bypass_en[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGR_READ_REORDER_BYPASS_EN_AUX=%s", QDYN.read_reorder_bypass_en[4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGR_RD_PORT_AGING_EN=%u", STATIC.rd_port_aging_en[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGR_RD_PORT_AGING_EN_AUX=%s", STATIC.rd_port_aging_en[4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGR_RD_PORT_URGENT_EN=%u", STATIC.rd_port_urgent_en[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGR_RD_PORT_URGENT_EN_AUX=%s", STATIC.rd_port_urgent_en[4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGR_RD_PORT_PAGEMATCH_EN=%u", STATIC.rd_port_pagematch_en[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGR_RD_PORT_PAGEMATCH_EN_AUX=%s", STATIC.rd_port_pagematch_en[4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGR_RDWR_ORDERED_EN=%u", QDYN.rdwr_ordered_en[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGR_RDWR_ORDERED_EN_AUX=%s", QDYN.rdwr_ordered_en[4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGR_RRB_LOCK_THRESHOLD=%u", STATIC.rrb_lock_threshold[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGW_WR_PORT_PRIORITY=%u", STATIC.wr_port_priority[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGW_WR_PORT_AGING_EN=%u", STATIC.wr_port_aging_en[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGW_WR_PORT_AGING_EN_AUX=%s", STATIC.wr_port_aging_en[4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGW_WR_PORT_URGENT_EN=%u", STATIC.wr_port_urgent_en[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGW_WR_PORT_URGENT_EN_AUX=%s", STATIC.wr_port_urgent_en[4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGW_WR_PORT_PAGEMATCH_EN=%u", STATIC.wr_port_pagematch_en[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGW_WR_PORT_PAGEMATCH_EN_AUX=%s", STATIC.wr_port_pagematch_en[4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGW_SNF_MODE=%u", STATIC.snf_mode[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGW_SNF_MODE_AUX=%s", STATIC.snf_mode[4] ? "y" : "n");
#endif /* UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 4 */
#if defined(UMCTL2_PORT_CH0_0) && defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 4
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGIDMASKCH0_ID_MASK=%u", QDYN.id_mask[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGIDVALUECH0_ID_VALUE=%u", QDYN.id_value[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGIDMASKCH1_ID_MASK=%u", QDYN.id_mask[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGIDVALUECH1_ID_VALUE=%u", QDYN.id_value[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGIDMASKCH2_ID_MASK=%u", QDYN.id_mask[4][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGIDVALUECH2_ID_VALUE=%u", QDYN.id_value[4][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGIDMASKCH3_ID_MASK=%u", QDYN.id_mask[4][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGIDVALUECH3_ID_VALUE=%u", QDYN.id_value[4][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGIDMASKCH4_ID_MASK=%u", QDYN.id_mask[4][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGIDVALUECH4_ID_VALUE=%u", QDYN.id_value[4][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGIDMASKCH5_ID_MASK=%u", QDYN.id_mask[4][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGIDVALUECH5_ID_VALUE=%u", QDYN.id_value[4][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGIDMASKCH6_ID_MASK=%u", QDYN.id_mask[4][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGIDVALUECH6_ID_VALUE=%u", QDYN.id_value[4][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGIDMASKCH7_ID_MASK=%u", QDYN.id_mask[4][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGIDVALUECH7_ID_VALUE=%u", QDYN.id_value[4][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGIDMASKCH8_ID_MASK=%u", QDYN.id_mask[4][8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGIDVALUECH8_ID_VALUE=%u", QDYN.id_value[4][8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGIDMASKCH9_ID_MASK=%u", QDYN.id_mask[4][9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGIDVALUECH9_ID_VALUE=%u", QDYN.id_value[4][9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGIDMASKCH10_ID_MASK=%u", QDYN.id_mask[4][10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGIDVALUECH10_ID_VALUE=%u", QDYN.id_value[4][10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGIDMASKCH11_ID_MASK=%u", QDYN.id_mask[4][11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGIDVALUECH11_ID_VALUE=%u", QDYN.id_value[4][11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGIDMASKCH12_ID_MASK=%u", QDYN.id_mask[4][12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGIDVALUECH12_ID_VALUE=%u", QDYN.id_value[4][12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGIDMASKCH13_ID_MASK=%u", QDYN.id_mask[4][13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGIDVALUECH13_ID_VALUE=%u", QDYN.id_value[4][13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGIDMASKCH14_ID_MASK=%u", QDYN.id_mask[4][14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGIDVALUECH14_ID_VALUE=%u", QDYN.id_value[4][14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGIDMASKCH15_ID_MASK=%u", QDYN.id_mask[4][15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGIDVALUECH15_ID_VALUE=%u", QDYN.id_value[4][15]);
#endif /* UMCTL2_PORT_CH0_0 && UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 4 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 4
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCTRL_PORT_EN=%u", DYN.port_en[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCTRL_PORT_EN_AUX=%s", DYN.port_en[4] ? "y" : "n");
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 4 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 4
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGQOS0_RQOS_MAP_LEVEL1=%u", QDYN.rqos_map_level1[4]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 4 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 4
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGQOS0_RQOS_MAP_LEVEL2=%u", QDYN.rqos_map_level2[4]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 4 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 4
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGQOS0_RQOS_MAP_REGION0=%u", QDYN.rqos_map_region0[4]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 4 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 4
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGQOS0_RQOS_MAP_REGION1=%u", QDYN.rqos_map_region1[4]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 4 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 4
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGQOS0_RQOS_MAP_REGION2=%u", QDYN.rqos_map_region2[4]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 4 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 4
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGQOS1_RQOS_MAP_TIMEOUTB=%u", QDYN.rqos_map_timeoutb[4]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 4 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 4
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGQOS1_RQOS_MAP_TIMEOUTR=%u", QDYN.rqos_map_timeoutr[4]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 4 */
#if defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 4
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGWQOS0_WQOS_MAP_LEVEL1=%u", QDYN.wqos_map_level1[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGWQOS0_WQOS_MAP_LEVEL2=%u", QDYN.wqos_map_level2[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGWQOS0_WQOS_MAP_REGION0=%u", QDYN.wqos_map_region0[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGWQOS0_WQOS_MAP_REGION1=%u", QDYN.wqos_map_region1[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGWQOS0_WQOS_MAP_REGION2=%u", QDYN.wqos_map_region2[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGWQOS1_WQOS_MAP_TIMEOUT1=%u", QDYN.wqos_map_timeout1[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCFGWQOS1_WQOS_MAP_TIMEOUT2=%u", QDYN.wqos_map_timeout2[4]);
#endif /* UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 4 */
#if defined(DDRCTL_INCL_CHB) && UMCTL2_A_NPORTS > 4
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBLCTRL_TXSACTIVE_EN=%u", DYN.txsactive_en[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBLCTRL_TXSACTIVE_EN_AUX=%s", DYN.txsactive_en[4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTCTRL_DIS_PREFETCH=%u", DYN.dis_prefetch[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTCTRL_DIS_PREFETCH_AUX=%s", DYN.dis_prefetch[4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTCTRL_CRC_UE_RSP_SEL=%u", DYN.crc_ue_rsp_sel[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTCTRL_DBG_FORCE_PCRD_STEAL_MODE=%u", DYN.dbg_force_pcrd_steal_mode[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTCTRL_DBG_FORCE_PCRD_STEAL_MODE_AUX=%s", DYN.dbg_force_pcrd_steal_mode[4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTCTRL_DBG_WDC_EN=%u", DYN.dbg_wdc_en[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTCTRL_DBG_WDC_EN_AUX=%s", DYN.dbg_wdc_en[4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTCTRL_CBUSY_SELECT=%u", STATIC.cbusy_select[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTCTRL_CBUSY_SELECT_AUX=%s", STATIC.cbusy_select[4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTCTRL_DBG_DIS_WRPTL_RMW_BE_EVAL=%u", STATIC.dbg_dis_wrptl_rmw_be_eval[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTCTRL_DBG_DIS_WRPTL_RMW_BE_EVAL_AUX=%s", STATIC.dbg_dis_wrptl_rmw_be_eval[4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBPRCTMR_PRC_EXP_CNT=%u", STATIC.prc_exp_cnt[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBPRCTMR_EXP_CNT_DIV=%u", STATIC.exp_cnt_div[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBPROTQCTL_RPQ_LPR_MIN=%u", STATIC.rpq_lpr_min[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBPROTQCTL_RPQ_HPR_MIN=%u", STATIC.rpq_hpr_min[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBRQOS0_CHB_RQOS_MAP_LEVEL1=%u", QDYN.chb_rqos_map_level1[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBRQOS0_CHB_RQOS_MAP_LEVEL2=%u", QDYN.chb_rqos_map_level2[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBRQOS0_CHB_RQOS_MAP_REGION0=%u", QDYN.chb_rqos_map_region0[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBRQOS0_CHB_RQOS_MAP_REGION1=%u", QDYN.chb_rqos_map_region1[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBRQOS0_CHB_RQOS_MAP_REGION2=%u", QDYN.chb_rqos_map_region2[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBRQOS1_VPR_UNCRD_TIMEOUT=%u", QDYN.vpr_uncrd_timeout[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBRQOS1_VPR_CRD_TIMEOUT=%u", QDYN.vpr_crd_timeout[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBWQOS0_CHB_WQOS_MAP_LEVEL1=%u", QDYN.chb_wqos_map_level1[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBWQOS0_CHB_WQOS_MAP_LEVEL2=%u", QDYN.chb_wqos_map_level2[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBWQOS0_CHB_WQOS_MAP_REGION0=%u", QDYN.chb_wqos_map_region0[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBWQOS0_CHB_WQOS_MAP_REGION1=%u", QDYN.chb_wqos_map_region1[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBWQOS0_CHB_WQOS_MAP_REGION2=%u", QDYN.chb_wqos_map_region2[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBWQOS1_VPW_UNCRD_TIMEOUT=%u", QDYN.vpw_uncrd_timeout[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBWQOS1_VPW_CRD_TIMEOUT=%u", QDYN.vpw_crd_timeout[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBCBUSYH_CAM_BUSY_THRESHOLD_HPR=%u", STATIC.cam_busy_threshold_hpr[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBCBUSYH_CAM_FREE_THRESHOLD_HPR=%u", STATIC.cam_free_threshold_hpr[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBCBUSYH_CAM_MIDDLE_THRESHOLD_HPR=%u", STATIC.cam_middle_threshold_hpr[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBCBUSYL_CAM_BUSY_THRESHOLD_LPR=%u", STATIC.cam_busy_threshold_lpr[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBCBUSYL_CAM_FREE_THRESHOLD_LPR=%u", STATIC.cam_free_threshold_lpr[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBCBUSYL_CAM_MIDDLE_THRESHOLD_LPR=%u", STATIC.cam_middle_threshold_lpr[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBCBUSYW_CAM_BUSY_THRESHOLD_WR=%u", STATIC.cam_busy_threshold_wr[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBCBUSYW_CAM_FREE_THRESHOLD_WR=%u", STATIC.cam_free_threshold_wr[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBCBUSYW_CAM_MIDDLE_THRESHOLD_WR=%u", STATIC.cam_middle_threshold_wr[4]);
#endif /* DDRCTL_INCL_CHB && UMCTL2_A_NPORTS > 4 */
#if defined(DDRCTL_CHB_TZ_EN) && UMCTL2_A_NPORTS > 4
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZACT_TZ_INT_ENABLE=%u", DYN.tz_int_enable[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZACT_TZ_INT_ENABLE_AUX=%s", DYN.tz_int_enable[4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZACT_TZ_RESPERR_ENABLE=%u", DYN.tz_resperr_enable[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZACT_TZ_RESPERR_ENABLE_AUX=%s", DYN.tz_resperr_enable[4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZINTCLR_TZ_INT_CLEAR=%u", DYN.tz_int_clear[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZINTCLR_TZ_INT_CLEAR_AUX=%s", DYN.tz_int_clear[4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZCTRL_TZ_SEC_INV_EN=%u", STATIC.tz_sec_inv_en[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZCTRL_TZ_SEC_INV_EN_AUX=%s", STATIC.tz_sec_inv_en[4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR0_TZ_REG_SP=%u", STATIC.tz_reg_sp[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRSETL1_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRSETH1_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR1_TZ_REGION_EN=%u", STATIC.tz_region_en[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR1_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[4][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR1_TZ_REGION_SIZE=%u", STATIC.tz_region_size[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR1_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR1_TZ_REG_SP=%u", STATIC.tz_reg_sp[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRSETL2_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[4][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRSETH2_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[4][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR2_TZ_REGION_EN=%u", STATIC.tz_region_en[4][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR2_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[4][2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR2_TZ_REGION_SIZE=%u", STATIC.tz_region_size[4][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR2_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[4][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR2_TZ_REG_SP=%u", STATIC.tz_reg_sp[4][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRSETL3_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[4][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRSETH3_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[4][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR3_TZ_REGION_EN=%u", STATIC.tz_region_en[4][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR3_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[4][3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR3_TZ_REGION_SIZE=%u", STATIC.tz_region_size[4][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR3_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[4][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR3_TZ_REG_SP=%u", STATIC.tz_reg_sp[4][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRSETL4_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[4][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRSETH4_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[4][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR4_TZ_REGION_EN=%u", STATIC.tz_region_en[4][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR4_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[4][4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR4_TZ_REGION_SIZE=%u", STATIC.tz_region_size[4][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR4_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[4][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR4_TZ_REG_SP=%u", STATIC.tz_reg_sp[4][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRSETL5_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[4][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRSETH5_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[4][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR5_TZ_REGION_EN=%u", STATIC.tz_region_en[4][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR5_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[4][5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR5_TZ_REGION_SIZE=%u", STATIC.tz_region_size[4][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR5_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[4][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR5_TZ_REG_SP=%u", STATIC.tz_reg_sp[4][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRSETL6_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[4][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRSETH6_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[4][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR6_TZ_REGION_EN=%u", STATIC.tz_region_en[4][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR6_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[4][6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR6_TZ_REGION_SIZE=%u", STATIC.tz_region_size[4][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR6_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[4][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR6_TZ_REG_SP=%u", STATIC.tz_reg_sp[4][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRSETL7_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[4][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRSETH7_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[4][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR7_TZ_REGION_EN=%u", STATIC.tz_region_en[4][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR7_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[4][7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR7_TZ_REGION_SIZE=%u", STATIC.tz_region_size[4][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR7_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[4][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT4_PCHBTZRATTR7_TZ_REG_SP=%u", STATIC.tz_reg_sp[4][7]);
#endif /* DDRCTL_CHB_TZ_EN && UMCTL2_A_NPORTS > 4 */
#if defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 5
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGR_RD_PORT_PRIORITY=%u", STATIC.rd_port_priority[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGR_READ_REORDER_BYPASS_EN=%u", QDYN.read_reorder_bypass_en[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGR_READ_REORDER_BYPASS_EN_AUX=%s", QDYN.read_reorder_bypass_en[5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGR_RD_PORT_AGING_EN=%u", STATIC.rd_port_aging_en[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGR_RD_PORT_AGING_EN_AUX=%s", STATIC.rd_port_aging_en[5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGR_RD_PORT_URGENT_EN=%u", STATIC.rd_port_urgent_en[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGR_RD_PORT_URGENT_EN_AUX=%s", STATIC.rd_port_urgent_en[5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGR_RD_PORT_PAGEMATCH_EN=%u", STATIC.rd_port_pagematch_en[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGR_RD_PORT_PAGEMATCH_EN_AUX=%s", STATIC.rd_port_pagematch_en[5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGR_RDWR_ORDERED_EN=%u", QDYN.rdwr_ordered_en[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGR_RDWR_ORDERED_EN_AUX=%s", QDYN.rdwr_ordered_en[5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGR_RRB_LOCK_THRESHOLD=%u", STATIC.rrb_lock_threshold[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGW_WR_PORT_PRIORITY=%u", STATIC.wr_port_priority[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGW_WR_PORT_AGING_EN=%u", STATIC.wr_port_aging_en[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGW_WR_PORT_AGING_EN_AUX=%s", STATIC.wr_port_aging_en[5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGW_WR_PORT_URGENT_EN=%u", STATIC.wr_port_urgent_en[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGW_WR_PORT_URGENT_EN_AUX=%s", STATIC.wr_port_urgent_en[5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGW_WR_PORT_PAGEMATCH_EN=%u", STATIC.wr_port_pagematch_en[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGW_WR_PORT_PAGEMATCH_EN_AUX=%s", STATIC.wr_port_pagematch_en[5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGW_SNF_MODE=%u", STATIC.snf_mode[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGW_SNF_MODE_AUX=%s", STATIC.snf_mode[5] ? "y" : "n");
#endif /* UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 5 */
#if defined(UMCTL2_PORT_CH0_0) && defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 5
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGIDMASKCH0_ID_MASK=%u", QDYN.id_mask[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGIDVALUECH0_ID_VALUE=%u", QDYN.id_value[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGIDMASKCH1_ID_MASK=%u", QDYN.id_mask[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGIDVALUECH1_ID_VALUE=%u", QDYN.id_value[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGIDMASKCH2_ID_MASK=%u", QDYN.id_mask[5][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGIDVALUECH2_ID_VALUE=%u", QDYN.id_value[5][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGIDMASKCH3_ID_MASK=%u", QDYN.id_mask[5][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGIDVALUECH3_ID_VALUE=%u", QDYN.id_value[5][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGIDMASKCH4_ID_MASK=%u", QDYN.id_mask[5][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGIDVALUECH4_ID_VALUE=%u", QDYN.id_value[5][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGIDMASKCH5_ID_MASK=%u", QDYN.id_mask[5][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGIDVALUECH5_ID_VALUE=%u", QDYN.id_value[5][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGIDMASKCH6_ID_MASK=%u", QDYN.id_mask[5][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGIDVALUECH6_ID_VALUE=%u", QDYN.id_value[5][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGIDMASKCH7_ID_MASK=%u", QDYN.id_mask[5][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGIDVALUECH7_ID_VALUE=%u", QDYN.id_value[5][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGIDMASKCH8_ID_MASK=%u", QDYN.id_mask[5][8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGIDVALUECH8_ID_VALUE=%u", QDYN.id_value[5][8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGIDMASKCH9_ID_MASK=%u", QDYN.id_mask[5][9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGIDVALUECH9_ID_VALUE=%u", QDYN.id_value[5][9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGIDMASKCH10_ID_MASK=%u", QDYN.id_mask[5][10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGIDVALUECH10_ID_VALUE=%u", QDYN.id_value[5][10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGIDMASKCH11_ID_MASK=%u", QDYN.id_mask[5][11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGIDVALUECH11_ID_VALUE=%u", QDYN.id_value[5][11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGIDMASKCH12_ID_MASK=%u", QDYN.id_mask[5][12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGIDVALUECH12_ID_VALUE=%u", QDYN.id_value[5][12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGIDMASKCH13_ID_MASK=%u", QDYN.id_mask[5][13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGIDVALUECH13_ID_VALUE=%u", QDYN.id_value[5][13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGIDMASKCH14_ID_MASK=%u", QDYN.id_mask[5][14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGIDVALUECH14_ID_VALUE=%u", QDYN.id_value[5][14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGIDMASKCH15_ID_MASK=%u", QDYN.id_mask[5][15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGIDVALUECH15_ID_VALUE=%u", QDYN.id_value[5][15]);
#endif /* UMCTL2_PORT_CH0_0 && UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 5 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 5
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCTRL_PORT_EN=%u", DYN.port_en[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCTRL_PORT_EN_AUX=%s", DYN.port_en[5] ? "y" : "n");
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 5 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 5
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGQOS0_RQOS_MAP_LEVEL1=%u", QDYN.rqos_map_level1[5]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 5 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 5
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGQOS0_RQOS_MAP_LEVEL2=%u", QDYN.rqos_map_level2[5]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 5 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 5
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGQOS0_RQOS_MAP_REGION0=%u", QDYN.rqos_map_region0[5]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 5 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 5
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGQOS0_RQOS_MAP_REGION1=%u", QDYN.rqos_map_region1[5]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 5 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 5
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGQOS0_RQOS_MAP_REGION2=%u", QDYN.rqos_map_region2[5]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 5 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 5
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGQOS1_RQOS_MAP_TIMEOUTB=%u", QDYN.rqos_map_timeoutb[5]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 5 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 5
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGQOS1_RQOS_MAP_TIMEOUTR=%u", QDYN.rqos_map_timeoutr[5]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 5 */
#if defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 5
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGWQOS0_WQOS_MAP_LEVEL1=%u", QDYN.wqos_map_level1[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGWQOS0_WQOS_MAP_LEVEL2=%u", QDYN.wqos_map_level2[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGWQOS0_WQOS_MAP_REGION0=%u", QDYN.wqos_map_region0[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGWQOS0_WQOS_MAP_REGION1=%u", QDYN.wqos_map_region1[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGWQOS0_WQOS_MAP_REGION2=%u", QDYN.wqos_map_region2[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGWQOS1_WQOS_MAP_TIMEOUT1=%u", QDYN.wqos_map_timeout1[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCFGWQOS1_WQOS_MAP_TIMEOUT2=%u", QDYN.wqos_map_timeout2[5]);
#endif /* UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 5 */
#if defined(DDRCTL_INCL_CHB) && UMCTL2_A_NPORTS > 5
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBLCTRL_TXSACTIVE_EN=%u", DYN.txsactive_en[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBLCTRL_TXSACTIVE_EN_AUX=%s", DYN.txsactive_en[5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTCTRL_DIS_PREFETCH=%u", DYN.dis_prefetch[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTCTRL_DIS_PREFETCH_AUX=%s", DYN.dis_prefetch[5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTCTRL_CRC_UE_RSP_SEL=%u", DYN.crc_ue_rsp_sel[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTCTRL_DBG_FORCE_PCRD_STEAL_MODE=%u", DYN.dbg_force_pcrd_steal_mode[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTCTRL_DBG_FORCE_PCRD_STEAL_MODE_AUX=%s", DYN.dbg_force_pcrd_steal_mode[5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTCTRL_DBG_WDC_EN=%u", DYN.dbg_wdc_en[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTCTRL_DBG_WDC_EN_AUX=%s", DYN.dbg_wdc_en[5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTCTRL_CBUSY_SELECT=%u", STATIC.cbusy_select[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTCTRL_CBUSY_SELECT_AUX=%s", STATIC.cbusy_select[5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTCTRL_DBG_DIS_WRPTL_RMW_BE_EVAL=%u", STATIC.dbg_dis_wrptl_rmw_be_eval[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTCTRL_DBG_DIS_WRPTL_RMW_BE_EVAL_AUX=%s", STATIC.dbg_dis_wrptl_rmw_be_eval[5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBPRCTMR_PRC_EXP_CNT=%u", STATIC.prc_exp_cnt[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBPRCTMR_EXP_CNT_DIV=%u", STATIC.exp_cnt_div[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBPROTQCTL_RPQ_LPR_MIN=%u", STATIC.rpq_lpr_min[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBPROTQCTL_RPQ_HPR_MIN=%u", STATIC.rpq_hpr_min[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBRQOS0_CHB_RQOS_MAP_LEVEL1=%u", QDYN.chb_rqos_map_level1[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBRQOS0_CHB_RQOS_MAP_LEVEL2=%u", QDYN.chb_rqos_map_level2[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBRQOS0_CHB_RQOS_MAP_REGION0=%u", QDYN.chb_rqos_map_region0[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBRQOS0_CHB_RQOS_MAP_REGION1=%u", QDYN.chb_rqos_map_region1[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBRQOS0_CHB_RQOS_MAP_REGION2=%u", QDYN.chb_rqos_map_region2[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBRQOS1_VPR_UNCRD_TIMEOUT=%u", QDYN.vpr_uncrd_timeout[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBRQOS1_VPR_CRD_TIMEOUT=%u", QDYN.vpr_crd_timeout[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBWQOS0_CHB_WQOS_MAP_LEVEL1=%u", QDYN.chb_wqos_map_level1[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBWQOS0_CHB_WQOS_MAP_LEVEL2=%u", QDYN.chb_wqos_map_level2[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBWQOS0_CHB_WQOS_MAP_REGION0=%u", QDYN.chb_wqos_map_region0[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBWQOS0_CHB_WQOS_MAP_REGION1=%u", QDYN.chb_wqos_map_region1[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBWQOS0_CHB_WQOS_MAP_REGION2=%u", QDYN.chb_wqos_map_region2[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBWQOS1_VPW_UNCRD_TIMEOUT=%u", QDYN.vpw_uncrd_timeout[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBWQOS1_VPW_CRD_TIMEOUT=%u", QDYN.vpw_crd_timeout[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBCBUSYH_CAM_BUSY_THRESHOLD_HPR=%u", STATIC.cam_busy_threshold_hpr[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBCBUSYH_CAM_FREE_THRESHOLD_HPR=%u", STATIC.cam_free_threshold_hpr[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBCBUSYH_CAM_MIDDLE_THRESHOLD_HPR=%u", STATIC.cam_middle_threshold_hpr[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBCBUSYL_CAM_BUSY_THRESHOLD_LPR=%u", STATIC.cam_busy_threshold_lpr[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBCBUSYL_CAM_FREE_THRESHOLD_LPR=%u", STATIC.cam_free_threshold_lpr[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBCBUSYL_CAM_MIDDLE_THRESHOLD_LPR=%u", STATIC.cam_middle_threshold_lpr[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBCBUSYW_CAM_BUSY_THRESHOLD_WR=%u", STATIC.cam_busy_threshold_wr[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBCBUSYW_CAM_FREE_THRESHOLD_WR=%u", STATIC.cam_free_threshold_wr[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBCBUSYW_CAM_MIDDLE_THRESHOLD_WR=%u", STATIC.cam_middle_threshold_wr[5]);
#endif /* DDRCTL_INCL_CHB && UMCTL2_A_NPORTS > 5 */
#if defined(DDRCTL_CHB_TZ_EN) && UMCTL2_A_NPORTS > 5
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZACT_TZ_INT_ENABLE=%u", DYN.tz_int_enable[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZACT_TZ_INT_ENABLE_AUX=%s", DYN.tz_int_enable[5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZACT_TZ_RESPERR_ENABLE=%u", DYN.tz_resperr_enable[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZACT_TZ_RESPERR_ENABLE_AUX=%s", DYN.tz_resperr_enable[5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZINTCLR_TZ_INT_CLEAR=%u", DYN.tz_int_clear[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZINTCLR_TZ_INT_CLEAR_AUX=%s", DYN.tz_int_clear[5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZCTRL_TZ_SEC_INV_EN=%u", STATIC.tz_sec_inv_en[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZCTRL_TZ_SEC_INV_EN_AUX=%s", STATIC.tz_sec_inv_en[5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR0_TZ_REG_SP=%u", STATIC.tz_reg_sp[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRSETL1_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRSETH1_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR1_TZ_REGION_EN=%u", STATIC.tz_region_en[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR1_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[5][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR1_TZ_REGION_SIZE=%u", STATIC.tz_region_size[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR1_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR1_TZ_REG_SP=%u", STATIC.tz_reg_sp[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRSETL2_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[5][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRSETH2_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[5][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR2_TZ_REGION_EN=%u", STATIC.tz_region_en[5][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR2_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[5][2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR2_TZ_REGION_SIZE=%u", STATIC.tz_region_size[5][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR2_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[5][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR2_TZ_REG_SP=%u", STATIC.tz_reg_sp[5][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRSETL3_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[5][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRSETH3_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[5][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR3_TZ_REGION_EN=%u", STATIC.tz_region_en[5][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR3_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[5][3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR3_TZ_REGION_SIZE=%u", STATIC.tz_region_size[5][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR3_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[5][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR3_TZ_REG_SP=%u", STATIC.tz_reg_sp[5][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRSETL4_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[5][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRSETH4_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[5][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR4_TZ_REGION_EN=%u", STATIC.tz_region_en[5][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR4_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[5][4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR4_TZ_REGION_SIZE=%u", STATIC.tz_region_size[5][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR4_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[5][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR4_TZ_REG_SP=%u", STATIC.tz_reg_sp[5][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRSETL5_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[5][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRSETH5_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[5][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR5_TZ_REGION_EN=%u", STATIC.tz_region_en[5][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR5_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[5][5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR5_TZ_REGION_SIZE=%u", STATIC.tz_region_size[5][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR5_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[5][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR5_TZ_REG_SP=%u", STATIC.tz_reg_sp[5][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRSETL6_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[5][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRSETH6_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[5][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR6_TZ_REGION_EN=%u", STATIC.tz_region_en[5][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR6_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[5][6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR6_TZ_REGION_SIZE=%u", STATIC.tz_region_size[5][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR6_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[5][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR6_TZ_REG_SP=%u", STATIC.tz_reg_sp[5][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRSETL7_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[5][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRSETH7_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[5][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR7_TZ_REGION_EN=%u", STATIC.tz_region_en[5][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR7_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[5][7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR7_TZ_REGION_SIZE=%u", STATIC.tz_region_size[5][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR7_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[5][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT5_PCHBTZRATTR7_TZ_REG_SP=%u", STATIC.tz_reg_sp[5][7]);
#endif /* DDRCTL_CHB_TZ_EN && UMCTL2_A_NPORTS > 5 */
#if defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 6
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGR_RD_PORT_PRIORITY=%u", STATIC.rd_port_priority[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGR_READ_REORDER_BYPASS_EN=%u", QDYN.read_reorder_bypass_en[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGR_READ_REORDER_BYPASS_EN_AUX=%s", QDYN.read_reorder_bypass_en[6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGR_RD_PORT_AGING_EN=%u", STATIC.rd_port_aging_en[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGR_RD_PORT_AGING_EN_AUX=%s", STATIC.rd_port_aging_en[6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGR_RD_PORT_URGENT_EN=%u", STATIC.rd_port_urgent_en[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGR_RD_PORT_URGENT_EN_AUX=%s", STATIC.rd_port_urgent_en[6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGR_RD_PORT_PAGEMATCH_EN=%u", STATIC.rd_port_pagematch_en[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGR_RD_PORT_PAGEMATCH_EN_AUX=%s", STATIC.rd_port_pagematch_en[6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGR_RDWR_ORDERED_EN=%u", QDYN.rdwr_ordered_en[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGR_RDWR_ORDERED_EN_AUX=%s", QDYN.rdwr_ordered_en[6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGR_RRB_LOCK_THRESHOLD=%u", STATIC.rrb_lock_threshold[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGW_WR_PORT_PRIORITY=%u", STATIC.wr_port_priority[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGW_WR_PORT_AGING_EN=%u", STATIC.wr_port_aging_en[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGW_WR_PORT_AGING_EN_AUX=%s", STATIC.wr_port_aging_en[6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGW_WR_PORT_URGENT_EN=%u", STATIC.wr_port_urgent_en[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGW_WR_PORT_URGENT_EN_AUX=%s", STATIC.wr_port_urgent_en[6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGW_WR_PORT_PAGEMATCH_EN=%u", STATIC.wr_port_pagematch_en[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGW_WR_PORT_PAGEMATCH_EN_AUX=%s", STATIC.wr_port_pagematch_en[6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGW_SNF_MODE=%u", STATIC.snf_mode[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGW_SNF_MODE_AUX=%s", STATIC.snf_mode[6] ? "y" : "n");
#endif /* UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 6 */
#if defined(UMCTL2_PORT_CH0_0) && defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 6
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGIDMASKCH0_ID_MASK=%u", QDYN.id_mask[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGIDVALUECH0_ID_VALUE=%u", QDYN.id_value[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGIDMASKCH1_ID_MASK=%u", QDYN.id_mask[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGIDVALUECH1_ID_VALUE=%u", QDYN.id_value[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGIDMASKCH2_ID_MASK=%u", QDYN.id_mask[6][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGIDVALUECH2_ID_VALUE=%u", QDYN.id_value[6][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGIDMASKCH3_ID_MASK=%u", QDYN.id_mask[6][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGIDVALUECH3_ID_VALUE=%u", QDYN.id_value[6][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGIDMASKCH4_ID_MASK=%u", QDYN.id_mask[6][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGIDVALUECH4_ID_VALUE=%u", QDYN.id_value[6][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGIDMASKCH5_ID_MASK=%u", QDYN.id_mask[6][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGIDVALUECH5_ID_VALUE=%u", QDYN.id_value[6][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGIDMASKCH6_ID_MASK=%u", QDYN.id_mask[6][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGIDVALUECH6_ID_VALUE=%u", QDYN.id_value[6][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGIDMASKCH7_ID_MASK=%u", QDYN.id_mask[6][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGIDVALUECH7_ID_VALUE=%u", QDYN.id_value[6][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGIDMASKCH8_ID_MASK=%u", QDYN.id_mask[6][8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGIDVALUECH8_ID_VALUE=%u", QDYN.id_value[6][8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGIDMASKCH9_ID_MASK=%u", QDYN.id_mask[6][9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGIDVALUECH9_ID_VALUE=%u", QDYN.id_value[6][9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGIDMASKCH10_ID_MASK=%u", QDYN.id_mask[6][10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGIDVALUECH10_ID_VALUE=%u", QDYN.id_value[6][10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGIDMASKCH11_ID_MASK=%u", QDYN.id_mask[6][11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGIDVALUECH11_ID_VALUE=%u", QDYN.id_value[6][11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGIDMASKCH12_ID_MASK=%u", QDYN.id_mask[6][12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGIDVALUECH12_ID_VALUE=%u", QDYN.id_value[6][12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGIDMASKCH13_ID_MASK=%u", QDYN.id_mask[6][13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGIDVALUECH13_ID_VALUE=%u", QDYN.id_value[6][13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGIDMASKCH14_ID_MASK=%u", QDYN.id_mask[6][14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGIDVALUECH14_ID_VALUE=%u", QDYN.id_value[6][14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGIDMASKCH15_ID_MASK=%u", QDYN.id_mask[6][15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGIDVALUECH15_ID_VALUE=%u", QDYN.id_value[6][15]);
#endif /* UMCTL2_PORT_CH0_0 && UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 6 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 6
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCTRL_PORT_EN=%u", DYN.port_en[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCTRL_PORT_EN_AUX=%s", DYN.port_en[6] ? "y" : "n");
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 6 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 6
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGQOS0_RQOS_MAP_LEVEL1=%u", QDYN.rqos_map_level1[6]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 6 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 6
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGQOS0_RQOS_MAP_LEVEL2=%u", QDYN.rqos_map_level2[6]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 6 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 6
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGQOS0_RQOS_MAP_REGION0=%u", QDYN.rqos_map_region0[6]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 6 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 6
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGQOS0_RQOS_MAP_REGION1=%u", QDYN.rqos_map_region1[6]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 6 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 6
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGQOS0_RQOS_MAP_REGION2=%u", QDYN.rqos_map_region2[6]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 6 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 6
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGQOS1_RQOS_MAP_TIMEOUTB=%u", QDYN.rqos_map_timeoutb[6]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 6 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 6
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGQOS1_RQOS_MAP_TIMEOUTR=%u", QDYN.rqos_map_timeoutr[6]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 6 */
#if defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 6
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGWQOS0_WQOS_MAP_LEVEL1=%u", QDYN.wqos_map_level1[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGWQOS0_WQOS_MAP_LEVEL2=%u", QDYN.wqos_map_level2[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGWQOS0_WQOS_MAP_REGION0=%u", QDYN.wqos_map_region0[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGWQOS0_WQOS_MAP_REGION1=%u", QDYN.wqos_map_region1[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGWQOS0_WQOS_MAP_REGION2=%u", QDYN.wqos_map_region2[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGWQOS1_WQOS_MAP_TIMEOUT1=%u", QDYN.wqos_map_timeout1[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCFGWQOS1_WQOS_MAP_TIMEOUT2=%u", QDYN.wqos_map_timeout2[6]);
#endif /* UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 6 */
#if defined(DDRCTL_INCL_CHB) && UMCTL2_A_NPORTS > 6
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBLCTRL_TXSACTIVE_EN=%u", DYN.txsactive_en[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBLCTRL_TXSACTIVE_EN_AUX=%s", DYN.txsactive_en[6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTCTRL_DIS_PREFETCH=%u", DYN.dis_prefetch[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTCTRL_DIS_PREFETCH_AUX=%s", DYN.dis_prefetch[6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTCTRL_CRC_UE_RSP_SEL=%u", DYN.crc_ue_rsp_sel[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTCTRL_DBG_FORCE_PCRD_STEAL_MODE=%u", DYN.dbg_force_pcrd_steal_mode[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTCTRL_DBG_FORCE_PCRD_STEAL_MODE_AUX=%s", DYN.dbg_force_pcrd_steal_mode[6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTCTRL_DBG_WDC_EN=%u", DYN.dbg_wdc_en[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTCTRL_DBG_WDC_EN_AUX=%s", DYN.dbg_wdc_en[6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTCTRL_CBUSY_SELECT=%u", STATIC.cbusy_select[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTCTRL_CBUSY_SELECT_AUX=%s", STATIC.cbusy_select[6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTCTRL_DBG_DIS_WRPTL_RMW_BE_EVAL=%u", STATIC.dbg_dis_wrptl_rmw_be_eval[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTCTRL_DBG_DIS_WRPTL_RMW_BE_EVAL_AUX=%s", STATIC.dbg_dis_wrptl_rmw_be_eval[6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBPRCTMR_PRC_EXP_CNT=%u", STATIC.prc_exp_cnt[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBPRCTMR_EXP_CNT_DIV=%u", STATIC.exp_cnt_div[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBPROTQCTL_RPQ_LPR_MIN=%u", STATIC.rpq_lpr_min[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBPROTQCTL_RPQ_HPR_MIN=%u", STATIC.rpq_hpr_min[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBRQOS0_CHB_RQOS_MAP_LEVEL1=%u", QDYN.chb_rqos_map_level1[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBRQOS0_CHB_RQOS_MAP_LEVEL2=%u", QDYN.chb_rqos_map_level2[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBRQOS0_CHB_RQOS_MAP_REGION0=%u", QDYN.chb_rqos_map_region0[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBRQOS0_CHB_RQOS_MAP_REGION1=%u", QDYN.chb_rqos_map_region1[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBRQOS0_CHB_RQOS_MAP_REGION2=%u", QDYN.chb_rqos_map_region2[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBRQOS1_VPR_UNCRD_TIMEOUT=%u", QDYN.vpr_uncrd_timeout[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBRQOS1_VPR_CRD_TIMEOUT=%u", QDYN.vpr_crd_timeout[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBWQOS0_CHB_WQOS_MAP_LEVEL1=%u", QDYN.chb_wqos_map_level1[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBWQOS0_CHB_WQOS_MAP_LEVEL2=%u", QDYN.chb_wqos_map_level2[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBWQOS0_CHB_WQOS_MAP_REGION0=%u", QDYN.chb_wqos_map_region0[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBWQOS0_CHB_WQOS_MAP_REGION1=%u", QDYN.chb_wqos_map_region1[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBWQOS0_CHB_WQOS_MAP_REGION2=%u", QDYN.chb_wqos_map_region2[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBWQOS1_VPW_UNCRD_TIMEOUT=%u", QDYN.vpw_uncrd_timeout[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBWQOS1_VPW_CRD_TIMEOUT=%u", QDYN.vpw_crd_timeout[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBCBUSYH_CAM_BUSY_THRESHOLD_HPR=%u", STATIC.cam_busy_threshold_hpr[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBCBUSYH_CAM_FREE_THRESHOLD_HPR=%u", STATIC.cam_free_threshold_hpr[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBCBUSYH_CAM_MIDDLE_THRESHOLD_HPR=%u", STATIC.cam_middle_threshold_hpr[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBCBUSYL_CAM_BUSY_THRESHOLD_LPR=%u", STATIC.cam_busy_threshold_lpr[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBCBUSYL_CAM_FREE_THRESHOLD_LPR=%u", STATIC.cam_free_threshold_lpr[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBCBUSYL_CAM_MIDDLE_THRESHOLD_LPR=%u", STATIC.cam_middle_threshold_lpr[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBCBUSYW_CAM_BUSY_THRESHOLD_WR=%u", STATIC.cam_busy_threshold_wr[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBCBUSYW_CAM_FREE_THRESHOLD_WR=%u", STATIC.cam_free_threshold_wr[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBCBUSYW_CAM_MIDDLE_THRESHOLD_WR=%u", STATIC.cam_middle_threshold_wr[6]);
#endif /* DDRCTL_INCL_CHB && UMCTL2_A_NPORTS > 6 */
#if defined(DDRCTL_CHB_TZ_EN) && UMCTL2_A_NPORTS > 6
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZACT_TZ_INT_ENABLE=%u", DYN.tz_int_enable[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZACT_TZ_INT_ENABLE_AUX=%s", DYN.tz_int_enable[6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZACT_TZ_RESPERR_ENABLE=%u", DYN.tz_resperr_enable[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZACT_TZ_RESPERR_ENABLE_AUX=%s", DYN.tz_resperr_enable[6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZINTCLR_TZ_INT_CLEAR=%u", DYN.tz_int_clear[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZINTCLR_TZ_INT_CLEAR_AUX=%s", DYN.tz_int_clear[6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZCTRL_TZ_SEC_INV_EN=%u", STATIC.tz_sec_inv_en[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZCTRL_TZ_SEC_INV_EN_AUX=%s", STATIC.tz_sec_inv_en[6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR0_TZ_REG_SP=%u", STATIC.tz_reg_sp[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRSETL1_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRSETH1_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR1_TZ_REGION_EN=%u", STATIC.tz_region_en[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR1_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[6][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR1_TZ_REGION_SIZE=%u", STATIC.tz_region_size[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR1_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR1_TZ_REG_SP=%u", STATIC.tz_reg_sp[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRSETL2_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[6][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRSETH2_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[6][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR2_TZ_REGION_EN=%u", STATIC.tz_region_en[6][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR2_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[6][2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR2_TZ_REGION_SIZE=%u", STATIC.tz_region_size[6][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR2_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[6][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR2_TZ_REG_SP=%u", STATIC.tz_reg_sp[6][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRSETL3_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[6][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRSETH3_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[6][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR3_TZ_REGION_EN=%u", STATIC.tz_region_en[6][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR3_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[6][3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR3_TZ_REGION_SIZE=%u", STATIC.tz_region_size[6][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR3_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[6][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR3_TZ_REG_SP=%u", STATIC.tz_reg_sp[6][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRSETL4_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[6][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRSETH4_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[6][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR4_TZ_REGION_EN=%u", STATIC.tz_region_en[6][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR4_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[6][4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR4_TZ_REGION_SIZE=%u", STATIC.tz_region_size[6][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR4_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[6][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR4_TZ_REG_SP=%u", STATIC.tz_reg_sp[6][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRSETL5_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[6][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRSETH5_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[6][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR5_TZ_REGION_EN=%u", STATIC.tz_region_en[6][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR5_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[6][5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR5_TZ_REGION_SIZE=%u", STATIC.tz_region_size[6][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR5_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[6][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR5_TZ_REG_SP=%u", STATIC.tz_reg_sp[6][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRSETL6_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[6][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRSETH6_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[6][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR6_TZ_REGION_EN=%u", STATIC.tz_region_en[6][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR6_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[6][6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR6_TZ_REGION_SIZE=%u", STATIC.tz_region_size[6][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR6_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[6][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR6_TZ_REG_SP=%u", STATIC.tz_reg_sp[6][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRSETL7_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[6][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRSETH7_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[6][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR7_TZ_REGION_EN=%u", STATIC.tz_region_en[6][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR7_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[6][7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR7_TZ_REGION_SIZE=%u", STATIC.tz_region_size[6][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR7_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[6][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT6_PCHBTZRATTR7_TZ_REG_SP=%u", STATIC.tz_reg_sp[6][7]);
#endif /* DDRCTL_CHB_TZ_EN && UMCTL2_A_NPORTS > 6 */
#if defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 7
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGR_RD_PORT_PRIORITY=%u", STATIC.rd_port_priority[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGR_READ_REORDER_BYPASS_EN=%u", QDYN.read_reorder_bypass_en[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGR_READ_REORDER_BYPASS_EN_AUX=%s", QDYN.read_reorder_bypass_en[7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGR_RD_PORT_AGING_EN=%u", STATIC.rd_port_aging_en[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGR_RD_PORT_AGING_EN_AUX=%s", STATIC.rd_port_aging_en[7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGR_RD_PORT_URGENT_EN=%u", STATIC.rd_port_urgent_en[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGR_RD_PORT_URGENT_EN_AUX=%s", STATIC.rd_port_urgent_en[7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGR_RD_PORT_PAGEMATCH_EN=%u", STATIC.rd_port_pagematch_en[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGR_RD_PORT_PAGEMATCH_EN_AUX=%s", STATIC.rd_port_pagematch_en[7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGR_RDWR_ORDERED_EN=%u", QDYN.rdwr_ordered_en[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGR_RDWR_ORDERED_EN_AUX=%s", QDYN.rdwr_ordered_en[7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGR_RRB_LOCK_THRESHOLD=%u", STATIC.rrb_lock_threshold[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGW_WR_PORT_PRIORITY=%u", STATIC.wr_port_priority[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGW_WR_PORT_AGING_EN=%u", STATIC.wr_port_aging_en[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGW_WR_PORT_AGING_EN_AUX=%s", STATIC.wr_port_aging_en[7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGW_WR_PORT_URGENT_EN=%u", STATIC.wr_port_urgent_en[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGW_WR_PORT_URGENT_EN_AUX=%s", STATIC.wr_port_urgent_en[7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGW_WR_PORT_PAGEMATCH_EN=%u", STATIC.wr_port_pagematch_en[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGW_WR_PORT_PAGEMATCH_EN_AUX=%s", STATIC.wr_port_pagematch_en[7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGW_SNF_MODE=%u", STATIC.snf_mode[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGW_SNF_MODE_AUX=%s", STATIC.snf_mode[7] ? "y" : "n");
#endif /* UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 7 */
#if defined(UMCTL2_PORT_CH0_0) && defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 7
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGIDMASKCH0_ID_MASK=%u", QDYN.id_mask[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGIDVALUECH0_ID_VALUE=%u", QDYN.id_value[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGIDMASKCH1_ID_MASK=%u", QDYN.id_mask[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGIDVALUECH1_ID_VALUE=%u", QDYN.id_value[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGIDMASKCH2_ID_MASK=%u", QDYN.id_mask[7][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGIDVALUECH2_ID_VALUE=%u", QDYN.id_value[7][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGIDMASKCH3_ID_MASK=%u", QDYN.id_mask[7][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGIDVALUECH3_ID_VALUE=%u", QDYN.id_value[7][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGIDMASKCH4_ID_MASK=%u", QDYN.id_mask[7][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGIDVALUECH4_ID_VALUE=%u", QDYN.id_value[7][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGIDMASKCH5_ID_MASK=%u", QDYN.id_mask[7][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGIDVALUECH5_ID_VALUE=%u", QDYN.id_value[7][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGIDMASKCH6_ID_MASK=%u", QDYN.id_mask[7][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGIDVALUECH6_ID_VALUE=%u", QDYN.id_value[7][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGIDMASKCH7_ID_MASK=%u", QDYN.id_mask[7][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGIDVALUECH7_ID_VALUE=%u", QDYN.id_value[7][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGIDMASKCH8_ID_MASK=%u", QDYN.id_mask[7][8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGIDVALUECH8_ID_VALUE=%u", QDYN.id_value[7][8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGIDMASKCH9_ID_MASK=%u", QDYN.id_mask[7][9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGIDVALUECH9_ID_VALUE=%u", QDYN.id_value[7][9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGIDMASKCH10_ID_MASK=%u", QDYN.id_mask[7][10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGIDVALUECH10_ID_VALUE=%u", QDYN.id_value[7][10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGIDMASKCH11_ID_MASK=%u", QDYN.id_mask[7][11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGIDVALUECH11_ID_VALUE=%u", QDYN.id_value[7][11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGIDMASKCH12_ID_MASK=%u", QDYN.id_mask[7][12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGIDVALUECH12_ID_VALUE=%u", QDYN.id_value[7][12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGIDMASKCH13_ID_MASK=%u", QDYN.id_mask[7][13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGIDVALUECH13_ID_VALUE=%u", QDYN.id_value[7][13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGIDMASKCH14_ID_MASK=%u", QDYN.id_mask[7][14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGIDVALUECH14_ID_VALUE=%u", QDYN.id_value[7][14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGIDMASKCH15_ID_MASK=%u", QDYN.id_mask[7][15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGIDVALUECH15_ID_VALUE=%u", QDYN.id_value[7][15]);
#endif /* UMCTL2_PORT_CH0_0 && UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 7 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 7
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCTRL_PORT_EN=%u", DYN.port_en[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCTRL_PORT_EN_AUX=%s", DYN.port_en[7] ? "y" : "n");
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 7 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 7
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGQOS0_RQOS_MAP_LEVEL1=%u", QDYN.rqos_map_level1[7]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 7 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 7
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGQOS0_RQOS_MAP_LEVEL2=%u", QDYN.rqos_map_level2[7]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 7 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 7
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGQOS0_RQOS_MAP_REGION0=%u", QDYN.rqos_map_region0[7]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 7 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 7
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGQOS0_RQOS_MAP_REGION1=%u", QDYN.rqos_map_region1[7]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 7 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 7
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGQOS0_RQOS_MAP_REGION2=%u", QDYN.rqos_map_region2[7]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 7 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 7
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGQOS1_RQOS_MAP_TIMEOUTB=%u", QDYN.rqos_map_timeoutb[7]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 7 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 7
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGQOS1_RQOS_MAP_TIMEOUTR=%u", QDYN.rqos_map_timeoutr[7]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 7 */
#if defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 7
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGWQOS0_WQOS_MAP_LEVEL1=%u", QDYN.wqos_map_level1[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGWQOS0_WQOS_MAP_LEVEL2=%u", QDYN.wqos_map_level2[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGWQOS0_WQOS_MAP_REGION0=%u", QDYN.wqos_map_region0[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGWQOS0_WQOS_MAP_REGION1=%u", QDYN.wqos_map_region1[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGWQOS0_WQOS_MAP_REGION2=%u", QDYN.wqos_map_region2[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGWQOS1_WQOS_MAP_TIMEOUT1=%u", QDYN.wqos_map_timeout1[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCFGWQOS1_WQOS_MAP_TIMEOUT2=%u", QDYN.wqos_map_timeout2[7]);
#endif /* UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 7 */
#if defined(DDRCTL_INCL_CHB) && UMCTL2_A_NPORTS > 7
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBLCTRL_TXSACTIVE_EN=%u", DYN.txsactive_en[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBLCTRL_TXSACTIVE_EN_AUX=%s", DYN.txsactive_en[7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTCTRL_DIS_PREFETCH=%u", DYN.dis_prefetch[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTCTRL_DIS_PREFETCH_AUX=%s", DYN.dis_prefetch[7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTCTRL_CRC_UE_RSP_SEL=%u", DYN.crc_ue_rsp_sel[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTCTRL_DBG_FORCE_PCRD_STEAL_MODE=%u", DYN.dbg_force_pcrd_steal_mode[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTCTRL_DBG_FORCE_PCRD_STEAL_MODE_AUX=%s", DYN.dbg_force_pcrd_steal_mode[7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTCTRL_DBG_WDC_EN=%u", DYN.dbg_wdc_en[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTCTRL_DBG_WDC_EN_AUX=%s", DYN.dbg_wdc_en[7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTCTRL_CBUSY_SELECT=%u", STATIC.cbusy_select[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTCTRL_CBUSY_SELECT_AUX=%s", STATIC.cbusy_select[7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTCTRL_DBG_DIS_WRPTL_RMW_BE_EVAL=%u", STATIC.dbg_dis_wrptl_rmw_be_eval[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTCTRL_DBG_DIS_WRPTL_RMW_BE_EVAL_AUX=%s", STATIC.dbg_dis_wrptl_rmw_be_eval[7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBPRCTMR_PRC_EXP_CNT=%u", STATIC.prc_exp_cnt[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBPRCTMR_EXP_CNT_DIV=%u", STATIC.exp_cnt_div[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBPROTQCTL_RPQ_LPR_MIN=%u", STATIC.rpq_lpr_min[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBPROTQCTL_RPQ_HPR_MIN=%u", STATIC.rpq_hpr_min[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBRQOS0_CHB_RQOS_MAP_LEVEL1=%u", QDYN.chb_rqos_map_level1[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBRQOS0_CHB_RQOS_MAP_LEVEL2=%u", QDYN.chb_rqos_map_level2[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBRQOS0_CHB_RQOS_MAP_REGION0=%u", QDYN.chb_rqos_map_region0[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBRQOS0_CHB_RQOS_MAP_REGION1=%u", QDYN.chb_rqos_map_region1[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBRQOS0_CHB_RQOS_MAP_REGION2=%u", QDYN.chb_rqos_map_region2[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBRQOS1_VPR_UNCRD_TIMEOUT=%u", QDYN.vpr_uncrd_timeout[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBRQOS1_VPR_CRD_TIMEOUT=%u", QDYN.vpr_crd_timeout[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBWQOS0_CHB_WQOS_MAP_LEVEL1=%u", QDYN.chb_wqos_map_level1[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBWQOS0_CHB_WQOS_MAP_LEVEL2=%u", QDYN.chb_wqos_map_level2[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBWQOS0_CHB_WQOS_MAP_REGION0=%u", QDYN.chb_wqos_map_region0[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBWQOS0_CHB_WQOS_MAP_REGION1=%u", QDYN.chb_wqos_map_region1[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBWQOS0_CHB_WQOS_MAP_REGION2=%u", QDYN.chb_wqos_map_region2[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBWQOS1_VPW_UNCRD_TIMEOUT=%u", QDYN.vpw_uncrd_timeout[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBWQOS1_VPW_CRD_TIMEOUT=%u", QDYN.vpw_crd_timeout[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBCBUSYH_CAM_BUSY_THRESHOLD_HPR=%u", STATIC.cam_busy_threshold_hpr[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBCBUSYH_CAM_FREE_THRESHOLD_HPR=%u", STATIC.cam_free_threshold_hpr[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBCBUSYH_CAM_MIDDLE_THRESHOLD_HPR=%u", STATIC.cam_middle_threshold_hpr[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBCBUSYL_CAM_BUSY_THRESHOLD_LPR=%u", STATIC.cam_busy_threshold_lpr[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBCBUSYL_CAM_FREE_THRESHOLD_LPR=%u", STATIC.cam_free_threshold_lpr[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBCBUSYL_CAM_MIDDLE_THRESHOLD_LPR=%u", STATIC.cam_middle_threshold_lpr[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBCBUSYW_CAM_BUSY_THRESHOLD_WR=%u", STATIC.cam_busy_threshold_wr[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBCBUSYW_CAM_FREE_THRESHOLD_WR=%u", STATIC.cam_free_threshold_wr[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBCBUSYW_CAM_MIDDLE_THRESHOLD_WR=%u", STATIC.cam_middle_threshold_wr[7]);
#endif /* DDRCTL_INCL_CHB && UMCTL2_A_NPORTS > 7 */
#if defined(DDRCTL_CHB_TZ_EN) && UMCTL2_A_NPORTS > 7
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZACT_TZ_INT_ENABLE=%u", DYN.tz_int_enable[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZACT_TZ_INT_ENABLE_AUX=%s", DYN.tz_int_enable[7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZACT_TZ_RESPERR_ENABLE=%u", DYN.tz_resperr_enable[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZACT_TZ_RESPERR_ENABLE_AUX=%s", DYN.tz_resperr_enable[7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZINTCLR_TZ_INT_CLEAR=%u", DYN.tz_int_clear[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZINTCLR_TZ_INT_CLEAR_AUX=%s", DYN.tz_int_clear[7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZCTRL_TZ_SEC_INV_EN=%u", STATIC.tz_sec_inv_en[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZCTRL_TZ_SEC_INV_EN_AUX=%s", STATIC.tz_sec_inv_en[7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR0_TZ_REG_SP=%u", STATIC.tz_reg_sp[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRSETL1_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRSETH1_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR1_TZ_REGION_EN=%u", STATIC.tz_region_en[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR1_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[7][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR1_TZ_REGION_SIZE=%u", STATIC.tz_region_size[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR1_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR1_TZ_REG_SP=%u", STATIC.tz_reg_sp[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRSETL2_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[7][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRSETH2_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[7][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR2_TZ_REGION_EN=%u", STATIC.tz_region_en[7][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR2_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[7][2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR2_TZ_REGION_SIZE=%u", STATIC.tz_region_size[7][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR2_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[7][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR2_TZ_REG_SP=%u", STATIC.tz_reg_sp[7][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRSETL3_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[7][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRSETH3_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[7][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR3_TZ_REGION_EN=%u", STATIC.tz_region_en[7][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR3_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[7][3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR3_TZ_REGION_SIZE=%u", STATIC.tz_region_size[7][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR3_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[7][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR3_TZ_REG_SP=%u", STATIC.tz_reg_sp[7][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRSETL4_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[7][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRSETH4_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[7][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR4_TZ_REGION_EN=%u", STATIC.tz_region_en[7][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR4_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[7][4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR4_TZ_REGION_SIZE=%u", STATIC.tz_region_size[7][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR4_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[7][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR4_TZ_REG_SP=%u", STATIC.tz_reg_sp[7][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRSETL5_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[7][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRSETH5_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[7][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR5_TZ_REGION_EN=%u", STATIC.tz_region_en[7][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR5_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[7][5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR5_TZ_REGION_SIZE=%u", STATIC.tz_region_size[7][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR5_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[7][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR5_TZ_REG_SP=%u", STATIC.tz_reg_sp[7][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRSETL6_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[7][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRSETH6_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[7][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR6_TZ_REGION_EN=%u", STATIC.tz_region_en[7][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR6_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[7][6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR6_TZ_REGION_SIZE=%u", STATIC.tz_region_size[7][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR6_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[7][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR6_TZ_REG_SP=%u", STATIC.tz_reg_sp[7][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRSETL7_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[7][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRSETH7_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[7][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR7_TZ_REGION_EN=%u", STATIC.tz_region_en[7][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR7_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[7][7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR7_TZ_REGION_SIZE=%u", STATIC.tz_region_size[7][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR7_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[7][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT7_PCHBTZRATTR7_TZ_REG_SP=%u", STATIC.tz_reg_sp[7][7]);
#endif /* DDRCTL_CHB_TZ_EN && UMCTL2_A_NPORTS > 7 */
#if defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 8
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGR_RD_PORT_PRIORITY=%u", STATIC.rd_port_priority[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGR_READ_REORDER_BYPASS_EN=%u", QDYN.read_reorder_bypass_en[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGR_READ_REORDER_BYPASS_EN_AUX=%s", QDYN.read_reorder_bypass_en[8] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGR_RD_PORT_AGING_EN=%u", STATIC.rd_port_aging_en[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGR_RD_PORT_AGING_EN_AUX=%s", STATIC.rd_port_aging_en[8] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGR_RD_PORT_URGENT_EN=%u", STATIC.rd_port_urgent_en[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGR_RD_PORT_URGENT_EN_AUX=%s", STATIC.rd_port_urgent_en[8] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGR_RD_PORT_PAGEMATCH_EN=%u", STATIC.rd_port_pagematch_en[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGR_RD_PORT_PAGEMATCH_EN_AUX=%s", STATIC.rd_port_pagematch_en[8] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGR_RDWR_ORDERED_EN=%u", QDYN.rdwr_ordered_en[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGR_RDWR_ORDERED_EN_AUX=%s", QDYN.rdwr_ordered_en[8] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGR_RRB_LOCK_THRESHOLD=%u", STATIC.rrb_lock_threshold[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGW_WR_PORT_PRIORITY=%u", STATIC.wr_port_priority[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGW_WR_PORT_AGING_EN=%u", STATIC.wr_port_aging_en[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGW_WR_PORT_AGING_EN_AUX=%s", STATIC.wr_port_aging_en[8] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGW_WR_PORT_URGENT_EN=%u", STATIC.wr_port_urgent_en[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGW_WR_PORT_URGENT_EN_AUX=%s", STATIC.wr_port_urgent_en[8] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGW_WR_PORT_PAGEMATCH_EN=%u", STATIC.wr_port_pagematch_en[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGW_WR_PORT_PAGEMATCH_EN_AUX=%s", STATIC.wr_port_pagematch_en[8] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGW_SNF_MODE=%u", STATIC.snf_mode[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGW_SNF_MODE_AUX=%s", STATIC.snf_mode[8] ? "y" : "n");
#endif /* UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 8 */
#if defined(UMCTL2_PORT_CH0_0) && defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 8
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGIDMASKCH0_ID_MASK=%u", QDYN.id_mask[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGIDVALUECH0_ID_VALUE=%u", QDYN.id_value[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGIDMASKCH1_ID_MASK=%u", QDYN.id_mask[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGIDVALUECH1_ID_VALUE=%u", QDYN.id_value[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGIDMASKCH2_ID_MASK=%u", QDYN.id_mask[8][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGIDVALUECH2_ID_VALUE=%u", QDYN.id_value[8][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGIDMASKCH3_ID_MASK=%u", QDYN.id_mask[8][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGIDVALUECH3_ID_VALUE=%u", QDYN.id_value[8][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGIDMASKCH4_ID_MASK=%u", QDYN.id_mask[8][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGIDVALUECH4_ID_VALUE=%u", QDYN.id_value[8][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGIDMASKCH5_ID_MASK=%u", QDYN.id_mask[8][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGIDVALUECH5_ID_VALUE=%u", QDYN.id_value[8][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGIDMASKCH6_ID_MASK=%u", QDYN.id_mask[8][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGIDVALUECH6_ID_VALUE=%u", QDYN.id_value[8][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGIDMASKCH7_ID_MASK=%u", QDYN.id_mask[8][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGIDVALUECH7_ID_VALUE=%u", QDYN.id_value[8][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGIDMASKCH8_ID_MASK=%u", QDYN.id_mask[8][8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGIDVALUECH8_ID_VALUE=%u", QDYN.id_value[8][8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGIDMASKCH9_ID_MASK=%u", QDYN.id_mask[8][9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGIDVALUECH9_ID_VALUE=%u", QDYN.id_value[8][9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGIDMASKCH10_ID_MASK=%u", QDYN.id_mask[8][10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGIDVALUECH10_ID_VALUE=%u", QDYN.id_value[8][10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGIDMASKCH11_ID_MASK=%u", QDYN.id_mask[8][11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGIDVALUECH11_ID_VALUE=%u", QDYN.id_value[8][11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGIDMASKCH12_ID_MASK=%u", QDYN.id_mask[8][12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGIDVALUECH12_ID_VALUE=%u", QDYN.id_value[8][12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGIDMASKCH13_ID_MASK=%u", QDYN.id_mask[8][13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGIDVALUECH13_ID_VALUE=%u", QDYN.id_value[8][13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGIDMASKCH14_ID_MASK=%u", QDYN.id_mask[8][14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGIDVALUECH14_ID_VALUE=%u", QDYN.id_value[8][14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGIDMASKCH15_ID_MASK=%u", QDYN.id_mask[8][15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGIDVALUECH15_ID_VALUE=%u", QDYN.id_value[8][15]);
#endif /* UMCTL2_PORT_CH0_0 && UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 8 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 8
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCTRL_PORT_EN=%u", DYN.port_en[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCTRL_PORT_EN_AUX=%s", DYN.port_en[8] ? "y" : "n");
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 8 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 8
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGQOS0_RQOS_MAP_LEVEL1=%u", QDYN.rqos_map_level1[8]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 8 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 8
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGQOS0_RQOS_MAP_LEVEL2=%u", QDYN.rqos_map_level2[8]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 8 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 8
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGQOS0_RQOS_MAP_REGION0=%u", QDYN.rqos_map_region0[8]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 8 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 8
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGQOS0_RQOS_MAP_REGION1=%u", QDYN.rqos_map_region1[8]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 8 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 8
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGQOS0_RQOS_MAP_REGION2=%u", QDYN.rqos_map_region2[8]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 8 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 8
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGQOS1_RQOS_MAP_TIMEOUTB=%u", QDYN.rqos_map_timeoutb[8]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 8 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 8
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGQOS1_RQOS_MAP_TIMEOUTR=%u", QDYN.rqos_map_timeoutr[8]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 8 */
#if defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 8
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGWQOS0_WQOS_MAP_LEVEL1=%u", QDYN.wqos_map_level1[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGWQOS0_WQOS_MAP_LEVEL2=%u", QDYN.wqos_map_level2[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGWQOS0_WQOS_MAP_REGION0=%u", QDYN.wqos_map_region0[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGWQOS0_WQOS_MAP_REGION1=%u", QDYN.wqos_map_region1[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGWQOS0_WQOS_MAP_REGION2=%u", QDYN.wqos_map_region2[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGWQOS1_WQOS_MAP_TIMEOUT1=%u", QDYN.wqos_map_timeout1[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCFGWQOS1_WQOS_MAP_TIMEOUT2=%u", QDYN.wqos_map_timeout2[8]);
#endif /* UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 8 */
#if defined(DDRCTL_INCL_CHB) && UMCTL2_A_NPORTS > 8
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBLCTRL_TXSACTIVE_EN=%u", DYN.txsactive_en[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBLCTRL_TXSACTIVE_EN_AUX=%s", DYN.txsactive_en[8] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTCTRL_DIS_PREFETCH=%u", DYN.dis_prefetch[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTCTRL_DIS_PREFETCH_AUX=%s", DYN.dis_prefetch[8] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTCTRL_CRC_UE_RSP_SEL=%u", DYN.crc_ue_rsp_sel[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTCTRL_DBG_FORCE_PCRD_STEAL_MODE=%u", DYN.dbg_force_pcrd_steal_mode[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTCTRL_DBG_FORCE_PCRD_STEAL_MODE_AUX=%s", DYN.dbg_force_pcrd_steal_mode[8] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTCTRL_DBG_WDC_EN=%u", DYN.dbg_wdc_en[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTCTRL_DBG_WDC_EN_AUX=%s", DYN.dbg_wdc_en[8] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTCTRL_CBUSY_SELECT=%u", STATIC.cbusy_select[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTCTRL_CBUSY_SELECT_AUX=%s", STATIC.cbusy_select[8] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTCTRL_DBG_DIS_WRPTL_RMW_BE_EVAL=%u", STATIC.dbg_dis_wrptl_rmw_be_eval[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTCTRL_DBG_DIS_WRPTL_RMW_BE_EVAL_AUX=%s", STATIC.dbg_dis_wrptl_rmw_be_eval[8] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBPRCTMR_PRC_EXP_CNT=%u", STATIC.prc_exp_cnt[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBPRCTMR_EXP_CNT_DIV=%u", STATIC.exp_cnt_div[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBPROTQCTL_RPQ_LPR_MIN=%u", STATIC.rpq_lpr_min[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBPROTQCTL_RPQ_HPR_MIN=%u", STATIC.rpq_hpr_min[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBRQOS0_CHB_RQOS_MAP_LEVEL1=%u", QDYN.chb_rqos_map_level1[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBRQOS0_CHB_RQOS_MAP_LEVEL2=%u", QDYN.chb_rqos_map_level2[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBRQOS0_CHB_RQOS_MAP_REGION0=%u", QDYN.chb_rqos_map_region0[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBRQOS0_CHB_RQOS_MAP_REGION1=%u", QDYN.chb_rqos_map_region1[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBRQOS0_CHB_RQOS_MAP_REGION2=%u", QDYN.chb_rqos_map_region2[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBRQOS1_VPR_UNCRD_TIMEOUT=%u", QDYN.vpr_uncrd_timeout[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBRQOS1_VPR_CRD_TIMEOUT=%u", QDYN.vpr_crd_timeout[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBWQOS0_CHB_WQOS_MAP_LEVEL1=%u", QDYN.chb_wqos_map_level1[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBWQOS0_CHB_WQOS_MAP_LEVEL2=%u", QDYN.chb_wqos_map_level2[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBWQOS0_CHB_WQOS_MAP_REGION0=%u", QDYN.chb_wqos_map_region0[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBWQOS0_CHB_WQOS_MAP_REGION1=%u", QDYN.chb_wqos_map_region1[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBWQOS0_CHB_WQOS_MAP_REGION2=%u", QDYN.chb_wqos_map_region2[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBWQOS1_VPW_UNCRD_TIMEOUT=%u", QDYN.vpw_uncrd_timeout[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBWQOS1_VPW_CRD_TIMEOUT=%u", QDYN.vpw_crd_timeout[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBCBUSYH_CAM_BUSY_THRESHOLD_HPR=%u", STATIC.cam_busy_threshold_hpr[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBCBUSYH_CAM_FREE_THRESHOLD_HPR=%u", STATIC.cam_free_threshold_hpr[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBCBUSYH_CAM_MIDDLE_THRESHOLD_HPR=%u", STATIC.cam_middle_threshold_hpr[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBCBUSYL_CAM_BUSY_THRESHOLD_LPR=%u", STATIC.cam_busy_threshold_lpr[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBCBUSYL_CAM_FREE_THRESHOLD_LPR=%u", STATIC.cam_free_threshold_lpr[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBCBUSYL_CAM_MIDDLE_THRESHOLD_LPR=%u", STATIC.cam_middle_threshold_lpr[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBCBUSYW_CAM_BUSY_THRESHOLD_WR=%u", STATIC.cam_busy_threshold_wr[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBCBUSYW_CAM_FREE_THRESHOLD_WR=%u", STATIC.cam_free_threshold_wr[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBCBUSYW_CAM_MIDDLE_THRESHOLD_WR=%u", STATIC.cam_middle_threshold_wr[8]);
#endif /* DDRCTL_INCL_CHB && UMCTL2_A_NPORTS > 8 */
#if defined(DDRCTL_CHB_TZ_EN) && UMCTL2_A_NPORTS > 8
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZACT_TZ_INT_ENABLE=%u", DYN.tz_int_enable[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZACT_TZ_INT_ENABLE_AUX=%s", DYN.tz_int_enable[8] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZACT_TZ_RESPERR_ENABLE=%u", DYN.tz_resperr_enable[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZACT_TZ_RESPERR_ENABLE_AUX=%s", DYN.tz_resperr_enable[8] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZINTCLR_TZ_INT_CLEAR=%u", DYN.tz_int_clear[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZINTCLR_TZ_INT_CLEAR_AUX=%s", DYN.tz_int_clear[8] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZCTRL_TZ_SEC_INV_EN=%u", STATIC.tz_sec_inv_en[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZCTRL_TZ_SEC_INV_EN_AUX=%s", STATIC.tz_sec_inv_en[8] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR0_TZ_REG_SP=%u", STATIC.tz_reg_sp[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRSETL1_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRSETH1_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR1_TZ_REGION_EN=%u", STATIC.tz_region_en[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR1_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[8][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR1_TZ_REGION_SIZE=%u", STATIC.tz_region_size[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR1_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR1_TZ_REG_SP=%u", STATIC.tz_reg_sp[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRSETL2_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[8][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRSETH2_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[8][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR2_TZ_REGION_EN=%u", STATIC.tz_region_en[8][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR2_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[8][2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR2_TZ_REGION_SIZE=%u", STATIC.tz_region_size[8][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR2_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[8][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR2_TZ_REG_SP=%u", STATIC.tz_reg_sp[8][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRSETL3_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[8][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRSETH3_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[8][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR3_TZ_REGION_EN=%u", STATIC.tz_region_en[8][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR3_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[8][3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR3_TZ_REGION_SIZE=%u", STATIC.tz_region_size[8][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR3_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[8][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR3_TZ_REG_SP=%u", STATIC.tz_reg_sp[8][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRSETL4_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[8][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRSETH4_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[8][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR4_TZ_REGION_EN=%u", STATIC.tz_region_en[8][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR4_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[8][4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR4_TZ_REGION_SIZE=%u", STATIC.tz_region_size[8][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR4_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[8][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR4_TZ_REG_SP=%u", STATIC.tz_reg_sp[8][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRSETL5_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[8][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRSETH5_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[8][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR5_TZ_REGION_EN=%u", STATIC.tz_region_en[8][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR5_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[8][5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR5_TZ_REGION_SIZE=%u", STATIC.tz_region_size[8][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR5_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[8][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR5_TZ_REG_SP=%u", STATIC.tz_reg_sp[8][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRSETL6_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[8][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRSETH6_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[8][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR6_TZ_REGION_EN=%u", STATIC.tz_region_en[8][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR6_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[8][6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR6_TZ_REGION_SIZE=%u", STATIC.tz_region_size[8][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR6_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[8][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR6_TZ_REG_SP=%u", STATIC.tz_reg_sp[8][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRSETL7_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[8][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRSETH7_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[8][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR7_TZ_REGION_EN=%u", STATIC.tz_region_en[8][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR7_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[8][7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR7_TZ_REGION_SIZE=%u", STATIC.tz_region_size[8][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR7_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[8][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT8_PCHBTZRATTR7_TZ_REG_SP=%u", STATIC.tz_reg_sp[8][7]);
#endif /* DDRCTL_CHB_TZ_EN && UMCTL2_A_NPORTS > 8 */
#if defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 9
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGR_RD_PORT_PRIORITY=%u", STATIC.rd_port_priority[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGR_READ_REORDER_BYPASS_EN=%u", QDYN.read_reorder_bypass_en[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGR_READ_REORDER_BYPASS_EN_AUX=%s", QDYN.read_reorder_bypass_en[9] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGR_RD_PORT_AGING_EN=%u", STATIC.rd_port_aging_en[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGR_RD_PORT_AGING_EN_AUX=%s", STATIC.rd_port_aging_en[9] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGR_RD_PORT_URGENT_EN=%u", STATIC.rd_port_urgent_en[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGR_RD_PORT_URGENT_EN_AUX=%s", STATIC.rd_port_urgent_en[9] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGR_RD_PORT_PAGEMATCH_EN=%u", STATIC.rd_port_pagematch_en[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGR_RD_PORT_PAGEMATCH_EN_AUX=%s", STATIC.rd_port_pagematch_en[9] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGR_RDWR_ORDERED_EN=%u", QDYN.rdwr_ordered_en[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGR_RDWR_ORDERED_EN_AUX=%s", QDYN.rdwr_ordered_en[9] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGR_RRB_LOCK_THRESHOLD=%u", STATIC.rrb_lock_threshold[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGW_WR_PORT_PRIORITY=%u", STATIC.wr_port_priority[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGW_WR_PORT_AGING_EN=%u", STATIC.wr_port_aging_en[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGW_WR_PORT_AGING_EN_AUX=%s", STATIC.wr_port_aging_en[9] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGW_WR_PORT_URGENT_EN=%u", STATIC.wr_port_urgent_en[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGW_WR_PORT_URGENT_EN_AUX=%s", STATIC.wr_port_urgent_en[9] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGW_WR_PORT_PAGEMATCH_EN=%u", STATIC.wr_port_pagematch_en[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGW_WR_PORT_PAGEMATCH_EN_AUX=%s", STATIC.wr_port_pagematch_en[9] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGW_SNF_MODE=%u", STATIC.snf_mode[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGW_SNF_MODE_AUX=%s", STATIC.snf_mode[9] ? "y" : "n");
#endif /* UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 9 */
#if defined(UMCTL2_PORT_CH0_0) && defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 9
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGIDMASKCH0_ID_MASK=%u", QDYN.id_mask[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGIDVALUECH0_ID_VALUE=%u", QDYN.id_value[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGIDMASKCH1_ID_MASK=%u", QDYN.id_mask[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGIDVALUECH1_ID_VALUE=%u", QDYN.id_value[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGIDMASKCH2_ID_MASK=%u", QDYN.id_mask[9][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGIDVALUECH2_ID_VALUE=%u", QDYN.id_value[9][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGIDMASKCH3_ID_MASK=%u", QDYN.id_mask[9][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGIDVALUECH3_ID_VALUE=%u", QDYN.id_value[9][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGIDMASKCH4_ID_MASK=%u", QDYN.id_mask[9][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGIDVALUECH4_ID_VALUE=%u", QDYN.id_value[9][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGIDMASKCH5_ID_MASK=%u", QDYN.id_mask[9][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGIDVALUECH5_ID_VALUE=%u", QDYN.id_value[9][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGIDMASKCH6_ID_MASK=%u", QDYN.id_mask[9][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGIDVALUECH6_ID_VALUE=%u", QDYN.id_value[9][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGIDMASKCH7_ID_MASK=%u", QDYN.id_mask[9][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGIDVALUECH7_ID_VALUE=%u", QDYN.id_value[9][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGIDMASKCH8_ID_MASK=%u", QDYN.id_mask[9][8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGIDVALUECH8_ID_VALUE=%u", QDYN.id_value[9][8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGIDMASKCH9_ID_MASK=%u", QDYN.id_mask[9][9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGIDVALUECH9_ID_VALUE=%u", QDYN.id_value[9][9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGIDMASKCH10_ID_MASK=%u", QDYN.id_mask[9][10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGIDVALUECH10_ID_VALUE=%u", QDYN.id_value[9][10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGIDMASKCH11_ID_MASK=%u", QDYN.id_mask[9][11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGIDVALUECH11_ID_VALUE=%u", QDYN.id_value[9][11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGIDMASKCH12_ID_MASK=%u", QDYN.id_mask[9][12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGIDVALUECH12_ID_VALUE=%u", QDYN.id_value[9][12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGIDMASKCH13_ID_MASK=%u", QDYN.id_mask[9][13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGIDVALUECH13_ID_VALUE=%u", QDYN.id_value[9][13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGIDMASKCH14_ID_MASK=%u", QDYN.id_mask[9][14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGIDVALUECH14_ID_VALUE=%u", QDYN.id_value[9][14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGIDMASKCH15_ID_MASK=%u", QDYN.id_mask[9][15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGIDVALUECH15_ID_VALUE=%u", QDYN.id_value[9][15]);
#endif /* UMCTL2_PORT_CH0_0 && UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 9 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 9
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCTRL_PORT_EN=%u", DYN.port_en[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCTRL_PORT_EN_AUX=%s", DYN.port_en[9] ? "y" : "n");
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 9 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 9
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGQOS0_RQOS_MAP_LEVEL1=%u", QDYN.rqos_map_level1[9]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 9 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 9
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGQOS0_RQOS_MAP_LEVEL2=%u", QDYN.rqos_map_level2[9]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 9 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 9
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGQOS0_RQOS_MAP_REGION0=%u", QDYN.rqos_map_region0[9]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 9 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 9
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGQOS0_RQOS_MAP_REGION1=%u", QDYN.rqos_map_region1[9]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 9 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 9
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGQOS0_RQOS_MAP_REGION2=%u", QDYN.rqos_map_region2[9]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 9 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 9
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGQOS1_RQOS_MAP_TIMEOUTB=%u", QDYN.rqos_map_timeoutb[9]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 9 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 9
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGQOS1_RQOS_MAP_TIMEOUTR=%u", QDYN.rqos_map_timeoutr[9]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 9 */
#if defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 9
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGWQOS0_WQOS_MAP_LEVEL1=%u", QDYN.wqos_map_level1[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGWQOS0_WQOS_MAP_LEVEL2=%u", QDYN.wqos_map_level2[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGWQOS0_WQOS_MAP_REGION0=%u", QDYN.wqos_map_region0[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGWQOS0_WQOS_MAP_REGION1=%u", QDYN.wqos_map_region1[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGWQOS0_WQOS_MAP_REGION2=%u", QDYN.wqos_map_region2[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGWQOS1_WQOS_MAP_TIMEOUT1=%u", QDYN.wqos_map_timeout1[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCFGWQOS1_WQOS_MAP_TIMEOUT2=%u", QDYN.wqos_map_timeout2[9]);
#endif /* UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 9 */
#if defined(DDRCTL_INCL_CHB) && UMCTL2_A_NPORTS > 9
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBLCTRL_TXSACTIVE_EN=%u", DYN.txsactive_en[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBLCTRL_TXSACTIVE_EN_AUX=%s", DYN.txsactive_en[9] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTCTRL_DIS_PREFETCH=%u", DYN.dis_prefetch[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTCTRL_DIS_PREFETCH_AUX=%s", DYN.dis_prefetch[9] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTCTRL_CRC_UE_RSP_SEL=%u", DYN.crc_ue_rsp_sel[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTCTRL_DBG_FORCE_PCRD_STEAL_MODE=%u", DYN.dbg_force_pcrd_steal_mode[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTCTRL_DBG_FORCE_PCRD_STEAL_MODE_AUX=%s", DYN.dbg_force_pcrd_steal_mode[9] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTCTRL_DBG_WDC_EN=%u", DYN.dbg_wdc_en[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTCTRL_DBG_WDC_EN_AUX=%s", DYN.dbg_wdc_en[9] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTCTRL_CBUSY_SELECT=%u", STATIC.cbusy_select[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTCTRL_CBUSY_SELECT_AUX=%s", STATIC.cbusy_select[9] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTCTRL_DBG_DIS_WRPTL_RMW_BE_EVAL=%u", STATIC.dbg_dis_wrptl_rmw_be_eval[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTCTRL_DBG_DIS_WRPTL_RMW_BE_EVAL_AUX=%s", STATIC.dbg_dis_wrptl_rmw_be_eval[9] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBPRCTMR_PRC_EXP_CNT=%u", STATIC.prc_exp_cnt[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBPRCTMR_EXP_CNT_DIV=%u", STATIC.exp_cnt_div[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBPROTQCTL_RPQ_LPR_MIN=%u", STATIC.rpq_lpr_min[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBPROTQCTL_RPQ_HPR_MIN=%u", STATIC.rpq_hpr_min[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBRQOS0_CHB_RQOS_MAP_LEVEL1=%u", QDYN.chb_rqos_map_level1[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBRQOS0_CHB_RQOS_MAP_LEVEL2=%u", QDYN.chb_rqos_map_level2[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBRQOS0_CHB_RQOS_MAP_REGION0=%u", QDYN.chb_rqos_map_region0[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBRQOS0_CHB_RQOS_MAP_REGION1=%u", QDYN.chb_rqos_map_region1[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBRQOS0_CHB_RQOS_MAP_REGION2=%u", QDYN.chb_rqos_map_region2[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBRQOS1_VPR_UNCRD_TIMEOUT=%u", QDYN.vpr_uncrd_timeout[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBRQOS1_VPR_CRD_TIMEOUT=%u", QDYN.vpr_crd_timeout[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBWQOS0_CHB_WQOS_MAP_LEVEL1=%u", QDYN.chb_wqos_map_level1[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBWQOS0_CHB_WQOS_MAP_LEVEL2=%u", QDYN.chb_wqos_map_level2[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBWQOS0_CHB_WQOS_MAP_REGION0=%u", QDYN.chb_wqos_map_region0[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBWQOS0_CHB_WQOS_MAP_REGION1=%u", QDYN.chb_wqos_map_region1[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBWQOS0_CHB_WQOS_MAP_REGION2=%u", QDYN.chb_wqos_map_region2[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBWQOS1_VPW_UNCRD_TIMEOUT=%u", QDYN.vpw_uncrd_timeout[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBWQOS1_VPW_CRD_TIMEOUT=%u", QDYN.vpw_crd_timeout[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBCBUSYH_CAM_BUSY_THRESHOLD_HPR=%u", STATIC.cam_busy_threshold_hpr[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBCBUSYH_CAM_FREE_THRESHOLD_HPR=%u", STATIC.cam_free_threshold_hpr[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBCBUSYH_CAM_MIDDLE_THRESHOLD_HPR=%u", STATIC.cam_middle_threshold_hpr[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBCBUSYL_CAM_BUSY_THRESHOLD_LPR=%u", STATIC.cam_busy_threshold_lpr[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBCBUSYL_CAM_FREE_THRESHOLD_LPR=%u", STATIC.cam_free_threshold_lpr[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBCBUSYL_CAM_MIDDLE_THRESHOLD_LPR=%u", STATIC.cam_middle_threshold_lpr[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBCBUSYW_CAM_BUSY_THRESHOLD_WR=%u", STATIC.cam_busy_threshold_wr[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBCBUSYW_CAM_FREE_THRESHOLD_WR=%u", STATIC.cam_free_threshold_wr[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBCBUSYW_CAM_MIDDLE_THRESHOLD_WR=%u", STATIC.cam_middle_threshold_wr[9]);
#endif /* DDRCTL_INCL_CHB && UMCTL2_A_NPORTS > 9 */
#if defined(DDRCTL_CHB_TZ_EN) && UMCTL2_A_NPORTS > 9
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZACT_TZ_INT_ENABLE=%u", DYN.tz_int_enable[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZACT_TZ_INT_ENABLE_AUX=%s", DYN.tz_int_enable[9] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZACT_TZ_RESPERR_ENABLE=%u", DYN.tz_resperr_enable[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZACT_TZ_RESPERR_ENABLE_AUX=%s", DYN.tz_resperr_enable[9] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZINTCLR_TZ_INT_CLEAR=%u", DYN.tz_int_clear[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZINTCLR_TZ_INT_CLEAR_AUX=%s", DYN.tz_int_clear[9] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZCTRL_TZ_SEC_INV_EN=%u", STATIC.tz_sec_inv_en[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZCTRL_TZ_SEC_INV_EN_AUX=%s", STATIC.tz_sec_inv_en[9] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR0_TZ_REG_SP=%u", STATIC.tz_reg_sp[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRSETL1_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRSETH1_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR1_TZ_REGION_EN=%u", STATIC.tz_region_en[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR1_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[9][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR1_TZ_REGION_SIZE=%u", STATIC.tz_region_size[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR1_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR1_TZ_REG_SP=%u", STATIC.tz_reg_sp[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRSETL2_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[9][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRSETH2_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[9][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR2_TZ_REGION_EN=%u", STATIC.tz_region_en[9][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR2_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[9][2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR2_TZ_REGION_SIZE=%u", STATIC.tz_region_size[9][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR2_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[9][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR2_TZ_REG_SP=%u", STATIC.tz_reg_sp[9][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRSETL3_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[9][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRSETH3_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[9][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR3_TZ_REGION_EN=%u", STATIC.tz_region_en[9][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR3_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[9][3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR3_TZ_REGION_SIZE=%u", STATIC.tz_region_size[9][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR3_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[9][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR3_TZ_REG_SP=%u", STATIC.tz_reg_sp[9][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRSETL4_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[9][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRSETH4_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[9][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR4_TZ_REGION_EN=%u", STATIC.tz_region_en[9][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR4_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[9][4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR4_TZ_REGION_SIZE=%u", STATIC.tz_region_size[9][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR4_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[9][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR4_TZ_REG_SP=%u", STATIC.tz_reg_sp[9][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRSETL5_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[9][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRSETH5_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[9][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR5_TZ_REGION_EN=%u", STATIC.tz_region_en[9][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR5_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[9][5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR5_TZ_REGION_SIZE=%u", STATIC.tz_region_size[9][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR5_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[9][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR5_TZ_REG_SP=%u", STATIC.tz_reg_sp[9][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRSETL6_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[9][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRSETH6_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[9][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR6_TZ_REGION_EN=%u", STATIC.tz_region_en[9][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR6_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[9][6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR6_TZ_REGION_SIZE=%u", STATIC.tz_region_size[9][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR6_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[9][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR6_TZ_REG_SP=%u", STATIC.tz_reg_sp[9][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRSETL7_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[9][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRSETH7_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[9][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR7_TZ_REGION_EN=%u", STATIC.tz_region_en[9][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR7_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[9][7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR7_TZ_REGION_SIZE=%u", STATIC.tz_region_size[9][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR7_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[9][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT9_PCHBTZRATTR7_TZ_REG_SP=%u", STATIC.tz_reg_sp[9][7]);
#endif /* DDRCTL_CHB_TZ_EN && UMCTL2_A_NPORTS > 9 */
#if defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 10
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGR_RD_PORT_PRIORITY=%u", STATIC.rd_port_priority[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGR_READ_REORDER_BYPASS_EN=%u", QDYN.read_reorder_bypass_en[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGR_READ_REORDER_BYPASS_EN_AUX=%s", QDYN.read_reorder_bypass_en[10] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGR_RD_PORT_AGING_EN=%u", STATIC.rd_port_aging_en[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGR_RD_PORT_AGING_EN_AUX=%s", STATIC.rd_port_aging_en[10] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGR_RD_PORT_URGENT_EN=%u", STATIC.rd_port_urgent_en[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGR_RD_PORT_URGENT_EN_AUX=%s", STATIC.rd_port_urgent_en[10] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGR_RD_PORT_PAGEMATCH_EN=%u", STATIC.rd_port_pagematch_en[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGR_RD_PORT_PAGEMATCH_EN_AUX=%s", STATIC.rd_port_pagematch_en[10] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGR_RDWR_ORDERED_EN=%u", QDYN.rdwr_ordered_en[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGR_RDWR_ORDERED_EN_AUX=%s", QDYN.rdwr_ordered_en[10] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGR_RRB_LOCK_THRESHOLD=%u", STATIC.rrb_lock_threshold[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGW_WR_PORT_PRIORITY=%u", STATIC.wr_port_priority[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGW_WR_PORT_AGING_EN=%u", STATIC.wr_port_aging_en[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGW_WR_PORT_AGING_EN_AUX=%s", STATIC.wr_port_aging_en[10] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGW_WR_PORT_URGENT_EN=%u", STATIC.wr_port_urgent_en[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGW_WR_PORT_URGENT_EN_AUX=%s", STATIC.wr_port_urgent_en[10] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGW_WR_PORT_PAGEMATCH_EN=%u", STATIC.wr_port_pagematch_en[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGW_WR_PORT_PAGEMATCH_EN_AUX=%s", STATIC.wr_port_pagematch_en[10] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGW_SNF_MODE=%u", STATIC.snf_mode[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGW_SNF_MODE_AUX=%s", STATIC.snf_mode[10] ? "y" : "n");
#endif /* UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 10 */
#if defined(UMCTL2_PORT_CH0_0) && defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 10
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGIDMASKCH0_ID_MASK=%u", QDYN.id_mask[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGIDVALUECH0_ID_VALUE=%u", QDYN.id_value[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGIDMASKCH1_ID_MASK=%u", QDYN.id_mask[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGIDVALUECH1_ID_VALUE=%u", QDYN.id_value[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGIDMASKCH2_ID_MASK=%u", QDYN.id_mask[10][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGIDVALUECH2_ID_VALUE=%u", QDYN.id_value[10][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGIDMASKCH3_ID_MASK=%u", QDYN.id_mask[10][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGIDVALUECH3_ID_VALUE=%u", QDYN.id_value[10][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGIDMASKCH4_ID_MASK=%u", QDYN.id_mask[10][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGIDVALUECH4_ID_VALUE=%u", QDYN.id_value[10][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGIDMASKCH5_ID_MASK=%u", QDYN.id_mask[10][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGIDVALUECH5_ID_VALUE=%u", QDYN.id_value[10][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGIDMASKCH6_ID_MASK=%u", QDYN.id_mask[10][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGIDVALUECH6_ID_VALUE=%u", QDYN.id_value[10][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGIDMASKCH7_ID_MASK=%u", QDYN.id_mask[10][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGIDVALUECH7_ID_VALUE=%u", QDYN.id_value[10][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGIDMASKCH8_ID_MASK=%u", QDYN.id_mask[10][8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGIDVALUECH8_ID_VALUE=%u", QDYN.id_value[10][8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGIDMASKCH9_ID_MASK=%u", QDYN.id_mask[10][9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGIDVALUECH9_ID_VALUE=%u", QDYN.id_value[10][9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGIDMASKCH10_ID_MASK=%u", QDYN.id_mask[10][10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGIDVALUECH10_ID_VALUE=%u", QDYN.id_value[10][10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGIDMASKCH11_ID_MASK=%u", QDYN.id_mask[10][11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGIDVALUECH11_ID_VALUE=%u", QDYN.id_value[10][11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGIDMASKCH12_ID_MASK=%u", QDYN.id_mask[10][12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGIDVALUECH12_ID_VALUE=%u", QDYN.id_value[10][12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGIDMASKCH13_ID_MASK=%u", QDYN.id_mask[10][13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGIDVALUECH13_ID_VALUE=%u", QDYN.id_value[10][13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGIDMASKCH14_ID_MASK=%u", QDYN.id_mask[10][14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGIDVALUECH14_ID_VALUE=%u", QDYN.id_value[10][14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGIDMASKCH15_ID_MASK=%u", QDYN.id_mask[10][15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGIDVALUECH15_ID_VALUE=%u", QDYN.id_value[10][15]);
#endif /* UMCTL2_PORT_CH0_0 && UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 10 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 10
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCTRL_PORT_EN=%u", DYN.port_en[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCTRL_PORT_EN_AUX=%s", DYN.port_en[10] ? "y" : "n");
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 10 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 10
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGQOS0_RQOS_MAP_LEVEL1=%u", QDYN.rqos_map_level1[10]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 10 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 10
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGQOS0_RQOS_MAP_LEVEL2=%u", QDYN.rqos_map_level2[10]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 10 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 10
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGQOS0_RQOS_MAP_REGION0=%u", QDYN.rqos_map_region0[10]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 10 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 10
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGQOS0_RQOS_MAP_REGION1=%u", QDYN.rqos_map_region1[10]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 10 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 10
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGQOS0_RQOS_MAP_REGION2=%u", QDYN.rqos_map_region2[10]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 10 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 10
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGQOS1_RQOS_MAP_TIMEOUTB=%u", QDYN.rqos_map_timeoutb[10]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 10 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 10
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGQOS1_RQOS_MAP_TIMEOUTR=%u", QDYN.rqos_map_timeoutr[10]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 10 */
#if defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 10
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGWQOS0_WQOS_MAP_LEVEL1=%u", QDYN.wqos_map_level1[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGWQOS0_WQOS_MAP_LEVEL2=%u", QDYN.wqos_map_level2[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGWQOS0_WQOS_MAP_REGION0=%u", QDYN.wqos_map_region0[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGWQOS0_WQOS_MAP_REGION1=%u", QDYN.wqos_map_region1[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGWQOS0_WQOS_MAP_REGION2=%u", QDYN.wqos_map_region2[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGWQOS1_WQOS_MAP_TIMEOUT1=%u", QDYN.wqos_map_timeout1[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCFGWQOS1_WQOS_MAP_TIMEOUT2=%u", QDYN.wqos_map_timeout2[10]);
#endif /* UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 10 */
#if defined(DDRCTL_INCL_CHB) && UMCTL2_A_NPORTS > 10
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBLCTRL_TXSACTIVE_EN=%u", DYN.txsactive_en[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBLCTRL_TXSACTIVE_EN_AUX=%s", DYN.txsactive_en[10] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTCTRL_DIS_PREFETCH=%u", DYN.dis_prefetch[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTCTRL_DIS_PREFETCH_AUX=%s", DYN.dis_prefetch[10] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTCTRL_CRC_UE_RSP_SEL=%u", DYN.crc_ue_rsp_sel[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTCTRL_DBG_FORCE_PCRD_STEAL_MODE=%u", DYN.dbg_force_pcrd_steal_mode[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTCTRL_DBG_FORCE_PCRD_STEAL_MODE_AUX=%s", DYN.dbg_force_pcrd_steal_mode[10] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTCTRL_DBG_WDC_EN=%u", DYN.dbg_wdc_en[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTCTRL_DBG_WDC_EN_AUX=%s", DYN.dbg_wdc_en[10] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTCTRL_CBUSY_SELECT=%u", STATIC.cbusy_select[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTCTRL_CBUSY_SELECT_AUX=%s", STATIC.cbusy_select[10] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTCTRL_DBG_DIS_WRPTL_RMW_BE_EVAL=%u", STATIC.dbg_dis_wrptl_rmw_be_eval[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTCTRL_DBG_DIS_WRPTL_RMW_BE_EVAL_AUX=%s", STATIC.dbg_dis_wrptl_rmw_be_eval[10] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBPRCTMR_PRC_EXP_CNT=%u", STATIC.prc_exp_cnt[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBPRCTMR_EXP_CNT_DIV=%u", STATIC.exp_cnt_div[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBPROTQCTL_RPQ_LPR_MIN=%u", STATIC.rpq_lpr_min[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBPROTQCTL_RPQ_HPR_MIN=%u", STATIC.rpq_hpr_min[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBRQOS0_CHB_RQOS_MAP_LEVEL1=%u", QDYN.chb_rqos_map_level1[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBRQOS0_CHB_RQOS_MAP_LEVEL2=%u", QDYN.chb_rqos_map_level2[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBRQOS0_CHB_RQOS_MAP_REGION0=%u", QDYN.chb_rqos_map_region0[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBRQOS0_CHB_RQOS_MAP_REGION1=%u", QDYN.chb_rqos_map_region1[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBRQOS0_CHB_RQOS_MAP_REGION2=%u", QDYN.chb_rqos_map_region2[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBRQOS1_VPR_UNCRD_TIMEOUT=%u", QDYN.vpr_uncrd_timeout[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBRQOS1_VPR_CRD_TIMEOUT=%u", QDYN.vpr_crd_timeout[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBWQOS0_CHB_WQOS_MAP_LEVEL1=%u", QDYN.chb_wqos_map_level1[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBWQOS0_CHB_WQOS_MAP_LEVEL2=%u", QDYN.chb_wqos_map_level2[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBWQOS0_CHB_WQOS_MAP_REGION0=%u", QDYN.chb_wqos_map_region0[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBWQOS0_CHB_WQOS_MAP_REGION1=%u", QDYN.chb_wqos_map_region1[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBWQOS0_CHB_WQOS_MAP_REGION2=%u", QDYN.chb_wqos_map_region2[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBWQOS1_VPW_UNCRD_TIMEOUT=%u", QDYN.vpw_uncrd_timeout[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBWQOS1_VPW_CRD_TIMEOUT=%u", QDYN.vpw_crd_timeout[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBCBUSYH_CAM_BUSY_THRESHOLD_HPR=%u", STATIC.cam_busy_threshold_hpr[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBCBUSYH_CAM_FREE_THRESHOLD_HPR=%u", STATIC.cam_free_threshold_hpr[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBCBUSYH_CAM_MIDDLE_THRESHOLD_HPR=%u", STATIC.cam_middle_threshold_hpr[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBCBUSYL_CAM_BUSY_THRESHOLD_LPR=%u", STATIC.cam_busy_threshold_lpr[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBCBUSYL_CAM_FREE_THRESHOLD_LPR=%u", STATIC.cam_free_threshold_lpr[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBCBUSYL_CAM_MIDDLE_THRESHOLD_LPR=%u", STATIC.cam_middle_threshold_lpr[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBCBUSYW_CAM_BUSY_THRESHOLD_WR=%u", STATIC.cam_busy_threshold_wr[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBCBUSYW_CAM_FREE_THRESHOLD_WR=%u", STATIC.cam_free_threshold_wr[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBCBUSYW_CAM_MIDDLE_THRESHOLD_WR=%u", STATIC.cam_middle_threshold_wr[10]);
#endif /* DDRCTL_INCL_CHB && UMCTL2_A_NPORTS > 10 */
#if defined(DDRCTL_CHB_TZ_EN) && UMCTL2_A_NPORTS > 10
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZACT_TZ_INT_ENABLE=%u", DYN.tz_int_enable[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZACT_TZ_INT_ENABLE_AUX=%s", DYN.tz_int_enable[10] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZACT_TZ_RESPERR_ENABLE=%u", DYN.tz_resperr_enable[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZACT_TZ_RESPERR_ENABLE_AUX=%s", DYN.tz_resperr_enable[10] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZINTCLR_TZ_INT_CLEAR=%u", DYN.tz_int_clear[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZINTCLR_TZ_INT_CLEAR_AUX=%s", DYN.tz_int_clear[10] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZCTRL_TZ_SEC_INV_EN=%u", STATIC.tz_sec_inv_en[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZCTRL_TZ_SEC_INV_EN_AUX=%s", STATIC.tz_sec_inv_en[10] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR0_TZ_REG_SP=%u", STATIC.tz_reg_sp[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRSETL1_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRSETH1_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR1_TZ_REGION_EN=%u", STATIC.tz_region_en[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR1_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[10][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR1_TZ_REGION_SIZE=%u", STATIC.tz_region_size[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR1_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR1_TZ_REG_SP=%u", STATIC.tz_reg_sp[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRSETL2_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[10][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRSETH2_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[10][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR2_TZ_REGION_EN=%u", STATIC.tz_region_en[10][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR2_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[10][2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR2_TZ_REGION_SIZE=%u", STATIC.tz_region_size[10][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR2_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[10][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR2_TZ_REG_SP=%u", STATIC.tz_reg_sp[10][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRSETL3_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[10][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRSETH3_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[10][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR3_TZ_REGION_EN=%u", STATIC.tz_region_en[10][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR3_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[10][3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR3_TZ_REGION_SIZE=%u", STATIC.tz_region_size[10][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR3_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[10][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR3_TZ_REG_SP=%u", STATIC.tz_reg_sp[10][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRSETL4_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[10][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRSETH4_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[10][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR4_TZ_REGION_EN=%u", STATIC.tz_region_en[10][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR4_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[10][4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR4_TZ_REGION_SIZE=%u", STATIC.tz_region_size[10][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR4_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[10][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR4_TZ_REG_SP=%u", STATIC.tz_reg_sp[10][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRSETL5_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[10][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRSETH5_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[10][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR5_TZ_REGION_EN=%u", STATIC.tz_region_en[10][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR5_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[10][5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR5_TZ_REGION_SIZE=%u", STATIC.tz_region_size[10][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR5_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[10][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR5_TZ_REG_SP=%u", STATIC.tz_reg_sp[10][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRSETL6_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[10][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRSETH6_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[10][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR6_TZ_REGION_EN=%u", STATIC.tz_region_en[10][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR6_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[10][6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR6_TZ_REGION_SIZE=%u", STATIC.tz_region_size[10][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR6_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[10][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR6_TZ_REG_SP=%u", STATIC.tz_reg_sp[10][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRSETL7_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[10][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRSETH7_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[10][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR7_TZ_REGION_EN=%u", STATIC.tz_region_en[10][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR7_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[10][7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR7_TZ_REGION_SIZE=%u", STATIC.tz_region_size[10][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR7_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[10][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT10_PCHBTZRATTR7_TZ_REG_SP=%u", STATIC.tz_reg_sp[10][7]);
#endif /* DDRCTL_CHB_TZ_EN && UMCTL2_A_NPORTS > 10 */
#if defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 11
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGR_RD_PORT_PRIORITY=%u", STATIC.rd_port_priority[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGR_READ_REORDER_BYPASS_EN=%u", QDYN.read_reorder_bypass_en[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGR_READ_REORDER_BYPASS_EN_AUX=%s", QDYN.read_reorder_bypass_en[11] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGR_RD_PORT_AGING_EN=%u", STATIC.rd_port_aging_en[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGR_RD_PORT_AGING_EN_AUX=%s", STATIC.rd_port_aging_en[11] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGR_RD_PORT_URGENT_EN=%u", STATIC.rd_port_urgent_en[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGR_RD_PORT_URGENT_EN_AUX=%s", STATIC.rd_port_urgent_en[11] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGR_RD_PORT_PAGEMATCH_EN=%u", STATIC.rd_port_pagematch_en[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGR_RD_PORT_PAGEMATCH_EN_AUX=%s", STATIC.rd_port_pagematch_en[11] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGR_RDWR_ORDERED_EN=%u", QDYN.rdwr_ordered_en[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGR_RDWR_ORDERED_EN_AUX=%s", QDYN.rdwr_ordered_en[11] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGR_RRB_LOCK_THRESHOLD=%u", STATIC.rrb_lock_threshold[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGW_WR_PORT_PRIORITY=%u", STATIC.wr_port_priority[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGW_WR_PORT_AGING_EN=%u", STATIC.wr_port_aging_en[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGW_WR_PORT_AGING_EN_AUX=%s", STATIC.wr_port_aging_en[11] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGW_WR_PORT_URGENT_EN=%u", STATIC.wr_port_urgent_en[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGW_WR_PORT_URGENT_EN_AUX=%s", STATIC.wr_port_urgent_en[11] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGW_WR_PORT_PAGEMATCH_EN=%u", STATIC.wr_port_pagematch_en[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGW_WR_PORT_PAGEMATCH_EN_AUX=%s", STATIC.wr_port_pagematch_en[11] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGW_SNF_MODE=%u", STATIC.snf_mode[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGW_SNF_MODE_AUX=%s", STATIC.snf_mode[11] ? "y" : "n");
#endif /* UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 11 */
#if defined(UMCTL2_PORT_CH0_0) && defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 11
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGIDMASKCH0_ID_MASK=%u", QDYN.id_mask[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGIDVALUECH0_ID_VALUE=%u", QDYN.id_value[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGIDMASKCH1_ID_MASK=%u", QDYN.id_mask[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGIDVALUECH1_ID_VALUE=%u", QDYN.id_value[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGIDMASKCH2_ID_MASK=%u", QDYN.id_mask[11][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGIDVALUECH2_ID_VALUE=%u", QDYN.id_value[11][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGIDMASKCH3_ID_MASK=%u", QDYN.id_mask[11][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGIDVALUECH3_ID_VALUE=%u", QDYN.id_value[11][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGIDMASKCH4_ID_MASK=%u", QDYN.id_mask[11][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGIDVALUECH4_ID_VALUE=%u", QDYN.id_value[11][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGIDMASKCH5_ID_MASK=%u", QDYN.id_mask[11][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGIDVALUECH5_ID_VALUE=%u", QDYN.id_value[11][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGIDMASKCH6_ID_MASK=%u", QDYN.id_mask[11][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGIDVALUECH6_ID_VALUE=%u", QDYN.id_value[11][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGIDMASKCH7_ID_MASK=%u", QDYN.id_mask[11][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGIDVALUECH7_ID_VALUE=%u", QDYN.id_value[11][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGIDMASKCH8_ID_MASK=%u", QDYN.id_mask[11][8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGIDVALUECH8_ID_VALUE=%u", QDYN.id_value[11][8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGIDMASKCH9_ID_MASK=%u", QDYN.id_mask[11][9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGIDVALUECH9_ID_VALUE=%u", QDYN.id_value[11][9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGIDMASKCH10_ID_MASK=%u", QDYN.id_mask[11][10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGIDVALUECH10_ID_VALUE=%u", QDYN.id_value[11][10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGIDMASKCH11_ID_MASK=%u", QDYN.id_mask[11][11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGIDVALUECH11_ID_VALUE=%u", QDYN.id_value[11][11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGIDMASKCH12_ID_MASK=%u", QDYN.id_mask[11][12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGIDVALUECH12_ID_VALUE=%u", QDYN.id_value[11][12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGIDMASKCH13_ID_MASK=%u", QDYN.id_mask[11][13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGIDVALUECH13_ID_VALUE=%u", QDYN.id_value[11][13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGIDMASKCH14_ID_MASK=%u", QDYN.id_mask[11][14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGIDVALUECH14_ID_VALUE=%u", QDYN.id_value[11][14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGIDMASKCH15_ID_MASK=%u", QDYN.id_mask[11][15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGIDVALUECH15_ID_VALUE=%u", QDYN.id_value[11][15]);
#endif /* UMCTL2_PORT_CH0_0 && UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 11 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 11
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCTRL_PORT_EN=%u", DYN.port_en[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCTRL_PORT_EN_AUX=%s", DYN.port_en[11] ? "y" : "n");
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 11 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 11
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGQOS0_RQOS_MAP_LEVEL1=%u", QDYN.rqos_map_level1[11]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 11 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 11
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGQOS0_RQOS_MAP_LEVEL2=%u", QDYN.rqos_map_level2[11]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 11 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 11
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGQOS0_RQOS_MAP_REGION0=%u", QDYN.rqos_map_region0[11]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 11 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 11
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGQOS0_RQOS_MAP_REGION1=%u", QDYN.rqos_map_region1[11]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 11 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 11
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGQOS0_RQOS_MAP_REGION2=%u", QDYN.rqos_map_region2[11]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 11 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 11
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGQOS1_RQOS_MAP_TIMEOUTB=%u", QDYN.rqos_map_timeoutb[11]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 11 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 11
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGQOS1_RQOS_MAP_TIMEOUTR=%u", QDYN.rqos_map_timeoutr[11]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 11 */
#if defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 11
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGWQOS0_WQOS_MAP_LEVEL1=%u", QDYN.wqos_map_level1[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGWQOS0_WQOS_MAP_LEVEL2=%u", QDYN.wqos_map_level2[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGWQOS0_WQOS_MAP_REGION0=%u", QDYN.wqos_map_region0[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGWQOS0_WQOS_MAP_REGION1=%u", QDYN.wqos_map_region1[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGWQOS0_WQOS_MAP_REGION2=%u", QDYN.wqos_map_region2[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGWQOS1_WQOS_MAP_TIMEOUT1=%u", QDYN.wqos_map_timeout1[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCFGWQOS1_WQOS_MAP_TIMEOUT2=%u", QDYN.wqos_map_timeout2[11]);
#endif /* UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 11 */
#if defined(DDRCTL_INCL_CHB) && UMCTL2_A_NPORTS > 11
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBLCTRL_TXSACTIVE_EN=%u", DYN.txsactive_en[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBLCTRL_TXSACTIVE_EN_AUX=%s", DYN.txsactive_en[11] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTCTRL_DIS_PREFETCH=%u", DYN.dis_prefetch[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTCTRL_DIS_PREFETCH_AUX=%s", DYN.dis_prefetch[11] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTCTRL_CRC_UE_RSP_SEL=%u", DYN.crc_ue_rsp_sel[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTCTRL_DBG_FORCE_PCRD_STEAL_MODE=%u", DYN.dbg_force_pcrd_steal_mode[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTCTRL_DBG_FORCE_PCRD_STEAL_MODE_AUX=%s", DYN.dbg_force_pcrd_steal_mode[11] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTCTRL_DBG_WDC_EN=%u", DYN.dbg_wdc_en[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTCTRL_DBG_WDC_EN_AUX=%s", DYN.dbg_wdc_en[11] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTCTRL_CBUSY_SELECT=%u", STATIC.cbusy_select[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTCTRL_CBUSY_SELECT_AUX=%s", STATIC.cbusy_select[11] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTCTRL_DBG_DIS_WRPTL_RMW_BE_EVAL=%u", STATIC.dbg_dis_wrptl_rmw_be_eval[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTCTRL_DBG_DIS_WRPTL_RMW_BE_EVAL_AUX=%s", STATIC.dbg_dis_wrptl_rmw_be_eval[11] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBPRCTMR_PRC_EXP_CNT=%u", STATIC.prc_exp_cnt[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBPRCTMR_EXP_CNT_DIV=%u", STATIC.exp_cnt_div[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBPROTQCTL_RPQ_LPR_MIN=%u", STATIC.rpq_lpr_min[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBPROTQCTL_RPQ_HPR_MIN=%u", STATIC.rpq_hpr_min[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBRQOS0_CHB_RQOS_MAP_LEVEL1=%u", QDYN.chb_rqos_map_level1[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBRQOS0_CHB_RQOS_MAP_LEVEL2=%u", QDYN.chb_rqos_map_level2[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBRQOS0_CHB_RQOS_MAP_REGION0=%u", QDYN.chb_rqos_map_region0[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBRQOS0_CHB_RQOS_MAP_REGION1=%u", QDYN.chb_rqos_map_region1[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBRQOS0_CHB_RQOS_MAP_REGION2=%u", QDYN.chb_rqos_map_region2[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBRQOS1_VPR_UNCRD_TIMEOUT=%u", QDYN.vpr_uncrd_timeout[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBRQOS1_VPR_CRD_TIMEOUT=%u", QDYN.vpr_crd_timeout[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBWQOS0_CHB_WQOS_MAP_LEVEL1=%u", QDYN.chb_wqos_map_level1[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBWQOS0_CHB_WQOS_MAP_LEVEL2=%u", QDYN.chb_wqos_map_level2[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBWQOS0_CHB_WQOS_MAP_REGION0=%u", QDYN.chb_wqos_map_region0[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBWQOS0_CHB_WQOS_MAP_REGION1=%u", QDYN.chb_wqos_map_region1[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBWQOS0_CHB_WQOS_MAP_REGION2=%u", QDYN.chb_wqos_map_region2[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBWQOS1_VPW_UNCRD_TIMEOUT=%u", QDYN.vpw_uncrd_timeout[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBWQOS1_VPW_CRD_TIMEOUT=%u", QDYN.vpw_crd_timeout[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBCBUSYH_CAM_BUSY_THRESHOLD_HPR=%u", STATIC.cam_busy_threshold_hpr[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBCBUSYH_CAM_FREE_THRESHOLD_HPR=%u", STATIC.cam_free_threshold_hpr[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBCBUSYH_CAM_MIDDLE_THRESHOLD_HPR=%u", STATIC.cam_middle_threshold_hpr[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBCBUSYL_CAM_BUSY_THRESHOLD_LPR=%u", STATIC.cam_busy_threshold_lpr[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBCBUSYL_CAM_FREE_THRESHOLD_LPR=%u", STATIC.cam_free_threshold_lpr[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBCBUSYL_CAM_MIDDLE_THRESHOLD_LPR=%u", STATIC.cam_middle_threshold_lpr[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBCBUSYW_CAM_BUSY_THRESHOLD_WR=%u", STATIC.cam_busy_threshold_wr[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBCBUSYW_CAM_FREE_THRESHOLD_WR=%u", STATIC.cam_free_threshold_wr[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBCBUSYW_CAM_MIDDLE_THRESHOLD_WR=%u", STATIC.cam_middle_threshold_wr[11]);
#endif /* DDRCTL_INCL_CHB && UMCTL2_A_NPORTS > 11 */
#if defined(DDRCTL_CHB_TZ_EN) && UMCTL2_A_NPORTS > 11
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZACT_TZ_INT_ENABLE=%u", DYN.tz_int_enable[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZACT_TZ_INT_ENABLE_AUX=%s", DYN.tz_int_enable[11] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZACT_TZ_RESPERR_ENABLE=%u", DYN.tz_resperr_enable[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZACT_TZ_RESPERR_ENABLE_AUX=%s", DYN.tz_resperr_enable[11] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZINTCLR_TZ_INT_CLEAR=%u", DYN.tz_int_clear[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZINTCLR_TZ_INT_CLEAR_AUX=%s", DYN.tz_int_clear[11] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZCTRL_TZ_SEC_INV_EN=%u", STATIC.tz_sec_inv_en[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZCTRL_TZ_SEC_INV_EN_AUX=%s", STATIC.tz_sec_inv_en[11] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR0_TZ_REG_SP=%u", STATIC.tz_reg_sp[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRSETL1_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRSETH1_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR1_TZ_REGION_EN=%u", STATIC.tz_region_en[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR1_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[11][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR1_TZ_REGION_SIZE=%u", STATIC.tz_region_size[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR1_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR1_TZ_REG_SP=%u", STATIC.tz_reg_sp[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRSETL2_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[11][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRSETH2_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[11][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR2_TZ_REGION_EN=%u", STATIC.tz_region_en[11][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR2_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[11][2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR2_TZ_REGION_SIZE=%u", STATIC.tz_region_size[11][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR2_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[11][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR2_TZ_REG_SP=%u", STATIC.tz_reg_sp[11][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRSETL3_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[11][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRSETH3_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[11][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR3_TZ_REGION_EN=%u", STATIC.tz_region_en[11][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR3_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[11][3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR3_TZ_REGION_SIZE=%u", STATIC.tz_region_size[11][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR3_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[11][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR3_TZ_REG_SP=%u", STATIC.tz_reg_sp[11][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRSETL4_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[11][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRSETH4_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[11][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR4_TZ_REGION_EN=%u", STATIC.tz_region_en[11][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR4_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[11][4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR4_TZ_REGION_SIZE=%u", STATIC.tz_region_size[11][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR4_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[11][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR4_TZ_REG_SP=%u", STATIC.tz_reg_sp[11][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRSETL5_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[11][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRSETH5_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[11][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR5_TZ_REGION_EN=%u", STATIC.tz_region_en[11][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR5_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[11][5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR5_TZ_REGION_SIZE=%u", STATIC.tz_region_size[11][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR5_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[11][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR5_TZ_REG_SP=%u", STATIC.tz_reg_sp[11][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRSETL6_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[11][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRSETH6_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[11][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR6_TZ_REGION_EN=%u", STATIC.tz_region_en[11][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR6_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[11][6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR6_TZ_REGION_SIZE=%u", STATIC.tz_region_size[11][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR6_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[11][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR6_TZ_REG_SP=%u", STATIC.tz_reg_sp[11][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRSETL7_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[11][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRSETH7_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[11][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR7_TZ_REGION_EN=%u", STATIC.tz_region_en[11][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR7_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[11][7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR7_TZ_REGION_SIZE=%u", STATIC.tz_region_size[11][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR7_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[11][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT11_PCHBTZRATTR7_TZ_REG_SP=%u", STATIC.tz_reg_sp[11][7]);
#endif /* DDRCTL_CHB_TZ_EN && UMCTL2_A_NPORTS > 11 */
#if defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 12
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGR_RD_PORT_PRIORITY=%u", STATIC.rd_port_priority[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGR_READ_REORDER_BYPASS_EN=%u", QDYN.read_reorder_bypass_en[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGR_READ_REORDER_BYPASS_EN_AUX=%s", QDYN.read_reorder_bypass_en[12] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGR_RD_PORT_AGING_EN=%u", STATIC.rd_port_aging_en[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGR_RD_PORT_AGING_EN_AUX=%s", STATIC.rd_port_aging_en[12] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGR_RD_PORT_URGENT_EN=%u", STATIC.rd_port_urgent_en[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGR_RD_PORT_URGENT_EN_AUX=%s", STATIC.rd_port_urgent_en[12] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGR_RD_PORT_PAGEMATCH_EN=%u", STATIC.rd_port_pagematch_en[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGR_RD_PORT_PAGEMATCH_EN_AUX=%s", STATIC.rd_port_pagematch_en[12] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGR_RDWR_ORDERED_EN=%u", QDYN.rdwr_ordered_en[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGR_RDWR_ORDERED_EN_AUX=%s", QDYN.rdwr_ordered_en[12] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGR_RRB_LOCK_THRESHOLD=%u", STATIC.rrb_lock_threshold[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGW_WR_PORT_PRIORITY=%u", STATIC.wr_port_priority[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGW_WR_PORT_AGING_EN=%u", STATIC.wr_port_aging_en[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGW_WR_PORT_AGING_EN_AUX=%s", STATIC.wr_port_aging_en[12] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGW_WR_PORT_URGENT_EN=%u", STATIC.wr_port_urgent_en[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGW_WR_PORT_URGENT_EN_AUX=%s", STATIC.wr_port_urgent_en[12] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGW_WR_PORT_PAGEMATCH_EN=%u", STATIC.wr_port_pagematch_en[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGW_WR_PORT_PAGEMATCH_EN_AUX=%s", STATIC.wr_port_pagematch_en[12] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGW_SNF_MODE=%u", STATIC.snf_mode[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGW_SNF_MODE_AUX=%s", STATIC.snf_mode[12] ? "y" : "n");
#endif /* UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 12 */
#if defined(UMCTL2_PORT_CH0_0) && defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 12
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGIDMASKCH0_ID_MASK=%u", QDYN.id_mask[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGIDVALUECH0_ID_VALUE=%u", QDYN.id_value[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGIDMASKCH1_ID_MASK=%u", QDYN.id_mask[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGIDVALUECH1_ID_VALUE=%u", QDYN.id_value[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGIDMASKCH2_ID_MASK=%u", QDYN.id_mask[12][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGIDVALUECH2_ID_VALUE=%u", QDYN.id_value[12][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGIDMASKCH3_ID_MASK=%u", QDYN.id_mask[12][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGIDVALUECH3_ID_VALUE=%u", QDYN.id_value[12][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGIDMASKCH4_ID_MASK=%u", QDYN.id_mask[12][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGIDVALUECH4_ID_VALUE=%u", QDYN.id_value[12][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGIDMASKCH5_ID_MASK=%u", QDYN.id_mask[12][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGIDVALUECH5_ID_VALUE=%u", QDYN.id_value[12][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGIDMASKCH6_ID_MASK=%u", QDYN.id_mask[12][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGIDVALUECH6_ID_VALUE=%u", QDYN.id_value[12][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGIDMASKCH7_ID_MASK=%u", QDYN.id_mask[12][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGIDVALUECH7_ID_VALUE=%u", QDYN.id_value[12][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGIDMASKCH8_ID_MASK=%u", QDYN.id_mask[12][8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGIDVALUECH8_ID_VALUE=%u", QDYN.id_value[12][8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGIDMASKCH9_ID_MASK=%u", QDYN.id_mask[12][9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGIDVALUECH9_ID_VALUE=%u", QDYN.id_value[12][9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGIDMASKCH10_ID_MASK=%u", QDYN.id_mask[12][10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGIDVALUECH10_ID_VALUE=%u", QDYN.id_value[12][10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGIDMASKCH11_ID_MASK=%u", QDYN.id_mask[12][11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGIDVALUECH11_ID_VALUE=%u", QDYN.id_value[12][11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGIDMASKCH12_ID_MASK=%u", QDYN.id_mask[12][12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGIDVALUECH12_ID_VALUE=%u", QDYN.id_value[12][12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGIDMASKCH13_ID_MASK=%u", QDYN.id_mask[12][13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGIDVALUECH13_ID_VALUE=%u", QDYN.id_value[12][13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGIDMASKCH14_ID_MASK=%u", QDYN.id_mask[12][14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGIDVALUECH14_ID_VALUE=%u", QDYN.id_value[12][14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGIDMASKCH15_ID_MASK=%u", QDYN.id_mask[12][15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGIDVALUECH15_ID_VALUE=%u", QDYN.id_value[12][15]);
#endif /* UMCTL2_PORT_CH0_0 && UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 12 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 12
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCTRL_PORT_EN=%u", DYN.port_en[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCTRL_PORT_EN_AUX=%s", DYN.port_en[12] ? "y" : "n");
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 12 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 12
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGQOS0_RQOS_MAP_LEVEL1=%u", QDYN.rqos_map_level1[12]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 12 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 12
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGQOS0_RQOS_MAP_LEVEL2=%u", QDYN.rqos_map_level2[12]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 12 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 12
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGQOS0_RQOS_MAP_REGION0=%u", QDYN.rqos_map_region0[12]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 12 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 12
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGQOS0_RQOS_MAP_REGION1=%u", QDYN.rqos_map_region1[12]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 12 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 12
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGQOS0_RQOS_MAP_REGION2=%u", QDYN.rqos_map_region2[12]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 12 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 12
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGQOS1_RQOS_MAP_TIMEOUTB=%u", QDYN.rqos_map_timeoutb[12]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 12 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 12
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGQOS1_RQOS_MAP_TIMEOUTR=%u", QDYN.rqos_map_timeoutr[12]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 12 */
#if defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 12
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGWQOS0_WQOS_MAP_LEVEL1=%u", QDYN.wqos_map_level1[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGWQOS0_WQOS_MAP_LEVEL2=%u", QDYN.wqos_map_level2[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGWQOS0_WQOS_MAP_REGION0=%u", QDYN.wqos_map_region0[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGWQOS0_WQOS_MAP_REGION1=%u", QDYN.wqos_map_region1[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGWQOS0_WQOS_MAP_REGION2=%u", QDYN.wqos_map_region2[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGWQOS1_WQOS_MAP_TIMEOUT1=%u", QDYN.wqos_map_timeout1[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCFGWQOS1_WQOS_MAP_TIMEOUT2=%u", QDYN.wqos_map_timeout2[12]);
#endif /* UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 12 */
#if defined(DDRCTL_INCL_CHB) && UMCTL2_A_NPORTS > 12
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBLCTRL_TXSACTIVE_EN=%u", DYN.txsactive_en[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBLCTRL_TXSACTIVE_EN_AUX=%s", DYN.txsactive_en[12] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTCTRL_DIS_PREFETCH=%u", DYN.dis_prefetch[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTCTRL_DIS_PREFETCH_AUX=%s", DYN.dis_prefetch[12] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTCTRL_CRC_UE_RSP_SEL=%u", DYN.crc_ue_rsp_sel[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTCTRL_DBG_FORCE_PCRD_STEAL_MODE=%u", DYN.dbg_force_pcrd_steal_mode[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTCTRL_DBG_FORCE_PCRD_STEAL_MODE_AUX=%s", DYN.dbg_force_pcrd_steal_mode[12] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTCTRL_DBG_WDC_EN=%u", DYN.dbg_wdc_en[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTCTRL_DBG_WDC_EN_AUX=%s", DYN.dbg_wdc_en[12] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTCTRL_CBUSY_SELECT=%u", STATIC.cbusy_select[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTCTRL_CBUSY_SELECT_AUX=%s", STATIC.cbusy_select[12] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTCTRL_DBG_DIS_WRPTL_RMW_BE_EVAL=%u", STATIC.dbg_dis_wrptl_rmw_be_eval[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTCTRL_DBG_DIS_WRPTL_RMW_BE_EVAL_AUX=%s", STATIC.dbg_dis_wrptl_rmw_be_eval[12] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBPRCTMR_PRC_EXP_CNT=%u", STATIC.prc_exp_cnt[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBPRCTMR_EXP_CNT_DIV=%u", STATIC.exp_cnt_div[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBPROTQCTL_RPQ_LPR_MIN=%u", STATIC.rpq_lpr_min[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBPROTQCTL_RPQ_HPR_MIN=%u", STATIC.rpq_hpr_min[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBRQOS0_CHB_RQOS_MAP_LEVEL1=%u", QDYN.chb_rqos_map_level1[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBRQOS0_CHB_RQOS_MAP_LEVEL2=%u", QDYN.chb_rqos_map_level2[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBRQOS0_CHB_RQOS_MAP_REGION0=%u", QDYN.chb_rqos_map_region0[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBRQOS0_CHB_RQOS_MAP_REGION1=%u", QDYN.chb_rqos_map_region1[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBRQOS0_CHB_RQOS_MAP_REGION2=%u", QDYN.chb_rqos_map_region2[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBRQOS1_VPR_UNCRD_TIMEOUT=%u", QDYN.vpr_uncrd_timeout[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBRQOS1_VPR_CRD_TIMEOUT=%u", QDYN.vpr_crd_timeout[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBWQOS0_CHB_WQOS_MAP_LEVEL1=%u", QDYN.chb_wqos_map_level1[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBWQOS0_CHB_WQOS_MAP_LEVEL2=%u", QDYN.chb_wqos_map_level2[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBWQOS0_CHB_WQOS_MAP_REGION0=%u", QDYN.chb_wqos_map_region0[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBWQOS0_CHB_WQOS_MAP_REGION1=%u", QDYN.chb_wqos_map_region1[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBWQOS0_CHB_WQOS_MAP_REGION2=%u", QDYN.chb_wqos_map_region2[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBWQOS1_VPW_UNCRD_TIMEOUT=%u", QDYN.vpw_uncrd_timeout[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBWQOS1_VPW_CRD_TIMEOUT=%u", QDYN.vpw_crd_timeout[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBCBUSYH_CAM_BUSY_THRESHOLD_HPR=%u", STATIC.cam_busy_threshold_hpr[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBCBUSYH_CAM_FREE_THRESHOLD_HPR=%u", STATIC.cam_free_threshold_hpr[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBCBUSYH_CAM_MIDDLE_THRESHOLD_HPR=%u", STATIC.cam_middle_threshold_hpr[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBCBUSYL_CAM_BUSY_THRESHOLD_LPR=%u", STATIC.cam_busy_threshold_lpr[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBCBUSYL_CAM_FREE_THRESHOLD_LPR=%u", STATIC.cam_free_threshold_lpr[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBCBUSYL_CAM_MIDDLE_THRESHOLD_LPR=%u", STATIC.cam_middle_threshold_lpr[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBCBUSYW_CAM_BUSY_THRESHOLD_WR=%u", STATIC.cam_busy_threshold_wr[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBCBUSYW_CAM_FREE_THRESHOLD_WR=%u", STATIC.cam_free_threshold_wr[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBCBUSYW_CAM_MIDDLE_THRESHOLD_WR=%u", STATIC.cam_middle_threshold_wr[12]);
#endif /* DDRCTL_INCL_CHB && UMCTL2_A_NPORTS > 12 */
#if defined(DDRCTL_CHB_TZ_EN) && UMCTL2_A_NPORTS > 12
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZACT_TZ_INT_ENABLE=%u", DYN.tz_int_enable[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZACT_TZ_INT_ENABLE_AUX=%s", DYN.tz_int_enable[12] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZACT_TZ_RESPERR_ENABLE=%u", DYN.tz_resperr_enable[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZACT_TZ_RESPERR_ENABLE_AUX=%s", DYN.tz_resperr_enable[12] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZINTCLR_TZ_INT_CLEAR=%u", DYN.tz_int_clear[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZINTCLR_TZ_INT_CLEAR_AUX=%s", DYN.tz_int_clear[12] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZCTRL_TZ_SEC_INV_EN=%u", STATIC.tz_sec_inv_en[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZCTRL_TZ_SEC_INV_EN_AUX=%s", STATIC.tz_sec_inv_en[12] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR0_TZ_REG_SP=%u", STATIC.tz_reg_sp[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRSETL1_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRSETH1_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR1_TZ_REGION_EN=%u", STATIC.tz_region_en[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR1_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[12][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR1_TZ_REGION_SIZE=%u", STATIC.tz_region_size[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR1_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR1_TZ_REG_SP=%u", STATIC.tz_reg_sp[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRSETL2_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[12][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRSETH2_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[12][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR2_TZ_REGION_EN=%u", STATIC.tz_region_en[12][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR2_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[12][2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR2_TZ_REGION_SIZE=%u", STATIC.tz_region_size[12][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR2_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[12][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR2_TZ_REG_SP=%u", STATIC.tz_reg_sp[12][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRSETL3_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[12][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRSETH3_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[12][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR3_TZ_REGION_EN=%u", STATIC.tz_region_en[12][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR3_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[12][3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR3_TZ_REGION_SIZE=%u", STATIC.tz_region_size[12][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR3_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[12][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR3_TZ_REG_SP=%u", STATIC.tz_reg_sp[12][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRSETL4_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[12][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRSETH4_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[12][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR4_TZ_REGION_EN=%u", STATIC.tz_region_en[12][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR4_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[12][4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR4_TZ_REGION_SIZE=%u", STATIC.tz_region_size[12][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR4_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[12][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR4_TZ_REG_SP=%u", STATIC.tz_reg_sp[12][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRSETL5_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[12][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRSETH5_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[12][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR5_TZ_REGION_EN=%u", STATIC.tz_region_en[12][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR5_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[12][5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR5_TZ_REGION_SIZE=%u", STATIC.tz_region_size[12][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR5_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[12][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR5_TZ_REG_SP=%u", STATIC.tz_reg_sp[12][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRSETL6_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[12][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRSETH6_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[12][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR6_TZ_REGION_EN=%u", STATIC.tz_region_en[12][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR6_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[12][6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR6_TZ_REGION_SIZE=%u", STATIC.tz_region_size[12][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR6_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[12][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR6_TZ_REG_SP=%u", STATIC.tz_reg_sp[12][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRSETL7_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[12][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRSETH7_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[12][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR7_TZ_REGION_EN=%u", STATIC.tz_region_en[12][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR7_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[12][7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR7_TZ_REGION_SIZE=%u", STATIC.tz_region_size[12][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR7_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[12][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT12_PCHBTZRATTR7_TZ_REG_SP=%u", STATIC.tz_reg_sp[12][7]);
#endif /* DDRCTL_CHB_TZ_EN && UMCTL2_A_NPORTS > 12 */
#if defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 13
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGR_RD_PORT_PRIORITY=%u", STATIC.rd_port_priority[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGR_READ_REORDER_BYPASS_EN=%u", QDYN.read_reorder_bypass_en[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGR_READ_REORDER_BYPASS_EN_AUX=%s", QDYN.read_reorder_bypass_en[13] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGR_RD_PORT_AGING_EN=%u", STATIC.rd_port_aging_en[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGR_RD_PORT_AGING_EN_AUX=%s", STATIC.rd_port_aging_en[13] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGR_RD_PORT_URGENT_EN=%u", STATIC.rd_port_urgent_en[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGR_RD_PORT_URGENT_EN_AUX=%s", STATIC.rd_port_urgent_en[13] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGR_RD_PORT_PAGEMATCH_EN=%u", STATIC.rd_port_pagematch_en[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGR_RD_PORT_PAGEMATCH_EN_AUX=%s", STATIC.rd_port_pagematch_en[13] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGR_RDWR_ORDERED_EN=%u", QDYN.rdwr_ordered_en[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGR_RDWR_ORDERED_EN_AUX=%s", QDYN.rdwr_ordered_en[13] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGR_RRB_LOCK_THRESHOLD=%u", STATIC.rrb_lock_threshold[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGW_WR_PORT_PRIORITY=%u", STATIC.wr_port_priority[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGW_WR_PORT_AGING_EN=%u", STATIC.wr_port_aging_en[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGW_WR_PORT_AGING_EN_AUX=%s", STATIC.wr_port_aging_en[13] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGW_WR_PORT_URGENT_EN=%u", STATIC.wr_port_urgent_en[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGW_WR_PORT_URGENT_EN_AUX=%s", STATIC.wr_port_urgent_en[13] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGW_WR_PORT_PAGEMATCH_EN=%u", STATIC.wr_port_pagematch_en[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGW_WR_PORT_PAGEMATCH_EN_AUX=%s", STATIC.wr_port_pagematch_en[13] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGW_SNF_MODE=%u", STATIC.snf_mode[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGW_SNF_MODE_AUX=%s", STATIC.snf_mode[13] ? "y" : "n");
#endif /* UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 13 */
#if defined(UMCTL2_PORT_CH0_0) && defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 13
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGIDMASKCH0_ID_MASK=%u", QDYN.id_mask[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGIDVALUECH0_ID_VALUE=%u", QDYN.id_value[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGIDMASKCH1_ID_MASK=%u", QDYN.id_mask[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGIDVALUECH1_ID_VALUE=%u", QDYN.id_value[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGIDMASKCH2_ID_MASK=%u", QDYN.id_mask[13][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGIDVALUECH2_ID_VALUE=%u", QDYN.id_value[13][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGIDMASKCH3_ID_MASK=%u", QDYN.id_mask[13][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGIDVALUECH3_ID_VALUE=%u", QDYN.id_value[13][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGIDMASKCH4_ID_MASK=%u", QDYN.id_mask[13][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGIDVALUECH4_ID_VALUE=%u", QDYN.id_value[13][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGIDMASKCH5_ID_MASK=%u", QDYN.id_mask[13][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGIDVALUECH5_ID_VALUE=%u", QDYN.id_value[13][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGIDMASKCH6_ID_MASK=%u", QDYN.id_mask[13][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGIDVALUECH6_ID_VALUE=%u", QDYN.id_value[13][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGIDMASKCH7_ID_MASK=%u", QDYN.id_mask[13][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGIDVALUECH7_ID_VALUE=%u", QDYN.id_value[13][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGIDMASKCH8_ID_MASK=%u", QDYN.id_mask[13][8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGIDVALUECH8_ID_VALUE=%u", QDYN.id_value[13][8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGIDMASKCH9_ID_MASK=%u", QDYN.id_mask[13][9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGIDVALUECH9_ID_VALUE=%u", QDYN.id_value[13][9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGIDMASKCH10_ID_MASK=%u", QDYN.id_mask[13][10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGIDVALUECH10_ID_VALUE=%u", QDYN.id_value[13][10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGIDMASKCH11_ID_MASK=%u", QDYN.id_mask[13][11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGIDVALUECH11_ID_VALUE=%u", QDYN.id_value[13][11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGIDMASKCH12_ID_MASK=%u", QDYN.id_mask[13][12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGIDVALUECH12_ID_VALUE=%u", QDYN.id_value[13][12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGIDMASKCH13_ID_MASK=%u", QDYN.id_mask[13][13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGIDVALUECH13_ID_VALUE=%u", QDYN.id_value[13][13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGIDMASKCH14_ID_MASK=%u", QDYN.id_mask[13][14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGIDVALUECH14_ID_VALUE=%u", QDYN.id_value[13][14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGIDMASKCH15_ID_MASK=%u", QDYN.id_mask[13][15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGIDVALUECH15_ID_VALUE=%u", QDYN.id_value[13][15]);
#endif /* UMCTL2_PORT_CH0_0 && UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 13 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 13
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCTRL_PORT_EN=%u", DYN.port_en[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCTRL_PORT_EN_AUX=%s", DYN.port_en[13] ? "y" : "n");
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 13 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 13
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGQOS0_RQOS_MAP_LEVEL1=%u", QDYN.rqos_map_level1[13]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 13 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 13
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGQOS0_RQOS_MAP_LEVEL2=%u", QDYN.rqos_map_level2[13]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 13 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 13
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGQOS0_RQOS_MAP_REGION0=%u", QDYN.rqos_map_region0[13]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 13 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 13
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGQOS0_RQOS_MAP_REGION1=%u", QDYN.rqos_map_region1[13]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 13 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 13
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGQOS0_RQOS_MAP_REGION2=%u", QDYN.rqos_map_region2[13]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 13 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 13
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGQOS1_RQOS_MAP_TIMEOUTB=%u", QDYN.rqos_map_timeoutb[13]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 13 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 13
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGQOS1_RQOS_MAP_TIMEOUTR=%u", QDYN.rqos_map_timeoutr[13]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 13 */
#if defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 13
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGWQOS0_WQOS_MAP_LEVEL1=%u", QDYN.wqos_map_level1[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGWQOS0_WQOS_MAP_LEVEL2=%u", QDYN.wqos_map_level2[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGWQOS0_WQOS_MAP_REGION0=%u", QDYN.wqos_map_region0[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGWQOS0_WQOS_MAP_REGION1=%u", QDYN.wqos_map_region1[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGWQOS0_WQOS_MAP_REGION2=%u", QDYN.wqos_map_region2[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGWQOS1_WQOS_MAP_TIMEOUT1=%u", QDYN.wqos_map_timeout1[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCFGWQOS1_WQOS_MAP_TIMEOUT2=%u", QDYN.wqos_map_timeout2[13]);
#endif /* UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 13 */
#if defined(DDRCTL_INCL_CHB) && UMCTL2_A_NPORTS > 13
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBLCTRL_TXSACTIVE_EN=%u", DYN.txsactive_en[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBLCTRL_TXSACTIVE_EN_AUX=%s", DYN.txsactive_en[13] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTCTRL_DIS_PREFETCH=%u", DYN.dis_prefetch[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTCTRL_DIS_PREFETCH_AUX=%s", DYN.dis_prefetch[13] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTCTRL_CRC_UE_RSP_SEL=%u", DYN.crc_ue_rsp_sel[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTCTRL_DBG_FORCE_PCRD_STEAL_MODE=%u", DYN.dbg_force_pcrd_steal_mode[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTCTRL_DBG_FORCE_PCRD_STEAL_MODE_AUX=%s", DYN.dbg_force_pcrd_steal_mode[13] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTCTRL_DBG_WDC_EN=%u", DYN.dbg_wdc_en[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTCTRL_DBG_WDC_EN_AUX=%s", DYN.dbg_wdc_en[13] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTCTRL_CBUSY_SELECT=%u", STATIC.cbusy_select[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTCTRL_CBUSY_SELECT_AUX=%s", STATIC.cbusy_select[13] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTCTRL_DBG_DIS_WRPTL_RMW_BE_EVAL=%u", STATIC.dbg_dis_wrptl_rmw_be_eval[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTCTRL_DBG_DIS_WRPTL_RMW_BE_EVAL_AUX=%s", STATIC.dbg_dis_wrptl_rmw_be_eval[13] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBPRCTMR_PRC_EXP_CNT=%u", STATIC.prc_exp_cnt[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBPRCTMR_EXP_CNT_DIV=%u", STATIC.exp_cnt_div[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBPROTQCTL_RPQ_LPR_MIN=%u", STATIC.rpq_lpr_min[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBPROTQCTL_RPQ_HPR_MIN=%u", STATIC.rpq_hpr_min[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBRQOS0_CHB_RQOS_MAP_LEVEL1=%u", QDYN.chb_rqos_map_level1[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBRQOS0_CHB_RQOS_MAP_LEVEL2=%u", QDYN.chb_rqos_map_level2[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBRQOS0_CHB_RQOS_MAP_REGION0=%u", QDYN.chb_rqos_map_region0[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBRQOS0_CHB_RQOS_MAP_REGION1=%u", QDYN.chb_rqos_map_region1[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBRQOS0_CHB_RQOS_MAP_REGION2=%u", QDYN.chb_rqos_map_region2[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBRQOS1_VPR_UNCRD_TIMEOUT=%u", QDYN.vpr_uncrd_timeout[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBRQOS1_VPR_CRD_TIMEOUT=%u", QDYN.vpr_crd_timeout[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBWQOS0_CHB_WQOS_MAP_LEVEL1=%u", QDYN.chb_wqos_map_level1[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBWQOS0_CHB_WQOS_MAP_LEVEL2=%u", QDYN.chb_wqos_map_level2[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBWQOS0_CHB_WQOS_MAP_REGION0=%u", QDYN.chb_wqos_map_region0[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBWQOS0_CHB_WQOS_MAP_REGION1=%u", QDYN.chb_wqos_map_region1[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBWQOS0_CHB_WQOS_MAP_REGION2=%u", QDYN.chb_wqos_map_region2[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBWQOS1_VPW_UNCRD_TIMEOUT=%u", QDYN.vpw_uncrd_timeout[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBWQOS1_VPW_CRD_TIMEOUT=%u", QDYN.vpw_crd_timeout[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBCBUSYH_CAM_BUSY_THRESHOLD_HPR=%u", STATIC.cam_busy_threshold_hpr[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBCBUSYH_CAM_FREE_THRESHOLD_HPR=%u", STATIC.cam_free_threshold_hpr[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBCBUSYH_CAM_MIDDLE_THRESHOLD_HPR=%u", STATIC.cam_middle_threshold_hpr[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBCBUSYL_CAM_BUSY_THRESHOLD_LPR=%u", STATIC.cam_busy_threshold_lpr[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBCBUSYL_CAM_FREE_THRESHOLD_LPR=%u", STATIC.cam_free_threshold_lpr[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBCBUSYL_CAM_MIDDLE_THRESHOLD_LPR=%u", STATIC.cam_middle_threshold_lpr[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBCBUSYW_CAM_BUSY_THRESHOLD_WR=%u", STATIC.cam_busy_threshold_wr[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBCBUSYW_CAM_FREE_THRESHOLD_WR=%u", STATIC.cam_free_threshold_wr[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBCBUSYW_CAM_MIDDLE_THRESHOLD_WR=%u", STATIC.cam_middle_threshold_wr[13]);
#endif /* DDRCTL_INCL_CHB && UMCTL2_A_NPORTS > 13 */
#if defined(DDRCTL_CHB_TZ_EN) && UMCTL2_A_NPORTS > 13
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZACT_TZ_INT_ENABLE=%u", DYN.tz_int_enable[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZACT_TZ_INT_ENABLE_AUX=%s", DYN.tz_int_enable[13] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZACT_TZ_RESPERR_ENABLE=%u", DYN.tz_resperr_enable[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZACT_TZ_RESPERR_ENABLE_AUX=%s", DYN.tz_resperr_enable[13] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZINTCLR_TZ_INT_CLEAR=%u", DYN.tz_int_clear[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZINTCLR_TZ_INT_CLEAR_AUX=%s", DYN.tz_int_clear[13] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZCTRL_TZ_SEC_INV_EN=%u", STATIC.tz_sec_inv_en[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZCTRL_TZ_SEC_INV_EN_AUX=%s", STATIC.tz_sec_inv_en[13] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR0_TZ_REG_SP=%u", STATIC.tz_reg_sp[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRSETL1_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRSETH1_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR1_TZ_REGION_EN=%u", STATIC.tz_region_en[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR1_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[13][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR1_TZ_REGION_SIZE=%u", STATIC.tz_region_size[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR1_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR1_TZ_REG_SP=%u", STATIC.tz_reg_sp[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRSETL2_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[13][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRSETH2_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[13][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR2_TZ_REGION_EN=%u", STATIC.tz_region_en[13][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR2_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[13][2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR2_TZ_REGION_SIZE=%u", STATIC.tz_region_size[13][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR2_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[13][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR2_TZ_REG_SP=%u", STATIC.tz_reg_sp[13][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRSETL3_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[13][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRSETH3_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[13][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR3_TZ_REGION_EN=%u", STATIC.tz_region_en[13][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR3_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[13][3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR3_TZ_REGION_SIZE=%u", STATIC.tz_region_size[13][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR3_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[13][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR3_TZ_REG_SP=%u", STATIC.tz_reg_sp[13][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRSETL4_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[13][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRSETH4_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[13][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR4_TZ_REGION_EN=%u", STATIC.tz_region_en[13][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR4_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[13][4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR4_TZ_REGION_SIZE=%u", STATIC.tz_region_size[13][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR4_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[13][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR4_TZ_REG_SP=%u", STATIC.tz_reg_sp[13][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRSETL5_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[13][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRSETH5_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[13][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR5_TZ_REGION_EN=%u", STATIC.tz_region_en[13][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR5_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[13][5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR5_TZ_REGION_SIZE=%u", STATIC.tz_region_size[13][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR5_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[13][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR5_TZ_REG_SP=%u", STATIC.tz_reg_sp[13][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRSETL6_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[13][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRSETH6_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[13][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR6_TZ_REGION_EN=%u", STATIC.tz_region_en[13][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR6_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[13][6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR6_TZ_REGION_SIZE=%u", STATIC.tz_region_size[13][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR6_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[13][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR6_TZ_REG_SP=%u", STATIC.tz_reg_sp[13][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRSETL7_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[13][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRSETH7_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[13][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR7_TZ_REGION_EN=%u", STATIC.tz_region_en[13][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR7_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[13][7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR7_TZ_REGION_SIZE=%u", STATIC.tz_region_size[13][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR7_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[13][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT13_PCHBTZRATTR7_TZ_REG_SP=%u", STATIC.tz_reg_sp[13][7]);
#endif /* DDRCTL_CHB_TZ_EN && UMCTL2_A_NPORTS > 13 */
#if defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 14
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGR_RD_PORT_PRIORITY=%u", STATIC.rd_port_priority[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGR_READ_REORDER_BYPASS_EN=%u", QDYN.read_reorder_bypass_en[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGR_READ_REORDER_BYPASS_EN_AUX=%s", QDYN.read_reorder_bypass_en[14] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGR_RD_PORT_AGING_EN=%u", STATIC.rd_port_aging_en[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGR_RD_PORT_AGING_EN_AUX=%s", STATIC.rd_port_aging_en[14] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGR_RD_PORT_URGENT_EN=%u", STATIC.rd_port_urgent_en[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGR_RD_PORT_URGENT_EN_AUX=%s", STATIC.rd_port_urgent_en[14] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGR_RD_PORT_PAGEMATCH_EN=%u", STATIC.rd_port_pagematch_en[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGR_RD_PORT_PAGEMATCH_EN_AUX=%s", STATIC.rd_port_pagematch_en[14] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGR_RDWR_ORDERED_EN=%u", QDYN.rdwr_ordered_en[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGR_RDWR_ORDERED_EN_AUX=%s", QDYN.rdwr_ordered_en[14] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGR_RRB_LOCK_THRESHOLD=%u", STATIC.rrb_lock_threshold[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGW_WR_PORT_PRIORITY=%u", STATIC.wr_port_priority[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGW_WR_PORT_AGING_EN=%u", STATIC.wr_port_aging_en[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGW_WR_PORT_AGING_EN_AUX=%s", STATIC.wr_port_aging_en[14] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGW_WR_PORT_URGENT_EN=%u", STATIC.wr_port_urgent_en[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGW_WR_PORT_URGENT_EN_AUX=%s", STATIC.wr_port_urgent_en[14] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGW_WR_PORT_PAGEMATCH_EN=%u", STATIC.wr_port_pagematch_en[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGW_WR_PORT_PAGEMATCH_EN_AUX=%s", STATIC.wr_port_pagematch_en[14] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGW_SNF_MODE=%u", STATIC.snf_mode[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGW_SNF_MODE_AUX=%s", STATIC.snf_mode[14] ? "y" : "n");
#endif /* UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 14 */
#if defined(UMCTL2_PORT_CH0_0) && defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 14
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGIDMASKCH0_ID_MASK=%u", QDYN.id_mask[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGIDVALUECH0_ID_VALUE=%u", QDYN.id_value[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGIDMASKCH1_ID_MASK=%u", QDYN.id_mask[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGIDVALUECH1_ID_VALUE=%u", QDYN.id_value[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGIDMASKCH2_ID_MASK=%u", QDYN.id_mask[14][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGIDVALUECH2_ID_VALUE=%u", QDYN.id_value[14][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGIDMASKCH3_ID_MASK=%u", QDYN.id_mask[14][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGIDVALUECH3_ID_VALUE=%u", QDYN.id_value[14][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGIDMASKCH4_ID_MASK=%u", QDYN.id_mask[14][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGIDVALUECH4_ID_VALUE=%u", QDYN.id_value[14][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGIDMASKCH5_ID_MASK=%u", QDYN.id_mask[14][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGIDVALUECH5_ID_VALUE=%u", QDYN.id_value[14][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGIDMASKCH6_ID_MASK=%u", QDYN.id_mask[14][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGIDVALUECH6_ID_VALUE=%u", QDYN.id_value[14][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGIDMASKCH7_ID_MASK=%u", QDYN.id_mask[14][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGIDVALUECH7_ID_VALUE=%u", QDYN.id_value[14][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGIDMASKCH8_ID_MASK=%u", QDYN.id_mask[14][8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGIDVALUECH8_ID_VALUE=%u", QDYN.id_value[14][8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGIDMASKCH9_ID_MASK=%u", QDYN.id_mask[14][9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGIDVALUECH9_ID_VALUE=%u", QDYN.id_value[14][9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGIDMASKCH10_ID_MASK=%u", QDYN.id_mask[14][10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGIDVALUECH10_ID_VALUE=%u", QDYN.id_value[14][10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGIDMASKCH11_ID_MASK=%u", QDYN.id_mask[14][11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGIDVALUECH11_ID_VALUE=%u", QDYN.id_value[14][11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGIDMASKCH12_ID_MASK=%u", QDYN.id_mask[14][12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGIDVALUECH12_ID_VALUE=%u", QDYN.id_value[14][12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGIDMASKCH13_ID_MASK=%u", QDYN.id_mask[14][13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGIDVALUECH13_ID_VALUE=%u", QDYN.id_value[14][13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGIDMASKCH14_ID_MASK=%u", QDYN.id_mask[14][14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGIDVALUECH14_ID_VALUE=%u", QDYN.id_value[14][14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGIDMASKCH15_ID_MASK=%u", QDYN.id_mask[14][15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGIDVALUECH15_ID_VALUE=%u", QDYN.id_value[14][15]);
#endif /* UMCTL2_PORT_CH0_0 && UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 14 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 14
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCTRL_PORT_EN=%u", DYN.port_en[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCTRL_PORT_EN_AUX=%s", DYN.port_en[14] ? "y" : "n");
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 14 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 14
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGQOS0_RQOS_MAP_LEVEL1=%u", QDYN.rqos_map_level1[14]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 14 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 14
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGQOS0_RQOS_MAP_LEVEL2=%u", QDYN.rqos_map_level2[14]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 14 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 14
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGQOS0_RQOS_MAP_REGION0=%u", QDYN.rqos_map_region0[14]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 14 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 14
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGQOS0_RQOS_MAP_REGION1=%u", QDYN.rqos_map_region1[14]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 14 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 14
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGQOS0_RQOS_MAP_REGION2=%u", QDYN.rqos_map_region2[14]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 14 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 14
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGQOS1_RQOS_MAP_TIMEOUTB=%u", QDYN.rqos_map_timeoutb[14]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 14 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 14
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGQOS1_RQOS_MAP_TIMEOUTR=%u", QDYN.rqos_map_timeoutr[14]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 14 */
#if defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 14
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGWQOS0_WQOS_MAP_LEVEL1=%u", QDYN.wqos_map_level1[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGWQOS0_WQOS_MAP_LEVEL2=%u", QDYN.wqos_map_level2[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGWQOS0_WQOS_MAP_REGION0=%u", QDYN.wqos_map_region0[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGWQOS0_WQOS_MAP_REGION1=%u", QDYN.wqos_map_region1[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGWQOS0_WQOS_MAP_REGION2=%u", QDYN.wqos_map_region2[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGWQOS1_WQOS_MAP_TIMEOUT1=%u", QDYN.wqos_map_timeout1[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCFGWQOS1_WQOS_MAP_TIMEOUT2=%u", QDYN.wqos_map_timeout2[14]);
#endif /* UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 14 */
#if defined(DDRCTL_INCL_CHB) && UMCTL2_A_NPORTS > 14
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBLCTRL_TXSACTIVE_EN=%u", DYN.txsactive_en[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBLCTRL_TXSACTIVE_EN_AUX=%s", DYN.txsactive_en[14] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTCTRL_DIS_PREFETCH=%u", DYN.dis_prefetch[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTCTRL_DIS_PREFETCH_AUX=%s", DYN.dis_prefetch[14] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTCTRL_CRC_UE_RSP_SEL=%u", DYN.crc_ue_rsp_sel[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTCTRL_DBG_FORCE_PCRD_STEAL_MODE=%u", DYN.dbg_force_pcrd_steal_mode[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTCTRL_DBG_FORCE_PCRD_STEAL_MODE_AUX=%s", DYN.dbg_force_pcrd_steal_mode[14] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTCTRL_DBG_WDC_EN=%u", DYN.dbg_wdc_en[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTCTRL_DBG_WDC_EN_AUX=%s", DYN.dbg_wdc_en[14] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTCTRL_CBUSY_SELECT=%u", STATIC.cbusy_select[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTCTRL_CBUSY_SELECT_AUX=%s", STATIC.cbusy_select[14] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTCTRL_DBG_DIS_WRPTL_RMW_BE_EVAL=%u", STATIC.dbg_dis_wrptl_rmw_be_eval[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTCTRL_DBG_DIS_WRPTL_RMW_BE_EVAL_AUX=%s", STATIC.dbg_dis_wrptl_rmw_be_eval[14] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBPRCTMR_PRC_EXP_CNT=%u", STATIC.prc_exp_cnt[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBPRCTMR_EXP_CNT_DIV=%u", STATIC.exp_cnt_div[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBPROTQCTL_RPQ_LPR_MIN=%u", STATIC.rpq_lpr_min[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBPROTQCTL_RPQ_HPR_MIN=%u", STATIC.rpq_hpr_min[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBRQOS0_CHB_RQOS_MAP_LEVEL1=%u", QDYN.chb_rqos_map_level1[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBRQOS0_CHB_RQOS_MAP_LEVEL2=%u", QDYN.chb_rqos_map_level2[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBRQOS0_CHB_RQOS_MAP_REGION0=%u", QDYN.chb_rqos_map_region0[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBRQOS0_CHB_RQOS_MAP_REGION1=%u", QDYN.chb_rqos_map_region1[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBRQOS0_CHB_RQOS_MAP_REGION2=%u", QDYN.chb_rqos_map_region2[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBRQOS1_VPR_UNCRD_TIMEOUT=%u", QDYN.vpr_uncrd_timeout[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBRQOS1_VPR_CRD_TIMEOUT=%u", QDYN.vpr_crd_timeout[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBWQOS0_CHB_WQOS_MAP_LEVEL1=%u", QDYN.chb_wqos_map_level1[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBWQOS0_CHB_WQOS_MAP_LEVEL2=%u", QDYN.chb_wqos_map_level2[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBWQOS0_CHB_WQOS_MAP_REGION0=%u", QDYN.chb_wqos_map_region0[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBWQOS0_CHB_WQOS_MAP_REGION1=%u", QDYN.chb_wqos_map_region1[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBWQOS0_CHB_WQOS_MAP_REGION2=%u", QDYN.chb_wqos_map_region2[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBWQOS1_VPW_UNCRD_TIMEOUT=%u", QDYN.vpw_uncrd_timeout[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBWQOS1_VPW_CRD_TIMEOUT=%u", QDYN.vpw_crd_timeout[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBCBUSYH_CAM_BUSY_THRESHOLD_HPR=%u", STATIC.cam_busy_threshold_hpr[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBCBUSYH_CAM_FREE_THRESHOLD_HPR=%u", STATIC.cam_free_threshold_hpr[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBCBUSYH_CAM_MIDDLE_THRESHOLD_HPR=%u", STATIC.cam_middle_threshold_hpr[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBCBUSYL_CAM_BUSY_THRESHOLD_LPR=%u", STATIC.cam_busy_threshold_lpr[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBCBUSYL_CAM_FREE_THRESHOLD_LPR=%u", STATIC.cam_free_threshold_lpr[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBCBUSYL_CAM_MIDDLE_THRESHOLD_LPR=%u", STATIC.cam_middle_threshold_lpr[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBCBUSYW_CAM_BUSY_THRESHOLD_WR=%u", STATIC.cam_busy_threshold_wr[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBCBUSYW_CAM_FREE_THRESHOLD_WR=%u", STATIC.cam_free_threshold_wr[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBCBUSYW_CAM_MIDDLE_THRESHOLD_WR=%u", STATIC.cam_middle_threshold_wr[14]);
#endif /* DDRCTL_INCL_CHB && UMCTL2_A_NPORTS > 14 */
#if defined(DDRCTL_CHB_TZ_EN) && UMCTL2_A_NPORTS > 14
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZACT_TZ_INT_ENABLE=%u", DYN.tz_int_enable[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZACT_TZ_INT_ENABLE_AUX=%s", DYN.tz_int_enable[14] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZACT_TZ_RESPERR_ENABLE=%u", DYN.tz_resperr_enable[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZACT_TZ_RESPERR_ENABLE_AUX=%s", DYN.tz_resperr_enable[14] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZINTCLR_TZ_INT_CLEAR=%u", DYN.tz_int_clear[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZINTCLR_TZ_INT_CLEAR_AUX=%s", DYN.tz_int_clear[14] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZCTRL_TZ_SEC_INV_EN=%u", STATIC.tz_sec_inv_en[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZCTRL_TZ_SEC_INV_EN_AUX=%s", STATIC.tz_sec_inv_en[14] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR0_TZ_REG_SP=%u", STATIC.tz_reg_sp[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRSETL1_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRSETH1_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR1_TZ_REGION_EN=%u", STATIC.tz_region_en[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR1_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[14][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR1_TZ_REGION_SIZE=%u", STATIC.tz_region_size[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR1_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR1_TZ_REG_SP=%u", STATIC.tz_reg_sp[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRSETL2_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[14][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRSETH2_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[14][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR2_TZ_REGION_EN=%u", STATIC.tz_region_en[14][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR2_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[14][2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR2_TZ_REGION_SIZE=%u", STATIC.tz_region_size[14][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR2_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[14][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR2_TZ_REG_SP=%u", STATIC.tz_reg_sp[14][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRSETL3_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[14][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRSETH3_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[14][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR3_TZ_REGION_EN=%u", STATIC.tz_region_en[14][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR3_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[14][3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR3_TZ_REGION_SIZE=%u", STATIC.tz_region_size[14][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR3_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[14][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR3_TZ_REG_SP=%u", STATIC.tz_reg_sp[14][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRSETL4_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[14][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRSETH4_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[14][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR4_TZ_REGION_EN=%u", STATIC.tz_region_en[14][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR4_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[14][4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR4_TZ_REGION_SIZE=%u", STATIC.tz_region_size[14][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR4_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[14][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR4_TZ_REG_SP=%u", STATIC.tz_reg_sp[14][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRSETL5_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[14][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRSETH5_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[14][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR5_TZ_REGION_EN=%u", STATIC.tz_region_en[14][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR5_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[14][5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR5_TZ_REGION_SIZE=%u", STATIC.tz_region_size[14][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR5_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[14][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR5_TZ_REG_SP=%u", STATIC.tz_reg_sp[14][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRSETL6_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[14][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRSETH6_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[14][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR6_TZ_REGION_EN=%u", STATIC.tz_region_en[14][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR6_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[14][6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR6_TZ_REGION_SIZE=%u", STATIC.tz_region_size[14][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR6_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[14][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR6_TZ_REG_SP=%u", STATIC.tz_reg_sp[14][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRSETL7_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[14][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRSETH7_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[14][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR7_TZ_REGION_EN=%u", STATIC.tz_region_en[14][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR7_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[14][7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR7_TZ_REGION_SIZE=%u", STATIC.tz_region_size[14][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR7_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[14][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT14_PCHBTZRATTR7_TZ_REG_SP=%u", STATIC.tz_reg_sp[14][7]);
#endif /* DDRCTL_CHB_TZ_EN && UMCTL2_A_NPORTS > 14 */
#if defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 15
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGR_RD_PORT_PRIORITY=%u", STATIC.rd_port_priority[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGR_READ_REORDER_BYPASS_EN=%u", QDYN.read_reorder_bypass_en[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGR_READ_REORDER_BYPASS_EN_AUX=%s", QDYN.read_reorder_bypass_en[15] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGR_RD_PORT_AGING_EN=%u", STATIC.rd_port_aging_en[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGR_RD_PORT_AGING_EN_AUX=%s", STATIC.rd_port_aging_en[15] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGR_RD_PORT_URGENT_EN=%u", STATIC.rd_port_urgent_en[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGR_RD_PORT_URGENT_EN_AUX=%s", STATIC.rd_port_urgent_en[15] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGR_RD_PORT_PAGEMATCH_EN=%u", STATIC.rd_port_pagematch_en[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGR_RD_PORT_PAGEMATCH_EN_AUX=%s", STATIC.rd_port_pagematch_en[15] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGR_RDWR_ORDERED_EN=%u", QDYN.rdwr_ordered_en[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGR_RDWR_ORDERED_EN_AUX=%s", QDYN.rdwr_ordered_en[15] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGR_RRB_LOCK_THRESHOLD=%u", STATIC.rrb_lock_threshold[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGW_WR_PORT_PRIORITY=%u", STATIC.wr_port_priority[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGW_WR_PORT_AGING_EN=%u", STATIC.wr_port_aging_en[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGW_WR_PORT_AGING_EN_AUX=%s", STATIC.wr_port_aging_en[15] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGW_WR_PORT_URGENT_EN=%u", STATIC.wr_port_urgent_en[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGW_WR_PORT_URGENT_EN_AUX=%s", STATIC.wr_port_urgent_en[15] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGW_WR_PORT_PAGEMATCH_EN=%u", STATIC.wr_port_pagematch_en[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGW_WR_PORT_PAGEMATCH_EN_AUX=%s", STATIC.wr_port_pagematch_en[15] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGW_SNF_MODE=%u", STATIC.snf_mode[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGW_SNF_MODE_AUX=%s", STATIC.snf_mode[15] ? "y" : "n");
#endif /* UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 15 */
#if defined(UMCTL2_PORT_CH0_0) && defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 15
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGIDMASKCH0_ID_MASK=%u", QDYN.id_mask[15][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGIDVALUECH0_ID_VALUE=%u", QDYN.id_value[15][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGIDMASKCH1_ID_MASK=%u", QDYN.id_mask[15][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGIDVALUECH1_ID_VALUE=%u", QDYN.id_value[15][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGIDMASKCH2_ID_MASK=%u", QDYN.id_mask[15][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGIDVALUECH2_ID_VALUE=%u", QDYN.id_value[15][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGIDMASKCH3_ID_MASK=%u", QDYN.id_mask[15][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGIDVALUECH3_ID_VALUE=%u", QDYN.id_value[15][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGIDMASKCH4_ID_MASK=%u", QDYN.id_mask[15][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGIDVALUECH4_ID_VALUE=%u", QDYN.id_value[15][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGIDMASKCH5_ID_MASK=%u", QDYN.id_mask[15][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGIDVALUECH5_ID_VALUE=%u", QDYN.id_value[15][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGIDMASKCH6_ID_MASK=%u", QDYN.id_mask[15][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGIDVALUECH6_ID_VALUE=%u", QDYN.id_value[15][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGIDMASKCH7_ID_MASK=%u", QDYN.id_mask[15][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGIDVALUECH7_ID_VALUE=%u", QDYN.id_value[15][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGIDMASKCH8_ID_MASK=%u", QDYN.id_mask[15][8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGIDVALUECH8_ID_VALUE=%u", QDYN.id_value[15][8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGIDMASKCH9_ID_MASK=%u", QDYN.id_mask[15][9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGIDVALUECH9_ID_VALUE=%u", QDYN.id_value[15][9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGIDMASKCH10_ID_MASK=%u", QDYN.id_mask[15][10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGIDVALUECH10_ID_VALUE=%u", QDYN.id_value[15][10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGIDMASKCH11_ID_MASK=%u", QDYN.id_mask[15][11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGIDVALUECH11_ID_VALUE=%u", QDYN.id_value[15][11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGIDMASKCH12_ID_MASK=%u", QDYN.id_mask[15][12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGIDVALUECH12_ID_VALUE=%u", QDYN.id_value[15][12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGIDMASKCH13_ID_MASK=%u", QDYN.id_mask[15][13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGIDVALUECH13_ID_VALUE=%u", QDYN.id_value[15][13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGIDMASKCH14_ID_MASK=%u", QDYN.id_mask[15][14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGIDVALUECH14_ID_VALUE=%u", QDYN.id_value[15][14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGIDMASKCH15_ID_MASK=%u", QDYN.id_mask[15][15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGIDVALUECH15_ID_VALUE=%u", QDYN.id_value[15][15]);
#endif /* UMCTL2_PORT_CH0_0 && UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 15 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 15
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCTRL_PORT_EN=%u", DYN.port_en[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCTRL_PORT_EN_AUX=%s", DYN.port_en[15] ? "y" : "n");
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 15 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 15
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGQOS0_RQOS_MAP_LEVEL1=%u", QDYN.rqos_map_level1[15]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 15 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 15
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGQOS0_RQOS_MAP_LEVEL2=%u", QDYN.rqos_map_level2[15]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 15 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 15
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGQOS0_RQOS_MAP_REGION0=%u", QDYN.rqos_map_region0[15]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 15 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 15
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGQOS0_RQOS_MAP_REGION1=%u", QDYN.rqos_map_region1[15]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 15 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 15
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGQOS0_RQOS_MAP_REGION2=%u", QDYN.rqos_map_region2[15]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 15 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 15
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGQOS1_RQOS_MAP_TIMEOUTB=%u", QDYN.rqos_map_timeoutb[15]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 15 */
#if defined(UMCTL2_INCL_ARB_OR_CHB) && UMCTL2_A_NPORTS > 15
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGQOS1_RQOS_MAP_TIMEOUTR=%u", QDYN.rqos_map_timeoutr[15]);
#endif /* UMCTL2_INCL_ARB_OR_CHB && UMCTL2_A_NPORTS > 15 */
#if defined(UMCTL2_INCL_ARB) && UMCTL2_A_NPORTS > 15
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGWQOS0_WQOS_MAP_LEVEL1=%u", QDYN.wqos_map_level1[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGWQOS0_WQOS_MAP_LEVEL2=%u", QDYN.wqos_map_level2[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGWQOS0_WQOS_MAP_REGION0=%u", QDYN.wqos_map_region0[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGWQOS0_WQOS_MAP_REGION1=%u", QDYN.wqos_map_region1[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGWQOS0_WQOS_MAP_REGION2=%u", QDYN.wqos_map_region2[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGWQOS1_WQOS_MAP_TIMEOUT1=%u", QDYN.wqos_map_timeout1[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCFGWQOS1_WQOS_MAP_TIMEOUT2=%u", QDYN.wqos_map_timeout2[15]);
#endif /* UMCTL2_INCL_ARB && UMCTL2_A_NPORTS > 15 */
#if defined(DDRCTL_INCL_CHB) && UMCTL2_A_NPORTS > 15
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBLCTRL_TXSACTIVE_EN=%u", DYN.txsactive_en[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBLCTRL_TXSACTIVE_EN_AUX=%s", DYN.txsactive_en[15] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTCTRL_DIS_PREFETCH=%u", DYN.dis_prefetch[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTCTRL_DIS_PREFETCH_AUX=%s", DYN.dis_prefetch[15] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTCTRL_CRC_UE_RSP_SEL=%u", DYN.crc_ue_rsp_sel[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTCTRL_DBG_FORCE_PCRD_STEAL_MODE=%u", DYN.dbg_force_pcrd_steal_mode[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTCTRL_DBG_FORCE_PCRD_STEAL_MODE_AUX=%s", DYN.dbg_force_pcrd_steal_mode[15] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTCTRL_DBG_WDC_EN=%u", DYN.dbg_wdc_en[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTCTRL_DBG_WDC_EN_AUX=%s", DYN.dbg_wdc_en[15] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTCTRL_CBUSY_SELECT=%u", STATIC.cbusy_select[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTCTRL_CBUSY_SELECT_AUX=%s", STATIC.cbusy_select[15] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTCTRL_DBG_DIS_WRPTL_RMW_BE_EVAL=%u", STATIC.dbg_dis_wrptl_rmw_be_eval[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTCTRL_DBG_DIS_WRPTL_RMW_BE_EVAL_AUX=%s", STATIC.dbg_dis_wrptl_rmw_be_eval[15] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBPRCTMR_PRC_EXP_CNT=%u", STATIC.prc_exp_cnt[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBPRCTMR_EXP_CNT_DIV=%u", STATIC.exp_cnt_div[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBPROTQCTL_RPQ_LPR_MIN=%u", STATIC.rpq_lpr_min[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBPROTQCTL_RPQ_HPR_MIN=%u", STATIC.rpq_hpr_min[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBRQOS0_CHB_RQOS_MAP_LEVEL1=%u", QDYN.chb_rqos_map_level1[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBRQOS0_CHB_RQOS_MAP_LEVEL2=%u", QDYN.chb_rqos_map_level2[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBRQOS0_CHB_RQOS_MAP_REGION0=%u", QDYN.chb_rqos_map_region0[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBRQOS0_CHB_RQOS_MAP_REGION1=%u", QDYN.chb_rqos_map_region1[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBRQOS0_CHB_RQOS_MAP_REGION2=%u", QDYN.chb_rqos_map_region2[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBRQOS1_VPR_UNCRD_TIMEOUT=%u", QDYN.vpr_uncrd_timeout[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBRQOS1_VPR_CRD_TIMEOUT=%u", QDYN.vpr_crd_timeout[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBWQOS0_CHB_WQOS_MAP_LEVEL1=%u", QDYN.chb_wqos_map_level1[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBWQOS0_CHB_WQOS_MAP_LEVEL2=%u", QDYN.chb_wqos_map_level2[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBWQOS0_CHB_WQOS_MAP_REGION0=%u", QDYN.chb_wqos_map_region0[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBWQOS0_CHB_WQOS_MAP_REGION1=%u", QDYN.chb_wqos_map_region1[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBWQOS0_CHB_WQOS_MAP_REGION2=%u", QDYN.chb_wqos_map_region2[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBWQOS1_VPW_UNCRD_TIMEOUT=%u", QDYN.vpw_uncrd_timeout[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBWQOS1_VPW_CRD_TIMEOUT=%u", QDYN.vpw_crd_timeout[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBCBUSYH_CAM_BUSY_THRESHOLD_HPR=%u", STATIC.cam_busy_threshold_hpr[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBCBUSYH_CAM_FREE_THRESHOLD_HPR=%u", STATIC.cam_free_threshold_hpr[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBCBUSYH_CAM_MIDDLE_THRESHOLD_HPR=%u", STATIC.cam_middle_threshold_hpr[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBCBUSYL_CAM_BUSY_THRESHOLD_LPR=%u", STATIC.cam_busy_threshold_lpr[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBCBUSYL_CAM_FREE_THRESHOLD_LPR=%u", STATIC.cam_free_threshold_lpr[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBCBUSYL_CAM_MIDDLE_THRESHOLD_LPR=%u", STATIC.cam_middle_threshold_lpr[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBCBUSYW_CAM_BUSY_THRESHOLD_WR=%u", STATIC.cam_busy_threshold_wr[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBCBUSYW_CAM_FREE_THRESHOLD_WR=%u", STATIC.cam_free_threshold_wr[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBCBUSYW_CAM_MIDDLE_THRESHOLD_WR=%u", STATIC.cam_middle_threshold_wr[15]);
#endif /* DDRCTL_INCL_CHB && UMCTL2_A_NPORTS > 15 */
#if defined(DDRCTL_CHB_TZ_EN) && UMCTL2_A_NPORTS > 15
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZACT_TZ_INT_ENABLE=%u", DYN.tz_int_enable[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZACT_TZ_INT_ENABLE_AUX=%s", DYN.tz_int_enable[15] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZACT_TZ_RESPERR_ENABLE=%u", DYN.tz_resperr_enable[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZACT_TZ_RESPERR_ENABLE_AUX=%s", DYN.tz_resperr_enable[15] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZINTCLR_TZ_INT_CLEAR=%u", DYN.tz_int_clear[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZINTCLR_TZ_INT_CLEAR_AUX=%s", DYN.tz_int_clear[15] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZCTRL_TZ_SEC_INV_EN=%u", STATIC.tz_sec_inv_en[15]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZCTRL_TZ_SEC_INV_EN_AUX=%s", STATIC.tz_sec_inv_en[15] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR0_TZ_REG_SP=%u", STATIC.tz_reg_sp[15][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRSETL1_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[15][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRSETH1_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[15][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR1_TZ_REGION_EN=%u", STATIC.tz_region_en[15][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR1_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[15][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR1_TZ_REGION_SIZE=%u", STATIC.tz_region_size[15][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR1_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[15][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR1_TZ_REG_SP=%u", STATIC.tz_reg_sp[15][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRSETL2_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[15][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRSETH2_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[15][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR2_TZ_REGION_EN=%u", STATIC.tz_region_en[15][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR2_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[15][2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR2_TZ_REGION_SIZE=%u", STATIC.tz_region_size[15][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR2_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[15][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR2_TZ_REG_SP=%u", STATIC.tz_reg_sp[15][2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRSETL3_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[15][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRSETH3_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[15][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR3_TZ_REGION_EN=%u", STATIC.tz_region_en[15][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR3_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[15][3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR3_TZ_REGION_SIZE=%u", STATIC.tz_region_size[15][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR3_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[15][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR3_TZ_REG_SP=%u", STATIC.tz_reg_sp[15][3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRSETL4_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[15][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRSETH4_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[15][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR4_TZ_REGION_EN=%u", STATIC.tz_region_en[15][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR4_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[15][4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR4_TZ_REGION_SIZE=%u", STATIC.tz_region_size[15][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR4_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[15][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR4_TZ_REG_SP=%u", STATIC.tz_reg_sp[15][4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRSETL5_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[15][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRSETH5_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[15][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR5_TZ_REGION_EN=%u", STATIC.tz_region_en[15][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR5_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[15][5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR5_TZ_REGION_SIZE=%u", STATIC.tz_region_size[15][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR5_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[15][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR5_TZ_REG_SP=%u", STATIC.tz_reg_sp[15][5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRSETL6_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[15][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRSETH6_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[15][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR6_TZ_REGION_EN=%u", STATIC.tz_region_en[15][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR6_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[15][6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR6_TZ_REGION_SIZE=%u", STATIC.tz_region_size[15][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR6_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[15][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR6_TZ_REG_SP=%u", STATIC.tz_reg_sp[15][6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRSETL7_TZ_BASE_ADDR_LOW=%u", STATIC.tz_base_addr_low[15][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRSETH7_TZ_BASE_ADDR_HIGH=%u", STATIC.tz_base_addr_high[15][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR7_TZ_REGION_EN=%u", STATIC.tz_region_en[15][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR7_TZ_REGION_EN_AUX=%s", STATIC.tz_region_en[15][7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR7_TZ_REGION_SIZE=%u", STATIC.tz_region_size[15][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR7_TZ_SUBREGION_DISABLE=%u", STATIC.tz_subregion_disable[15][7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_ARB_PORT15_PCHBTZRATTR7_TZ_REG_SP=%u", STATIC.tz_reg_sp[15][7]);
#endif /* DDRCTL_CHB_TZ_EN && UMCTL2_A_NPORTS > 15 */
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG0_T_RAS_MIN=%u", QDYN.t_ras_min[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG0_T_RAS_MAX=%u", QDYN.t_ras_max[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG0_T_FAW=%u", QDYN.t_faw[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG0_WR2PRE=%u", QDYN.wr2pre[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG1_T_RC=%u", QDYN.t_rc[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG1_RD2PRE=%u", QDYN.rd2pre[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG1_T_XP=%u", QDYN.t_xp[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG1_T_RCD_WRITE=%u", QDYN.t_rcd_write[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG2_WR2RD=%u", QDYN.wr2rd[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG2_RD2WR=%u", QDYN.rd2wr[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG2_READ_LATENCY=%u", QDYN.read_latency[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG2_WRITE_LATENCY=%u", QDYN.write_latency[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG3_WR2MR=%u", QDYN.wr2mr[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG3_RD2MR=%u", QDYN.rd2mr[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG3_T_MR=%u", QDYN.t_mr[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG4_T_RP=%u", QDYN.t_rp[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG4_T_RRD=%u", QDYN.t_rrd[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG4_T_CCD=%u", QDYN.t_ccd[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG4_T_RCD=%u", QDYN.t_rcd[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG5_T_CKE=%u", QDYN.t_cke[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG5_T_CKESR=%u", QDYN.t_ckesr[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG5_T_CKSRE=%u", QDYN.t_cksre[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG5_T_CKSRX=%u", QDYN.t_cksrx[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG6_T_CKCSX=%u", QDYN.t_ckcsx[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG7_T_CSH=%u", QDYN.t_csh[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG7_T_MRW_L=%u", QDYN.t_mrw_l[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG8_T_XS_X32=%u", QDYN.t_xs_x32[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG8_T_XS_DLL_X32=%u", QDYN.t_xs_dll_x32[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG8_T_XS_ABORT_X32=%u", QDYN.t_xs_abort_x32[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG8_T_XS_FAST_X32=%u", QDYN.t_xs_fast_x32[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG9_WR2RD_S=%u", QDYN.wr2rd_s[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG9_T_RRD_S=%u", QDYN.t_rrd_s[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG9_T_CCD_S=%u", QDYN.t_ccd_s[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG9_DDR4_WR_PREAMBLE=%u", QDYN.ddr4_wr_preamble[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG9_DDR4_WR_PREAMBLE_AUX=%s", QDYN.ddr4_wr_preamble[0][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG10_T_GEAR_HOLD=%u", QDYN.t_gear_hold[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG10_T_GEAR_SETUP=%u", QDYN.t_gear_setup[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG10_T_CMD_GEAR=%u", QDYN.t_cmd_gear[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG10_T_SYNC_GEAR=%u", QDYN.t_sync_gear[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG11_T_CKMPE=%u", QDYN.t_ckmpe[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG11_T_MPX_S=%u", QDYN.t_mpx_s[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG11_T_MPX_LH=%u", QDYN.t_mpx_lh[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG11_POST_MPSM_GAP_X32=%u", QDYN.post_mpsm_gap_x32[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG12_T_MRD_PDA=%u", QDYN.t_mrd_pda[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG12_T_CMDCKE=%u", QDYN.t_cmdcke[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG12_T_WR_MPR=%u", QDYN.t_wr_mpr[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG13_T_PPD=%u", QDYN.t_ppd[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG13_T_CCD_W2=%u", QDYN.t_ccd_w2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG13_T_CCD_MW=%u", QDYN.t_ccd_mw[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG13_ODTLOFF=%u", QDYN.odtloff[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG14_T_XSR=%u", QDYN.t_xsr[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG14_T_OSCO=%u", QDYN.t_osco[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG15_T_STAB_X32=%u", QDYN.t_stab_x32[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG15_EN_HWFFC_T_STAB=%u", QDYN.en_hwffc_t_stab[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG15_EN_HWFFC_T_STAB_AUX=%s", QDYN.en_hwffc_t_stab[0][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG15_EN_DFI_LP_T_STAB=%u", QDYN.en_dfi_lp_t_stab[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG15_EN_DFI_LP_T_STAB_AUX=%s", QDYN.en_dfi_lp_t_stab[0][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG16_T_CCD_DLR=%u", QDYN.t_ccd_dlr[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG16_T_RRD_DLR=%u", QDYN.t_rrd_dlr[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG16_T_FAW_DLR=%u", QDYN.t_faw_dlr[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG16_T_RP_CA_PARITY=%u", QDYN.t_rp_ca_parity[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG17_T_VRCG_DISABLE=%u", QDYN.t_vrcg_disable[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG17_T_VRCG_ENABLE=%u", QDYN.t_vrcg_enable[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG18_T_MPSMX=%u", QDYN.t_mpsmx[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG18_T_PD=%u", QDYN.t_pd[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG20_T_CSL_SREXIT=%u", QDYN.t_csl_srexit[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG20_T_CSH_SREXIT=%u", QDYN.t_csh_srexit[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG20_T_CASRX=%u", QDYN.t_casrx[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG20_T_CPDED=%u", QDYN.t_cpded[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG21_T_MPC_HOLD=%u", QDYN.t_mpc_hold[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG21_T_MPC_SETUP=%u", QDYN.t_mpc_setup[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG21_T_MPC_CS=%u", QDYN.t_mpc_cs[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG21_T_CSL=%u", QDYN.t_csl[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG22_T_RD2WR_DPR=%u", QDYN.t_rd2wr_dpr[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG22_T_RD2WR_DLR=%u", QDYN.t_rd2wr_dlr[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG22_T_WR2RD_DPR=%u", QDYN.t_wr2rd_dpr[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG22_T_WR2RD_DLR=%u", QDYN.t_wr2rd_dlr[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG23_T_PDN=%u", DYN.t_pdn[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG23_T_XSR_DSM_X1024=%u", DYN.t_xsr_dsm_x1024[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG24_MAX_WR_SYNC=%u", QDYN.max_wr_sync[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG24_MAX_RD_SYNC=%u", QDYN.max_rd_sync[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG24_RD2WR_S=%u", QDYN.rd2wr_s[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG24_BANK_ORG=%u", QDYN.bank_org[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG25_RDA2PRE=%u", QDYN.rda2pre[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG25_WRA2PRE=%u", QDYN.wra2pre[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE=%u", QDYN.lpddr4_diff_bank_rwa2pre[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG26_T_CCD_R=%u", QDYN.t_ccd_r[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG26_T_CCD_W=%u", QDYN.t_ccd_w[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG26_T_CCD_R_S=%u", QDYN.t_ccd_r_s[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG26_T_CCD_W_S=%u", QDYN.t_ccd_w_s[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG27_T_MRR2MPC=%u", QDYN.t_mrr2mpc[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG27_T_ECSC=%u", QDYN.t_ecsc[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG28_T_SRX2SRX=%u", QDYN.t_srx2srx[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG28_T_CPDED2SRX=%u", QDYN.t_cpded2srx[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG28_T_CSSR=%u", QDYN.t_cssr[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG29_T_CKACT=%u", QDYN.t_ckact[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG29_T_CKOFF=%u", QDYN.t_ckoff[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG30_MRR2RD=%u", QDYN.mrr2rd[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG30_MRR2WR=%u", QDYN.mrr2wr[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG30_MRR2MRW=%u", QDYN.mrr2mrw[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG31_RFM_RAAIMT=%u", QDYN.rfm_raaimt[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG31_RFM_RAA_THR=%u", QDYN.rfm_raa_thr[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG31_RFM_RAA_REF_DECR=%u", QDYN.rfm_raa_ref_decr[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG32_WS_FS2WCK_SUS=%u", QDYN.ws_fs2wck_sus[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG32_T_WCKSUS=%u", QDYN.t_wcksus[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG32_WS_OFF2WS_FS=%u", QDYN.ws_off2ws_fs[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG33_T_CCD_R_M=%u", QDYN.t_ccd_r_m[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG33_T_CCD_W_M=%u", QDYN.t_ccd_w_m[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG33_T_WR2RD_M=%u", QDYN.t_wr2rd_m[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG34_T_CCD_MW_BLX2=%u", QDYN.t_ccd_mw_blx2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG34_RD2WR_BLX2=%u", QDYN.rd2wr_blx2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG34_WR2RD_BLX2=%u", QDYN.wr2rd_blx2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG34_T_CCD_BLX2=%u", QDYN.t_ccd_blx2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG35_RDA2PRE_BLX2=%u", QDYN.rda2pre_blx2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG35_WRA2PRE_BLX2=%u", QDYN.wra2pre_blx2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG35_RD2PRE_BLX2=%u", QDYN.rd2pre_blx2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG35_WR2PRE_BLX2=%u", QDYN.wr2pre_blx2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG36_RD2WR_S_BLX2=%u", QDYN.rd2wr_s_blx2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG36_WR2RD_S_BLX2=%u", QDYN.wr2rd_s_blx2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG36_T_CCD_S_BLX2=%u", QDYN.t_ccd_s_blx2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG37_MAX_WR_SYNC_BLX2=%u", QDYN.max_wr_sync_blx2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG37_MAX_RD_SYNC_BLX2=%u", QDYN.max_rd_sync_blx2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG37_WR2MR_BLX2=%u", QDYN.wr2mr_blx2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG37_RD2MR_BLX2=%u", QDYN.rd2mr_blx2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG38_WR2RD_DR_BLX2=%u", QDYN.wr2rd_dr_blx2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG38_RD2WR_DR_BLX2=%u", QDYN.rd2wr_dr_blx2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG38_DIFF_RANK_RD_GAP_BLX2=%u", QDYN.diff_rank_rd_gap_blx2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG38_DIFF_RANK_WR_GAP_BLX2=%u", QDYN.diff_rank_wr_gap_blx2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG0_T_RAS_MIN_2=%u", QDYN.t_ras_min_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG0_T_FAW_2=%u", QDYN.t_faw_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG0_WR2PRE_2=%u", QDYN.wr2pre_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG1_T_RC_2=%u", QDYN.t_rc_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG1_RD2PRE_2=%u", QDYN.rd2pre_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG2_WR2RD_2=%u", QDYN.wr2rd_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG2_RD2WR_2=%u", QDYN.rd2wr_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG3_T_MR_2=%u", QDYN.t_mr_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG4_T_RP_2=%u", QDYN.t_rp_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG4_T_RRD_2=%u", QDYN.t_rrd_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG4_T_RCD_2=%u", QDYN.t_rcd_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG8_T_XS_X32_2=%u", QDYN.t_xs_x32_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG8_T_XS_DLL_X32_2=%u", QDYN.t_xs_dll_x32_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG9_WR2RD_S_2=%u", QDYN.wr2rd_s_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG9_T_RRD_S_2=%u", QDYN.t_rrd_s_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG13_T_PPD_2=%u", QDYN.t_ppd_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG13_T_CCD_W2_2=%u", QDYN.t_ccd_w2_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG16_T_CCD_DLR_2=%u", QDYN.t_ccd_dlr_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG16_T_RRD_DLR_2=%u", QDYN.t_rrd_dlr_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG16_T_FAW_DLR_2=%u", QDYN.t_faw_dlr_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG16_T_RP_CA_PARITY_2=%u", QDYN.t_rp_ca_parity_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG22_T_RD2WR_DPR_2=%u", QDYN.t_rd2wr_dpr_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG22_T_RD2WR_DLR_2=%u", QDYN.t_rd2wr_dlr_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG22_T_WR2RD_DPR_2=%u", QDYN.t_wr2rd_dpr_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG22_T_WR2RD_DLR_2=%u", QDYN.t_wr2rd_dlr_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG26_T_CCD_R_2=%u", QDYN.t_ccd_r_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG26_T_CCD_W_2=%u", QDYN.t_ccd_w_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG26_T_CCD_R_S_2=%u", QDYN.t_ccd_r_s_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG26_T_CCD_W_S_2=%u", QDYN.t_ccd_w_s_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG27_T_MRR2MPC_2=%u", QDYN.t_mrr2mpc_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG31_RFM_RAAIMT_2=%u", QDYN.rfm_raaimt_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG31_RFM_RAA_THR_2=%u", QDYN.rfm_raa_thr_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG31_RFM_RAA_REF_DECR_2=%u", QDYN.rfm_raa_ref_decr_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG33_T_CCD_R_M_2=%u", QDYN.t_ccd_r_m_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG33_T_CCD_W_M_2=%u", QDYN.t_ccd_w_m_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET2TMG33_T_WR2RD_M_2=%u", QDYN.t_wr2rd_m_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R0R1=%u", QDYN.t_rd2rd_gap_r0r1[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R1R0=%u", QDYN.t_rd2rd_gap_r1r0[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R0R1=%u", QDYN.t_wr2rd_gap_r0r1[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R1R0=%u", QDYN.t_wr2rd_gap_r1r0[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R0R1=%u", QDYN.t_rd2wr_gap_r0r1[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R1R0=%u", QDYN.t_rd2wr_gap_r1r0[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R0R1=%u", QDYN.t_wr2wr_gap_r0r1[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R1R0=%u", QDYN.t_wr2wr_gap_r1r0[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R0R2=%u", QDYN.t_rd2rd_gap_r0r2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R2R0=%u", QDYN.t_rd2rd_gap_r2r0[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R0R2=%u", QDYN.t_wr2rd_gap_r0r2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R2R0=%u", QDYN.t_wr2rd_gap_r2r0[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R0R2=%u", QDYN.t_rd2wr_gap_r0r2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R2R0=%u", QDYN.t_rd2wr_gap_r2r0[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R0R2=%u", QDYN.t_wr2wr_gap_r0r2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R2R0=%u", QDYN.t_wr2wr_gap_r2r0[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R0R3=%u", QDYN.t_rd2rd_gap_r0r3[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R3R0=%u", QDYN.t_rd2rd_gap_r3r0[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R0R3=%u", QDYN.t_wr2rd_gap_r0r3[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R3R0=%u", QDYN.t_wr2rd_gap_r3r0[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R0R3=%u", QDYN.t_rd2wr_gap_r0r3[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R3R0=%u", QDYN.t_rd2wr_gap_r3r0[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R0R3=%u", QDYN.t_wr2wr_gap_r0r3[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R3R0=%u", QDYN.t_wr2wr_gap_r3r0[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R1R2=%u", QDYN.t_rd2rd_gap_r1r2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R2R1=%u", QDYN.t_rd2rd_gap_r2r1[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R1R2=%u", QDYN.t_wr2rd_gap_r1r2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R2R1=%u", QDYN.t_wr2rd_gap_r2r1[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R1R2=%u", QDYN.t_rd2wr_gap_r1r2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R2R1=%u", QDYN.t_rd2wr_gap_r2r1[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R1R2=%u", QDYN.t_wr2wr_gap_r1r2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R2R1=%u", QDYN.t_wr2wr_gap_r2r1[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R1R3=%u", QDYN.t_rd2rd_gap_r1r3[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R3R1=%u", QDYN.t_rd2rd_gap_r3r1[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R1R3=%u", QDYN.t_wr2rd_gap_r1r3[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R3R1=%u", QDYN.t_wr2rd_gap_r3r1[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R1R3=%u", QDYN.t_rd2wr_gap_r1r3[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R3R1=%u", QDYN.t_rd2wr_gap_r3r1[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R1R3=%u", QDYN.t_wr2wr_gap_r1r3[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R3R1=%u", QDYN.t_wr2wr_gap_r3r1[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R2R3=%u", QDYN.t_rd2rd_gap_r2r3[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R3R2=%u", QDYN.t_rd2rd_gap_r3r2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R2R3=%u", QDYN.t_wr2rd_gap_r2r3[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R3R2=%u", QDYN.t_wr2rd_gap_r3r2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R2R3=%u", QDYN.t_rd2wr_gap_r2r3[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R3R2=%u", QDYN.t_rd2wr_gap_r3r2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R2R3=%u", QDYN.t_wr2wr_gap_r2r3[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R3R2=%u", QDYN.t_wr2wr_gap_r3r2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_MRAMTMG0_T_RAS_MIN_MRAM=%u", QDYN.t_ras_min_mram[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_MRAMTMG0_T_FAW_MRAM=%u", QDYN.t_faw_mram[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_MRAMTMG1_T_RC_MRAM=%u", QDYN.t_rc_mram[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_MRAMTMG2_T_RP_MRAM=%u", QDYN.t_rp_mram[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_MRAMTMG2_T_RRD_MRAM=%u", QDYN.t_rrd_mram[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_MRAMTMG2_T_RCD_MRAM=%u", QDYN.t_rcd_mram[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_MRAMTMG3_T_RRD_S_MRAM=%u", QDYN.t_rrd_s_mram[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_INITMR0_EMR=%u", QDYN.emr[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_INITMR0_MR=%u", QDYN.mr[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_INITMR1_EMR3=%u", QDYN.emr3[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_INITMR1_EMR2=%u", QDYN.emr2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_INITMR2_MR5=%u", QDYN.mr5[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_INITMR2_MR4=%u", QDYN.mr4[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_INITMR3_MR6=%u", QDYN.mr6[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_INITMR3_MR22=%u", QDYN.mr22[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFITMG0_DFI_TPHY_WRLAT=%u", QDYN.dfi_tphy_wrlat[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFITMG0_DFI_TPHY_WRDATA=%u", QDYN.dfi_tphy_wrdata[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFITMG0_DFI_T_RDDATA_EN=%u", QDYN.dfi_t_rddata_en[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFITMG0_DFI_T_CTRL_DELAY=%u", QDYN.dfi_t_ctrl_delay[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFITMG1_DFI_T_DRAM_CLK_ENABLE=%u", QDYN.dfi_t_dram_clk_enable[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFITMG1_DFI_T_DRAM_CLK_DISABLE=%u", QDYN.dfi_t_dram_clk_disable[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFITMG1_DFI_T_WRDATA_DELAY=%u", QDYN.dfi_t_wrdata_delay[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFITMG1_DFI_T_PARIN_LAT=%u", QDYN.dfi_t_parin_lat[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFITMG1_DFI_T_CMD_LAT=%u", QDYN.dfi_t_cmd_lat[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFITMG2_DFI_TPHY_WRCSLAT=%u", QDYN.dfi_tphy_wrcslat[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFITMG2_DFI_TPHY_RDCSLAT=%u", QDYN.dfi_tphy_rdcslat[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFITMG2_DFI_TWCK_DELAY=%u", QDYN.dfi_twck_delay[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFITMG3_DFI_T_GEARDOWN_DELAY=%u", QDYN.dfi_t_geardown_delay[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFITMG4_DFI_TWCK_DIS=%u", QDYN.dfi_twck_dis[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFITMG4_DFI_TWCK_EN_FS=%u", QDYN.dfi_twck_en_fs[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFITMG4_DFI_TWCK_EN_WR=%u", QDYN.dfi_twck_en_wr[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFITMG4_DFI_TWCK_EN_RD=%u", QDYN.dfi_twck_en_rd[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFITMG5_DFI_TWCK_TOGGLE_POST=%u", QDYN.dfi_twck_toggle_post[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFITMG5_DFI_TWCK_TOGGLE_CS=%u", QDYN.dfi_twck_toggle_cs[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFITMG5_DFI_TWCK_TOGGLE=%u", QDYN.dfi_twck_toggle[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFITMG5_DFI_TWCK_FAST_TOGGLE=%u", QDYN.dfi_twck_fast_toggle[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD=%u", QDYN.dfi_twck_toggle_post_rd[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN=%u", QDYN.dfi_twck_toggle_post_rd_en[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN_AUX=%s", QDYN.dfi_twck_toggle_post_rd_en[0][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFITMG7_DFI_T_2N_MODE_DELAY=%u", QDYN.dfi_t_2n_mode_delay[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFITMG7_DFI_T_INIT_START=%u", QDYN.dfi_t_init_start[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFITMG7_DFI_T_INIT_COMPLETE=%u", QDYN.dfi_t_init_complete[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFILPTMG0_DFI_LP_WAKEUP_PD=%u", STATIC.dfi_lp_wakeup_pd);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFILPTMG0_DFI_LP_WAKEUP_SR=%u", STATIC.dfi_lp_wakeup_sr);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFILPTMG0_DFI_LP_WAKEUP_DSM=%u", STATIC.dfi_lp_wakeup_dsm);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFILPTMG0_DFI_LP_WAKEUP_MPSM=%u", STATIC.dfi_lp_wakeup_mpsm);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFILPTMG1_DFI_LP_WAKEUP_DATA=%u", STATIC.dfi_lp_wakeup_data);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFILPTMG1_DFI_TLP_RESP=%u", STATIC.dfi_tlp_resp);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFIUPDTMG0_DFI_T_CTRLUP_MIN=%u", STATIC.dfi_t_ctrlup_min);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFIUPDTMG0_DFI_T_CTRLUP_MAX=%u", STATIC.dfi_t_ctrlup_max);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFIUPDTMG0_DFI_CTRLUP_GAP=%u", STATIC.dfi_ctrlup_gap);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024=%u", STATIC.dfi_t_ctrlupd_interval_max_x1024[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024=%u", STATIC.dfi_t_ctrlupd_interval_min_x1024[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFIMSGTMG0_DFI_T_CTRLMSG_RESP=%u", STATIC.dfi_t_ctrlmsg_resp);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1=%u", DYN.dfi_t_ctrlupd_interval_type1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC=%u", STATIC.ctrlupd_after_dqsosc[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC_AUX=%s", STATIC.ctrlupd_after_dqsosc[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFIUPDTMG2_PPT2_OVERRIDE=%u", STATIC.ppt2_override[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFIUPDTMG2_PPT2_OVERRIDE_AUX=%s", STATIC.ppt2_override[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFIUPDTMG2_PPT2_EN=%u", DYN.ppt2_en[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFIUPDTMG2_PPT2_EN_AUX=%s", DYN.ppt2_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT=%u", DYN.dfi_t_ctrlupd_interval_type1_unit[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8=%u", STATIC.dfi_t_ctrlupd_burst_interval_x8[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG0_T_REFI_X1_X32=%u", DYN.t_refi_x1_x32[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG0_REFRESH_TO_X1_X32=%u", DYN.refresh_to_x1_x32[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG0_REFRESH_MARGIN=%u", DYN.refresh_margin[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL=%u", DYN.refresh_to_x1_sel[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL_AUX=%s", DYN.refresh_to_x1_sel[0][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG0_T_REFI_X1_SEL=%u", DYN.t_refi_x1_sel[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG0_T_REFI_X1_SEL_AUX=%s", DYN.t_refi_x1_sel[0][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG1_T_RFC_MIN=%u", DYN.t_rfc_min[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG1_T_RFC_MIN_AB=%u", DYN.t_rfc_min_ab[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG2_T_RFC_MIN_DLR=%u", DYN.t_rfc_min_dlr[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG2_T_PBR2PBR=%u", DYN.t_pbr2pbr[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG2_T_PBR2ACT=%u", DYN.t_pbr2act[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG3_T_RFCSB=%u", DYN.t_rfcsb[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG3_T_REFSBRD=%u", DYN.t_refsbrd[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG3_REFRESH_TO_AB_X32=%u", DYN.refresh_to_ab_x32[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32=%u", DYN.refresh_timer0_start_value_x32[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32=%u", DYN.refresh_timer1_start_value_x32[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG5_REFRESH_TIMER2_START_VALUE_X32=%u", DYN.refresh_timer2_start_value_x32[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG5_REFRESH_TIMER3_START_VALUE_X32=%u", DYN.refresh_timer3_start_value_x32[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG6_REFRESH_TIMER_LR_OFFSET_X32=%u", STATIC.refresh_timer_lr_offset_x32[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG7_T_RFCSB_DLR=%u", DYN.t_rfcsb_dlr[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG7_T_REFSBRD_DLR=%u", DYN.t_refsbrd_dlr[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG8_T_RFC_MIN_HET=%u", DYN.t_rfc_min_het[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG9_REFAB_HI_SCH_GAP=%u", DYN.refab_hi_sch_gap[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG9_REFSB_HI_SCH_GAP=%u", DYN.refsb_hi_sch_gap[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG10_T_WIN_SIZE_1XTREFI=%u", QDYN.t_win_size_1xtrefi[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG11_T_PBR2PBR_MP=%u", DYN.t_pbr2pbr_mp[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG12_T_RFC_MIN_MP=%u", DYN.t_rfc_min_mp[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG12_T_RFC_MIN_AB_MP=%u", DYN.t_rfc_min_ab_mp[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_ECSSET1TMG0_T_ECS_INT_X1024=%u", QDYN.t_ecs_int_x1024[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_ECSSET1TMG0_T_REFI_ECS_OFFSET_X1_X32=%u", DYN.t_refi_ecs_offset_x1_x32[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFMSET1TMG0_T_RFMPB=%u", QDYN.t_rfmpb[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFMSET1TMG1_T_RFMPB_MP=%u", QDYN.t_rfmpb_mp[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET2TMG0_T_REFI_X1_X32_2=%u", DYN.t_refi_x1_x32_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET2TMG0_REFRESH_TO_X1_X32_2=%u", DYN.refresh_to_x1_x32_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET2TMG0_REFRESH_MARGIN_2=%u", DYN.refresh_margin_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET2TMG1_T_RFC_MIN_2=%u", DYN.t_rfc_min_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET2TMG2_T_RFC_MIN_DLR_2=%u", DYN.t_rfc_min_dlr_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET2TMG3_T_RFCSB_2=%u", DYN.t_rfcsb_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET2TMG3_T_REFSBRD_2=%u", DYN.t_refsbrd_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET2TMG6_REFRESH_TIMER_LR_OFFSET_X32_2=%u", STATIC.refresh_timer_lr_offset_x32_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET2TMG7_T_RFCSB_DLR_2=%u", DYN.t_rfcsb_dlr_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET2TMG7_T_REFSBRD_DLR_2=%u", DYN.t_refsbrd_dlr_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET2TMG9_REFAB_HI_SCH_GAP_2=%u", DYN.refab_hi_sch_gap_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET2TMG9_REFSB_HI_SCH_GAP_2=%u", DYN.refsb_hi_sch_gap_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET2TMG10_T_WIN_SIZE_1XTREFI_2=%u", QDYN.t_win_size_1xtrefi_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_ECSSET2TMG0_T_ECS_INT_X1024_2=%u", QDYN.t_ecs_int_x1024_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_ECSSET2TMG0_T_REFI_ECS_OFFSET_X1_X32_2=%u", DYN.t_refi_ecs_offset_x1_x32_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_ZQSET1TMG0_T_ZQ_LONG_NOP=%u", STATIC.t_zq_long_nop[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_ZQSET1TMG0_T_ZQ_SHORT_NOP=%u", STATIC.t_zq_short_nop[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024=%u", STATIC.t_zq_short_interval_x1024[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_ZQSET1TMG1_T_ZQ_RESET_NOP=%u", STATIC.t_zq_reset_nop[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_ZQSET1TMG2_T_ZQ_STOP=%u", STATIC.t_zq_stop[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_ZQSET2TMG0_T_ZQ_LONG_NOP_2=%u", STATIC.t_zq_long_nop_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_ZQSET2TMG0_T_ZQ_SHORT_NOP_2=%u", STATIC.t_zq_short_nop_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RCDINIT1_CTRL_WORD_1=%u", QDYN.ctrl_word_1[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RCDINIT1_CTRL_WORD_2=%u", QDYN.ctrl_word_2[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RCDINIT2_CTRL_WORD_3=%u", QDYN.ctrl_word_3[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RCDINIT2_CTRL_WORD_4=%u", QDYN.ctrl_word_4[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RCDINIT3_CTRL_WORD_5=%u", QDYN.ctrl_word_5[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RCDINIT3_CTRL_WORD_6=%u", QDYN.ctrl_word_6[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RCDINIT4_CTRL_WORD_7=%u", QDYN.ctrl_word_7[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RCDINIT4_CTRL_WORD_8=%u", QDYN.ctrl_word_8[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_HWFFCEX_RANK1_RANK1_MR1_RTT_NOM=%u", QDYN.rank1_mr1_rtt_nom[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_HWFFCEX_RANK1_RANK1_MR2_RTT_WR=%u", QDYN.rank1_mr2_rtt_wr[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_HWFFCEX_RANK1_RANK1_MR5_RTT_PARK=%u", QDYN.rank1_mr5_rtt_park[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_VALUE=%u", QDYN.rank1_mr6_vref_value[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE=%u", QDYN.rank1_mr6_vref_range[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE_AUX=%s", QDYN.rank1_mr6_vref_range[0][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_HWFFCEX_RANK2_RANK2_MR1_RTT_NOM=%u", QDYN.rank2_mr1_rtt_nom[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_HWFFCEX_RANK2_RANK2_MR2_RTT_WR=%u", QDYN.rank2_mr2_rtt_wr[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_HWFFCEX_RANK2_RANK2_MR5_RTT_PARK=%u", QDYN.rank2_mr5_rtt_park[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_VALUE=%u", QDYN.rank2_mr6_vref_value[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE=%u", QDYN.rank2_mr6_vref_range[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE_AUX=%s", QDYN.rank2_mr6_vref_range[0][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_HWFFCEX_RANK3_RANK3_MR1_RTT_NOM=%u", QDYN.rank3_mr1_rtt_nom[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_HWFFCEX_RANK3_RANK3_MR2_RTT_WR=%u", QDYN.rank3_mr2_rtt_wr[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_HWFFCEX_RANK3_RANK3_MR5_RTT_PARK=%u", QDYN.rank3_mr5_rtt_park[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_VALUE=%u", QDYN.rank3_mr6_vref_value[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE=%u", QDYN.rank3_mr6_vref_range[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE_AUX=%s", QDYN.rank3_mr6_vref_range[0][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DQSOSCCTL0_DQSOSC_ENABLE=%u", DYN.dqsosc_enable[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DQSOSCCTL0_DQSOSC_ENABLE_AUX=%s", DYN.dqsosc_enable[0][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT=%u", DYN.dqsosc_interval_unit[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT_AUX=%s", DYN.dqsosc_interval_unit[0][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DQSOSCCTL0_DQSOSC_INTERVAL=%u", DYN.dqsosc_interval[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DERATEINT_MR4_READ_INTERVAL=%u", QDYN.mr4_read_interval[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DERATEVAL0_DERATED_T_RRD=%u", QDYN.derated_t_rrd[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DERATEVAL0_DERATED_T_RP=%u", QDYN.derated_t_rp[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DERATEVAL0_DERATED_T_RAS_MIN=%u", QDYN.derated_t_ras_min[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DERATEVAL0_DERATED_T_RCD=%u", QDYN.derated_t_rcd[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DERATEVAL1_DERATED_T_RC=%u", QDYN.derated_t_rc[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DERATEVAL1_DERATED_T_RCD_WRITE=%u", QDYN.derated_t_rcd_write[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_HWLPTMG0_HW_LP_IDLE_X32=%u", QDYN.hw_lp_idle_x32[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DVFSCTL0_DVFSQ_ENABLE=%u", STATIC.dvfsq_enable[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DVFSCTL0_DVFSQ_ENABLE_AUX=%s", STATIC.dvfsq_enable[0][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_SCHEDTMG0_PAGECLOSE_TIMER=%u", STATIC.pageclose_timer[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_SCHEDTMG0_RDWR_IDLE_GAP=%u", STATIC.rdwr_idle_gap[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_PERFHPR1_HPR_MAX_STARVE=%u", QDYN.hpr_max_starve[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_PERFHPR1_HPR_XACT_RUN_LENGTH=%u", QDYN.hpr_xact_run_length[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_PERFLPR1_LPR_MAX_STARVE=%u", QDYN.lpr_max_starve[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_PERFLPR1_LPR_XACT_RUN_LENGTH=%u", QDYN.lpr_xact_run_length[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_PERFWR1_W_MAX_STARVE=%u", QDYN.w_max_starve[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_PERFWR1_W_XACT_RUN_LENGTH=%u", QDYN.w_xact_run_length[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_TMGCFG_FREQUENCY_RATIO=%u", QDYN.frequency_ratio[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_TMGCFG_FREQUENCY_RATIO_AUX=%s", QDYN.frequency_ratio[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANKTMG0_DIFF_RANK_RD_GAP=%u", QDYN.diff_rank_rd_gap[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANKTMG0_DIFF_RANK_WR_GAP=%u", QDYN.diff_rank_wr_gap[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANKTMG1_WR2RD_DR=%u", QDYN.wr2rd_dr[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANKTMG1_RD2WR_DR=%u", QDYN.rd2wr_dr[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_PWRTMG_POWERDOWN_TO_X32=%u", QDYN.powerdown_to_x32[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_PWRTMG_SELFREF_TO_X32=%u", QDYN.selfref_to_x32[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_ODTCFG_RD_ODT_DELAY=%u", QDYN.rd_odt_delay[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_ODTCFG_RD_ODT_HOLD=%u", QDYN.rd_odt_hold[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_ODTCFG_WR_ODT_DELAY=%u", QDYN.wr_odt_delay[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_ODTCFG_WR_ODT_HOLD=%u", QDYN.wr_odt_hold[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_CRCPARTMG0_T_WR_CRC_ALERT_PW_MAX=%u", DYN.t_wr_crc_alert_pw_max[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_CRCPARTMG0_T_WR_CRC_ALERT_PW_MIN=%u", DYN.t_wr_crc_alert_pw_min[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_CRCPARTMG1_T_CSALT=%u", QDYN.t_csalt[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RETRYTMG0_CAPAR_RETRY_WINDOW=%u", QDYN.capar_retry_window[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RETRYTMG0_T_WR_CRC_RETRY_WINDOW=%u", QDYN.t_wr_crc_retry_window[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RETRYTMG1_DFI_T_PHY_RDLAT=%u", QDYN.dfi_t_phy_rdlat[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RETRYTMG1_EXTRA_RD_RETRY_WINDOW=%u", QDYN.extra_rd_retry_window[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RETRYTMG1_RETRY_ADD_RD_LAT=%u", QDYN.retry_add_rd_lat[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RETRYTMG1_RETRY_ADD_RD_LAT_EN=%u", QDYN.retry_add_rd_lat_en[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RETRYTMG1_RETRY_ADD_RD_LAT_EN_AUX=%s", QDYN.retry_add_rd_lat_en[0][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DDR4PPRTMG0_T_PGM_X1_X1024=%u", QDYN.t_pgm_x1_x1024[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DDR4PPRTMG0_T_PGM_X1_SEL=%u", QDYN.t_pgm_x1_sel[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DDR4PPRTMG0_T_PGM_X1_SEL_AUX=%s", QDYN.t_pgm_x1_sel[0][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DDR4PPRTMG1_T_PGMPST_X32=%u", QDYN.t_pgmpst_x32[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DDR4PPRTMG1_T_PGM_EXIT=%u", QDYN.t_pgm_exit[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE=%u", QDYN.wr_link_ecc_enable[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE_AUX=%s", QDYN.wr_link_ecc_enable[0][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE=%u", QDYN.rd_link_ecc_enable[0][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE_AUX=%s", QDYN.rd_link_ecc_enable[0][0] ? "y" : "n");
#if DWC_DDRCTL_NUM_CHANNEL > 1
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG0_T_RAS_MIN=%u", QDYN.t_ras_min[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG0_T_RAS_MAX=%u", QDYN.t_ras_max[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG0_T_FAW=%u", QDYN.t_faw[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG0_WR2PRE=%u", QDYN.wr2pre[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG1_T_RC=%u", QDYN.t_rc[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG1_RD2PRE=%u", QDYN.rd2pre[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG1_T_XP=%u", QDYN.t_xp[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG1_T_RCD_WRITE=%u", QDYN.t_rcd_write[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG2_WR2RD=%u", QDYN.wr2rd[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG2_RD2WR=%u", QDYN.rd2wr[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG2_READ_LATENCY=%u", QDYN.read_latency[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG2_WRITE_LATENCY=%u", QDYN.write_latency[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG3_WR2MR=%u", QDYN.wr2mr[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG3_RD2MR=%u", QDYN.rd2mr[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG3_T_MR=%u", QDYN.t_mr[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG4_T_RP=%u", QDYN.t_rp[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG4_T_RRD=%u", QDYN.t_rrd[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG4_T_CCD=%u", QDYN.t_ccd[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG4_T_RCD=%u", QDYN.t_rcd[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG5_T_CKE=%u", QDYN.t_cke[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG5_T_CKESR=%u", QDYN.t_ckesr[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG5_T_CKSRE=%u", QDYN.t_cksre[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG5_T_CKSRX=%u", QDYN.t_cksrx[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG6_T_CKCSX=%u", QDYN.t_ckcsx[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG7_T_CSH=%u", QDYN.t_csh[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG7_T_MRW_L=%u", QDYN.t_mrw_l[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG8_T_XS_X32=%u", QDYN.t_xs_x32[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG8_T_XS_DLL_X32=%u", QDYN.t_xs_dll_x32[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG8_T_XS_ABORT_X32=%u", QDYN.t_xs_abort_x32[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG8_T_XS_FAST_X32=%u", QDYN.t_xs_fast_x32[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG9_WR2RD_S=%u", QDYN.wr2rd_s[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG9_T_RRD_S=%u", QDYN.t_rrd_s[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG9_T_CCD_S=%u", QDYN.t_ccd_s[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG9_DDR4_WR_PREAMBLE=%u", QDYN.ddr4_wr_preamble[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG9_DDR4_WR_PREAMBLE_AUX=%s", QDYN.ddr4_wr_preamble[0][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG10_T_GEAR_HOLD=%u", QDYN.t_gear_hold[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG10_T_GEAR_SETUP=%u", QDYN.t_gear_setup[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG10_T_CMD_GEAR=%u", QDYN.t_cmd_gear[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG10_T_SYNC_GEAR=%u", QDYN.t_sync_gear[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG11_T_CKMPE=%u", QDYN.t_ckmpe[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG11_T_MPX_S=%u", QDYN.t_mpx_s[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG11_T_MPX_LH=%u", QDYN.t_mpx_lh[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG11_POST_MPSM_GAP_X32=%u", QDYN.post_mpsm_gap_x32[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG12_T_MRD_PDA=%u", QDYN.t_mrd_pda[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG12_T_CMDCKE=%u", QDYN.t_cmdcke[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG12_T_WR_MPR=%u", QDYN.t_wr_mpr[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG13_T_PPD=%u", QDYN.t_ppd[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG13_T_CCD_W2=%u", QDYN.t_ccd_w2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG13_T_CCD_MW=%u", QDYN.t_ccd_mw[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG13_ODTLOFF=%u", QDYN.odtloff[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG14_T_XSR=%u", QDYN.t_xsr[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG14_T_OSCO=%u", QDYN.t_osco[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG15_T_STAB_X32=%u", QDYN.t_stab_x32[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG15_EN_HWFFC_T_STAB=%u", QDYN.en_hwffc_t_stab[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG15_EN_HWFFC_T_STAB_AUX=%s", QDYN.en_hwffc_t_stab[0][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG15_EN_DFI_LP_T_STAB=%u", QDYN.en_dfi_lp_t_stab[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG15_EN_DFI_LP_T_STAB_AUX=%s", QDYN.en_dfi_lp_t_stab[0][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG16_T_CCD_DLR=%u", QDYN.t_ccd_dlr[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG16_T_RRD_DLR=%u", QDYN.t_rrd_dlr[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG16_T_FAW_DLR=%u", QDYN.t_faw_dlr[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG16_T_RP_CA_PARITY=%u", QDYN.t_rp_ca_parity[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG17_T_VRCG_DISABLE=%u", QDYN.t_vrcg_disable[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG17_T_VRCG_ENABLE=%u", QDYN.t_vrcg_enable[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG18_T_MPSMX=%u", QDYN.t_mpsmx[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG18_T_PD=%u", QDYN.t_pd[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG20_T_CSL_SREXIT=%u", QDYN.t_csl_srexit[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG20_T_CSH_SREXIT=%u", QDYN.t_csh_srexit[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG20_T_CASRX=%u", QDYN.t_casrx[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG20_T_CPDED=%u", QDYN.t_cpded[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG21_T_MPC_HOLD=%u", QDYN.t_mpc_hold[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG21_T_MPC_SETUP=%u", QDYN.t_mpc_setup[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG21_T_MPC_CS=%u", QDYN.t_mpc_cs[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG21_T_CSL=%u", QDYN.t_csl[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG22_T_RD2WR_DPR=%u", QDYN.t_rd2wr_dpr[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG22_T_RD2WR_DLR=%u", QDYN.t_rd2wr_dlr[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG22_T_WR2RD_DPR=%u", QDYN.t_wr2rd_dpr[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG22_T_WR2RD_DLR=%u", QDYN.t_wr2rd_dlr[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG23_T_PDN=%u", DYN.t_pdn[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG23_T_XSR_DSM_X1024=%u", DYN.t_xsr_dsm_x1024[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG24_MAX_WR_SYNC=%u", QDYN.max_wr_sync[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG24_MAX_RD_SYNC=%u", QDYN.max_rd_sync[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG24_RD2WR_S=%u", QDYN.rd2wr_s[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG24_BANK_ORG=%u", QDYN.bank_org[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG25_RDA2PRE=%u", QDYN.rda2pre[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG25_WRA2PRE=%u", QDYN.wra2pre[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE=%u", QDYN.lpddr4_diff_bank_rwa2pre[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG26_T_CCD_R=%u", QDYN.t_ccd_r[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG26_T_CCD_W=%u", QDYN.t_ccd_w[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG26_T_CCD_R_S=%u", QDYN.t_ccd_r_s[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG26_T_CCD_W_S=%u", QDYN.t_ccd_w_s[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG27_T_MRR2MPC=%u", QDYN.t_mrr2mpc[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG27_T_ECSC=%u", QDYN.t_ecsc[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG28_T_SRX2SRX=%u", QDYN.t_srx2srx[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG28_T_CPDED2SRX=%u", QDYN.t_cpded2srx[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG28_T_CSSR=%u", QDYN.t_cssr[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG29_T_CKACT=%u", QDYN.t_ckact[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG29_T_CKOFF=%u", QDYN.t_ckoff[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG30_MRR2RD=%u", QDYN.mrr2rd[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG30_MRR2WR=%u", QDYN.mrr2wr[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG30_MRR2MRW=%u", QDYN.mrr2mrw[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG31_RFM_RAAIMT=%u", QDYN.rfm_raaimt[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG31_RFM_RAA_THR=%u", QDYN.rfm_raa_thr[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG31_RFM_RAA_REF_DECR=%u", QDYN.rfm_raa_ref_decr[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG32_WS_FS2WCK_SUS=%u", QDYN.ws_fs2wck_sus[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG32_T_WCKSUS=%u", QDYN.t_wcksus[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG32_WS_OFF2WS_FS=%u", QDYN.ws_off2ws_fs[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG33_T_CCD_R_M=%u", QDYN.t_ccd_r_m[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG33_T_CCD_W_M=%u", QDYN.t_ccd_w_m[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG33_T_WR2RD_M=%u", QDYN.t_wr2rd_m[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG34_T_CCD_MW_BLX2=%u", QDYN.t_ccd_mw_blx2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG34_RD2WR_BLX2=%u", QDYN.rd2wr_blx2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG34_WR2RD_BLX2=%u", QDYN.wr2rd_blx2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG34_T_CCD_BLX2=%u", QDYN.t_ccd_blx2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG35_RDA2PRE_BLX2=%u", QDYN.rda2pre_blx2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG35_WRA2PRE_BLX2=%u", QDYN.wra2pre_blx2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG35_RD2PRE_BLX2=%u", QDYN.rd2pre_blx2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG35_WR2PRE_BLX2=%u", QDYN.wr2pre_blx2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG36_RD2WR_S_BLX2=%u", QDYN.rd2wr_s_blx2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG36_WR2RD_S_BLX2=%u", QDYN.wr2rd_s_blx2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG36_T_CCD_S_BLX2=%u", QDYN.t_ccd_s_blx2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG37_MAX_WR_SYNC_BLX2=%u", QDYN.max_wr_sync_blx2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG37_MAX_RD_SYNC_BLX2=%u", QDYN.max_rd_sync_blx2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG37_WR2MR_BLX2=%u", QDYN.wr2mr_blx2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG37_RD2MR_BLX2=%u", QDYN.rd2mr_blx2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG38_WR2RD_DR_BLX2=%u", QDYN.wr2rd_dr_blx2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG38_RD2WR_DR_BLX2=%u", QDYN.rd2wr_dr_blx2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG38_DIFF_RANK_RD_GAP_BLX2=%u", QDYN.diff_rank_rd_gap_blx2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET1TMG38_DIFF_RANK_WR_GAP_BLX2=%u", QDYN.diff_rank_wr_gap_blx2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG0_T_RAS_MIN_2=%u", QDYN.t_ras_min_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG0_T_FAW_2=%u", QDYN.t_faw_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG0_WR2PRE_2=%u", QDYN.wr2pre_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG1_T_RC_2=%u", QDYN.t_rc_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG1_RD2PRE_2=%u", QDYN.rd2pre_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG2_WR2RD_2=%u", QDYN.wr2rd_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG2_RD2WR_2=%u", QDYN.rd2wr_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG3_T_MR_2=%u", QDYN.t_mr_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG4_T_RP_2=%u", QDYN.t_rp_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG4_T_RRD_2=%u", QDYN.t_rrd_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG4_T_RCD_2=%u", QDYN.t_rcd_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG8_T_XS_X32_2=%u", QDYN.t_xs_x32_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG8_T_XS_DLL_X32_2=%u", QDYN.t_xs_dll_x32_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG9_WR2RD_S_2=%u", QDYN.wr2rd_s_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG9_T_RRD_S_2=%u", QDYN.t_rrd_s_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG13_T_PPD_2=%u", QDYN.t_ppd_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG13_T_CCD_W2_2=%u", QDYN.t_ccd_w2_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG16_T_CCD_DLR_2=%u", QDYN.t_ccd_dlr_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG16_T_RRD_DLR_2=%u", QDYN.t_rrd_dlr_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG16_T_FAW_DLR_2=%u", QDYN.t_faw_dlr_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG16_T_RP_CA_PARITY_2=%u", QDYN.t_rp_ca_parity_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG22_T_RD2WR_DPR_2=%u", QDYN.t_rd2wr_dpr_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG22_T_RD2WR_DLR_2=%u", QDYN.t_rd2wr_dlr_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG22_T_WR2RD_DPR_2=%u", QDYN.t_wr2rd_dpr_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG22_T_WR2RD_DLR_2=%u", QDYN.t_wr2rd_dlr_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG26_T_CCD_R_2=%u", QDYN.t_ccd_r_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG26_T_CCD_W_2=%u", QDYN.t_ccd_w_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG26_T_CCD_R_S_2=%u", QDYN.t_ccd_r_s_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG26_T_CCD_W_S_2=%u", QDYN.t_ccd_w_s_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG27_T_MRR2MPC_2=%u", QDYN.t_mrr2mpc_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG31_RFM_RAAIMT_2=%u", QDYN.rfm_raaimt_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG31_RFM_RAA_THR_2=%u", QDYN.rfm_raa_thr_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG31_RFM_RAA_REF_DECR_2=%u", QDYN.rfm_raa_ref_decr_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG33_T_CCD_R_M_2=%u", QDYN.t_ccd_r_m_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG33_T_CCD_W_M_2=%u", QDYN.t_ccd_w_m_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DRAMSET2TMG33_T_WR2RD_M_2=%u", QDYN.t_wr2rd_m_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R0R1=%u", QDYN.t_rd2rd_gap_r0r1[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R1R0=%u", QDYN.t_rd2rd_gap_r1r0[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R0R1=%u", QDYN.t_wr2rd_gap_r0r1[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R1R0=%u", QDYN.t_wr2rd_gap_r1r0[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R0R1=%u", QDYN.t_rd2wr_gap_r0r1[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R1R0=%u", QDYN.t_rd2wr_gap_r1r0[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R0R1=%u", QDYN.t_wr2wr_gap_r0r1[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R1R0=%u", QDYN.t_wr2wr_gap_r1r0[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R0R2=%u", QDYN.t_rd2rd_gap_r0r2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R2R0=%u", QDYN.t_rd2rd_gap_r2r0[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R0R2=%u", QDYN.t_wr2rd_gap_r0r2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R2R0=%u", QDYN.t_wr2rd_gap_r2r0[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R0R2=%u", QDYN.t_rd2wr_gap_r0r2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R2R0=%u", QDYN.t_rd2wr_gap_r2r0[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R0R2=%u", QDYN.t_wr2wr_gap_r0r2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R2R0=%u", QDYN.t_wr2wr_gap_r2r0[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R0R3=%u", QDYN.t_rd2rd_gap_r0r3[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R3R0=%u", QDYN.t_rd2rd_gap_r3r0[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R0R3=%u", QDYN.t_wr2rd_gap_r0r3[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R3R0=%u", QDYN.t_wr2rd_gap_r3r0[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R0R3=%u", QDYN.t_rd2wr_gap_r0r3[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R3R0=%u", QDYN.t_rd2wr_gap_r3r0[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R0R3=%u", QDYN.t_wr2wr_gap_r0r3[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R3R0=%u", QDYN.t_wr2wr_gap_r3r0[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R1R2=%u", QDYN.t_rd2rd_gap_r1r2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R2R1=%u", QDYN.t_rd2rd_gap_r2r1[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R1R2=%u", QDYN.t_wr2rd_gap_r1r2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R2R1=%u", QDYN.t_wr2rd_gap_r2r1[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R1R2=%u", QDYN.t_rd2wr_gap_r1r2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R2R1=%u", QDYN.t_rd2wr_gap_r2r1[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R1R2=%u", QDYN.t_wr2wr_gap_r1r2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R2R1=%u", QDYN.t_wr2wr_gap_r2r1[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R1R3=%u", QDYN.t_rd2rd_gap_r1r3[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R3R1=%u", QDYN.t_rd2rd_gap_r3r1[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R1R3=%u", QDYN.t_wr2rd_gap_r1r3[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R3R1=%u", QDYN.t_wr2rd_gap_r3r1[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R1R3=%u", QDYN.t_rd2wr_gap_r1r3[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R3R1=%u", QDYN.t_rd2wr_gap_r3r1[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R1R3=%u", QDYN.t_wr2wr_gap_r1r3[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R3R1=%u", QDYN.t_wr2wr_gap_r3r1[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R2R3=%u", QDYN.t_rd2rd_gap_r2r3[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R3R2=%u", QDYN.t_rd2rd_gap_r3r2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R2R3=%u", QDYN.t_wr2rd_gap_r2r3[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R3R2=%u", QDYN.t_wr2rd_gap_r3r2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R2R3=%u", QDYN.t_rd2wr_gap_r2r3[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R3R2=%u", QDYN.t_rd2wr_gap_r3r2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R2R3=%u", QDYN.t_wr2wr_gap_r2r3[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R3R2=%u", QDYN.t_wr2wr_gap_r3r2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_MRAMTMG0_T_RAS_MIN_MRAM=%u", QDYN.t_ras_min_mram[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_MRAMTMG0_T_FAW_MRAM=%u", QDYN.t_faw_mram[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_MRAMTMG1_T_RC_MRAM=%u", QDYN.t_rc_mram[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_MRAMTMG2_T_RP_MRAM=%u", QDYN.t_rp_mram[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_MRAMTMG2_T_RRD_MRAM=%u", QDYN.t_rrd_mram[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_MRAMTMG2_T_RCD_MRAM=%u", QDYN.t_rcd_mram[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_MRAMTMG3_T_RRD_S_MRAM=%u", QDYN.t_rrd_s_mram[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_INITMR0_EMR=%u", QDYN.emr[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_INITMR0_MR=%u", QDYN.mr[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_INITMR1_EMR3=%u", QDYN.emr3[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_INITMR1_EMR2=%u", QDYN.emr2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_INITMR2_MR5=%u", QDYN.mr5[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_INITMR2_MR4=%u", QDYN.mr4[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_INITMR3_MR6=%u", QDYN.mr6[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_INITMR3_MR22=%u", QDYN.mr22[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DFITMG0_DFI_TPHY_WRLAT=%u", QDYN.dfi_tphy_wrlat[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DFITMG0_DFI_TPHY_WRDATA=%u", QDYN.dfi_tphy_wrdata[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DFITMG0_DFI_T_RDDATA_EN=%u", QDYN.dfi_t_rddata_en[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DFITMG0_DFI_T_CTRL_DELAY=%u", QDYN.dfi_t_ctrl_delay[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DFITMG1_DFI_T_DRAM_CLK_ENABLE=%u", QDYN.dfi_t_dram_clk_enable[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DFITMG1_DFI_T_DRAM_CLK_DISABLE=%u", QDYN.dfi_t_dram_clk_disable[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DFITMG1_DFI_T_WRDATA_DELAY=%u", QDYN.dfi_t_wrdata_delay[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DFITMG1_DFI_T_PARIN_LAT=%u", QDYN.dfi_t_parin_lat[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DFITMG1_DFI_T_CMD_LAT=%u", QDYN.dfi_t_cmd_lat[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DFITMG2_DFI_TPHY_WRCSLAT=%u", QDYN.dfi_tphy_wrcslat[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DFITMG2_DFI_TPHY_RDCSLAT=%u", QDYN.dfi_tphy_rdcslat[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DFITMG2_DFI_TWCK_DELAY=%u", QDYN.dfi_twck_delay[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DFITMG3_DFI_T_GEARDOWN_DELAY=%u", QDYN.dfi_t_geardown_delay[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DFITMG4_DFI_TWCK_DIS=%u", QDYN.dfi_twck_dis[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DFITMG4_DFI_TWCK_EN_FS=%u", QDYN.dfi_twck_en_fs[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DFITMG4_DFI_TWCK_EN_WR=%u", QDYN.dfi_twck_en_wr[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DFITMG4_DFI_TWCK_EN_RD=%u", QDYN.dfi_twck_en_rd[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DFITMG5_DFI_TWCK_TOGGLE_POST=%u", QDYN.dfi_twck_toggle_post[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DFITMG5_DFI_TWCK_TOGGLE_CS=%u", QDYN.dfi_twck_toggle_cs[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DFITMG5_DFI_TWCK_TOGGLE=%u", QDYN.dfi_twck_toggle[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DFITMG5_DFI_TWCK_FAST_TOGGLE=%u", QDYN.dfi_twck_fast_toggle[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD=%u", QDYN.dfi_twck_toggle_post_rd[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN=%u", QDYN.dfi_twck_toggle_post_rd_en[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN_AUX=%s", QDYN.dfi_twck_toggle_post_rd_en[0][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DFITMG7_DFI_T_2N_MODE_DELAY=%u", QDYN.dfi_t_2n_mode_delay[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DFITMG7_DFI_T_INIT_START=%u", QDYN.dfi_t_init_start[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DFITMG7_DFI_T_INIT_COMPLETE=%u", QDYN.dfi_t_init_complete[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024=%u", STATIC.dfi_t_ctrlupd_interval_max_x1024[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024=%u", STATIC.dfi_t_ctrlupd_interval_min_x1024[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8=%u", STATIC.dfi_t_ctrlupd_burst_interval_x8[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET1TMG0_T_REFI_X1_X32=%u", DYN.t_refi_x1_x32[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET1TMG0_REFRESH_TO_X1_X32=%u", DYN.refresh_to_x1_x32[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET1TMG0_REFRESH_MARGIN=%u", DYN.refresh_margin[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET1TMG0_REFRESH_TO_X1_SEL=%u", DYN.refresh_to_x1_sel[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET1TMG0_REFRESH_TO_X1_SEL_AUX=%s", DYN.refresh_to_x1_sel[0][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET1TMG0_T_REFI_X1_SEL=%u", DYN.t_refi_x1_sel[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET1TMG0_T_REFI_X1_SEL_AUX=%s", DYN.t_refi_x1_sel[0][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET1TMG1_T_RFC_MIN=%u", DYN.t_rfc_min[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET1TMG1_T_RFC_MIN_AB=%u", DYN.t_rfc_min_ab[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET1TMG2_T_RFC_MIN_DLR=%u", DYN.t_rfc_min_dlr[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET1TMG2_T_PBR2PBR=%u", DYN.t_pbr2pbr[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET1TMG2_T_PBR2ACT=%u", DYN.t_pbr2act[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET1TMG3_T_RFCSB=%u", DYN.t_rfcsb[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET1TMG3_T_REFSBRD=%u", DYN.t_refsbrd[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET1TMG3_REFRESH_TO_AB_X32=%u", DYN.refresh_to_ab_x32[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32=%u", DYN.refresh_timer0_start_value_x32[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32=%u", DYN.refresh_timer1_start_value_x32[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET1TMG5_REFRESH_TIMER2_START_VALUE_X32=%u", DYN.refresh_timer2_start_value_x32[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET1TMG5_REFRESH_TIMER3_START_VALUE_X32=%u", DYN.refresh_timer3_start_value_x32[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET1TMG6_REFRESH_TIMER_LR_OFFSET_X32=%u", STATIC.refresh_timer_lr_offset_x32[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET1TMG7_T_RFCSB_DLR=%u", DYN.t_rfcsb_dlr[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET1TMG7_T_REFSBRD_DLR=%u", DYN.t_refsbrd_dlr[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET1TMG8_T_RFC_MIN_HET=%u", DYN.t_rfc_min_het[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET1TMG9_REFAB_HI_SCH_GAP=%u", DYN.refab_hi_sch_gap[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET1TMG9_REFSB_HI_SCH_GAP=%u", DYN.refsb_hi_sch_gap[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET1TMG10_T_WIN_SIZE_1XTREFI=%u", QDYN.t_win_size_1xtrefi[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET1TMG11_T_PBR2PBR_MP=%u", DYN.t_pbr2pbr_mp[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET1TMG12_T_RFC_MIN_MP=%u", DYN.t_rfc_min_mp[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET1TMG12_T_RFC_MIN_AB_MP=%u", DYN.t_rfc_min_ab_mp[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_ECSSET1TMG0_T_ECS_INT_X1024=%u", QDYN.t_ecs_int_x1024[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_ECSSET1TMG0_T_REFI_ECS_OFFSET_X1_X32=%u", DYN.t_refi_ecs_offset_x1_x32[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFMSET1TMG0_T_RFMPB=%u", QDYN.t_rfmpb[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFMSET1TMG1_T_RFMPB_MP=%u", QDYN.t_rfmpb_mp[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET2TMG0_T_REFI_X1_X32_2=%u", DYN.t_refi_x1_x32_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET2TMG0_REFRESH_TO_X1_X32_2=%u", DYN.refresh_to_x1_x32_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET2TMG0_REFRESH_MARGIN_2=%u", DYN.refresh_margin_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET2TMG1_T_RFC_MIN_2=%u", DYN.t_rfc_min_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET2TMG2_T_RFC_MIN_DLR_2=%u", DYN.t_rfc_min_dlr_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET2TMG3_T_RFCSB_2=%u", DYN.t_rfcsb_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET2TMG3_T_REFSBRD_2=%u", DYN.t_refsbrd_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET2TMG6_REFRESH_TIMER_LR_OFFSET_X32_2=%u", STATIC.refresh_timer_lr_offset_x32_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET2TMG7_T_RFCSB_DLR_2=%u", DYN.t_rfcsb_dlr_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET2TMG7_T_REFSBRD_DLR_2=%u", DYN.t_refsbrd_dlr_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET2TMG9_REFAB_HI_SCH_GAP_2=%u", DYN.refab_hi_sch_gap_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET2TMG9_REFSB_HI_SCH_GAP_2=%u", DYN.refsb_hi_sch_gap_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RFSHSET2TMG10_T_WIN_SIZE_1XTREFI_2=%u", QDYN.t_win_size_1xtrefi_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_ECSSET2TMG0_T_ECS_INT_X1024_2=%u", QDYN.t_ecs_int_x1024_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_ECSSET2TMG0_T_REFI_ECS_OFFSET_X1_X32_2=%u", DYN.t_refi_ecs_offset_x1_x32_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_ZQSET1TMG0_T_ZQ_LONG_NOP=%u", STATIC.t_zq_long_nop[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_ZQSET1TMG0_T_ZQ_SHORT_NOP=%u", STATIC.t_zq_short_nop[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024=%u", STATIC.t_zq_short_interval_x1024[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_ZQSET1TMG1_T_ZQ_RESET_NOP=%u", STATIC.t_zq_reset_nop[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_ZQSET1TMG2_T_ZQ_STOP=%u", STATIC.t_zq_stop[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_ZQSET2TMG0_T_ZQ_LONG_NOP_2=%u", STATIC.t_zq_long_nop_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_ZQSET2TMG0_T_ZQ_SHORT_NOP_2=%u", STATIC.t_zq_short_nop_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RCDINIT1_CTRL_WORD_1=%u", QDYN.ctrl_word_1[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RCDINIT1_CTRL_WORD_2=%u", QDYN.ctrl_word_2[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RCDINIT2_CTRL_WORD_3=%u", QDYN.ctrl_word_3[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RCDINIT2_CTRL_WORD_4=%u", QDYN.ctrl_word_4[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RCDINIT3_CTRL_WORD_5=%u", QDYN.ctrl_word_5[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RCDINIT3_CTRL_WORD_6=%u", QDYN.ctrl_word_6[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RCDINIT4_CTRL_WORD_7=%u", QDYN.ctrl_word_7[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RCDINIT4_CTRL_WORD_8=%u", QDYN.ctrl_word_8[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_HWFFCEX_RANK1_RANK1_MR1_RTT_NOM=%u", QDYN.rank1_mr1_rtt_nom[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_HWFFCEX_RANK1_RANK1_MR2_RTT_WR=%u", QDYN.rank1_mr2_rtt_wr[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_HWFFCEX_RANK1_RANK1_MR5_RTT_PARK=%u", QDYN.rank1_mr5_rtt_park[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_VALUE=%u", QDYN.rank1_mr6_vref_value[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE=%u", QDYN.rank1_mr6_vref_range[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE_AUX=%s", QDYN.rank1_mr6_vref_range[0][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_HWFFCEX_RANK2_RANK2_MR1_RTT_NOM=%u", QDYN.rank2_mr1_rtt_nom[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_HWFFCEX_RANK2_RANK2_MR2_RTT_WR=%u", QDYN.rank2_mr2_rtt_wr[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_HWFFCEX_RANK2_RANK2_MR5_RTT_PARK=%u", QDYN.rank2_mr5_rtt_park[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_VALUE=%u", QDYN.rank2_mr6_vref_value[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE=%u", QDYN.rank2_mr6_vref_range[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE_AUX=%s", QDYN.rank2_mr6_vref_range[0][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_HWFFCEX_RANK3_RANK3_MR1_RTT_NOM=%u", QDYN.rank3_mr1_rtt_nom[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_HWFFCEX_RANK3_RANK3_MR2_RTT_WR=%u", QDYN.rank3_mr2_rtt_wr[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_HWFFCEX_RANK3_RANK3_MR5_RTT_PARK=%u", QDYN.rank3_mr5_rtt_park[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_VALUE=%u", QDYN.rank3_mr6_vref_value[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE=%u", QDYN.rank3_mr6_vref_range[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE_AUX=%s", QDYN.rank3_mr6_vref_range[0][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DQSOSCCTL0_DQSOSC_ENABLE=%u", DYN.dqsosc_enable[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DQSOSCCTL0_DQSOSC_ENABLE_AUX=%s", DYN.dqsosc_enable[0][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT=%u", DYN.dqsosc_interval_unit[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT_AUX=%s", DYN.dqsosc_interval_unit[0][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DQSOSCCTL0_DQSOSC_INTERVAL=%u", DYN.dqsosc_interval[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DERATEINT_MR4_READ_INTERVAL=%u", QDYN.mr4_read_interval[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DERATEVAL0_DERATED_T_RRD=%u", QDYN.derated_t_rrd[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DERATEVAL0_DERATED_T_RP=%u", QDYN.derated_t_rp[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DERATEVAL0_DERATED_T_RAS_MIN=%u", QDYN.derated_t_ras_min[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DERATEVAL0_DERATED_T_RCD=%u", QDYN.derated_t_rcd[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DERATEVAL1_DERATED_T_RC=%u", QDYN.derated_t_rc[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DERATEVAL1_DERATED_T_RCD_WRITE=%u", QDYN.derated_t_rcd_write[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_HWLPTMG0_HW_LP_IDLE_X32=%u", QDYN.hw_lp_idle_x32[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DVFSCTL0_DVFSQ_ENABLE=%u", STATIC.dvfsq_enable[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DVFSCTL0_DVFSQ_ENABLE_AUX=%s", STATIC.dvfsq_enable[0][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_SCHEDTMG0_PAGECLOSE_TIMER=%u", STATIC.pageclose_timer[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_SCHEDTMG0_RDWR_IDLE_GAP=%u", STATIC.rdwr_idle_gap[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_PERFHPR1_HPR_MAX_STARVE=%u", QDYN.hpr_max_starve[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_PERFHPR1_HPR_XACT_RUN_LENGTH=%u", QDYN.hpr_xact_run_length[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_PERFLPR1_LPR_MAX_STARVE=%u", QDYN.lpr_max_starve[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_PERFLPR1_LPR_XACT_RUN_LENGTH=%u", QDYN.lpr_xact_run_length[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_PERFWR1_W_MAX_STARVE=%u", QDYN.w_max_starve[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_PERFWR1_W_XACT_RUN_LENGTH=%u", QDYN.w_xact_run_length[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANKTMG0_DIFF_RANK_RD_GAP=%u", QDYN.diff_rank_rd_gap[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANKTMG0_DIFF_RANK_WR_GAP=%u", QDYN.diff_rank_wr_gap[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANKTMG1_WR2RD_DR=%u", QDYN.wr2rd_dr[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RANKTMG1_RD2WR_DR=%u", QDYN.rd2wr_dr[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_PWRTMG_POWERDOWN_TO_X32=%u", QDYN.powerdown_to_x32[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_PWRTMG_SELFREF_TO_X32=%u", QDYN.selfref_to_x32[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_ODTCFG_RD_ODT_DELAY=%u", QDYN.rd_odt_delay[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_ODTCFG_RD_ODT_HOLD=%u", QDYN.rd_odt_hold[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_ODTCFG_WR_ODT_DELAY=%u", QDYN.wr_odt_delay[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_ODTCFG_WR_ODT_HOLD=%u", QDYN.wr_odt_hold[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_CRCPARTMG0_T_WR_CRC_ALERT_PW_MAX=%u", DYN.t_wr_crc_alert_pw_max[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_CRCPARTMG0_T_WR_CRC_ALERT_PW_MIN=%u", DYN.t_wr_crc_alert_pw_min[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_CRCPARTMG1_T_CSALT=%u", QDYN.t_csalt[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RETRYTMG0_CAPAR_RETRY_WINDOW=%u", QDYN.capar_retry_window[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RETRYTMG0_T_WR_CRC_RETRY_WINDOW=%u", QDYN.t_wr_crc_retry_window[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RETRYTMG1_DFI_T_PHY_RDLAT=%u", QDYN.dfi_t_phy_rdlat[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RETRYTMG1_EXTRA_RD_RETRY_WINDOW=%u", QDYN.extra_rd_retry_window[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RETRYTMG1_RETRY_ADD_RD_LAT=%u", QDYN.retry_add_rd_lat[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RETRYTMG1_RETRY_ADD_RD_LAT_EN=%u", QDYN.retry_add_rd_lat_en[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_RETRYTMG1_RETRY_ADD_RD_LAT_EN_AUX=%s", QDYN.retry_add_rd_lat_en[0][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DDR4PPRTMG0_T_PGM_X1_X1024=%u", QDYN.t_pgm_x1_x1024[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DDR4PPRTMG0_T_PGM_X1_SEL=%u", QDYN.t_pgm_x1_sel[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DDR4PPRTMG0_T_PGM_X1_SEL_AUX=%s", QDYN.t_pgm_x1_sel[0][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DDR4PPRTMG1_T_PGMPST_X32=%u", QDYN.t_pgmpst_x32[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_DDR4PPRTMG1_T_PGM_EXIT=%u", QDYN.t_pgm_exit[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_LNKECCCTL0_WR_LINK_ECC_ENABLE=%u", QDYN.wr_link_ecc_enable[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_LNKECCCTL0_WR_LINK_ECC_ENABLE_AUX=%s", QDYN.wr_link_ecc_enable[0][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_LNKECCCTL0_RD_LINK_ECC_ENABLE=%u", QDYN.rd_link_ecc_enable[0][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ0_CH1_LNKECCCTL0_RD_LINK_ECC_ENABLE_AUX=%s", QDYN.rd_link_ecc_enable[0][1] ? "y" : "n");
#endif /* DWC_DDRCTL_NUM_CHANNEL > 1 */
#if UMCTL2_FREQUENCY_NUM > 1
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG0_T_RAS_MIN=%u", QDYN.t_ras_min[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG0_T_RAS_MAX=%u", QDYN.t_ras_max[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG0_T_FAW=%u", QDYN.t_faw[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG0_WR2PRE=%u", QDYN.wr2pre[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG1_T_RC=%u", QDYN.t_rc[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG1_RD2PRE=%u", QDYN.rd2pre[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG1_T_XP=%u", QDYN.t_xp[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG1_T_RCD_WRITE=%u", QDYN.t_rcd_write[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG2_WR2RD=%u", QDYN.wr2rd[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG2_RD2WR=%u", QDYN.rd2wr[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG2_READ_LATENCY=%u", QDYN.read_latency[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG2_WRITE_LATENCY=%u", QDYN.write_latency[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG3_WR2MR=%u", QDYN.wr2mr[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG3_RD2MR=%u", QDYN.rd2mr[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG3_T_MR=%u", QDYN.t_mr[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG4_T_RP=%u", QDYN.t_rp[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG4_T_RRD=%u", QDYN.t_rrd[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG4_T_CCD=%u", QDYN.t_ccd[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG4_T_RCD=%u", QDYN.t_rcd[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG5_T_CKE=%u", QDYN.t_cke[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG5_T_CKESR=%u", QDYN.t_ckesr[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG5_T_CKSRE=%u", QDYN.t_cksre[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG5_T_CKSRX=%u", QDYN.t_cksrx[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG6_T_CKCSX=%u", QDYN.t_ckcsx[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG7_T_CSH=%u", QDYN.t_csh[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG7_T_MRW_L=%u", QDYN.t_mrw_l[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG8_T_XS_X32=%u", QDYN.t_xs_x32[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG8_T_XS_DLL_X32=%u", QDYN.t_xs_dll_x32[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG8_T_XS_ABORT_X32=%u", QDYN.t_xs_abort_x32[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG8_T_XS_FAST_X32=%u", QDYN.t_xs_fast_x32[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG9_WR2RD_S=%u", QDYN.wr2rd_s[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG9_T_RRD_S=%u", QDYN.t_rrd_s[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG9_T_CCD_S=%u", QDYN.t_ccd_s[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG9_DDR4_WR_PREAMBLE=%u", QDYN.ddr4_wr_preamble[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG9_DDR4_WR_PREAMBLE_AUX=%s", QDYN.ddr4_wr_preamble[1][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG10_T_GEAR_HOLD=%u", QDYN.t_gear_hold[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG10_T_GEAR_SETUP=%u", QDYN.t_gear_setup[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG10_T_CMD_GEAR=%u", QDYN.t_cmd_gear[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG10_T_SYNC_GEAR=%u", QDYN.t_sync_gear[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG11_T_CKMPE=%u", QDYN.t_ckmpe[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG11_T_MPX_S=%u", QDYN.t_mpx_s[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG11_T_MPX_LH=%u", QDYN.t_mpx_lh[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG11_POST_MPSM_GAP_X32=%u", QDYN.post_mpsm_gap_x32[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG12_T_MRD_PDA=%u", QDYN.t_mrd_pda[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG12_T_CMDCKE=%u", QDYN.t_cmdcke[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG12_T_WR_MPR=%u", QDYN.t_wr_mpr[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG13_T_PPD=%u", QDYN.t_ppd[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG13_T_CCD_W2=%u", QDYN.t_ccd_w2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG13_T_CCD_MW=%u", QDYN.t_ccd_mw[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG13_ODTLOFF=%u", QDYN.odtloff[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG14_T_XSR=%u", QDYN.t_xsr[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG14_T_OSCO=%u", QDYN.t_osco[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG15_T_STAB_X32=%u", QDYN.t_stab_x32[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG15_EN_HWFFC_T_STAB=%u", QDYN.en_hwffc_t_stab[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG15_EN_HWFFC_T_STAB_AUX=%s", QDYN.en_hwffc_t_stab[1][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG15_EN_DFI_LP_T_STAB=%u", QDYN.en_dfi_lp_t_stab[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG15_EN_DFI_LP_T_STAB_AUX=%s", QDYN.en_dfi_lp_t_stab[1][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG16_T_CCD_DLR=%u", QDYN.t_ccd_dlr[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG16_T_RRD_DLR=%u", QDYN.t_rrd_dlr[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG16_T_FAW_DLR=%u", QDYN.t_faw_dlr[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG16_T_RP_CA_PARITY=%u", QDYN.t_rp_ca_parity[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG17_T_VRCG_DISABLE=%u", QDYN.t_vrcg_disable[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG17_T_VRCG_ENABLE=%u", QDYN.t_vrcg_enable[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG18_T_MPSMX=%u", QDYN.t_mpsmx[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG18_T_PD=%u", QDYN.t_pd[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG20_T_CSL_SREXIT=%u", QDYN.t_csl_srexit[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG20_T_CSH_SREXIT=%u", QDYN.t_csh_srexit[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG20_T_CASRX=%u", QDYN.t_casrx[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG20_T_CPDED=%u", QDYN.t_cpded[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG21_T_MPC_HOLD=%u", QDYN.t_mpc_hold[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG21_T_MPC_SETUP=%u", QDYN.t_mpc_setup[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG21_T_MPC_CS=%u", QDYN.t_mpc_cs[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG21_T_CSL=%u", QDYN.t_csl[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG22_T_RD2WR_DPR=%u", QDYN.t_rd2wr_dpr[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG22_T_RD2WR_DLR=%u", QDYN.t_rd2wr_dlr[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG22_T_WR2RD_DPR=%u", QDYN.t_wr2rd_dpr[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG22_T_WR2RD_DLR=%u", QDYN.t_wr2rd_dlr[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG23_T_PDN=%u", DYN.t_pdn[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG23_T_XSR_DSM_X1024=%u", DYN.t_xsr_dsm_x1024[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG24_MAX_WR_SYNC=%u", QDYN.max_wr_sync[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG24_MAX_RD_SYNC=%u", QDYN.max_rd_sync[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG24_RD2WR_S=%u", QDYN.rd2wr_s[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG24_BANK_ORG=%u", QDYN.bank_org[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG25_RDA2PRE=%u", QDYN.rda2pre[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG25_WRA2PRE=%u", QDYN.wra2pre[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE=%u", QDYN.lpddr4_diff_bank_rwa2pre[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG26_T_CCD_R=%u", QDYN.t_ccd_r[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG26_T_CCD_W=%u", QDYN.t_ccd_w[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG26_T_CCD_R_S=%u", QDYN.t_ccd_r_s[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG26_T_CCD_W_S=%u", QDYN.t_ccd_w_s[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG27_T_MRR2MPC=%u", QDYN.t_mrr2mpc[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG27_T_ECSC=%u", QDYN.t_ecsc[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG28_T_SRX2SRX=%u", QDYN.t_srx2srx[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG28_T_CPDED2SRX=%u", QDYN.t_cpded2srx[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG28_T_CSSR=%u", QDYN.t_cssr[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG29_T_CKACT=%u", QDYN.t_ckact[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG29_T_CKOFF=%u", QDYN.t_ckoff[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG30_MRR2RD=%u", QDYN.mrr2rd[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG30_MRR2WR=%u", QDYN.mrr2wr[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG30_MRR2MRW=%u", QDYN.mrr2mrw[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG31_RFM_RAAIMT=%u", QDYN.rfm_raaimt[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG31_RFM_RAA_THR=%u", QDYN.rfm_raa_thr[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG31_RFM_RAA_REF_DECR=%u", QDYN.rfm_raa_ref_decr[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG32_WS_FS2WCK_SUS=%u", QDYN.ws_fs2wck_sus[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG32_T_WCKSUS=%u", QDYN.t_wcksus[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG32_WS_OFF2WS_FS=%u", QDYN.ws_off2ws_fs[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG33_T_CCD_R_M=%u", QDYN.t_ccd_r_m[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG33_T_CCD_W_M=%u", QDYN.t_ccd_w_m[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG33_T_WR2RD_M=%u", QDYN.t_wr2rd_m[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG34_T_CCD_MW_BLX2=%u", QDYN.t_ccd_mw_blx2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG34_RD2WR_BLX2=%u", QDYN.rd2wr_blx2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG34_WR2RD_BLX2=%u", QDYN.wr2rd_blx2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG34_T_CCD_BLX2=%u", QDYN.t_ccd_blx2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG35_RDA2PRE_BLX2=%u", QDYN.rda2pre_blx2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG35_WRA2PRE_BLX2=%u", QDYN.wra2pre_blx2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG35_RD2PRE_BLX2=%u", QDYN.rd2pre_blx2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG35_WR2PRE_BLX2=%u", QDYN.wr2pre_blx2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG36_RD2WR_S_BLX2=%u", QDYN.rd2wr_s_blx2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG36_WR2RD_S_BLX2=%u", QDYN.wr2rd_s_blx2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG36_T_CCD_S_BLX2=%u", QDYN.t_ccd_s_blx2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG37_MAX_WR_SYNC_BLX2=%u", QDYN.max_wr_sync_blx2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG37_MAX_RD_SYNC_BLX2=%u", QDYN.max_rd_sync_blx2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG37_WR2MR_BLX2=%u", QDYN.wr2mr_blx2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG37_RD2MR_BLX2=%u", QDYN.rd2mr_blx2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG38_WR2RD_DR_BLX2=%u", QDYN.wr2rd_dr_blx2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG38_RD2WR_DR_BLX2=%u", QDYN.rd2wr_dr_blx2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG38_DIFF_RANK_RD_GAP_BLX2=%u", QDYN.diff_rank_rd_gap_blx2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG38_DIFF_RANK_WR_GAP_BLX2=%u", QDYN.diff_rank_wr_gap_blx2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG0_T_RAS_MIN_2=%u", QDYN.t_ras_min_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG0_T_FAW_2=%u", QDYN.t_faw_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG0_WR2PRE_2=%u", QDYN.wr2pre_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG1_T_RC_2=%u", QDYN.t_rc_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG1_RD2PRE_2=%u", QDYN.rd2pre_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG2_WR2RD_2=%u", QDYN.wr2rd_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG2_RD2WR_2=%u", QDYN.rd2wr_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG3_T_MR_2=%u", QDYN.t_mr_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG4_T_RP_2=%u", QDYN.t_rp_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG4_T_RRD_2=%u", QDYN.t_rrd_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG4_T_RCD_2=%u", QDYN.t_rcd_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG8_T_XS_X32_2=%u", QDYN.t_xs_x32_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG8_T_XS_DLL_X32_2=%u", QDYN.t_xs_dll_x32_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG9_WR2RD_S_2=%u", QDYN.wr2rd_s_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG9_T_RRD_S_2=%u", QDYN.t_rrd_s_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG13_T_PPD_2=%u", QDYN.t_ppd_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG13_T_CCD_W2_2=%u", QDYN.t_ccd_w2_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG16_T_CCD_DLR_2=%u", QDYN.t_ccd_dlr_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG16_T_RRD_DLR_2=%u", QDYN.t_rrd_dlr_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG16_T_FAW_DLR_2=%u", QDYN.t_faw_dlr_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG16_T_RP_CA_PARITY_2=%u", QDYN.t_rp_ca_parity_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG22_T_RD2WR_DPR_2=%u", QDYN.t_rd2wr_dpr_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG22_T_RD2WR_DLR_2=%u", QDYN.t_rd2wr_dlr_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG22_T_WR2RD_DPR_2=%u", QDYN.t_wr2rd_dpr_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG22_T_WR2RD_DLR_2=%u", QDYN.t_wr2rd_dlr_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG26_T_CCD_R_2=%u", QDYN.t_ccd_r_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG26_T_CCD_W_2=%u", QDYN.t_ccd_w_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG26_T_CCD_R_S_2=%u", QDYN.t_ccd_r_s_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG26_T_CCD_W_S_2=%u", QDYN.t_ccd_w_s_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG27_T_MRR2MPC_2=%u", QDYN.t_mrr2mpc_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG31_RFM_RAAIMT_2=%u", QDYN.rfm_raaimt_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG31_RFM_RAA_THR_2=%u", QDYN.rfm_raa_thr_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG31_RFM_RAA_REF_DECR_2=%u", QDYN.rfm_raa_ref_decr_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG33_T_CCD_R_M_2=%u", QDYN.t_ccd_r_m_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG33_T_CCD_W_M_2=%u", QDYN.t_ccd_w_m_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET2TMG33_T_WR2RD_M_2=%u", QDYN.t_wr2rd_m_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R0R1=%u", QDYN.t_rd2rd_gap_r0r1[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R1R0=%u", QDYN.t_rd2rd_gap_r1r0[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R0R1=%u", QDYN.t_wr2rd_gap_r0r1[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R1R0=%u", QDYN.t_wr2rd_gap_r1r0[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R0R1=%u", QDYN.t_rd2wr_gap_r0r1[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R1R0=%u", QDYN.t_rd2wr_gap_r1r0[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R0R1=%u", QDYN.t_wr2wr_gap_r0r1[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R1R0=%u", QDYN.t_wr2wr_gap_r1r0[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R0R2=%u", QDYN.t_rd2rd_gap_r0r2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R2R0=%u", QDYN.t_rd2rd_gap_r2r0[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R0R2=%u", QDYN.t_wr2rd_gap_r0r2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R2R0=%u", QDYN.t_wr2rd_gap_r2r0[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R0R2=%u", QDYN.t_rd2wr_gap_r0r2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R2R0=%u", QDYN.t_rd2wr_gap_r2r0[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R0R2=%u", QDYN.t_wr2wr_gap_r0r2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R2R0=%u", QDYN.t_wr2wr_gap_r2r0[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R0R3=%u", QDYN.t_rd2rd_gap_r0r3[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R3R0=%u", QDYN.t_rd2rd_gap_r3r0[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R0R3=%u", QDYN.t_wr2rd_gap_r0r3[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R3R0=%u", QDYN.t_wr2rd_gap_r3r0[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R0R3=%u", QDYN.t_rd2wr_gap_r0r3[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R3R0=%u", QDYN.t_rd2wr_gap_r3r0[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R0R3=%u", QDYN.t_wr2wr_gap_r0r3[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R3R0=%u", QDYN.t_wr2wr_gap_r3r0[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R1R2=%u", QDYN.t_rd2rd_gap_r1r2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R2R1=%u", QDYN.t_rd2rd_gap_r2r1[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R1R2=%u", QDYN.t_wr2rd_gap_r1r2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R2R1=%u", QDYN.t_wr2rd_gap_r2r1[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R1R2=%u", QDYN.t_rd2wr_gap_r1r2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R2R1=%u", QDYN.t_rd2wr_gap_r2r1[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R1R2=%u", QDYN.t_wr2wr_gap_r1r2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R2R1=%u", QDYN.t_wr2wr_gap_r2r1[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R1R3=%u", QDYN.t_rd2rd_gap_r1r3[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R3R1=%u", QDYN.t_rd2rd_gap_r3r1[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R1R3=%u", QDYN.t_wr2rd_gap_r1r3[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R3R1=%u", QDYN.t_wr2rd_gap_r3r1[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R1R3=%u", QDYN.t_rd2wr_gap_r1r3[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R3R1=%u", QDYN.t_rd2wr_gap_r3r1[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R1R3=%u", QDYN.t_wr2wr_gap_r1r3[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R3R1=%u", QDYN.t_wr2wr_gap_r3r1[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R2R3=%u", QDYN.t_rd2rd_gap_r2r3[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R3R2=%u", QDYN.t_rd2rd_gap_r3r2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R2R3=%u", QDYN.t_wr2rd_gap_r2r3[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R3R2=%u", QDYN.t_wr2rd_gap_r3r2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R2R3=%u", QDYN.t_rd2wr_gap_r2r3[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R3R2=%u", QDYN.t_rd2wr_gap_r3r2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R2R3=%u", QDYN.t_wr2wr_gap_r2r3[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R3R2=%u", QDYN.t_wr2wr_gap_r3r2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_MRAMTMG0_T_RAS_MIN_MRAM=%u", QDYN.t_ras_min_mram[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_MRAMTMG0_T_FAW_MRAM=%u", QDYN.t_faw_mram[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_MRAMTMG1_T_RC_MRAM=%u", QDYN.t_rc_mram[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_MRAMTMG2_T_RP_MRAM=%u", QDYN.t_rp_mram[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_MRAMTMG2_T_RRD_MRAM=%u", QDYN.t_rrd_mram[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_MRAMTMG2_T_RCD_MRAM=%u", QDYN.t_rcd_mram[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_MRAMTMG3_T_RRD_S_MRAM=%u", QDYN.t_rrd_s_mram[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_INITMR0_EMR=%u", QDYN.emr[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_INITMR0_MR=%u", QDYN.mr[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_INITMR1_EMR3=%u", QDYN.emr3[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_INITMR1_EMR2=%u", QDYN.emr2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_INITMR2_MR5=%u", QDYN.mr5[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_INITMR2_MR4=%u", QDYN.mr4[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_INITMR3_MR6=%u", QDYN.mr6[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_INITMR3_MR22=%u", QDYN.mr22[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFITMG0_DFI_TPHY_WRLAT=%u", QDYN.dfi_tphy_wrlat[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFITMG0_DFI_TPHY_WRDATA=%u", QDYN.dfi_tphy_wrdata[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFITMG0_DFI_T_RDDATA_EN=%u", QDYN.dfi_t_rddata_en[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFITMG0_DFI_T_CTRL_DELAY=%u", QDYN.dfi_t_ctrl_delay[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFITMG1_DFI_T_DRAM_CLK_ENABLE=%u", QDYN.dfi_t_dram_clk_enable[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFITMG1_DFI_T_DRAM_CLK_DISABLE=%u", QDYN.dfi_t_dram_clk_disable[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFITMG1_DFI_T_WRDATA_DELAY=%u", QDYN.dfi_t_wrdata_delay[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFITMG1_DFI_T_PARIN_LAT=%u", QDYN.dfi_t_parin_lat[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFITMG1_DFI_T_CMD_LAT=%u", QDYN.dfi_t_cmd_lat[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFITMG2_DFI_TPHY_WRCSLAT=%u", QDYN.dfi_tphy_wrcslat[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFITMG2_DFI_TPHY_RDCSLAT=%u", QDYN.dfi_tphy_rdcslat[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFITMG2_DFI_TWCK_DELAY=%u", QDYN.dfi_twck_delay[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFITMG3_DFI_T_GEARDOWN_DELAY=%u", QDYN.dfi_t_geardown_delay[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFITMG4_DFI_TWCK_DIS=%u", QDYN.dfi_twck_dis[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFITMG4_DFI_TWCK_EN_FS=%u", QDYN.dfi_twck_en_fs[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFITMG4_DFI_TWCK_EN_WR=%u", QDYN.dfi_twck_en_wr[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFITMG4_DFI_TWCK_EN_RD=%u", QDYN.dfi_twck_en_rd[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFITMG5_DFI_TWCK_TOGGLE_POST=%u", QDYN.dfi_twck_toggle_post[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFITMG5_DFI_TWCK_TOGGLE_CS=%u", QDYN.dfi_twck_toggle_cs[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFITMG5_DFI_TWCK_TOGGLE=%u", QDYN.dfi_twck_toggle[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFITMG5_DFI_TWCK_FAST_TOGGLE=%u", QDYN.dfi_twck_fast_toggle[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD=%u", QDYN.dfi_twck_toggle_post_rd[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN=%u", QDYN.dfi_twck_toggle_post_rd_en[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN_AUX=%s", QDYN.dfi_twck_toggle_post_rd_en[1][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFITMG7_DFI_T_2N_MODE_DELAY=%u", QDYN.dfi_t_2n_mode_delay[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFITMG7_DFI_T_INIT_START=%u", QDYN.dfi_t_init_start[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFITMG7_DFI_T_INIT_COMPLETE=%u", QDYN.dfi_t_init_complete[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024=%u", STATIC.dfi_t_ctrlupd_interval_max_x1024[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024=%u", STATIC.dfi_t_ctrlupd_interval_min_x1024[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1=%u", DYN.dfi_t_ctrlupd_interval_type1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC=%u", STATIC.ctrlupd_after_dqsosc[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC_AUX=%s", STATIC.ctrlupd_after_dqsosc[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFIUPDTMG2_PPT2_OVERRIDE=%u", STATIC.ppt2_override[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFIUPDTMG2_PPT2_OVERRIDE_AUX=%s", STATIC.ppt2_override[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFIUPDTMG2_PPT2_EN=%u", DYN.ppt2_en[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFIUPDTMG2_PPT2_EN_AUX=%s", DYN.ppt2_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT=%u", DYN.dfi_t_ctrlupd_interval_type1_unit[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8=%u", STATIC.dfi_t_ctrlupd_burst_interval_x8[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG0_T_REFI_X1_X32=%u", DYN.t_refi_x1_x32[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG0_REFRESH_TO_X1_X32=%u", DYN.refresh_to_x1_x32[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG0_REFRESH_MARGIN=%u", DYN.refresh_margin[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL=%u", DYN.refresh_to_x1_sel[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL_AUX=%s", DYN.refresh_to_x1_sel[1][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG0_T_REFI_X1_SEL=%u", DYN.t_refi_x1_sel[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG0_T_REFI_X1_SEL_AUX=%s", DYN.t_refi_x1_sel[1][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG1_T_RFC_MIN=%u", DYN.t_rfc_min[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG1_T_RFC_MIN_AB=%u", DYN.t_rfc_min_ab[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG2_T_RFC_MIN_DLR=%u", DYN.t_rfc_min_dlr[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG2_T_PBR2PBR=%u", DYN.t_pbr2pbr[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG2_T_PBR2ACT=%u", DYN.t_pbr2act[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG3_T_RFCSB=%u", DYN.t_rfcsb[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG3_T_REFSBRD=%u", DYN.t_refsbrd[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG3_REFRESH_TO_AB_X32=%u", DYN.refresh_to_ab_x32[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32=%u", DYN.refresh_timer0_start_value_x32[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32=%u", DYN.refresh_timer1_start_value_x32[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG5_REFRESH_TIMER2_START_VALUE_X32=%u", DYN.refresh_timer2_start_value_x32[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG5_REFRESH_TIMER3_START_VALUE_X32=%u", DYN.refresh_timer3_start_value_x32[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG6_REFRESH_TIMER_LR_OFFSET_X32=%u", STATIC.refresh_timer_lr_offset_x32[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG7_T_RFCSB_DLR=%u", DYN.t_rfcsb_dlr[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG7_T_REFSBRD_DLR=%u", DYN.t_refsbrd_dlr[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG8_T_RFC_MIN_HET=%u", DYN.t_rfc_min_het[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG9_REFAB_HI_SCH_GAP=%u", DYN.refab_hi_sch_gap[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG9_REFSB_HI_SCH_GAP=%u", DYN.refsb_hi_sch_gap[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG10_T_WIN_SIZE_1XTREFI=%u", QDYN.t_win_size_1xtrefi[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG11_T_PBR2PBR_MP=%u", DYN.t_pbr2pbr_mp[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG12_T_RFC_MIN_MP=%u", DYN.t_rfc_min_mp[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG12_T_RFC_MIN_AB_MP=%u", DYN.t_rfc_min_ab_mp[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_ECSSET1TMG0_T_ECS_INT_X1024=%u", QDYN.t_ecs_int_x1024[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_ECSSET1TMG0_T_REFI_ECS_OFFSET_X1_X32=%u", DYN.t_refi_ecs_offset_x1_x32[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFMSET1TMG0_T_RFMPB=%u", QDYN.t_rfmpb[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFMSET1TMG1_T_RFMPB_MP=%u", QDYN.t_rfmpb_mp[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET2TMG0_T_REFI_X1_X32_2=%u", DYN.t_refi_x1_x32_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET2TMG0_REFRESH_TO_X1_X32_2=%u", DYN.refresh_to_x1_x32_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET2TMG0_REFRESH_MARGIN_2=%u", DYN.refresh_margin_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET2TMG1_T_RFC_MIN_2=%u", DYN.t_rfc_min_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET2TMG2_T_RFC_MIN_DLR_2=%u", DYN.t_rfc_min_dlr_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET2TMG3_T_RFCSB_2=%u", DYN.t_rfcsb_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET2TMG3_T_REFSBRD_2=%u", DYN.t_refsbrd_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET2TMG6_REFRESH_TIMER_LR_OFFSET_X32_2=%u", STATIC.refresh_timer_lr_offset_x32_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET2TMG7_T_RFCSB_DLR_2=%u", DYN.t_rfcsb_dlr_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET2TMG7_T_REFSBRD_DLR_2=%u", DYN.t_refsbrd_dlr_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET2TMG9_REFAB_HI_SCH_GAP_2=%u", DYN.refab_hi_sch_gap_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET2TMG9_REFSB_HI_SCH_GAP_2=%u", DYN.refsb_hi_sch_gap_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET2TMG10_T_WIN_SIZE_1XTREFI_2=%u", QDYN.t_win_size_1xtrefi_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_ECSSET2TMG0_T_ECS_INT_X1024_2=%u", QDYN.t_ecs_int_x1024_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_ECSSET2TMG0_T_REFI_ECS_OFFSET_X1_X32_2=%u", DYN.t_refi_ecs_offset_x1_x32_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_ZQSET1TMG0_T_ZQ_LONG_NOP=%u", STATIC.t_zq_long_nop[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_ZQSET1TMG0_T_ZQ_SHORT_NOP=%u", STATIC.t_zq_short_nop[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024=%u", STATIC.t_zq_short_interval_x1024[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_ZQSET1TMG1_T_ZQ_RESET_NOP=%u", STATIC.t_zq_reset_nop[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_ZQSET1TMG2_T_ZQ_STOP=%u", STATIC.t_zq_stop[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_ZQSET2TMG0_T_ZQ_LONG_NOP_2=%u", STATIC.t_zq_long_nop_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_ZQSET2TMG0_T_ZQ_SHORT_NOP_2=%u", STATIC.t_zq_short_nop_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RCDINIT1_CTRL_WORD_1=%u", QDYN.ctrl_word_1[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RCDINIT1_CTRL_WORD_2=%u", QDYN.ctrl_word_2[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RCDINIT2_CTRL_WORD_3=%u", QDYN.ctrl_word_3[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RCDINIT2_CTRL_WORD_4=%u", QDYN.ctrl_word_4[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RCDINIT3_CTRL_WORD_5=%u", QDYN.ctrl_word_5[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RCDINIT3_CTRL_WORD_6=%u", QDYN.ctrl_word_6[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RCDINIT4_CTRL_WORD_7=%u", QDYN.ctrl_word_7[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RCDINIT4_CTRL_WORD_8=%u", QDYN.ctrl_word_8[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_HWFFCEX_RANK1_RANK1_MR1_RTT_NOM=%u", QDYN.rank1_mr1_rtt_nom[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_HWFFCEX_RANK1_RANK1_MR2_RTT_WR=%u", QDYN.rank1_mr2_rtt_wr[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_HWFFCEX_RANK1_RANK1_MR5_RTT_PARK=%u", QDYN.rank1_mr5_rtt_park[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_VALUE=%u", QDYN.rank1_mr6_vref_value[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE=%u", QDYN.rank1_mr6_vref_range[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE_AUX=%s", QDYN.rank1_mr6_vref_range[1][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_HWFFCEX_RANK2_RANK2_MR1_RTT_NOM=%u", QDYN.rank2_mr1_rtt_nom[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_HWFFCEX_RANK2_RANK2_MR2_RTT_WR=%u", QDYN.rank2_mr2_rtt_wr[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_HWFFCEX_RANK2_RANK2_MR5_RTT_PARK=%u", QDYN.rank2_mr5_rtt_park[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_VALUE=%u", QDYN.rank2_mr6_vref_value[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE=%u", QDYN.rank2_mr6_vref_range[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE_AUX=%s", QDYN.rank2_mr6_vref_range[1][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_HWFFCEX_RANK3_RANK3_MR1_RTT_NOM=%u", QDYN.rank3_mr1_rtt_nom[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_HWFFCEX_RANK3_RANK3_MR2_RTT_WR=%u", QDYN.rank3_mr2_rtt_wr[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_HWFFCEX_RANK3_RANK3_MR5_RTT_PARK=%u", QDYN.rank3_mr5_rtt_park[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_VALUE=%u", QDYN.rank3_mr6_vref_value[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE=%u", QDYN.rank3_mr6_vref_range[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE_AUX=%s", QDYN.rank3_mr6_vref_range[1][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DQSOSCCTL0_DQSOSC_ENABLE=%u", DYN.dqsosc_enable[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DQSOSCCTL0_DQSOSC_ENABLE_AUX=%s", DYN.dqsosc_enable[1][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT=%u", DYN.dqsosc_interval_unit[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT_AUX=%s", DYN.dqsosc_interval_unit[1][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DQSOSCCTL0_DQSOSC_INTERVAL=%u", DYN.dqsosc_interval[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DERATEINT_MR4_READ_INTERVAL=%u", QDYN.mr4_read_interval[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DERATEVAL0_DERATED_T_RRD=%u", QDYN.derated_t_rrd[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DERATEVAL0_DERATED_T_RP=%u", QDYN.derated_t_rp[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DERATEVAL0_DERATED_T_RAS_MIN=%u", QDYN.derated_t_ras_min[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DERATEVAL0_DERATED_T_RCD=%u", QDYN.derated_t_rcd[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DERATEVAL1_DERATED_T_RC=%u", QDYN.derated_t_rc[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DERATEVAL1_DERATED_T_RCD_WRITE=%u", QDYN.derated_t_rcd_write[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_HWLPTMG0_HW_LP_IDLE_X32=%u", QDYN.hw_lp_idle_x32[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DVFSCTL0_DVFSQ_ENABLE=%u", STATIC.dvfsq_enable[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DVFSCTL0_DVFSQ_ENABLE_AUX=%s", STATIC.dvfsq_enable[1][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_SCHEDTMG0_PAGECLOSE_TIMER=%u", STATIC.pageclose_timer[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_SCHEDTMG0_RDWR_IDLE_GAP=%u", STATIC.rdwr_idle_gap[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_PERFHPR1_HPR_MAX_STARVE=%u", QDYN.hpr_max_starve[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_PERFHPR1_HPR_XACT_RUN_LENGTH=%u", QDYN.hpr_xact_run_length[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_PERFLPR1_LPR_MAX_STARVE=%u", QDYN.lpr_max_starve[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_PERFLPR1_LPR_XACT_RUN_LENGTH=%u", QDYN.lpr_xact_run_length[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_PERFWR1_W_MAX_STARVE=%u", QDYN.w_max_starve[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_PERFWR1_W_XACT_RUN_LENGTH=%u", QDYN.w_xact_run_length[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_TMGCFG_FREQUENCY_RATIO=%u", QDYN.frequency_ratio[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_TMGCFG_FREQUENCY_RATIO_AUX=%s", QDYN.frequency_ratio[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANKTMG0_DIFF_RANK_RD_GAP=%u", QDYN.diff_rank_rd_gap[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANKTMG0_DIFF_RANK_WR_GAP=%u", QDYN.diff_rank_wr_gap[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANKTMG1_WR2RD_DR=%u", QDYN.wr2rd_dr[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANKTMG1_RD2WR_DR=%u", QDYN.rd2wr_dr[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_PWRTMG_POWERDOWN_TO_X32=%u", QDYN.powerdown_to_x32[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_PWRTMG_SELFREF_TO_X32=%u", QDYN.selfref_to_x32[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_ODTCFG_RD_ODT_DELAY=%u", QDYN.rd_odt_delay[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_ODTCFG_RD_ODT_HOLD=%u", QDYN.rd_odt_hold[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_ODTCFG_WR_ODT_DELAY=%u", QDYN.wr_odt_delay[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_ODTCFG_WR_ODT_HOLD=%u", QDYN.wr_odt_hold[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_CRCPARTMG0_T_WR_CRC_ALERT_PW_MAX=%u", DYN.t_wr_crc_alert_pw_max[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_CRCPARTMG0_T_WR_CRC_ALERT_PW_MIN=%u", DYN.t_wr_crc_alert_pw_min[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_CRCPARTMG1_T_CSALT=%u", QDYN.t_csalt[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RETRYTMG0_CAPAR_RETRY_WINDOW=%u", QDYN.capar_retry_window[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RETRYTMG0_T_WR_CRC_RETRY_WINDOW=%u", QDYN.t_wr_crc_retry_window[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RETRYTMG1_DFI_T_PHY_RDLAT=%u", QDYN.dfi_t_phy_rdlat[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RETRYTMG1_EXTRA_RD_RETRY_WINDOW=%u", QDYN.extra_rd_retry_window[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RETRYTMG1_RETRY_ADD_RD_LAT=%u", QDYN.retry_add_rd_lat[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RETRYTMG1_RETRY_ADD_RD_LAT_EN=%u", QDYN.retry_add_rd_lat_en[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RETRYTMG1_RETRY_ADD_RD_LAT_EN_AUX=%s", QDYN.retry_add_rd_lat_en[1][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DDR4PPRTMG0_T_PGM_X1_X1024=%u", QDYN.t_pgm_x1_x1024[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DDR4PPRTMG0_T_PGM_X1_SEL=%u", QDYN.t_pgm_x1_sel[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DDR4PPRTMG0_T_PGM_X1_SEL_AUX=%s", QDYN.t_pgm_x1_sel[1][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DDR4PPRTMG1_T_PGMPST_X32=%u", QDYN.t_pgmpst_x32[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DDR4PPRTMG1_T_PGM_EXIT=%u", QDYN.t_pgm_exit[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE=%u", QDYN.wr_link_ecc_enable[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE_AUX=%s", QDYN.wr_link_ecc_enable[1][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE=%u", QDYN.rd_link_ecc_enable[1][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE_AUX=%s", QDYN.rd_link_ecc_enable[1][0] ? "y" : "n");
#endif /* UMCTL2_FREQUENCY_NUM > 1 */
#if UMCTL2_FREQUENCY_NUM > 1 && DWC_DDRCTL_NUM_CHANNEL > 1
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG0_T_RAS_MIN=%u", QDYN.t_ras_min[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG0_T_RAS_MAX=%u", QDYN.t_ras_max[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG0_T_FAW=%u", QDYN.t_faw[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG0_WR2PRE=%u", QDYN.wr2pre[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG1_T_RC=%u", QDYN.t_rc[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG1_RD2PRE=%u", QDYN.rd2pre[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG1_T_XP=%u", QDYN.t_xp[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG1_T_RCD_WRITE=%u", QDYN.t_rcd_write[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG2_WR2RD=%u", QDYN.wr2rd[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG2_RD2WR=%u", QDYN.rd2wr[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG2_READ_LATENCY=%u", QDYN.read_latency[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG2_WRITE_LATENCY=%u", QDYN.write_latency[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG3_WR2MR=%u", QDYN.wr2mr[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG3_RD2MR=%u", QDYN.rd2mr[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG3_T_MR=%u", QDYN.t_mr[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG4_T_RP=%u", QDYN.t_rp[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG4_T_RRD=%u", QDYN.t_rrd[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG4_T_CCD=%u", QDYN.t_ccd[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG4_T_RCD=%u", QDYN.t_rcd[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG5_T_CKE=%u", QDYN.t_cke[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG5_T_CKESR=%u", QDYN.t_ckesr[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG5_T_CKSRE=%u", QDYN.t_cksre[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG5_T_CKSRX=%u", QDYN.t_cksrx[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG6_T_CKCSX=%u", QDYN.t_ckcsx[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG7_T_CSH=%u", QDYN.t_csh[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG7_T_MRW_L=%u", QDYN.t_mrw_l[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG8_T_XS_X32=%u", QDYN.t_xs_x32[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG8_T_XS_DLL_X32=%u", QDYN.t_xs_dll_x32[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG8_T_XS_ABORT_X32=%u", QDYN.t_xs_abort_x32[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG8_T_XS_FAST_X32=%u", QDYN.t_xs_fast_x32[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG9_WR2RD_S=%u", QDYN.wr2rd_s[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG9_T_RRD_S=%u", QDYN.t_rrd_s[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG9_T_CCD_S=%u", QDYN.t_ccd_s[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG9_DDR4_WR_PREAMBLE=%u", QDYN.ddr4_wr_preamble[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG9_DDR4_WR_PREAMBLE_AUX=%s", QDYN.ddr4_wr_preamble[1][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG10_T_GEAR_HOLD=%u", QDYN.t_gear_hold[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG10_T_GEAR_SETUP=%u", QDYN.t_gear_setup[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG10_T_CMD_GEAR=%u", QDYN.t_cmd_gear[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG10_T_SYNC_GEAR=%u", QDYN.t_sync_gear[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG11_T_CKMPE=%u", QDYN.t_ckmpe[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG11_T_MPX_S=%u", QDYN.t_mpx_s[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG11_T_MPX_LH=%u", QDYN.t_mpx_lh[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG11_POST_MPSM_GAP_X32=%u", QDYN.post_mpsm_gap_x32[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG12_T_MRD_PDA=%u", QDYN.t_mrd_pda[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG12_T_CMDCKE=%u", QDYN.t_cmdcke[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG12_T_WR_MPR=%u", QDYN.t_wr_mpr[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG13_T_PPD=%u", QDYN.t_ppd[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG13_T_CCD_W2=%u", QDYN.t_ccd_w2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG13_T_CCD_MW=%u", QDYN.t_ccd_mw[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG13_ODTLOFF=%u", QDYN.odtloff[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG14_T_XSR=%u", QDYN.t_xsr[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG14_T_OSCO=%u", QDYN.t_osco[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG15_T_STAB_X32=%u", QDYN.t_stab_x32[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG15_EN_HWFFC_T_STAB=%u", QDYN.en_hwffc_t_stab[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG15_EN_HWFFC_T_STAB_AUX=%s", QDYN.en_hwffc_t_stab[1][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG15_EN_DFI_LP_T_STAB=%u", QDYN.en_dfi_lp_t_stab[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG15_EN_DFI_LP_T_STAB_AUX=%s", QDYN.en_dfi_lp_t_stab[1][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG16_T_CCD_DLR=%u", QDYN.t_ccd_dlr[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG16_T_RRD_DLR=%u", QDYN.t_rrd_dlr[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG16_T_FAW_DLR=%u", QDYN.t_faw_dlr[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG16_T_RP_CA_PARITY=%u", QDYN.t_rp_ca_parity[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG17_T_VRCG_DISABLE=%u", QDYN.t_vrcg_disable[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG17_T_VRCG_ENABLE=%u", QDYN.t_vrcg_enable[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG18_T_MPSMX=%u", QDYN.t_mpsmx[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG18_T_PD=%u", QDYN.t_pd[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG20_T_CSL_SREXIT=%u", QDYN.t_csl_srexit[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG20_T_CSH_SREXIT=%u", QDYN.t_csh_srexit[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG20_T_CASRX=%u", QDYN.t_casrx[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG20_T_CPDED=%u", QDYN.t_cpded[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG21_T_MPC_HOLD=%u", QDYN.t_mpc_hold[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG21_T_MPC_SETUP=%u", QDYN.t_mpc_setup[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG21_T_MPC_CS=%u", QDYN.t_mpc_cs[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG21_T_CSL=%u", QDYN.t_csl[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG22_T_RD2WR_DPR=%u", QDYN.t_rd2wr_dpr[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG22_T_RD2WR_DLR=%u", QDYN.t_rd2wr_dlr[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG22_T_WR2RD_DPR=%u", QDYN.t_wr2rd_dpr[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG22_T_WR2RD_DLR=%u", QDYN.t_wr2rd_dlr[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG23_T_PDN=%u", DYN.t_pdn[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG23_T_XSR_DSM_X1024=%u", DYN.t_xsr_dsm_x1024[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG24_MAX_WR_SYNC=%u", QDYN.max_wr_sync[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG24_MAX_RD_SYNC=%u", QDYN.max_rd_sync[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG24_RD2WR_S=%u", QDYN.rd2wr_s[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG24_BANK_ORG=%u", QDYN.bank_org[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG25_RDA2PRE=%u", QDYN.rda2pre[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG25_WRA2PRE=%u", QDYN.wra2pre[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE=%u", QDYN.lpddr4_diff_bank_rwa2pre[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG26_T_CCD_R=%u", QDYN.t_ccd_r[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG26_T_CCD_W=%u", QDYN.t_ccd_w[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG26_T_CCD_R_S=%u", QDYN.t_ccd_r_s[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG26_T_CCD_W_S=%u", QDYN.t_ccd_w_s[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG27_T_MRR2MPC=%u", QDYN.t_mrr2mpc[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG27_T_ECSC=%u", QDYN.t_ecsc[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG28_T_SRX2SRX=%u", QDYN.t_srx2srx[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG28_T_CPDED2SRX=%u", QDYN.t_cpded2srx[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG28_T_CSSR=%u", QDYN.t_cssr[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG29_T_CKACT=%u", QDYN.t_ckact[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG29_T_CKOFF=%u", QDYN.t_ckoff[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG30_MRR2RD=%u", QDYN.mrr2rd[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG30_MRR2WR=%u", QDYN.mrr2wr[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG30_MRR2MRW=%u", QDYN.mrr2mrw[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG31_RFM_RAAIMT=%u", QDYN.rfm_raaimt[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG31_RFM_RAA_THR=%u", QDYN.rfm_raa_thr[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG31_RFM_RAA_REF_DECR=%u", QDYN.rfm_raa_ref_decr[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG32_WS_FS2WCK_SUS=%u", QDYN.ws_fs2wck_sus[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG32_T_WCKSUS=%u", QDYN.t_wcksus[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG32_WS_OFF2WS_FS=%u", QDYN.ws_off2ws_fs[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG33_T_CCD_R_M=%u", QDYN.t_ccd_r_m[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG33_T_CCD_W_M=%u", QDYN.t_ccd_w_m[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG33_T_WR2RD_M=%u", QDYN.t_wr2rd_m[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG34_T_CCD_MW_BLX2=%u", QDYN.t_ccd_mw_blx2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG34_RD2WR_BLX2=%u", QDYN.rd2wr_blx2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG34_WR2RD_BLX2=%u", QDYN.wr2rd_blx2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG34_T_CCD_BLX2=%u", QDYN.t_ccd_blx2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG35_RDA2PRE_BLX2=%u", QDYN.rda2pre_blx2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG35_WRA2PRE_BLX2=%u", QDYN.wra2pre_blx2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG35_RD2PRE_BLX2=%u", QDYN.rd2pre_blx2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG35_WR2PRE_BLX2=%u", QDYN.wr2pre_blx2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG36_RD2WR_S_BLX2=%u", QDYN.rd2wr_s_blx2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG36_WR2RD_S_BLX2=%u", QDYN.wr2rd_s_blx2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG36_T_CCD_S_BLX2=%u", QDYN.t_ccd_s_blx2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG37_MAX_WR_SYNC_BLX2=%u", QDYN.max_wr_sync_blx2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG37_MAX_RD_SYNC_BLX2=%u", QDYN.max_rd_sync_blx2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG37_WR2MR_BLX2=%u", QDYN.wr2mr_blx2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG37_RD2MR_BLX2=%u", QDYN.rd2mr_blx2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG38_WR2RD_DR_BLX2=%u", QDYN.wr2rd_dr_blx2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG38_RD2WR_DR_BLX2=%u", QDYN.rd2wr_dr_blx2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG38_DIFF_RANK_RD_GAP_BLX2=%u", QDYN.diff_rank_rd_gap_blx2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET1TMG38_DIFF_RANK_WR_GAP_BLX2=%u", QDYN.diff_rank_wr_gap_blx2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG0_T_RAS_MIN_2=%u", QDYN.t_ras_min_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG0_T_FAW_2=%u", QDYN.t_faw_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG0_WR2PRE_2=%u", QDYN.wr2pre_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG1_T_RC_2=%u", QDYN.t_rc_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG1_RD2PRE_2=%u", QDYN.rd2pre_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG2_WR2RD_2=%u", QDYN.wr2rd_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG2_RD2WR_2=%u", QDYN.rd2wr_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG3_T_MR_2=%u", QDYN.t_mr_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG4_T_RP_2=%u", QDYN.t_rp_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG4_T_RRD_2=%u", QDYN.t_rrd_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG4_T_RCD_2=%u", QDYN.t_rcd_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG8_T_XS_X32_2=%u", QDYN.t_xs_x32_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG8_T_XS_DLL_X32_2=%u", QDYN.t_xs_dll_x32_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG9_WR2RD_S_2=%u", QDYN.wr2rd_s_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG9_T_RRD_S_2=%u", QDYN.t_rrd_s_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG13_T_PPD_2=%u", QDYN.t_ppd_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG13_T_CCD_W2_2=%u", QDYN.t_ccd_w2_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG16_T_CCD_DLR_2=%u", QDYN.t_ccd_dlr_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG16_T_RRD_DLR_2=%u", QDYN.t_rrd_dlr_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG16_T_FAW_DLR_2=%u", QDYN.t_faw_dlr_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG16_T_RP_CA_PARITY_2=%u", QDYN.t_rp_ca_parity_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG22_T_RD2WR_DPR_2=%u", QDYN.t_rd2wr_dpr_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG22_T_RD2WR_DLR_2=%u", QDYN.t_rd2wr_dlr_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG22_T_WR2RD_DPR_2=%u", QDYN.t_wr2rd_dpr_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG22_T_WR2RD_DLR_2=%u", QDYN.t_wr2rd_dlr_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG26_T_CCD_R_2=%u", QDYN.t_ccd_r_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG26_T_CCD_W_2=%u", QDYN.t_ccd_w_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG26_T_CCD_R_S_2=%u", QDYN.t_ccd_r_s_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG26_T_CCD_W_S_2=%u", QDYN.t_ccd_w_s_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG27_T_MRR2MPC_2=%u", QDYN.t_mrr2mpc_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG31_RFM_RAAIMT_2=%u", QDYN.rfm_raaimt_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG31_RFM_RAA_THR_2=%u", QDYN.rfm_raa_thr_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG31_RFM_RAA_REF_DECR_2=%u", QDYN.rfm_raa_ref_decr_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG33_T_CCD_R_M_2=%u", QDYN.t_ccd_r_m_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG33_T_CCD_W_M_2=%u", QDYN.t_ccd_w_m_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DRAMSET2TMG33_T_WR2RD_M_2=%u", QDYN.t_wr2rd_m_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R0R1=%u", QDYN.t_rd2rd_gap_r0r1[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R1R0=%u", QDYN.t_rd2rd_gap_r1r0[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R0R1=%u", QDYN.t_wr2rd_gap_r0r1[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R1R0=%u", QDYN.t_wr2rd_gap_r1r0[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R0R1=%u", QDYN.t_rd2wr_gap_r0r1[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R1R0=%u", QDYN.t_rd2wr_gap_r1r0[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R0R1=%u", QDYN.t_wr2wr_gap_r0r1[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R1R0=%u", QDYN.t_wr2wr_gap_r1r0[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R0R2=%u", QDYN.t_rd2rd_gap_r0r2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R2R0=%u", QDYN.t_rd2rd_gap_r2r0[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R0R2=%u", QDYN.t_wr2rd_gap_r0r2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R2R0=%u", QDYN.t_wr2rd_gap_r2r0[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R0R2=%u", QDYN.t_rd2wr_gap_r0r2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R2R0=%u", QDYN.t_rd2wr_gap_r2r0[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R0R2=%u", QDYN.t_wr2wr_gap_r0r2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R2R0=%u", QDYN.t_wr2wr_gap_r2r0[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R0R3=%u", QDYN.t_rd2rd_gap_r0r3[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R3R0=%u", QDYN.t_rd2rd_gap_r3r0[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R0R3=%u", QDYN.t_wr2rd_gap_r0r3[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R3R0=%u", QDYN.t_wr2rd_gap_r3r0[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R0R3=%u", QDYN.t_rd2wr_gap_r0r3[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R3R0=%u", QDYN.t_rd2wr_gap_r3r0[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R0R3=%u", QDYN.t_wr2wr_gap_r0r3[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R3R0=%u", QDYN.t_wr2wr_gap_r3r0[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R1R2=%u", QDYN.t_rd2rd_gap_r1r2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R2R1=%u", QDYN.t_rd2rd_gap_r2r1[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R1R2=%u", QDYN.t_wr2rd_gap_r1r2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R2R1=%u", QDYN.t_wr2rd_gap_r2r1[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R1R2=%u", QDYN.t_rd2wr_gap_r1r2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R2R1=%u", QDYN.t_rd2wr_gap_r2r1[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R1R2=%u", QDYN.t_wr2wr_gap_r1r2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R2R1=%u", QDYN.t_wr2wr_gap_r2r1[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R1R3=%u", QDYN.t_rd2rd_gap_r1r3[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R3R1=%u", QDYN.t_rd2rd_gap_r3r1[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R1R3=%u", QDYN.t_wr2rd_gap_r1r3[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R3R1=%u", QDYN.t_wr2rd_gap_r3r1[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R1R3=%u", QDYN.t_rd2wr_gap_r1r3[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R3R1=%u", QDYN.t_rd2wr_gap_r3r1[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R1R3=%u", QDYN.t_wr2wr_gap_r1r3[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R3R1=%u", QDYN.t_wr2wr_gap_r3r1[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R2R3=%u", QDYN.t_rd2rd_gap_r2r3[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R3R2=%u", QDYN.t_rd2rd_gap_r3r2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R2R3=%u", QDYN.t_wr2rd_gap_r2r3[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R3R2=%u", QDYN.t_wr2rd_gap_r3r2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R2R3=%u", QDYN.t_rd2wr_gap_r2r3[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R3R2=%u", QDYN.t_rd2wr_gap_r3r2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R2R3=%u", QDYN.t_wr2wr_gap_r2r3[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R3R2=%u", QDYN.t_wr2wr_gap_r3r2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_MRAMTMG0_T_RAS_MIN_MRAM=%u", QDYN.t_ras_min_mram[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_MRAMTMG0_T_FAW_MRAM=%u", QDYN.t_faw_mram[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_MRAMTMG1_T_RC_MRAM=%u", QDYN.t_rc_mram[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_MRAMTMG2_T_RP_MRAM=%u", QDYN.t_rp_mram[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_MRAMTMG2_T_RRD_MRAM=%u", QDYN.t_rrd_mram[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_MRAMTMG2_T_RCD_MRAM=%u", QDYN.t_rcd_mram[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_MRAMTMG3_T_RRD_S_MRAM=%u", QDYN.t_rrd_s_mram[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_INITMR0_EMR=%u", QDYN.emr[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_INITMR0_MR=%u", QDYN.mr[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_INITMR1_EMR3=%u", QDYN.emr3[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_INITMR1_EMR2=%u", QDYN.emr2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_INITMR2_MR5=%u", QDYN.mr5[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_INITMR2_MR4=%u", QDYN.mr4[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_INITMR3_MR6=%u", QDYN.mr6[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_INITMR3_MR22=%u", QDYN.mr22[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DFITMG0_DFI_TPHY_WRLAT=%u", QDYN.dfi_tphy_wrlat[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DFITMG0_DFI_TPHY_WRDATA=%u", QDYN.dfi_tphy_wrdata[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DFITMG0_DFI_T_RDDATA_EN=%u", QDYN.dfi_t_rddata_en[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DFITMG0_DFI_T_CTRL_DELAY=%u", QDYN.dfi_t_ctrl_delay[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DFITMG1_DFI_T_DRAM_CLK_ENABLE=%u", QDYN.dfi_t_dram_clk_enable[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DFITMG1_DFI_T_DRAM_CLK_DISABLE=%u", QDYN.dfi_t_dram_clk_disable[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DFITMG1_DFI_T_WRDATA_DELAY=%u", QDYN.dfi_t_wrdata_delay[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DFITMG1_DFI_T_PARIN_LAT=%u", QDYN.dfi_t_parin_lat[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DFITMG1_DFI_T_CMD_LAT=%u", QDYN.dfi_t_cmd_lat[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DFITMG2_DFI_TPHY_WRCSLAT=%u", QDYN.dfi_tphy_wrcslat[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DFITMG2_DFI_TPHY_RDCSLAT=%u", QDYN.dfi_tphy_rdcslat[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DFITMG2_DFI_TWCK_DELAY=%u", QDYN.dfi_twck_delay[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DFITMG3_DFI_T_GEARDOWN_DELAY=%u", QDYN.dfi_t_geardown_delay[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DFITMG4_DFI_TWCK_DIS=%u", QDYN.dfi_twck_dis[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DFITMG4_DFI_TWCK_EN_FS=%u", QDYN.dfi_twck_en_fs[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DFITMG4_DFI_TWCK_EN_WR=%u", QDYN.dfi_twck_en_wr[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DFITMG4_DFI_TWCK_EN_RD=%u", QDYN.dfi_twck_en_rd[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DFITMG5_DFI_TWCK_TOGGLE_POST=%u", QDYN.dfi_twck_toggle_post[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DFITMG5_DFI_TWCK_TOGGLE_CS=%u", QDYN.dfi_twck_toggle_cs[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DFITMG5_DFI_TWCK_TOGGLE=%u", QDYN.dfi_twck_toggle[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DFITMG5_DFI_TWCK_FAST_TOGGLE=%u", QDYN.dfi_twck_fast_toggle[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD=%u", QDYN.dfi_twck_toggle_post_rd[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN=%u", QDYN.dfi_twck_toggle_post_rd_en[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN_AUX=%s", QDYN.dfi_twck_toggle_post_rd_en[1][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DFITMG7_DFI_T_2N_MODE_DELAY=%u", QDYN.dfi_t_2n_mode_delay[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DFITMG7_DFI_T_INIT_START=%u", QDYN.dfi_t_init_start[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DFITMG7_DFI_T_INIT_COMPLETE=%u", QDYN.dfi_t_init_complete[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024=%u", STATIC.dfi_t_ctrlupd_interval_max_x1024[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024=%u", STATIC.dfi_t_ctrlupd_interval_min_x1024[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8=%u", STATIC.dfi_t_ctrlupd_burst_interval_x8[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET1TMG0_T_REFI_X1_X32=%u", DYN.t_refi_x1_x32[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET1TMG0_REFRESH_TO_X1_X32=%u", DYN.refresh_to_x1_x32[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET1TMG0_REFRESH_MARGIN=%u", DYN.refresh_margin[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET1TMG0_REFRESH_TO_X1_SEL=%u", DYN.refresh_to_x1_sel[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET1TMG0_REFRESH_TO_X1_SEL_AUX=%s", DYN.refresh_to_x1_sel[1][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET1TMG0_T_REFI_X1_SEL=%u", DYN.t_refi_x1_sel[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET1TMG0_T_REFI_X1_SEL_AUX=%s", DYN.t_refi_x1_sel[1][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET1TMG1_T_RFC_MIN=%u", DYN.t_rfc_min[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET1TMG1_T_RFC_MIN_AB=%u", DYN.t_rfc_min_ab[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET1TMG2_T_RFC_MIN_DLR=%u", DYN.t_rfc_min_dlr[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET1TMG2_T_PBR2PBR=%u", DYN.t_pbr2pbr[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET1TMG2_T_PBR2ACT=%u", DYN.t_pbr2act[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET1TMG3_T_RFCSB=%u", DYN.t_rfcsb[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET1TMG3_T_REFSBRD=%u", DYN.t_refsbrd[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET1TMG3_REFRESH_TO_AB_X32=%u", DYN.refresh_to_ab_x32[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32=%u", DYN.refresh_timer0_start_value_x32[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32=%u", DYN.refresh_timer1_start_value_x32[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET1TMG5_REFRESH_TIMER2_START_VALUE_X32=%u", DYN.refresh_timer2_start_value_x32[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET1TMG5_REFRESH_TIMER3_START_VALUE_X32=%u", DYN.refresh_timer3_start_value_x32[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET1TMG6_REFRESH_TIMER_LR_OFFSET_X32=%u", STATIC.refresh_timer_lr_offset_x32[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET1TMG7_T_RFCSB_DLR=%u", DYN.t_rfcsb_dlr[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET1TMG7_T_REFSBRD_DLR=%u", DYN.t_refsbrd_dlr[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET1TMG8_T_RFC_MIN_HET=%u", DYN.t_rfc_min_het[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET1TMG9_REFAB_HI_SCH_GAP=%u", DYN.refab_hi_sch_gap[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET1TMG9_REFSB_HI_SCH_GAP=%u", DYN.refsb_hi_sch_gap[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET1TMG10_T_WIN_SIZE_1XTREFI=%u", QDYN.t_win_size_1xtrefi[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET1TMG11_T_PBR2PBR_MP=%u", DYN.t_pbr2pbr_mp[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET1TMG12_T_RFC_MIN_MP=%u", DYN.t_rfc_min_mp[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET1TMG12_T_RFC_MIN_AB_MP=%u", DYN.t_rfc_min_ab_mp[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_ECSSET1TMG0_T_ECS_INT_X1024=%u", QDYN.t_ecs_int_x1024[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_ECSSET1TMG0_T_REFI_ECS_OFFSET_X1_X32=%u", DYN.t_refi_ecs_offset_x1_x32[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFMSET1TMG0_T_RFMPB=%u", QDYN.t_rfmpb[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFMSET1TMG1_T_RFMPB_MP=%u", QDYN.t_rfmpb_mp[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET2TMG0_T_REFI_X1_X32_2=%u", DYN.t_refi_x1_x32_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET2TMG0_REFRESH_TO_X1_X32_2=%u", DYN.refresh_to_x1_x32_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET2TMG0_REFRESH_MARGIN_2=%u", DYN.refresh_margin_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET2TMG1_T_RFC_MIN_2=%u", DYN.t_rfc_min_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET2TMG2_T_RFC_MIN_DLR_2=%u", DYN.t_rfc_min_dlr_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET2TMG3_T_RFCSB_2=%u", DYN.t_rfcsb_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET2TMG3_T_REFSBRD_2=%u", DYN.t_refsbrd_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET2TMG6_REFRESH_TIMER_LR_OFFSET_X32_2=%u", STATIC.refresh_timer_lr_offset_x32_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET2TMG7_T_RFCSB_DLR_2=%u", DYN.t_rfcsb_dlr_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET2TMG7_T_REFSBRD_DLR_2=%u", DYN.t_refsbrd_dlr_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET2TMG9_REFAB_HI_SCH_GAP_2=%u", DYN.refab_hi_sch_gap_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET2TMG9_REFSB_HI_SCH_GAP_2=%u", DYN.refsb_hi_sch_gap_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RFSHSET2TMG10_T_WIN_SIZE_1XTREFI_2=%u", QDYN.t_win_size_1xtrefi_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_ECSSET2TMG0_T_ECS_INT_X1024_2=%u", QDYN.t_ecs_int_x1024_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_ECSSET2TMG0_T_REFI_ECS_OFFSET_X1_X32_2=%u", DYN.t_refi_ecs_offset_x1_x32_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_ZQSET1TMG0_T_ZQ_LONG_NOP=%u", STATIC.t_zq_long_nop[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_ZQSET1TMG0_T_ZQ_SHORT_NOP=%u", STATIC.t_zq_short_nop[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024=%u", STATIC.t_zq_short_interval_x1024[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_ZQSET1TMG1_T_ZQ_RESET_NOP=%u", STATIC.t_zq_reset_nop[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_ZQSET1TMG2_T_ZQ_STOP=%u", STATIC.t_zq_stop[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_ZQSET2TMG0_T_ZQ_LONG_NOP_2=%u", STATIC.t_zq_long_nop_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_ZQSET2TMG0_T_ZQ_SHORT_NOP_2=%u", STATIC.t_zq_short_nop_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RCDINIT1_CTRL_WORD_1=%u", QDYN.ctrl_word_1[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RCDINIT1_CTRL_WORD_2=%u", QDYN.ctrl_word_2[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RCDINIT2_CTRL_WORD_3=%u", QDYN.ctrl_word_3[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RCDINIT2_CTRL_WORD_4=%u", QDYN.ctrl_word_4[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RCDINIT3_CTRL_WORD_5=%u", QDYN.ctrl_word_5[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RCDINIT3_CTRL_WORD_6=%u", QDYN.ctrl_word_6[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RCDINIT4_CTRL_WORD_7=%u", QDYN.ctrl_word_7[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RCDINIT4_CTRL_WORD_8=%u", QDYN.ctrl_word_8[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_HWFFCEX_RANK1_RANK1_MR1_RTT_NOM=%u", QDYN.rank1_mr1_rtt_nom[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_HWFFCEX_RANK1_RANK1_MR2_RTT_WR=%u", QDYN.rank1_mr2_rtt_wr[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_HWFFCEX_RANK1_RANK1_MR5_RTT_PARK=%u", QDYN.rank1_mr5_rtt_park[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_VALUE=%u", QDYN.rank1_mr6_vref_value[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE=%u", QDYN.rank1_mr6_vref_range[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE_AUX=%s", QDYN.rank1_mr6_vref_range[1][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_HWFFCEX_RANK2_RANK2_MR1_RTT_NOM=%u", QDYN.rank2_mr1_rtt_nom[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_HWFFCEX_RANK2_RANK2_MR2_RTT_WR=%u", QDYN.rank2_mr2_rtt_wr[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_HWFFCEX_RANK2_RANK2_MR5_RTT_PARK=%u", QDYN.rank2_mr5_rtt_park[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_VALUE=%u", QDYN.rank2_mr6_vref_value[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE=%u", QDYN.rank2_mr6_vref_range[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE_AUX=%s", QDYN.rank2_mr6_vref_range[1][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_HWFFCEX_RANK3_RANK3_MR1_RTT_NOM=%u", QDYN.rank3_mr1_rtt_nom[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_HWFFCEX_RANK3_RANK3_MR2_RTT_WR=%u", QDYN.rank3_mr2_rtt_wr[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_HWFFCEX_RANK3_RANK3_MR5_RTT_PARK=%u", QDYN.rank3_mr5_rtt_park[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_VALUE=%u", QDYN.rank3_mr6_vref_value[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE=%u", QDYN.rank3_mr6_vref_range[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE_AUX=%s", QDYN.rank3_mr6_vref_range[1][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DQSOSCCTL0_DQSOSC_ENABLE=%u", DYN.dqsosc_enable[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DQSOSCCTL0_DQSOSC_ENABLE_AUX=%s", DYN.dqsosc_enable[1][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT=%u", DYN.dqsosc_interval_unit[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT_AUX=%s", DYN.dqsosc_interval_unit[1][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DQSOSCCTL0_DQSOSC_INTERVAL=%u", DYN.dqsosc_interval[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DERATEINT_MR4_READ_INTERVAL=%u", QDYN.mr4_read_interval[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DERATEVAL0_DERATED_T_RRD=%u", QDYN.derated_t_rrd[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DERATEVAL0_DERATED_T_RP=%u", QDYN.derated_t_rp[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DERATEVAL0_DERATED_T_RAS_MIN=%u", QDYN.derated_t_ras_min[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DERATEVAL0_DERATED_T_RCD=%u", QDYN.derated_t_rcd[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DERATEVAL1_DERATED_T_RC=%u", QDYN.derated_t_rc[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DERATEVAL1_DERATED_T_RCD_WRITE=%u", QDYN.derated_t_rcd_write[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_HWLPTMG0_HW_LP_IDLE_X32=%u", QDYN.hw_lp_idle_x32[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DVFSCTL0_DVFSQ_ENABLE=%u", STATIC.dvfsq_enable[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DVFSCTL0_DVFSQ_ENABLE_AUX=%s", STATIC.dvfsq_enable[1][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_SCHEDTMG0_PAGECLOSE_TIMER=%u", STATIC.pageclose_timer[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_SCHEDTMG0_RDWR_IDLE_GAP=%u", STATIC.rdwr_idle_gap[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_PERFHPR1_HPR_MAX_STARVE=%u", QDYN.hpr_max_starve[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_PERFHPR1_HPR_XACT_RUN_LENGTH=%u", QDYN.hpr_xact_run_length[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_PERFLPR1_LPR_MAX_STARVE=%u", QDYN.lpr_max_starve[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_PERFLPR1_LPR_XACT_RUN_LENGTH=%u", QDYN.lpr_xact_run_length[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_PERFWR1_W_MAX_STARVE=%u", QDYN.w_max_starve[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_PERFWR1_W_XACT_RUN_LENGTH=%u", QDYN.w_xact_run_length[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANKTMG0_DIFF_RANK_RD_GAP=%u", QDYN.diff_rank_rd_gap[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANKTMG0_DIFF_RANK_WR_GAP=%u", QDYN.diff_rank_wr_gap[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANKTMG1_WR2RD_DR=%u", QDYN.wr2rd_dr[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RANKTMG1_RD2WR_DR=%u", QDYN.rd2wr_dr[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_PWRTMG_POWERDOWN_TO_X32=%u", QDYN.powerdown_to_x32[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_PWRTMG_SELFREF_TO_X32=%u", QDYN.selfref_to_x32[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_ODTCFG_RD_ODT_DELAY=%u", QDYN.rd_odt_delay[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_ODTCFG_RD_ODT_HOLD=%u", QDYN.rd_odt_hold[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_ODTCFG_WR_ODT_DELAY=%u", QDYN.wr_odt_delay[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_ODTCFG_WR_ODT_HOLD=%u", QDYN.wr_odt_hold[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_CRCPARTMG0_T_WR_CRC_ALERT_PW_MAX=%u", DYN.t_wr_crc_alert_pw_max[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_CRCPARTMG0_T_WR_CRC_ALERT_PW_MIN=%u", DYN.t_wr_crc_alert_pw_min[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_CRCPARTMG1_T_CSALT=%u", QDYN.t_csalt[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RETRYTMG0_CAPAR_RETRY_WINDOW=%u", QDYN.capar_retry_window[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RETRYTMG0_T_WR_CRC_RETRY_WINDOW=%u", QDYN.t_wr_crc_retry_window[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RETRYTMG1_DFI_T_PHY_RDLAT=%u", QDYN.dfi_t_phy_rdlat[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RETRYTMG1_EXTRA_RD_RETRY_WINDOW=%u", QDYN.extra_rd_retry_window[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RETRYTMG1_RETRY_ADD_RD_LAT=%u", QDYN.retry_add_rd_lat[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RETRYTMG1_RETRY_ADD_RD_LAT_EN=%u", QDYN.retry_add_rd_lat_en[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_RETRYTMG1_RETRY_ADD_RD_LAT_EN_AUX=%s", QDYN.retry_add_rd_lat_en[1][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DDR4PPRTMG0_T_PGM_X1_X1024=%u", QDYN.t_pgm_x1_x1024[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DDR4PPRTMG0_T_PGM_X1_SEL=%u", QDYN.t_pgm_x1_sel[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DDR4PPRTMG0_T_PGM_X1_SEL_AUX=%s", QDYN.t_pgm_x1_sel[1][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DDR4PPRTMG1_T_PGMPST_X32=%u", QDYN.t_pgmpst_x32[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_DDR4PPRTMG1_T_PGM_EXIT=%u", QDYN.t_pgm_exit[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_LNKECCCTL0_WR_LINK_ECC_ENABLE=%u", QDYN.wr_link_ecc_enable[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_LNKECCCTL0_WR_LINK_ECC_ENABLE_AUX=%s", QDYN.wr_link_ecc_enable[1][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_LNKECCCTL0_RD_LINK_ECC_ENABLE=%u", QDYN.rd_link_ecc_enable[1][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ1_CH1_LNKECCCTL0_RD_LINK_ECC_ENABLE_AUX=%s", QDYN.rd_link_ecc_enable[1][1] ? "y" : "n");
#endif /* UMCTL2_FREQUENCY_NUM > 1 && DWC_DDRCTL_NUM_CHANNEL > 1 */
#if UMCTL2_FREQUENCY_NUM > 2
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG0_T_RAS_MIN=%u", QDYN.t_ras_min[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG0_T_RAS_MAX=%u", QDYN.t_ras_max[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG0_T_FAW=%u", QDYN.t_faw[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG0_WR2PRE=%u", QDYN.wr2pre[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG1_T_RC=%u", QDYN.t_rc[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG1_RD2PRE=%u", QDYN.rd2pre[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG1_T_XP=%u", QDYN.t_xp[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG1_T_RCD_WRITE=%u", QDYN.t_rcd_write[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG2_WR2RD=%u", QDYN.wr2rd[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG2_RD2WR=%u", QDYN.rd2wr[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG2_READ_LATENCY=%u", QDYN.read_latency[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG2_WRITE_LATENCY=%u", QDYN.write_latency[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG3_WR2MR=%u", QDYN.wr2mr[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG3_RD2MR=%u", QDYN.rd2mr[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG3_T_MR=%u", QDYN.t_mr[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG4_T_RP=%u", QDYN.t_rp[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG4_T_RRD=%u", QDYN.t_rrd[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG4_T_CCD=%u", QDYN.t_ccd[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG4_T_RCD=%u", QDYN.t_rcd[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG5_T_CKE=%u", QDYN.t_cke[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG5_T_CKESR=%u", QDYN.t_ckesr[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG5_T_CKSRE=%u", QDYN.t_cksre[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG5_T_CKSRX=%u", QDYN.t_cksrx[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG6_T_CKCSX=%u", QDYN.t_ckcsx[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG7_T_CSH=%u", QDYN.t_csh[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG7_T_MRW_L=%u", QDYN.t_mrw_l[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG8_T_XS_X32=%u", QDYN.t_xs_x32[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG8_T_XS_DLL_X32=%u", QDYN.t_xs_dll_x32[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG8_T_XS_ABORT_X32=%u", QDYN.t_xs_abort_x32[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG8_T_XS_FAST_X32=%u", QDYN.t_xs_fast_x32[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG9_WR2RD_S=%u", QDYN.wr2rd_s[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG9_T_RRD_S=%u", QDYN.t_rrd_s[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG9_T_CCD_S=%u", QDYN.t_ccd_s[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG9_DDR4_WR_PREAMBLE=%u", QDYN.ddr4_wr_preamble[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG9_DDR4_WR_PREAMBLE_AUX=%s", QDYN.ddr4_wr_preamble[2][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG10_T_GEAR_HOLD=%u", QDYN.t_gear_hold[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG10_T_GEAR_SETUP=%u", QDYN.t_gear_setup[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG10_T_CMD_GEAR=%u", QDYN.t_cmd_gear[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG10_T_SYNC_GEAR=%u", QDYN.t_sync_gear[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG11_T_CKMPE=%u", QDYN.t_ckmpe[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG11_T_MPX_S=%u", QDYN.t_mpx_s[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG11_T_MPX_LH=%u", QDYN.t_mpx_lh[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG11_POST_MPSM_GAP_X32=%u", QDYN.post_mpsm_gap_x32[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG12_T_MRD_PDA=%u", QDYN.t_mrd_pda[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG12_T_CMDCKE=%u", QDYN.t_cmdcke[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG12_T_WR_MPR=%u", QDYN.t_wr_mpr[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG13_T_PPD=%u", QDYN.t_ppd[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG13_T_CCD_W2=%u", QDYN.t_ccd_w2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG13_T_CCD_MW=%u", QDYN.t_ccd_mw[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG13_ODTLOFF=%u", QDYN.odtloff[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG14_T_XSR=%u", QDYN.t_xsr[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG14_T_OSCO=%u", QDYN.t_osco[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG15_T_STAB_X32=%u", QDYN.t_stab_x32[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG15_EN_HWFFC_T_STAB=%u", QDYN.en_hwffc_t_stab[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG15_EN_HWFFC_T_STAB_AUX=%s", QDYN.en_hwffc_t_stab[2][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG15_EN_DFI_LP_T_STAB=%u", QDYN.en_dfi_lp_t_stab[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG15_EN_DFI_LP_T_STAB_AUX=%s", QDYN.en_dfi_lp_t_stab[2][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG16_T_CCD_DLR=%u", QDYN.t_ccd_dlr[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG16_T_RRD_DLR=%u", QDYN.t_rrd_dlr[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG16_T_FAW_DLR=%u", QDYN.t_faw_dlr[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG16_T_RP_CA_PARITY=%u", QDYN.t_rp_ca_parity[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG17_T_VRCG_DISABLE=%u", QDYN.t_vrcg_disable[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG17_T_VRCG_ENABLE=%u", QDYN.t_vrcg_enable[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG18_T_MPSMX=%u", QDYN.t_mpsmx[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG18_T_PD=%u", QDYN.t_pd[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG20_T_CSL_SREXIT=%u", QDYN.t_csl_srexit[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG20_T_CSH_SREXIT=%u", QDYN.t_csh_srexit[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG20_T_CASRX=%u", QDYN.t_casrx[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG20_T_CPDED=%u", QDYN.t_cpded[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG21_T_MPC_HOLD=%u", QDYN.t_mpc_hold[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG21_T_MPC_SETUP=%u", QDYN.t_mpc_setup[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG21_T_MPC_CS=%u", QDYN.t_mpc_cs[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG21_T_CSL=%u", QDYN.t_csl[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG22_T_RD2WR_DPR=%u", QDYN.t_rd2wr_dpr[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG22_T_RD2WR_DLR=%u", QDYN.t_rd2wr_dlr[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG22_T_WR2RD_DPR=%u", QDYN.t_wr2rd_dpr[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG22_T_WR2RD_DLR=%u", QDYN.t_wr2rd_dlr[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG23_T_PDN=%u", DYN.t_pdn[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG23_T_XSR_DSM_X1024=%u", DYN.t_xsr_dsm_x1024[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG24_MAX_WR_SYNC=%u", QDYN.max_wr_sync[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG24_MAX_RD_SYNC=%u", QDYN.max_rd_sync[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG24_RD2WR_S=%u", QDYN.rd2wr_s[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG24_BANK_ORG=%u", QDYN.bank_org[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG25_RDA2PRE=%u", QDYN.rda2pre[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG25_WRA2PRE=%u", QDYN.wra2pre[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE=%u", QDYN.lpddr4_diff_bank_rwa2pre[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG26_T_CCD_R=%u", QDYN.t_ccd_r[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG26_T_CCD_W=%u", QDYN.t_ccd_w[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG26_T_CCD_R_S=%u", QDYN.t_ccd_r_s[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG26_T_CCD_W_S=%u", QDYN.t_ccd_w_s[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG27_T_MRR2MPC=%u", QDYN.t_mrr2mpc[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG27_T_ECSC=%u", QDYN.t_ecsc[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG28_T_SRX2SRX=%u", QDYN.t_srx2srx[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG28_T_CPDED2SRX=%u", QDYN.t_cpded2srx[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG28_T_CSSR=%u", QDYN.t_cssr[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG29_T_CKACT=%u", QDYN.t_ckact[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG29_T_CKOFF=%u", QDYN.t_ckoff[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG30_MRR2RD=%u", QDYN.mrr2rd[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG30_MRR2WR=%u", QDYN.mrr2wr[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG30_MRR2MRW=%u", QDYN.mrr2mrw[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG31_RFM_RAAIMT=%u", QDYN.rfm_raaimt[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG31_RFM_RAA_THR=%u", QDYN.rfm_raa_thr[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG31_RFM_RAA_REF_DECR=%u", QDYN.rfm_raa_ref_decr[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG32_WS_FS2WCK_SUS=%u", QDYN.ws_fs2wck_sus[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG32_T_WCKSUS=%u", QDYN.t_wcksus[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG32_WS_OFF2WS_FS=%u", QDYN.ws_off2ws_fs[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG33_T_CCD_R_M=%u", QDYN.t_ccd_r_m[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG33_T_CCD_W_M=%u", QDYN.t_ccd_w_m[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG33_T_WR2RD_M=%u", QDYN.t_wr2rd_m[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG34_T_CCD_MW_BLX2=%u", QDYN.t_ccd_mw_blx2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG34_RD2WR_BLX2=%u", QDYN.rd2wr_blx2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG34_WR2RD_BLX2=%u", QDYN.wr2rd_blx2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG34_T_CCD_BLX2=%u", QDYN.t_ccd_blx2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG35_RDA2PRE_BLX2=%u", QDYN.rda2pre_blx2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG35_WRA2PRE_BLX2=%u", QDYN.wra2pre_blx2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG35_RD2PRE_BLX2=%u", QDYN.rd2pre_blx2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG35_WR2PRE_BLX2=%u", QDYN.wr2pre_blx2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG36_RD2WR_S_BLX2=%u", QDYN.rd2wr_s_blx2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG36_WR2RD_S_BLX2=%u", QDYN.wr2rd_s_blx2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG36_T_CCD_S_BLX2=%u", QDYN.t_ccd_s_blx2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG37_MAX_WR_SYNC_BLX2=%u", QDYN.max_wr_sync_blx2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG37_MAX_RD_SYNC_BLX2=%u", QDYN.max_rd_sync_blx2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG37_WR2MR_BLX2=%u", QDYN.wr2mr_blx2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG37_RD2MR_BLX2=%u", QDYN.rd2mr_blx2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG38_WR2RD_DR_BLX2=%u", QDYN.wr2rd_dr_blx2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG38_RD2WR_DR_BLX2=%u", QDYN.rd2wr_dr_blx2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG38_DIFF_RANK_RD_GAP_BLX2=%u", QDYN.diff_rank_rd_gap_blx2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG38_DIFF_RANK_WR_GAP_BLX2=%u", QDYN.diff_rank_wr_gap_blx2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG0_T_RAS_MIN_2=%u", QDYN.t_ras_min_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG0_T_FAW_2=%u", QDYN.t_faw_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG0_WR2PRE_2=%u", QDYN.wr2pre_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG1_T_RC_2=%u", QDYN.t_rc_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG1_RD2PRE_2=%u", QDYN.rd2pre_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG2_WR2RD_2=%u", QDYN.wr2rd_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG2_RD2WR_2=%u", QDYN.rd2wr_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG3_T_MR_2=%u", QDYN.t_mr_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG4_T_RP_2=%u", QDYN.t_rp_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG4_T_RRD_2=%u", QDYN.t_rrd_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG4_T_RCD_2=%u", QDYN.t_rcd_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG8_T_XS_X32_2=%u", QDYN.t_xs_x32_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG8_T_XS_DLL_X32_2=%u", QDYN.t_xs_dll_x32_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG9_WR2RD_S_2=%u", QDYN.wr2rd_s_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG9_T_RRD_S_2=%u", QDYN.t_rrd_s_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG13_T_PPD_2=%u", QDYN.t_ppd_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG13_T_CCD_W2_2=%u", QDYN.t_ccd_w2_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG16_T_CCD_DLR_2=%u", QDYN.t_ccd_dlr_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG16_T_RRD_DLR_2=%u", QDYN.t_rrd_dlr_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG16_T_FAW_DLR_2=%u", QDYN.t_faw_dlr_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG16_T_RP_CA_PARITY_2=%u", QDYN.t_rp_ca_parity_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG22_T_RD2WR_DPR_2=%u", QDYN.t_rd2wr_dpr_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG22_T_RD2WR_DLR_2=%u", QDYN.t_rd2wr_dlr_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG22_T_WR2RD_DPR_2=%u", QDYN.t_wr2rd_dpr_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG22_T_WR2RD_DLR_2=%u", QDYN.t_wr2rd_dlr_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG26_T_CCD_R_2=%u", QDYN.t_ccd_r_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG26_T_CCD_W_2=%u", QDYN.t_ccd_w_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG26_T_CCD_R_S_2=%u", QDYN.t_ccd_r_s_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG26_T_CCD_W_S_2=%u", QDYN.t_ccd_w_s_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG27_T_MRR2MPC_2=%u", QDYN.t_mrr2mpc_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG31_RFM_RAAIMT_2=%u", QDYN.rfm_raaimt_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG31_RFM_RAA_THR_2=%u", QDYN.rfm_raa_thr_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG31_RFM_RAA_REF_DECR_2=%u", QDYN.rfm_raa_ref_decr_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG33_T_CCD_R_M_2=%u", QDYN.t_ccd_r_m_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG33_T_CCD_W_M_2=%u", QDYN.t_ccd_w_m_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET2TMG33_T_WR2RD_M_2=%u", QDYN.t_wr2rd_m_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R0R1=%u", QDYN.t_rd2rd_gap_r0r1[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R1R0=%u", QDYN.t_rd2rd_gap_r1r0[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R0R1=%u", QDYN.t_wr2rd_gap_r0r1[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R1R0=%u", QDYN.t_wr2rd_gap_r1r0[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R0R1=%u", QDYN.t_rd2wr_gap_r0r1[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R1R0=%u", QDYN.t_rd2wr_gap_r1r0[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R0R1=%u", QDYN.t_wr2wr_gap_r0r1[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R1R0=%u", QDYN.t_wr2wr_gap_r1r0[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R0R2=%u", QDYN.t_rd2rd_gap_r0r2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R2R0=%u", QDYN.t_rd2rd_gap_r2r0[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R0R2=%u", QDYN.t_wr2rd_gap_r0r2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R2R0=%u", QDYN.t_wr2rd_gap_r2r0[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R0R2=%u", QDYN.t_rd2wr_gap_r0r2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R2R0=%u", QDYN.t_rd2wr_gap_r2r0[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R0R2=%u", QDYN.t_wr2wr_gap_r0r2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R2R0=%u", QDYN.t_wr2wr_gap_r2r0[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R0R3=%u", QDYN.t_rd2rd_gap_r0r3[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R3R0=%u", QDYN.t_rd2rd_gap_r3r0[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R0R3=%u", QDYN.t_wr2rd_gap_r0r3[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R3R0=%u", QDYN.t_wr2rd_gap_r3r0[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R0R3=%u", QDYN.t_rd2wr_gap_r0r3[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R3R0=%u", QDYN.t_rd2wr_gap_r3r0[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R0R3=%u", QDYN.t_wr2wr_gap_r0r3[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R3R0=%u", QDYN.t_wr2wr_gap_r3r0[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R1R2=%u", QDYN.t_rd2rd_gap_r1r2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R2R1=%u", QDYN.t_rd2rd_gap_r2r1[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R1R2=%u", QDYN.t_wr2rd_gap_r1r2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R2R1=%u", QDYN.t_wr2rd_gap_r2r1[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R1R2=%u", QDYN.t_rd2wr_gap_r1r2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R2R1=%u", QDYN.t_rd2wr_gap_r2r1[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R1R2=%u", QDYN.t_wr2wr_gap_r1r2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R2R1=%u", QDYN.t_wr2wr_gap_r2r1[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R1R3=%u", QDYN.t_rd2rd_gap_r1r3[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R3R1=%u", QDYN.t_rd2rd_gap_r3r1[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R1R3=%u", QDYN.t_wr2rd_gap_r1r3[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R3R1=%u", QDYN.t_wr2rd_gap_r3r1[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R1R3=%u", QDYN.t_rd2wr_gap_r1r3[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R3R1=%u", QDYN.t_rd2wr_gap_r3r1[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R1R3=%u", QDYN.t_wr2wr_gap_r1r3[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R3R1=%u", QDYN.t_wr2wr_gap_r3r1[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R2R3=%u", QDYN.t_rd2rd_gap_r2r3[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R3R2=%u", QDYN.t_rd2rd_gap_r3r2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R2R3=%u", QDYN.t_wr2rd_gap_r2r3[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R3R2=%u", QDYN.t_wr2rd_gap_r3r2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R2R3=%u", QDYN.t_rd2wr_gap_r2r3[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R3R2=%u", QDYN.t_rd2wr_gap_r3r2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R2R3=%u", QDYN.t_wr2wr_gap_r2r3[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R3R2=%u", QDYN.t_wr2wr_gap_r3r2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_MRAMTMG0_T_RAS_MIN_MRAM=%u", QDYN.t_ras_min_mram[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_MRAMTMG0_T_FAW_MRAM=%u", QDYN.t_faw_mram[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_MRAMTMG1_T_RC_MRAM=%u", QDYN.t_rc_mram[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_MRAMTMG2_T_RP_MRAM=%u", QDYN.t_rp_mram[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_MRAMTMG2_T_RRD_MRAM=%u", QDYN.t_rrd_mram[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_MRAMTMG2_T_RCD_MRAM=%u", QDYN.t_rcd_mram[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_MRAMTMG3_T_RRD_S_MRAM=%u", QDYN.t_rrd_s_mram[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_INITMR0_EMR=%u", QDYN.emr[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_INITMR0_MR=%u", QDYN.mr[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_INITMR1_EMR3=%u", QDYN.emr3[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_INITMR1_EMR2=%u", QDYN.emr2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_INITMR2_MR5=%u", QDYN.mr5[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_INITMR2_MR4=%u", QDYN.mr4[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_INITMR3_MR6=%u", QDYN.mr6[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_INITMR3_MR22=%u", QDYN.mr22[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFITMG0_DFI_TPHY_WRLAT=%u", QDYN.dfi_tphy_wrlat[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFITMG0_DFI_TPHY_WRDATA=%u", QDYN.dfi_tphy_wrdata[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFITMG0_DFI_T_RDDATA_EN=%u", QDYN.dfi_t_rddata_en[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFITMG0_DFI_T_CTRL_DELAY=%u", QDYN.dfi_t_ctrl_delay[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFITMG1_DFI_T_DRAM_CLK_ENABLE=%u", QDYN.dfi_t_dram_clk_enable[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFITMG1_DFI_T_DRAM_CLK_DISABLE=%u", QDYN.dfi_t_dram_clk_disable[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFITMG1_DFI_T_WRDATA_DELAY=%u", QDYN.dfi_t_wrdata_delay[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFITMG1_DFI_T_PARIN_LAT=%u", QDYN.dfi_t_parin_lat[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFITMG1_DFI_T_CMD_LAT=%u", QDYN.dfi_t_cmd_lat[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFITMG2_DFI_TPHY_WRCSLAT=%u", QDYN.dfi_tphy_wrcslat[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFITMG2_DFI_TPHY_RDCSLAT=%u", QDYN.dfi_tphy_rdcslat[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFITMG2_DFI_TWCK_DELAY=%u", QDYN.dfi_twck_delay[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFITMG3_DFI_T_GEARDOWN_DELAY=%u", QDYN.dfi_t_geardown_delay[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFITMG4_DFI_TWCK_DIS=%u", QDYN.dfi_twck_dis[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFITMG4_DFI_TWCK_EN_FS=%u", QDYN.dfi_twck_en_fs[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFITMG4_DFI_TWCK_EN_WR=%u", QDYN.dfi_twck_en_wr[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFITMG4_DFI_TWCK_EN_RD=%u", QDYN.dfi_twck_en_rd[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFITMG5_DFI_TWCK_TOGGLE_POST=%u", QDYN.dfi_twck_toggle_post[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFITMG5_DFI_TWCK_TOGGLE_CS=%u", QDYN.dfi_twck_toggle_cs[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFITMG5_DFI_TWCK_TOGGLE=%u", QDYN.dfi_twck_toggle[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFITMG5_DFI_TWCK_FAST_TOGGLE=%u", QDYN.dfi_twck_fast_toggle[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD=%u", QDYN.dfi_twck_toggle_post_rd[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN=%u", QDYN.dfi_twck_toggle_post_rd_en[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN_AUX=%s", QDYN.dfi_twck_toggle_post_rd_en[2][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFITMG7_DFI_T_2N_MODE_DELAY=%u", QDYN.dfi_t_2n_mode_delay[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFITMG7_DFI_T_INIT_START=%u", QDYN.dfi_t_init_start[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFITMG7_DFI_T_INIT_COMPLETE=%u", QDYN.dfi_t_init_complete[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024=%u", STATIC.dfi_t_ctrlupd_interval_max_x1024[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024=%u", STATIC.dfi_t_ctrlupd_interval_min_x1024[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1=%u", DYN.dfi_t_ctrlupd_interval_type1[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC=%u", STATIC.ctrlupd_after_dqsosc[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC_AUX=%s", STATIC.ctrlupd_after_dqsosc[2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFIUPDTMG2_PPT2_OVERRIDE=%u", STATIC.ppt2_override[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFIUPDTMG2_PPT2_OVERRIDE_AUX=%s", STATIC.ppt2_override[2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFIUPDTMG2_PPT2_EN=%u", DYN.ppt2_en[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFIUPDTMG2_PPT2_EN_AUX=%s", DYN.ppt2_en[2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT=%u", DYN.dfi_t_ctrlupd_interval_type1_unit[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8=%u", STATIC.dfi_t_ctrlupd_burst_interval_x8[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG0_T_REFI_X1_X32=%u", DYN.t_refi_x1_x32[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG0_REFRESH_TO_X1_X32=%u", DYN.refresh_to_x1_x32[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG0_REFRESH_MARGIN=%u", DYN.refresh_margin[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL=%u", DYN.refresh_to_x1_sel[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL_AUX=%s", DYN.refresh_to_x1_sel[2][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG0_T_REFI_X1_SEL=%u", DYN.t_refi_x1_sel[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG0_T_REFI_X1_SEL_AUX=%s", DYN.t_refi_x1_sel[2][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG1_T_RFC_MIN=%u", DYN.t_rfc_min[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG1_T_RFC_MIN_AB=%u", DYN.t_rfc_min_ab[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG2_T_RFC_MIN_DLR=%u", DYN.t_rfc_min_dlr[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG2_T_PBR2PBR=%u", DYN.t_pbr2pbr[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG2_T_PBR2ACT=%u", DYN.t_pbr2act[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG3_T_RFCSB=%u", DYN.t_rfcsb[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG3_T_REFSBRD=%u", DYN.t_refsbrd[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG3_REFRESH_TO_AB_X32=%u", DYN.refresh_to_ab_x32[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32=%u", DYN.refresh_timer0_start_value_x32[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32=%u", DYN.refresh_timer1_start_value_x32[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG5_REFRESH_TIMER2_START_VALUE_X32=%u", DYN.refresh_timer2_start_value_x32[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG5_REFRESH_TIMER3_START_VALUE_X32=%u", DYN.refresh_timer3_start_value_x32[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG6_REFRESH_TIMER_LR_OFFSET_X32=%u", STATIC.refresh_timer_lr_offset_x32[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG7_T_RFCSB_DLR=%u", DYN.t_rfcsb_dlr[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG7_T_REFSBRD_DLR=%u", DYN.t_refsbrd_dlr[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG8_T_RFC_MIN_HET=%u", DYN.t_rfc_min_het[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG9_REFAB_HI_SCH_GAP=%u", DYN.refab_hi_sch_gap[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG9_REFSB_HI_SCH_GAP=%u", DYN.refsb_hi_sch_gap[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG10_T_WIN_SIZE_1XTREFI=%u", QDYN.t_win_size_1xtrefi[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG11_T_PBR2PBR_MP=%u", DYN.t_pbr2pbr_mp[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG12_T_RFC_MIN_MP=%u", DYN.t_rfc_min_mp[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG12_T_RFC_MIN_AB_MP=%u", DYN.t_rfc_min_ab_mp[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_ECSSET1TMG0_T_ECS_INT_X1024=%u", QDYN.t_ecs_int_x1024[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_ECSSET1TMG0_T_REFI_ECS_OFFSET_X1_X32=%u", DYN.t_refi_ecs_offset_x1_x32[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFMSET1TMG0_T_RFMPB=%u", QDYN.t_rfmpb[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFMSET1TMG1_T_RFMPB_MP=%u", QDYN.t_rfmpb_mp[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET2TMG0_T_REFI_X1_X32_2=%u", DYN.t_refi_x1_x32_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET2TMG0_REFRESH_TO_X1_X32_2=%u", DYN.refresh_to_x1_x32_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET2TMG0_REFRESH_MARGIN_2=%u", DYN.refresh_margin_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET2TMG1_T_RFC_MIN_2=%u", DYN.t_rfc_min_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET2TMG2_T_RFC_MIN_DLR_2=%u", DYN.t_rfc_min_dlr_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET2TMG3_T_RFCSB_2=%u", DYN.t_rfcsb_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET2TMG3_T_REFSBRD_2=%u", DYN.t_refsbrd_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET2TMG6_REFRESH_TIMER_LR_OFFSET_X32_2=%u", STATIC.refresh_timer_lr_offset_x32_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET2TMG7_T_RFCSB_DLR_2=%u", DYN.t_rfcsb_dlr_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET2TMG7_T_REFSBRD_DLR_2=%u", DYN.t_refsbrd_dlr_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET2TMG9_REFAB_HI_SCH_GAP_2=%u", DYN.refab_hi_sch_gap_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET2TMG9_REFSB_HI_SCH_GAP_2=%u", DYN.refsb_hi_sch_gap_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET2TMG10_T_WIN_SIZE_1XTREFI_2=%u", QDYN.t_win_size_1xtrefi_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_ECSSET2TMG0_T_ECS_INT_X1024_2=%u", QDYN.t_ecs_int_x1024_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_ECSSET2TMG0_T_REFI_ECS_OFFSET_X1_X32_2=%u", DYN.t_refi_ecs_offset_x1_x32_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_ZQSET1TMG0_T_ZQ_LONG_NOP=%u", STATIC.t_zq_long_nop[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_ZQSET1TMG0_T_ZQ_SHORT_NOP=%u", STATIC.t_zq_short_nop[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024=%u", STATIC.t_zq_short_interval_x1024[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_ZQSET1TMG1_T_ZQ_RESET_NOP=%u", STATIC.t_zq_reset_nop[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_ZQSET1TMG2_T_ZQ_STOP=%u", STATIC.t_zq_stop[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_ZQSET2TMG0_T_ZQ_LONG_NOP_2=%u", STATIC.t_zq_long_nop_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_ZQSET2TMG0_T_ZQ_SHORT_NOP_2=%u", STATIC.t_zq_short_nop_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RCDINIT1_CTRL_WORD_1=%u", QDYN.ctrl_word_1[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RCDINIT1_CTRL_WORD_2=%u", QDYN.ctrl_word_2[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RCDINIT2_CTRL_WORD_3=%u", QDYN.ctrl_word_3[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RCDINIT2_CTRL_WORD_4=%u", QDYN.ctrl_word_4[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RCDINIT3_CTRL_WORD_5=%u", QDYN.ctrl_word_5[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RCDINIT3_CTRL_WORD_6=%u", QDYN.ctrl_word_6[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RCDINIT4_CTRL_WORD_7=%u", QDYN.ctrl_word_7[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RCDINIT4_CTRL_WORD_8=%u", QDYN.ctrl_word_8[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_HWFFCEX_RANK1_RANK1_MR1_RTT_NOM=%u", QDYN.rank1_mr1_rtt_nom[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_HWFFCEX_RANK1_RANK1_MR2_RTT_WR=%u", QDYN.rank1_mr2_rtt_wr[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_HWFFCEX_RANK1_RANK1_MR5_RTT_PARK=%u", QDYN.rank1_mr5_rtt_park[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_VALUE=%u", QDYN.rank1_mr6_vref_value[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE=%u", QDYN.rank1_mr6_vref_range[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE_AUX=%s", QDYN.rank1_mr6_vref_range[2][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_HWFFCEX_RANK2_RANK2_MR1_RTT_NOM=%u", QDYN.rank2_mr1_rtt_nom[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_HWFFCEX_RANK2_RANK2_MR2_RTT_WR=%u", QDYN.rank2_mr2_rtt_wr[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_HWFFCEX_RANK2_RANK2_MR5_RTT_PARK=%u", QDYN.rank2_mr5_rtt_park[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_VALUE=%u", QDYN.rank2_mr6_vref_value[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE=%u", QDYN.rank2_mr6_vref_range[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE_AUX=%s", QDYN.rank2_mr6_vref_range[2][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_HWFFCEX_RANK3_RANK3_MR1_RTT_NOM=%u", QDYN.rank3_mr1_rtt_nom[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_HWFFCEX_RANK3_RANK3_MR2_RTT_WR=%u", QDYN.rank3_mr2_rtt_wr[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_HWFFCEX_RANK3_RANK3_MR5_RTT_PARK=%u", QDYN.rank3_mr5_rtt_park[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_VALUE=%u", QDYN.rank3_mr6_vref_value[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE=%u", QDYN.rank3_mr6_vref_range[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE_AUX=%s", QDYN.rank3_mr6_vref_range[2][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DQSOSCCTL0_DQSOSC_ENABLE=%u", DYN.dqsosc_enable[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DQSOSCCTL0_DQSOSC_ENABLE_AUX=%s", DYN.dqsosc_enable[2][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT=%u", DYN.dqsosc_interval_unit[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT_AUX=%s", DYN.dqsosc_interval_unit[2][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DQSOSCCTL0_DQSOSC_INTERVAL=%u", DYN.dqsosc_interval[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DERATEINT_MR4_READ_INTERVAL=%u", QDYN.mr4_read_interval[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DERATEVAL0_DERATED_T_RRD=%u", QDYN.derated_t_rrd[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DERATEVAL0_DERATED_T_RP=%u", QDYN.derated_t_rp[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DERATEVAL0_DERATED_T_RAS_MIN=%u", QDYN.derated_t_ras_min[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DERATEVAL0_DERATED_T_RCD=%u", QDYN.derated_t_rcd[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DERATEVAL1_DERATED_T_RC=%u", QDYN.derated_t_rc[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DERATEVAL1_DERATED_T_RCD_WRITE=%u", QDYN.derated_t_rcd_write[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_HWLPTMG0_HW_LP_IDLE_X32=%u", QDYN.hw_lp_idle_x32[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DVFSCTL0_DVFSQ_ENABLE=%u", STATIC.dvfsq_enable[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DVFSCTL0_DVFSQ_ENABLE_AUX=%s", STATIC.dvfsq_enable[2][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_SCHEDTMG0_PAGECLOSE_TIMER=%u", STATIC.pageclose_timer[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_SCHEDTMG0_RDWR_IDLE_GAP=%u", STATIC.rdwr_idle_gap[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_PERFHPR1_HPR_MAX_STARVE=%u", QDYN.hpr_max_starve[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_PERFHPR1_HPR_XACT_RUN_LENGTH=%u", QDYN.hpr_xact_run_length[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_PERFLPR1_LPR_MAX_STARVE=%u", QDYN.lpr_max_starve[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_PERFLPR1_LPR_XACT_RUN_LENGTH=%u", QDYN.lpr_xact_run_length[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_PERFWR1_W_MAX_STARVE=%u", QDYN.w_max_starve[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_PERFWR1_W_XACT_RUN_LENGTH=%u", QDYN.w_xact_run_length[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_TMGCFG_FREQUENCY_RATIO=%u", QDYN.frequency_ratio[2]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_TMGCFG_FREQUENCY_RATIO_AUX=%s", QDYN.frequency_ratio[2] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANKTMG0_DIFF_RANK_RD_GAP=%u", QDYN.diff_rank_rd_gap[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANKTMG0_DIFF_RANK_WR_GAP=%u", QDYN.diff_rank_wr_gap[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANKTMG1_WR2RD_DR=%u", QDYN.wr2rd_dr[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANKTMG1_RD2WR_DR=%u", QDYN.rd2wr_dr[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_PWRTMG_POWERDOWN_TO_X32=%u", QDYN.powerdown_to_x32[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_PWRTMG_SELFREF_TO_X32=%u", QDYN.selfref_to_x32[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_ODTCFG_RD_ODT_DELAY=%u", QDYN.rd_odt_delay[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_ODTCFG_RD_ODT_HOLD=%u", QDYN.rd_odt_hold[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_ODTCFG_WR_ODT_DELAY=%u", QDYN.wr_odt_delay[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_ODTCFG_WR_ODT_HOLD=%u", QDYN.wr_odt_hold[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_CRCPARTMG0_T_WR_CRC_ALERT_PW_MAX=%u", DYN.t_wr_crc_alert_pw_max[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_CRCPARTMG0_T_WR_CRC_ALERT_PW_MIN=%u", DYN.t_wr_crc_alert_pw_min[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_CRCPARTMG1_T_CSALT=%u", QDYN.t_csalt[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RETRYTMG0_CAPAR_RETRY_WINDOW=%u", QDYN.capar_retry_window[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RETRYTMG0_T_WR_CRC_RETRY_WINDOW=%u", QDYN.t_wr_crc_retry_window[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RETRYTMG1_DFI_T_PHY_RDLAT=%u", QDYN.dfi_t_phy_rdlat[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RETRYTMG1_EXTRA_RD_RETRY_WINDOW=%u", QDYN.extra_rd_retry_window[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RETRYTMG1_RETRY_ADD_RD_LAT=%u", QDYN.retry_add_rd_lat[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RETRYTMG1_RETRY_ADD_RD_LAT_EN=%u", QDYN.retry_add_rd_lat_en[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RETRYTMG1_RETRY_ADD_RD_LAT_EN_AUX=%s", QDYN.retry_add_rd_lat_en[2][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DDR4PPRTMG0_T_PGM_X1_X1024=%u", QDYN.t_pgm_x1_x1024[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DDR4PPRTMG0_T_PGM_X1_SEL=%u", QDYN.t_pgm_x1_sel[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DDR4PPRTMG0_T_PGM_X1_SEL_AUX=%s", QDYN.t_pgm_x1_sel[2][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DDR4PPRTMG1_T_PGMPST_X32=%u", QDYN.t_pgmpst_x32[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DDR4PPRTMG1_T_PGM_EXIT=%u", QDYN.t_pgm_exit[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE=%u", QDYN.wr_link_ecc_enable[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE_AUX=%s", QDYN.wr_link_ecc_enable[2][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE=%u", QDYN.rd_link_ecc_enable[2][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE_AUX=%s", QDYN.rd_link_ecc_enable[2][0] ? "y" : "n");
#endif /* UMCTL2_FREQUENCY_NUM > 2 */
#if UMCTL2_FREQUENCY_NUM > 2 && DWC_DDRCTL_NUM_CHANNEL > 1
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG0_T_RAS_MIN=%u", QDYN.t_ras_min[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG0_T_RAS_MAX=%u", QDYN.t_ras_max[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG0_T_FAW=%u", QDYN.t_faw[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG0_WR2PRE=%u", QDYN.wr2pre[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG1_T_RC=%u", QDYN.t_rc[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG1_RD2PRE=%u", QDYN.rd2pre[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG1_T_XP=%u", QDYN.t_xp[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG1_T_RCD_WRITE=%u", QDYN.t_rcd_write[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG2_WR2RD=%u", QDYN.wr2rd[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG2_RD2WR=%u", QDYN.rd2wr[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG2_READ_LATENCY=%u", QDYN.read_latency[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG2_WRITE_LATENCY=%u", QDYN.write_latency[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG3_WR2MR=%u", QDYN.wr2mr[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG3_RD2MR=%u", QDYN.rd2mr[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG3_T_MR=%u", QDYN.t_mr[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG4_T_RP=%u", QDYN.t_rp[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG4_T_RRD=%u", QDYN.t_rrd[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG4_T_CCD=%u", QDYN.t_ccd[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG4_T_RCD=%u", QDYN.t_rcd[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG5_T_CKE=%u", QDYN.t_cke[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG5_T_CKESR=%u", QDYN.t_ckesr[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG5_T_CKSRE=%u", QDYN.t_cksre[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG5_T_CKSRX=%u", QDYN.t_cksrx[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG6_T_CKCSX=%u", QDYN.t_ckcsx[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG7_T_CSH=%u", QDYN.t_csh[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG7_T_MRW_L=%u", QDYN.t_mrw_l[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG8_T_XS_X32=%u", QDYN.t_xs_x32[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG8_T_XS_DLL_X32=%u", QDYN.t_xs_dll_x32[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG8_T_XS_ABORT_X32=%u", QDYN.t_xs_abort_x32[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG8_T_XS_FAST_X32=%u", QDYN.t_xs_fast_x32[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG9_WR2RD_S=%u", QDYN.wr2rd_s[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG9_T_RRD_S=%u", QDYN.t_rrd_s[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG9_T_CCD_S=%u", QDYN.t_ccd_s[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG9_DDR4_WR_PREAMBLE=%u", QDYN.ddr4_wr_preamble[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG9_DDR4_WR_PREAMBLE_AUX=%s", QDYN.ddr4_wr_preamble[2][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG10_T_GEAR_HOLD=%u", QDYN.t_gear_hold[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG10_T_GEAR_SETUP=%u", QDYN.t_gear_setup[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG10_T_CMD_GEAR=%u", QDYN.t_cmd_gear[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG10_T_SYNC_GEAR=%u", QDYN.t_sync_gear[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG11_T_CKMPE=%u", QDYN.t_ckmpe[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG11_T_MPX_S=%u", QDYN.t_mpx_s[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG11_T_MPX_LH=%u", QDYN.t_mpx_lh[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG11_POST_MPSM_GAP_X32=%u", QDYN.post_mpsm_gap_x32[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG12_T_MRD_PDA=%u", QDYN.t_mrd_pda[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG12_T_CMDCKE=%u", QDYN.t_cmdcke[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG12_T_WR_MPR=%u", QDYN.t_wr_mpr[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG13_T_PPD=%u", QDYN.t_ppd[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG13_T_CCD_W2=%u", QDYN.t_ccd_w2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG13_T_CCD_MW=%u", QDYN.t_ccd_mw[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG13_ODTLOFF=%u", QDYN.odtloff[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG14_T_XSR=%u", QDYN.t_xsr[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG14_T_OSCO=%u", QDYN.t_osco[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG15_T_STAB_X32=%u", QDYN.t_stab_x32[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG15_EN_HWFFC_T_STAB=%u", QDYN.en_hwffc_t_stab[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG15_EN_HWFFC_T_STAB_AUX=%s", QDYN.en_hwffc_t_stab[2][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG15_EN_DFI_LP_T_STAB=%u", QDYN.en_dfi_lp_t_stab[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG15_EN_DFI_LP_T_STAB_AUX=%s", QDYN.en_dfi_lp_t_stab[2][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG16_T_CCD_DLR=%u", QDYN.t_ccd_dlr[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG16_T_RRD_DLR=%u", QDYN.t_rrd_dlr[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG16_T_FAW_DLR=%u", QDYN.t_faw_dlr[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG16_T_RP_CA_PARITY=%u", QDYN.t_rp_ca_parity[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG17_T_VRCG_DISABLE=%u", QDYN.t_vrcg_disable[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG17_T_VRCG_ENABLE=%u", QDYN.t_vrcg_enable[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG18_T_MPSMX=%u", QDYN.t_mpsmx[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG18_T_PD=%u", QDYN.t_pd[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG20_T_CSL_SREXIT=%u", QDYN.t_csl_srexit[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG20_T_CSH_SREXIT=%u", QDYN.t_csh_srexit[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG20_T_CASRX=%u", QDYN.t_casrx[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG20_T_CPDED=%u", QDYN.t_cpded[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG21_T_MPC_HOLD=%u", QDYN.t_mpc_hold[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG21_T_MPC_SETUP=%u", QDYN.t_mpc_setup[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG21_T_MPC_CS=%u", QDYN.t_mpc_cs[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG21_T_CSL=%u", QDYN.t_csl[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG22_T_RD2WR_DPR=%u", QDYN.t_rd2wr_dpr[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG22_T_RD2WR_DLR=%u", QDYN.t_rd2wr_dlr[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG22_T_WR2RD_DPR=%u", QDYN.t_wr2rd_dpr[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG22_T_WR2RD_DLR=%u", QDYN.t_wr2rd_dlr[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG23_T_PDN=%u", DYN.t_pdn[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG23_T_XSR_DSM_X1024=%u", DYN.t_xsr_dsm_x1024[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG24_MAX_WR_SYNC=%u", QDYN.max_wr_sync[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG24_MAX_RD_SYNC=%u", QDYN.max_rd_sync[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG24_RD2WR_S=%u", QDYN.rd2wr_s[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG24_BANK_ORG=%u", QDYN.bank_org[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG25_RDA2PRE=%u", QDYN.rda2pre[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG25_WRA2PRE=%u", QDYN.wra2pre[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE=%u", QDYN.lpddr4_diff_bank_rwa2pre[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG26_T_CCD_R=%u", QDYN.t_ccd_r[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG26_T_CCD_W=%u", QDYN.t_ccd_w[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG26_T_CCD_R_S=%u", QDYN.t_ccd_r_s[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG26_T_CCD_W_S=%u", QDYN.t_ccd_w_s[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG27_T_MRR2MPC=%u", QDYN.t_mrr2mpc[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG27_T_ECSC=%u", QDYN.t_ecsc[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG28_T_SRX2SRX=%u", QDYN.t_srx2srx[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG28_T_CPDED2SRX=%u", QDYN.t_cpded2srx[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG28_T_CSSR=%u", QDYN.t_cssr[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG29_T_CKACT=%u", QDYN.t_ckact[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG29_T_CKOFF=%u", QDYN.t_ckoff[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG30_MRR2RD=%u", QDYN.mrr2rd[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG30_MRR2WR=%u", QDYN.mrr2wr[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG30_MRR2MRW=%u", QDYN.mrr2mrw[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG31_RFM_RAAIMT=%u", QDYN.rfm_raaimt[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG31_RFM_RAA_THR=%u", QDYN.rfm_raa_thr[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG31_RFM_RAA_REF_DECR=%u", QDYN.rfm_raa_ref_decr[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG32_WS_FS2WCK_SUS=%u", QDYN.ws_fs2wck_sus[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG32_T_WCKSUS=%u", QDYN.t_wcksus[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG32_WS_OFF2WS_FS=%u", QDYN.ws_off2ws_fs[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG33_T_CCD_R_M=%u", QDYN.t_ccd_r_m[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG33_T_CCD_W_M=%u", QDYN.t_ccd_w_m[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG33_T_WR2RD_M=%u", QDYN.t_wr2rd_m[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG34_T_CCD_MW_BLX2=%u", QDYN.t_ccd_mw_blx2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG34_RD2WR_BLX2=%u", QDYN.rd2wr_blx2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG34_WR2RD_BLX2=%u", QDYN.wr2rd_blx2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG34_T_CCD_BLX2=%u", QDYN.t_ccd_blx2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG35_RDA2PRE_BLX2=%u", QDYN.rda2pre_blx2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG35_WRA2PRE_BLX2=%u", QDYN.wra2pre_blx2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG35_RD2PRE_BLX2=%u", QDYN.rd2pre_blx2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG35_WR2PRE_BLX2=%u", QDYN.wr2pre_blx2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG36_RD2WR_S_BLX2=%u", QDYN.rd2wr_s_blx2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG36_WR2RD_S_BLX2=%u", QDYN.wr2rd_s_blx2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG36_T_CCD_S_BLX2=%u", QDYN.t_ccd_s_blx2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG37_MAX_WR_SYNC_BLX2=%u", QDYN.max_wr_sync_blx2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG37_MAX_RD_SYNC_BLX2=%u", QDYN.max_rd_sync_blx2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG37_WR2MR_BLX2=%u", QDYN.wr2mr_blx2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG37_RD2MR_BLX2=%u", QDYN.rd2mr_blx2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG38_WR2RD_DR_BLX2=%u", QDYN.wr2rd_dr_blx2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG38_RD2WR_DR_BLX2=%u", QDYN.rd2wr_dr_blx2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG38_DIFF_RANK_RD_GAP_BLX2=%u", QDYN.diff_rank_rd_gap_blx2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET1TMG38_DIFF_RANK_WR_GAP_BLX2=%u", QDYN.diff_rank_wr_gap_blx2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG0_T_RAS_MIN_2=%u", QDYN.t_ras_min_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG0_T_FAW_2=%u", QDYN.t_faw_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG0_WR2PRE_2=%u", QDYN.wr2pre_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG1_T_RC_2=%u", QDYN.t_rc_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG1_RD2PRE_2=%u", QDYN.rd2pre_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG2_WR2RD_2=%u", QDYN.wr2rd_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG2_RD2WR_2=%u", QDYN.rd2wr_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG3_T_MR_2=%u", QDYN.t_mr_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG4_T_RP_2=%u", QDYN.t_rp_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG4_T_RRD_2=%u", QDYN.t_rrd_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG4_T_RCD_2=%u", QDYN.t_rcd_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG8_T_XS_X32_2=%u", QDYN.t_xs_x32_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG8_T_XS_DLL_X32_2=%u", QDYN.t_xs_dll_x32_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG9_WR2RD_S_2=%u", QDYN.wr2rd_s_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG9_T_RRD_S_2=%u", QDYN.t_rrd_s_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG13_T_PPD_2=%u", QDYN.t_ppd_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG13_T_CCD_W2_2=%u", QDYN.t_ccd_w2_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG16_T_CCD_DLR_2=%u", QDYN.t_ccd_dlr_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG16_T_RRD_DLR_2=%u", QDYN.t_rrd_dlr_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG16_T_FAW_DLR_2=%u", QDYN.t_faw_dlr_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG16_T_RP_CA_PARITY_2=%u", QDYN.t_rp_ca_parity_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG22_T_RD2WR_DPR_2=%u", QDYN.t_rd2wr_dpr_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG22_T_RD2WR_DLR_2=%u", QDYN.t_rd2wr_dlr_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG22_T_WR2RD_DPR_2=%u", QDYN.t_wr2rd_dpr_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG22_T_WR2RD_DLR_2=%u", QDYN.t_wr2rd_dlr_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG26_T_CCD_R_2=%u", QDYN.t_ccd_r_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG26_T_CCD_W_2=%u", QDYN.t_ccd_w_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG26_T_CCD_R_S_2=%u", QDYN.t_ccd_r_s_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG26_T_CCD_W_S_2=%u", QDYN.t_ccd_w_s_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG27_T_MRR2MPC_2=%u", QDYN.t_mrr2mpc_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG31_RFM_RAAIMT_2=%u", QDYN.rfm_raaimt_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG31_RFM_RAA_THR_2=%u", QDYN.rfm_raa_thr_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG31_RFM_RAA_REF_DECR_2=%u", QDYN.rfm_raa_ref_decr_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG33_T_CCD_R_M_2=%u", QDYN.t_ccd_r_m_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG33_T_CCD_W_M_2=%u", QDYN.t_ccd_w_m_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DRAMSET2TMG33_T_WR2RD_M_2=%u", QDYN.t_wr2rd_m_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R0R1=%u", QDYN.t_rd2rd_gap_r0r1[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R1R0=%u", QDYN.t_rd2rd_gap_r1r0[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R0R1=%u", QDYN.t_wr2rd_gap_r0r1[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R1R0=%u", QDYN.t_wr2rd_gap_r1r0[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R0R1=%u", QDYN.t_rd2wr_gap_r0r1[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R1R0=%u", QDYN.t_rd2wr_gap_r1r0[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R0R1=%u", QDYN.t_wr2wr_gap_r0r1[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R1R0=%u", QDYN.t_wr2wr_gap_r1r0[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R0R2=%u", QDYN.t_rd2rd_gap_r0r2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R2R0=%u", QDYN.t_rd2rd_gap_r2r0[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R0R2=%u", QDYN.t_wr2rd_gap_r0r2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R2R0=%u", QDYN.t_wr2rd_gap_r2r0[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R0R2=%u", QDYN.t_rd2wr_gap_r0r2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R2R0=%u", QDYN.t_rd2wr_gap_r2r0[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R0R2=%u", QDYN.t_wr2wr_gap_r0r2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R2R0=%u", QDYN.t_wr2wr_gap_r2r0[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R0R3=%u", QDYN.t_rd2rd_gap_r0r3[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R3R0=%u", QDYN.t_rd2rd_gap_r3r0[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R0R3=%u", QDYN.t_wr2rd_gap_r0r3[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R3R0=%u", QDYN.t_wr2rd_gap_r3r0[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R0R3=%u", QDYN.t_rd2wr_gap_r0r3[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R3R0=%u", QDYN.t_rd2wr_gap_r3r0[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R0R3=%u", QDYN.t_wr2wr_gap_r0r3[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R3R0=%u", QDYN.t_wr2wr_gap_r3r0[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R1R2=%u", QDYN.t_rd2rd_gap_r1r2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R2R1=%u", QDYN.t_rd2rd_gap_r2r1[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R1R2=%u", QDYN.t_wr2rd_gap_r1r2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R2R1=%u", QDYN.t_wr2rd_gap_r2r1[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R1R2=%u", QDYN.t_rd2wr_gap_r1r2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R2R1=%u", QDYN.t_rd2wr_gap_r2r1[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R1R2=%u", QDYN.t_wr2wr_gap_r1r2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R2R1=%u", QDYN.t_wr2wr_gap_r2r1[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R1R3=%u", QDYN.t_rd2rd_gap_r1r3[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R3R1=%u", QDYN.t_rd2rd_gap_r3r1[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R1R3=%u", QDYN.t_wr2rd_gap_r1r3[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R3R1=%u", QDYN.t_wr2rd_gap_r3r1[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R1R3=%u", QDYN.t_rd2wr_gap_r1r3[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R3R1=%u", QDYN.t_rd2wr_gap_r3r1[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R1R3=%u", QDYN.t_wr2wr_gap_r1r3[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R3R1=%u", QDYN.t_wr2wr_gap_r3r1[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R2R3=%u", QDYN.t_rd2rd_gap_r2r3[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R3R2=%u", QDYN.t_rd2rd_gap_r3r2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R2R3=%u", QDYN.t_wr2rd_gap_r2r3[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R3R2=%u", QDYN.t_wr2rd_gap_r3r2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R2R3=%u", QDYN.t_rd2wr_gap_r2r3[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R3R2=%u", QDYN.t_rd2wr_gap_r3r2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R2R3=%u", QDYN.t_wr2wr_gap_r2r3[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R3R2=%u", QDYN.t_wr2wr_gap_r3r2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_MRAMTMG0_T_RAS_MIN_MRAM=%u", QDYN.t_ras_min_mram[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_MRAMTMG0_T_FAW_MRAM=%u", QDYN.t_faw_mram[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_MRAMTMG1_T_RC_MRAM=%u", QDYN.t_rc_mram[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_MRAMTMG2_T_RP_MRAM=%u", QDYN.t_rp_mram[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_MRAMTMG2_T_RRD_MRAM=%u", QDYN.t_rrd_mram[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_MRAMTMG2_T_RCD_MRAM=%u", QDYN.t_rcd_mram[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_MRAMTMG3_T_RRD_S_MRAM=%u", QDYN.t_rrd_s_mram[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_INITMR0_EMR=%u", QDYN.emr[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_INITMR0_MR=%u", QDYN.mr[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_INITMR1_EMR3=%u", QDYN.emr3[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_INITMR1_EMR2=%u", QDYN.emr2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_INITMR2_MR5=%u", QDYN.mr5[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_INITMR2_MR4=%u", QDYN.mr4[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_INITMR3_MR6=%u", QDYN.mr6[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_INITMR3_MR22=%u", QDYN.mr22[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DFITMG0_DFI_TPHY_WRLAT=%u", QDYN.dfi_tphy_wrlat[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DFITMG0_DFI_TPHY_WRDATA=%u", QDYN.dfi_tphy_wrdata[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DFITMG0_DFI_T_RDDATA_EN=%u", QDYN.dfi_t_rddata_en[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DFITMG0_DFI_T_CTRL_DELAY=%u", QDYN.dfi_t_ctrl_delay[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DFITMG1_DFI_T_DRAM_CLK_ENABLE=%u", QDYN.dfi_t_dram_clk_enable[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DFITMG1_DFI_T_DRAM_CLK_DISABLE=%u", QDYN.dfi_t_dram_clk_disable[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DFITMG1_DFI_T_WRDATA_DELAY=%u", QDYN.dfi_t_wrdata_delay[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DFITMG1_DFI_T_PARIN_LAT=%u", QDYN.dfi_t_parin_lat[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DFITMG1_DFI_T_CMD_LAT=%u", QDYN.dfi_t_cmd_lat[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DFITMG2_DFI_TPHY_WRCSLAT=%u", QDYN.dfi_tphy_wrcslat[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DFITMG2_DFI_TPHY_RDCSLAT=%u", QDYN.dfi_tphy_rdcslat[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DFITMG2_DFI_TWCK_DELAY=%u", QDYN.dfi_twck_delay[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DFITMG3_DFI_T_GEARDOWN_DELAY=%u", QDYN.dfi_t_geardown_delay[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DFITMG4_DFI_TWCK_DIS=%u", QDYN.dfi_twck_dis[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DFITMG4_DFI_TWCK_EN_FS=%u", QDYN.dfi_twck_en_fs[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DFITMG4_DFI_TWCK_EN_WR=%u", QDYN.dfi_twck_en_wr[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DFITMG4_DFI_TWCK_EN_RD=%u", QDYN.dfi_twck_en_rd[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DFITMG5_DFI_TWCK_TOGGLE_POST=%u", QDYN.dfi_twck_toggle_post[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DFITMG5_DFI_TWCK_TOGGLE_CS=%u", QDYN.dfi_twck_toggle_cs[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DFITMG5_DFI_TWCK_TOGGLE=%u", QDYN.dfi_twck_toggle[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DFITMG5_DFI_TWCK_FAST_TOGGLE=%u", QDYN.dfi_twck_fast_toggle[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD=%u", QDYN.dfi_twck_toggle_post_rd[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN=%u", QDYN.dfi_twck_toggle_post_rd_en[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN_AUX=%s", QDYN.dfi_twck_toggle_post_rd_en[2][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DFITMG7_DFI_T_2N_MODE_DELAY=%u", QDYN.dfi_t_2n_mode_delay[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DFITMG7_DFI_T_INIT_START=%u", QDYN.dfi_t_init_start[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DFITMG7_DFI_T_INIT_COMPLETE=%u", QDYN.dfi_t_init_complete[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024=%u", STATIC.dfi_t_ctrlupd_interval_max_x1024[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024=%u", STATIC.dfi_t_ctrlupd_interval_min_x1024[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8=%u", STATIC.dfi_t_ctrlupd_burst_interval_x8[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET1TMG0_T_REFI_X1_X32=%u", DYN.t_refi_x1_x32[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET1TMG0_REFRESH_TO_X1_X32=%u", DYN.refresh_to_x1_x32[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET1TMG0_REFRESH_MARGIN=%u", DYN.refresh_margin[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET1TMG0_REFRESH_TO_X1_SEL=%u", DYN.refresh_to_x1_sel[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET1TMG0_REFRESH_TO_X1_SEL_AUX=%s", DYN.refresh_to_x1_sel[2][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET1TMG0_T_REFI_X1_SEL=%u", DYN.t_refi_x1_sel[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET1TMG0_T_REFI_X1_SEL_AUX=%s", DYN.t_refi_x1_sel[2][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET1TMG1_T_RFC_MIN=%u", DYN.t_rfc_min[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET1TMG1_T_RFC_MIN_AB=%u", DYN.t_rfc_min_ab[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET1TMG2_T_RFC_MIN_DLR=%u", DYN.t_rfc_min_dlr[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET1TMG2_T_PBR2PBR=%u", DYN.t_pbr2pbr[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET1TMG2_T_PBR2ACT=%u", DYN.t_pbr2act[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET1TMG3_T_RFCSB=%u", DYN.t_rfcsb[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET1TMG3_T_REFSBRD=%u", DYN.t_refsbrd[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET1TMG3_REFRESH_TO_AB_X32=%u", DYN.refresh_to_ab_x32[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32=%u", DYN.refresh_timer0_start_value_x32[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32=%u", DYN.refresh_timer1_start_value_x32[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET1TMG5_REFRESH_TIMER2_START_VALUE_X32=%u", DYN.refresh_timer2_start_value_x32[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET1TMG5_REFRESH_TIMER3_START_VALUE_X32=%u", DYN.refresh_timer3_start_value_x32[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET1TMG6_REFRESH_TIMER_LR_OFFSET_X32=%u", STATIC.refresh_timer_lr_offset_x32[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET1TMG7_T_RFCSB_DLR=%u", DYN.t_rfcsb_dlr[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET1TMG7_T_REFSBRD_DLR=%u", DYN.t_refsbrd_dlr[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET1TMG8_T_RFC_MIN_HET=%u", DYN.t_rfc_min_het[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET1TMG9_REFAB_HI_SCH_GAP=%u", DYN.refab_hi_sch_gap[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET1TMG9_REFSB_HI_SCH_GAP=%u", DYN.refsb_hi_sch_gap[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET1TMG10_T_WIN_SIZE_1XTREFI=%u", QDYN.t_win_size_1xtrefi[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET1TMG11_T_PBR2PBR_MP=%u", DYN.t_pbr2pbr_mp[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET1TMG12_T_RFC_MIN_MP=%u", DYN.t_rfc_min_mp[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET1TMG12_T_RFC_MIN_AB_MP=%u", DYN.t_rfc_min_ab_mp[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_ECSSET1TMG0_T_ECS_INT_X1024=%u", QDYN.t_ecs_int_x1024[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_ECSSET1TMG0_T_REFI_ECS_OFFSET_X1_X32=%u", DYN.t_refi_ecs_offset_x1_x32[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFMSET1TMG0_T_RFMPB=%u", QDYN.t_rfmpb[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFMSET1TMG1_T_RFMPB_MP=%u", QDYN.t_rfmpb_mp[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET2TMG0_T_REFI_X1_X32_2=%u", DYN.t_refi_x1_x32_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET2TMG0_REFRESH_TO_X1_X32_2=%u", DYN.refresh_to_x1_x32_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET2TMG0_REFRESH_MARGIN_2=%u", DYN.refresh_margin_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET2TMG1_T_RFC_MIN_2=%u", DYN.t_rfc_min_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET2TMG2_T_RFC_MIN_DLR_2=%u", DYN.t_rfc_min_dlr_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET2TMG3_T_RFCSB_2=%u", DYN.t_rfcsb_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET2TMG3_T_REFSBRD_2=%u", DYN.t_refsbrd_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET2TMG6_REFRESH_TIMER_LR_OFFSET_X32_2=%u", STATIC.refresh_timer_lr_offset_x32_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET2TMG7_T_RFCSB_DLR_2=%u", DYN.t_rfcsb_dlr_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET2TMG7_T_REFSBRD_DLR_2=%u", DYN.t_refsbrd_dlr_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET2TMG9_REFAB_HI_SCH_GAP_2=%u", DYN.refab_hi_sch_gap_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET2TMG9_REFSB_HI_SCH_GAP_2=%u", DYN.refsb_hi_sch_gap_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RFSHSET2TMG10_T_WIN_SIZE_1XTREFI_2=%u", QDYN.t_win_size_1xtrefi_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_ECSSET2TMG0_T_ECS_INT_X1024_2=%u", QDYN.t_ecs_int_x1024_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_ECSSET2TMG0_T_REFI_ECS_OFFSET_X1_X32_2=%u", DYN.t_refi_ecs_offset_x1_x32_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_ZQSET1TMG0_T_ZQ_LONG_NOP=%u", STATIC.t_zq_long_nop[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_ZQSET1TMG0_T_ZQ_SHORT_NOP=%u", STATIC.t_zq_short_nop[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024=%u", STATIC.t_zq_short_interval_x1024[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_ZQSET1TMG1_T_ZQ_RESET_NOP=%u", STATIC.t_zq_reset_nop[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_ZQSET1TMG2_T_ZQ_STOP=%u", STATIC.t_zq_stop[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_ZQSET2TMG0_T_ZQ_LONG_NOP_2=%u", STATIC.t_zq_long_nop_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_ZQSET2TMG0_T_ZQ_SHORT_NOP_2=%u", STATIC.t_zq_short_nop_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RCDINIT1_CTRL_WORD_1=%u", QDYN.ctrl_word_1[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RCDINIT1_CTRL_WORD_2=%u", QDYN.ctrl_word_2[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RCDINIT2_CTRL_WORD_3=%u", QDYN.ctrl_word_3[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RCDINIT2_CTRL_WORD_4=%u", QDYN.ctrl_word_4[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RCDINIT3_CTRL_WORD_5=%u", QDYN.ctrl_word_5[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RCDINIT3_CTRL_WORD_6=%u", QDYN.ctrl_word_6[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RCDINIT4_CTRL_WORD_7=%u", QDYN.ctrl_word_7[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RCDINIT4_CTRL_WORD_8=%u", QDYN.ctrl_word_8[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_HWFFCEX_RANK1_RANK1_MR1_RTT_NOM=%u", QDYN.rank1_mr1_rtt_nom[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_HWFFCEX_RANK1_RANK1_MR2_RTT_WR=%u", QDYN.rank1_mr2_rtt_wr[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_HWFFCEX_RANK1_RANK1_MR5_RTT_PARK=%u", QDYN.rank1_mr5_rtt_park[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_VALUE=%u", QDYN.rank1_mr6_vref_value[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE=%u", QDYN.rank1_mr6_vref_range[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE_AUX=%s", QDYN.rank1_mr6_vref_range[2][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_HWFFCEX_RANK2_RANK2_MR1_RTT_NOM=%u", QDYN.rank2_mr1_rtt_nom[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_HWFFCEX_RANK2_RANK2_MR2_RTT_WR=%u", QDYN.rank2_mr2_rtt_wr[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_HWFFCEX_RANK2_RANK2_MR5_RTT_PARK=%u", QDYN.rank2_mr5_rtt_park[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_VALUE=%u", QDYN.rank2_mr6_vref_value[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE=%u", QDYN.rank2_mr6_vref_range[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE_AUX=%s", QDYN.rank2_mr6_vref_range[2][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_HWFFCEX_RANK3_RANK3_MR1_RTT_NOM=%u", QDYN.rank3_mr1_rtt_nom[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_HWFFCEX_RANK3_RANK3_MR2_RTT_WR=%u", QDYN.rank3_mr2_rtt_wr[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_HWFFCEX_RANK3_RANK3_MR5_RTT_PARK=%u", QDYN.rank3_mr5_rtt_park[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_VALUE=%u", QDYN.rank3_mr6_vref_value[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE=%u", QDYN.rank3_mr6_vref_range[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE_AUX=%s", QDYN.rank3_mr6_vref_range[2][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DQSOSCCTL0_DQSOSC_ENABLE=%u", DYN.dqsosc_enable[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DQSOSCCTL0_DQSOSC_ENABLE_AUX=%s", DYN.dqsosc_enable[2][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT=%u", DYN.dqsosc_interval_unit[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT_AUX=%s", DYN.dqsosc_interval_unit[2][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DQSOSCCTL0_DQSOSC_INTERVAL=%u", DYN.dqsosc_interval[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DERATEINT_MR4_READ_INTERVAL=%u", QDYN.mr4_read_interval[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DERATEVAL0_DERATED_T_RRD=%u", QDYN.derated_t_rrd[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DERATEVAL0_DERATED_T_RP=%u", QDYN.derated_t_rp[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DERATEVAL0_DERATED_T_RAS_MIN=%u", QDYN.derated_t_ras_min[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DERATEVAL0_DERATED_T_RCD=%u", QDYN.derated_t_rcd[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DERATEVAL1_DERATED_T_RC=%u", QDYN.derated_t_rc[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DERATEVAL1_DERATED_T_RCD_WRITE=%u", QDYN.derated_t_rcd_write[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_HWLPTMG0_HW_LP_IDLE_X32=%u", QDYN.hw_lp_idle_x32[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DVFSCTL0_DVFSQ_ENABLE=%u", STATIC.dvfsq_enable[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DVFSCTL0_DVFSQ_ENABLE_AUX=%s", STATIC.dvfsq_enable[2][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_SCHEDTMG0_PAGECLOSE_TIMER=%u", STATIC.pageclose_timer[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_SCHEDTMG0_RDWR_IDLE_GAP=%u", STATIC.rdwr_idle_gap[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_PERFHPR1_HPR_MAX_STARVE=%u", QDYN.hpr_max_starve[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_PERFHPR1_HPR_XACT_RUN_LENGTH=%u", QDYN.hpr_xact_run_length[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_PERFLPR1_LPR_MAX_STARVE=%u", QDYN.lpr_max_starve[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_PERFLPR1_LPR_XACT_RUN_LENGTH=%u", QDYN.lpr_xact_run_length[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_PERFWR1_W_MAX_STARVE=%u", QDYN.w_max_starve[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_PERFWR1_W_XACT_RUN_LENGTH=%u", QDYN.w_xact_run_length[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANKTMG0_DIFF_RANK_RD_GAP=%u", QDYN.diff_rank_rd_gap[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANKTMG0_DIFF_RANK_WR_GAP=%u", QDYN.diff_rank_wr_gap[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANKTMG1_WR2RD_DR=%u", QDYN.wr2rd_dr[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RANKTMG1_RD2WR_DR=%u", QDYN.rd2wr_dr[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_PWRTMG_POWERDOWN_TO_X32=%u", QDYN.powerdown_to_x32[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_PWRTMG_SELFREF_TO_X32=%u", QDYN.selfref_to_x32[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_ODTCFG_RD_ODT_DELAY=%u", QDYN.rd_odt_delay[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_ODTCFG_RD_ODT_HOLD=%u", QDYN.rd_odt_hold[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_ODTCFG_WR_ODT_DELAY=%u", QDYN.wr_odt_delay[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_ODTCFG_WR_ODT_HOLD=%u", QDYN.wr_odt_hold[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_CRCPARTMG0_T_WR_CRC_ALERT_PW_MAX=%u", DYN.t_wr_crc_alert_pw_max[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_CRCPARTMG0_T_WR_CRC_ALERT_PW_MIN=%u", DYN.t_wr_crc_alert_pw_min[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_CRCPARTMG1_T_CSALT=%u", QDYN.t_csalt[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RETRYTMG0_CAPAR_RETRY_WINDOW=%u", QDYN.capar_retry_window[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RETRYTMG0_T_WR_CRC_RETRY_WINDOW=%u", QDYN.t_wr_crc_retry_window[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RETRYTMG1_DFI_T_PHY_RDLAT=%u", QDYN.dfi_t_phy_rdlat[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RETRYTMG1_EXTRA_RD_RETRY_WINDOW=%u", QDYN.extra_rd_retry_window[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RETRYTMG1_RETRY_ADD_RD_LAT=%u", QDYN.retry_add_rd_lat[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RETRYTMG1_RETRY_ADD_RD_LAT_EN=%u", QDYN.retry_add_rd_lat_en[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_RETRYTMG1_RETRY_ADD_RD_LAT_EN_AUX=%s", QDYN.retry_add_rd_lat_en[2][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DDR4PPRTMG0_T_PGM_X1_X1024=%u", QDYN.t_pgm_x1_x1024[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DDR4PPRTMG0_T_PGM_X1_SEL=%u", QDYN.t_pgm_x1_sel[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DDR4PPRTMG0_T_PGM_X1_SEL_AUX=%s", QDYN.t_pgm_x1_sel[2][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DDR4PPRTMG1_T_PGMPST_X32=%u", QDYN.t_pgmpst_x32[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_DDR4PPRTMG1_T_PGM_EXIT=%u", QDYN.t_pgm_exit[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_LNKECCCTL0_WR_LINK_ECC_ENABLE=%u", QDYN.wr_link_ecc_enable[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_LNKECCCTL0_WR_LINK_ECC_ENABLE_AUX=%s", QDYN.wr_link_ecc_enable[2][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_LNKECCCTL0_RD_LINK_ECC_ENABLE=%u", QDYN.rd_link_ecc_enable[2][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ2_CH1_LNKECCCTL0_RD_LINK_ECC_ENABLE_AUX=%s", QDYN.rd_link_ecc_enable[2][1] ? "y" : "n");
#endif /* UMCTL2_FREQUENCY_NUM > 2 && DWC_DDRCTL_NUM_CHANNEL > 1 */
#if UMCTL2_FREQUENCY_NUM > 3
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG0_T_RAS_MIN=%u", QDYN.t_ras_min[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG0_T_RAS_MAX=%u", QDYN.t_ras_max[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG0_T_FAW=%u", QDYN.t_faw[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG0_WR2PRE=%u", QDYN.wr2pre[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG1_T_RC=%u", QDYN.t_rc[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG1_RD2PRE=%u", QDYN.rd2pre[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG1_T_XP=%u", QDYN.t_xp[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG1_T_RCD_WRITE=%u", QDYN.t_rcd_write[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG2_WR2RD=%u", QDYN.wr2rd[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG2_RD2WR=%u", QDYN.rd2wr[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG2_READ_LATENCY=%u", QDYN.read_latency[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG2_WRITE_LATENCY=%u", QDYN.write_latency[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG3_WR2MR=%u", QDYN.wr2mr[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG3_RD2MR=%u", QDYN.rd2mr[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG3_T_MR=%u", QDYN.t_mr[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG4_T_RP=%u", QDYN.t_rp[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG4_T_RRD=%u", QDYN.t_rrd[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG4_T_CCD=%u", QDYN.t_ccd[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG4_T_RCD=%u", QDYN.t_rcd[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG5_T_CKE=%u", QDYN.t_cke[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG5_T_CKESR=%u", QDYN.t_ckesr[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG5_T_CKSRE=%u", QDYN.t_cksre[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG5_T_CKSRX=%u", QDYN.t_cksrx[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG6_T_CKCSX=%u", QDYN.t_ckcsx[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG7_T_CSH=%u", QDYN.t_csh[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG7_T_MRW_L=%u", QDYN.t_mrw_l[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG8_T_XS_X32=%u", QDYN.t_xs_x32[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG8_T_XS_DLL_X32=%u", QDYN.t_xs_dll_x32[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG8_T_XS_ABORT_X32=%u", QDYN.t_xs_abort_x32[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG8_T_XS_FAST_X32=%u", QDYN.t_xs_fast_x32[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG9_WR2RD_S=%u", QDYN.wr2rd_s[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG9_T_RRD_S=%u", QDYN.t_rrd_s[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG9_T_CCD_S=%u", QDYN.t_ccd_s[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG9_DDR4_WR_PREAMBLE=%u", QDYN.ddr4_wr_preamble[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG9_DDR4_WR_PREAMBLE_AUX=%s", QDYN.ddr4_wr_preamble[3][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG10_T_GEAR_HOLD=%u", QDYN.t_gear_hold[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG10_T_GEAR_SETUP=%u", QDYN.t_gear_setup[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG10_T_CMD_GEAR=%u", QDYN.t_cmd_gear[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG10_T_SYNC_GEAR=%u", QDYN.t_sync_gear[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG11_T_CKMPE=%u", QDYN.t_ckmpe[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG11_T_MPX_S=%u", QDYN.t_mpx_s[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG11_T_MPX_LH=%u", QDYN.t_mpx_lh[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG11_POST_MPSM_GAP_X32=%u", QDYN.post_mpsm_gap_x32[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG12_T_MRD_PDA=%u", QDYN.t_mrd_pda[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG12_T_CMDCKE=%u", QDYN.t_cmdcke[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG12_T_WR_MPR=%u", QDYN.t_wr_mpr[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG13_T_PPD=%u", QDYN.t_ppd[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG13_T_CCD_W2=%u", QDYN.t_ccd_w2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG13_T_CCD_MW=%u", QDYN.t_ccd_mw[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG13_ODTLOFF=%u", QDYN.odtloff[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG14_T_XSR=%u", QDYN.t_xsr[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG14_T_OSCO=%u", QDYN.t_osco[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG15_T_STAB_X32=%u", QDYN.t_stab_x32[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG15_EN_HWFFC_T_STAB=%u", QDYN.en_hwffc_t_stab[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG15_EN_HWFFC_T_STAB_AUX=%s", QDYN.en_hwffc_t_stab[3][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG15_EN_DFI_LP_T_STAB=%u", QDYN.en_dfi_lp_t_stab[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG15_EN_DFI_LP_T_STAB_AUX=%s", QDYN.en_dfi_lp_t_stab[3][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG16_T_CCD_DLR=%u", QDYN.t_ccd_dlr[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG16_T_RRD_DLR=%u", QDYN.t_rrd_dlr[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG16_T_FAW_DLR=%u", QDYN.t_faw_dlr[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG16_T_RP_CA_PARITY=%u", QDYN.t_rp_ca_parity[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG17_T_VRCG_DISABLE=%u", QDYN.t_vrcg_disable[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG17_T_VRCG_ENABLE=%u", QDYN.t_vrcg_enable[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG18_T_MPSMX=%u", QDYN.t_mpsmx[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG18_T_PD=%u", QDYN.t_pd[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG20_T_CSL_SREXIT=%u", QDYN.t_csl_srexit[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG20_T_CSH_SREXIT=%u", QDYN.t_csh_srexit[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG20_T_CASRX=%u", QDYN.t_casrx[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG20_T_CPDED=%u", QDYN.t_cpded[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG21_T_MPC_HOLD=%u", QDYN.t_mpc_hold[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG21_T_MPC_SETUP=%u", QDYN.t_mpc_setup[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG21_T_MPC_CS=%u", QDYN.t_mpc_cs[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG21_T_CSL=%u", QDYN.t_csl[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG22_T_RD2WR_DPR=%u", QDYN.t_rd2wr_dpr[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG22_T_RD2WR_DLR=%u", QDYN.t_rd2wr_dlr[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG22_T_WR2RD_DPR=%u", QDYN.t_wr2rd_dpr[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG22_T_WR2RD_DLR=%u", QDYN.t_wr2rd_dlr[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG23_T_PDN=%u", DYN.t_pdn[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG23_T_XSR_DSM_X1024=%u", DYN.t_xsr_dsm_x1024[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG24_MAX_WR_SYNC=%u", QDYN.max_wr_sync[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG24_MAX_RD_SYNC=%u", QDYN.max_rd_sync[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG24_RD2WR_S=%u", QDYN.rd2wr_s[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG24_BANK_ORG=%u", QDYN.bank_org[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG25_RDA2PRE=%u", QDYN.rda2pre[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG25_WRA2PRE=%u", QDYN.wra2pre[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE=%u", QDYN.lpddr4_diff_bank_rwa2pre[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG26_T_CCD_R=%u", QDYN.t_ccd_r[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG26_T_CCD_W=%u", QDYN.t_ccd_w[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG26_T_CCD_R_S=%u", QDYN.t_ccd_r_s[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG26_T_CCD_W_S=%u", QDYN.t_ccd_w_s[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG27_T_MRR2MPC=%u", QDYN.t_mrr2mpc[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG27_T_ECSC=%u", QDYN.t_ecsc[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG28_T_SRX2SRX=%u", QDYN.t_srx2srx[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG28_T_CPDED2SRX=%u", QDYN.t_cpded2srx[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG28_T_CSSR=%u", QDYN.t_cssr[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG29_T_CKACT=%u", QDYN.t_ckact[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG29_T_CKOFF=%u", QDYN.t_ckoff[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG30_MRR2RD=%u", QDYN.mrr2rd[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG30_MRR2WR=%u", QDYN.mrr2wr[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG30_MRR2MRW=%u", QDYN.mrr2mrw[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG31_RFM_RAAIMT=%u", QDYN.rfm_raaimt[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG31_RFM_RAA_THR=%u", QDYN.rfm_raa_thr[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG31_RFM_RAA_REF_DECR=%u", QDYN.rfm_raa_ref_decr[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG32_WS_FS2WCK_SUS=%u", QDYN.ws_fs2wck_sus[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG32_T_WCKSUS=%u", QDYN.t_wcksus[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG32_WS_OFF2WS_FS=%u", QDYN.ws_off2ws_fs[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG33_T_CCD_R_M=%u", QDYN.t_ccd_r_m[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG33_T_CCD_W_M=%u", QDYN.t_ccd_w_m[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG33_T_WR2RD_M=%u", QDYN.t_wr2rd_m[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG34_T_CCD_MW_BLX2=%u", QDYN.t_ccd_mw_blx2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG34_RD2WR_BLX2=%u", QDYN.rd2wr_blx2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG34_WR2RD_BLX2=%u", QDYN.wr2rd_blx2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG34_T_CCD_BLX2=%u", QDYN.t_ccd_blx2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG35_RDA2PRE_BLX2=%u", QDYN.rda2pre_blx2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG35_WRA2PRE_BLX2=%u", QDYN.wra2pre_blx2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG35_RD2PRE_BLX2=%u", QDYN.rd2pre_blx2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG35_WR2PRE_BLX2=%u", QDYN.wr2pre_blx2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG36_RD2WR_S_BLX2=%u", QDYN.rd2wr_s_blx2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG36_WR2RD_S_BLX2=%u", QDYN.wr2rd_s_blx2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG36_T_CCD_S_BLX2=%u", QDYN.t_ccd_s_blx2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG37_MAX_WR_SYNC_BLX2=%u", QDYN.max_wr_sync_blx2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG37_MAX_RD_SYNC_BLX2=%u", QDYN.max_rd_sync_blx2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG37_WR2MR_BLX2=%u", QDYN.wr2mr_blx2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG37_RD2MR_BLX2=%u", QDYN.rd2mr_blx2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG38_WR2RD_DR_BLX2=%u", QDYN.wr2rd_dr_blx2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG38_RD2WR_DR_BLX2=%u", QDYN.rd2wr_dr_blx2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG38_DIFF_RANK_RD_GAP_BLX2=%u", QDYN.diff_rank_rd_gap_blx2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG38_DIFF_RANK_WR_GAP_BLX2=%u", QDYN.diff_rank_wr_gap_blx2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG0_T_RAS_MIN_2=%u", QDYN.t_ras_min_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG0_T_FAW_2=%u", QDYN.t_faw_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG0_WR2PRE_2=%u", QDYN.wr2pre_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG1_T_RC_2=%u", QDYN.t_rc_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG1_RD2PRE_2=%u", QDYN.rd2pre_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG2_WR2RD_2=%u", QDYN.wr2rd_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG2_RD2WR_2=%u", QDYN.rd2wr_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG3_T_MR_2=%u", QDYN.t_mr_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG4_T_RP_2=%u", QDYN.t_rp_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG4_T_RRD_2=%u", QDYN.t_rrd_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG4_T_RCD_2=%u", QDYN.t_rcd_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG8_T_XS_X32_2=%u", QDYN.t_xs_x32_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG8_T_XS_DLL_X32_2=%u", QDYN.t_xs_dll_x32_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG9_WR2RD_S_2=%u", QDYN.wr2rd_s_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG9_T_RRD_S_2=%u", QDYN.t_rrd_s_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG13_T_PPD_2=%u", QDYN.t_ppd_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG13_T_CCD_W2_2=%u", QDYN.t_ccd_w2_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG16_T_CCD_DLR_2=%u", QDYN.t_ccd_dlr_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG16_T_RRD_DLR_2=%u", QDYN.t_rrd_dlr_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG16_T_FAW_DLR_2=%u", QDYN.t_faw_dlr_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG16_T_RP_CA_PARITY_2=%u", QDYN.t_rp_ca_parity_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG22_T_RD2WR_DPR_2=%u", QDYN.t_rd2wr_dpr_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG22_T_RD2WR_DLR_2=%u", QDYN.t_rd2wr_dlr_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG22_T_WR2RD_DPR_2=%u", QDYN.t_wr2rd_dpr_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG22_T_WR2RD_DLR_2=%u", QDYN.t_wr2rd_dlr_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG26_T_CCD_R_2=%u", QDYN.t_ccd_r_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG26_T_CCD_W_2=%u", QDYN.t_ccd_w_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG26_T_CCD_R_S_2=%u", QDYN.t_ccd_r_s_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG26_T_CCD_W_S_2=%u", QDYN.t_ccd_w_s_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG27_T_MRR2MPC_2=%u", QDYN.t_mrr2mpc_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG31_RFM_RAAIMT_2=%u", QDYN.rfm_raaimt_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG31_RFM_RAA_THR_2=%u", QDYN.rfm_raa_thr_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG31_RFM_RAA_REF_DECR_2=%u", QDYN.rfm_raa_ref_decr_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG33_T_CCD_R_M_2=%u", QDYN.t_ccd_r_m_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG33_T_CCD_W_M_2=%u", QDYN.t_ccd_w_m_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET2TMG33_T_WR2RD_M_2=%u", QDYN.t_wr2rd_m_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R0R1=%u", QDYN.t_rd2rd_gap_r0r1[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R1R0=%u", QDYN.t_rd2rd_gap_r1r0[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R0R1=%u", QDYN.t_wr2rd_gap_r0r1[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R1R0=%u", QDYN.t_wr2rd_gap_r1r0[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R0R1=%u", QDYN.t_rd2wr_gap_r0r1[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R1R0=%u", QDYN.t_rd2wr_gap_r1r0[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R0R1=%u", QDYN.t_wr2wr_gap_r0r1[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R1R0=%u", QDYN.t_wr2wr_gap_r1r0[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R0R2=%u", QDYN.t_rd2rd_gap_r0r2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R2R0=%u", QDYN.t_rd2rd_gap_r2r0[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R0R2=%u", QDYN.t_wr2rd_gap_r0r2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R2R0=%u", QDYN.t_wr2rd_gap_r2r0[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R0R2=%u", QDYN.t_rd2wr_gap_r0r2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R2R0=%u", QDYN.t_rd2wr_gap_r2r0[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R0R2=%u", QDYN.t_wr2wr_gap_r0r2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R2R0=%u", QDYN.t_wr2wr_gap_r2r0[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R0R3=%u", QDYN.t_rd2rd_gap_r0r3[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R3R0=%u", QDYN.t_rd2rd_gap_r3r0[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R0R3=%u", QDYN.t_wr2rd_gap_r0r3[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R3R0=%u", QDYN.t_wr2rd_gap_r3r0[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R0R3=%u", QDYN.t_rd2wr_gap_r0r3[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R3R0=%u", QDYN.t_rd2wr_gap_r3r0[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R0R3=%u", QDYN.t_wr2wr_gap_r0r3[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R3R0=%u", QDYN.t_wr2wr_gap_r3r0[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R1R2=%u", QDYN.t_rd2rd_gap_r1r2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R2R1=%u", QDYN.t_rd2rd_gap_r2r1[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R1R2=%u", QDYN.t_wr2rd_gap_r1r2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R2R1=%u", QDYN.t_wr2rd_gap_r2r1[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R1R2=%u", QDYN.t_rd2wr_gap_r1r2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R2R1=%u", QDYN.t_rd2wr_gap_r2r1[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R1R2=%u", QDYN.t_wr2wr_gap_r1r2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R2R1=%u", QDYN.t_wr2wr_gap_r2r1[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R1R3=%u", QDYN.t_rd2rd_gap_r1r3[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R3R1=%u", QDYN.t_rd2rd_gap_r3r1[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R1R3=%u", QDYN.t_wr2rd_gap_r1r3[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R3R1=%u", QDYN.t_wr2rd_gap_r3r1[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R1R3=%u", QDYN.t_rd2wr_gap_r1r3[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R3R1=%u", QDYN.t_rd2wr_gap_r3r1[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R1R3=%u", QDYN.t_wr2wr_gap_r1r3[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R3R1=%u", QDYN.t_wr2wr_gap_r3r1[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R2R3=%u", QDYN.t_rd2rd_gap_r2r3[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R3R2=%u", QDYN.t_rd2rd_gap_r3r2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R2R3=%u", QDYN.t_wr2rd_gap_r2r3[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R3R2=%u", QDYN.t_wr2rd_gap_r3r2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R2R3=%u", QDYN.t_rd2wr_gap_r2r3[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R3R2=%u", QDYN.t_rd2wr_gap_r3r2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R2R3=%u", QDYN.t_wr2wr_gap_r2r3[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R3R2=%u", QDYN.t_wr2wr_gap_r3r2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_MRAMTMG0_T_RAS_MIN_MRAM=%u", QDYN.t_ras_min_mram[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_MRAMTMG0_T_FAW_MRAM=%u", QDYN.t_faw_mram[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_MRAMTMG1_T_RC_MRAM=%u", QDYN.t_rc_mram[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_MRAMTMG2_T_RP_MRAM=%u", QDYN.t_rp_mram[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_MRAMTMG2_T_RRD_MRAM=%u", QDYN.t_rrd_mram[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_MRAMTMG2_T_RCD_MRAM=%u", QDYN.t_rcd_mram[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_MRAMTMG3_T_RRD_S_MRAM=%u", QDYN.t_rrd_s_mram[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_INITMR0_EMR=%u", QDYN.emr[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_INITMR0_MR=%u", QDYN.mr[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_INITMR1_EMR3=%u", QDYN.emr3[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_INITMR1_EMR2=%u", QDYN.emr2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_INITMR2_MR5=%u", QDYN.mr5[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_INITMR2_MR4=%u", QDYN.mr4[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_INITMR3_MR6=%u", QDYN.mr6[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_INITMR3_MR22=%u", QDYN.mr22[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFITMG0_DFI_TPHY_WRLAT=%u", QDYN.dfi_tphy_wrlat[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFITMG0_DFI_TPHY_WRDATA=%u", QDYN.dfi_tphy_wrdata[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFITMG0_DFI_T_RDDATA_EN=%u", QDYN.dfi_t_rddata_en[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFITMG0_DFI_T_CTRL_DELAY=%u", QDYN.dfi_t_ctrl_delay[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFITMG1_DFI_T_DRAM_CLK_ENABLE=%u", QDYN.dfi_t_dram_clk_enable[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFITMG1_DFI_T_DRAM_CLK_DISABLE=%u", QDYN.dfi_t_dram_clk_disable[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFITMG1_DFI_T_WRDATA_DELAY=%u", QDYN.dfi_t_wrdata_delay[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFITMG1_DFI_T_PARIN_LAT=%u", QDYN.dfi_t_parin_lat[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFITMG1_DFI_T_CMD_LAT=%u", QDYN.dfi_t_cmd_lat[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFITMG2_DFI_TPHY_WRCSLAT=%u", QDYN.dfi_tphy_wrcslat[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFITMG2_DFI_TPHY_RDCSLAT=%u", QDYN.dfi_tphy_rdcslat[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFITMG2_DFI_TWCK_DELAY=%u", QDYN.dfi_twck_delay[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFITMG3_DFI_T_GEARDOWN_DELAY=%u", QDYN.dfi_t_geardown_delay[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFITMG4_DFI_TWCK_DIS=%u", QDYN.dfi_twck_dis[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFITMG4_DFI_TWCK_EN_FS=%u", QDYN.dfi_twck_en_fs[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFITMG4_DFI_TWCK_EN_WR=%u", QDYN.dfi_twck_en_wr[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFITMG4_DFI_TWCK_EN_RD=%u", QDYN.dfi_twck_en_rd[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFITMG5_DFI_TWCK_TOGGLE_POST=%u", QDYN.dfi_twck_toggle_post[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFITMG5_DFI_TWCK_TOGGLE_CS=%u", QDYN.dfi_twck_toggle_cs[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFITMG5_DFI_TWCK_TOGGLE=%u", QDYN.dfi_twck_toggle[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFITMG5_DFI_TWCK_FAST_TOGGLE=%u", QDYN.dfi_twck_fast_toggle[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD=%u", QDYN.dfi_twck_toggle_post_rd[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN=%u", QDYN.dfi_twck_toggle_post_rd_en[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN_AUX=%s", QDYN.dfi_twck_toggle_post_rd_en[3][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFITMG7_DFI_T_2N_MODE_DELAY=%u", QDYN.dfi_t_2n_mode_delay[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFITMG7_DFI_T_INIT_START=%u", QDYN.dfi_t_init_start[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFITMG7_DFI_T_INIT_COMPLETE=%u", QDYN.dfi_t_init_complete[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024=%u", STATIC.dfi_t_ctrlupd_interval_max_x1024[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024=%u", STATIC.dfi_t_ctrlupd_interval_min_x1024[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1=%u", DYN.dfi_t_ctrlupd_interval_type1[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC=%u", STATIC.ctrlupd_after_dqsosc[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC_AUX=%s", STATIC.ctrlupd_after_dqsosc[3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFIUPDTMG2_PPT2_OVERRIDE=%u", STATIC.ppt2_override[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFIUPDTMG2_PPT2_OVERRIDE_AUX=%s", STATIC.ppt2_override[3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFIUPDTMG2_PPT2_EN=%u", DYN.ppt2_en[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFIUPDTMG2_PPT2_EN_AUX=%s", DYN.ppt2_en[3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT=%u", DYN.dfi_t_ctrlupd_interval_type1_unit[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8=%u", STATIC.dfi_t_ctrlupd_burst_interval_x8[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG0_T_REFI_X1_X32=%u", DYN.t_refi_x1_x32[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG0_REFRESH_TO_X1_X32=%u", DYN.refresh_to_x1_x32[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG0_REFRESH_MARGIN=%u", DYN.refresh_margin[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL=%u", DYN.refresh_to_x1_sel[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL_AUX=%s", DYN.refresh_to_x1_sel[3][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG0_T_REFI_X1_SEL=%u", DYN.t_refi_x1_sel[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG0_T_REFI_X1_SEL_AUX=%s", DYN.t_refi_x1_sel[3][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG1_T_RFC_MIN=%u", DYN.t_rfc_min[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG1_T_RFC_MIN_AB=%u", DYN.t_rfc_min_ab[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG2_T_RFC_MIN_DLR=%u", DYN.t_rfc_min_dlr[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG2_T_PBR2PBR=%u", DYN.t_pbr2pbr[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG2_T_PBR2ACT=%u", DYN.t_pbr2act[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG3_T_RFCSB=%u", DYN.t_rfcsb[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG3_T_REFSBRD=%u", DYN.t_refsbrd[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG3_REFRESH_TO_AB_X32=%u", DYN.refresh_to_ab_x32[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32=%u", DYN.refresh_timer0_start_value_x32[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32=%u", DYN.refresh_timer1_start_value_x32[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG5_REFRESH_TIMER2_START_VALUE_X32=%u", DYN.refresh_timer2_start_value_x32[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG5_REFRESH_TIMER3_START_VALUE_X32=%u", DYN.refresh_timer3_start_value_x32[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG6_REFRESH_TIMER_LR_OFFSET_X32=%u", STATIC.refresh_timer_lr_offset_x32[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG7_T_RFCSB_DLR=%u", DYN.t_rfcsb_dlr[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG7_T_REFSBRD_DLR=%u", DYN.t_refsbrd_dlr[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG8_T_RFC_MIN_HET=%u", DYN.t_rfc_min_het[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG9_REFAB_HI_SCH_GAP=%u", DYN.refab_hi_sch_gap[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG9_REFSB_HI_SCH_GAP=%u", DYN.refsb_hi_sch_gap[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG10_T_WIN_SIZE_1XTREFI=%u", QDYN.t_win_size_1xtrefi[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG11_T_PBR2PBR_MP=%u", DYN.t_pbr2pbr_mp[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG12_T_RFC_MIN_MP=%u", DYN.t_rfc_min_mp[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG12_T_RFC_MIN_AB_MP=%u", DYN.t_rfc_min_ab_mp[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_ECSSET1TMG0_T_ECS_INT_X1024=%u", QDYN.t_ecs_int_x1024[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_ECSSET1TMG0_T_REFI_ECS_OFFSET_X1_X32=%u", DYN.t_refi_ecs_offset_x1_x32[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFMSET1TMG0_T_RFMPB=%u", QDYN.t_rfmpb[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFMSET1TMG1_T_RFMPB_MP=%u", QDYN.t_rfmpb_mp[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET2TMG0_T_REFI_X1_X32_2=%u", DYN.t_refi_x1_x32_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET2TMG0_REFRESH_TO_X1_X32_2=%u", DYN.refresh_to_x1_x32_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET2TMG0_REFRESH_MARGIN_2=%u", DYN.refresh_margin_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET2TMG1_T_RFC_MIN_2=%u", DYN.t_rfc_min_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET2TMG2_T_RFC_MIN_DLR_2=%u", DYN.t_rfc_min_dlr_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET2TMG3_T_RFCSB_2=%u", DYN.t_rfcsb_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET2TMG3_T_REFSBRD_2=%u", DYN.t_refsbrd_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET2TMG6_REFRESH_TIMER_LR_OFFSET_X32_2=%u", STATIC.refresh_timer_lr_offset_x32_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET2TMG7_T_RFCSB_DLR_2=%u", DYN.t_rfcsb_dlr_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET2TMG7_T_REFSBRD_DLR_2=%u", DYN.t_refsbrd_dlr_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET2TMG9_REFAB_HI_SCH_GAP_2=%u", DYN.refab_hi_sch_gap_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET2TMG9_REFSB_HI_SCH_GAP_2=%u", DYN.refsb_hi_sch_gap_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET2TMG10_T_WIN_SIZE_1XTREFI_2=%u", QDYN.t_win_size_1xtrefi_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_ECSSET2TMG0_T_ECS_INT_X1024_2=%u", QDYN.t_ecs_int_x1024_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_ECSSET2TMG0_T_REFI_ECS_OFFSET_X1_X32_2=%u", DYN.t_refi_ecs_offset_x1_x32_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_ZQSET1TMG0_T_ZQ_LONG_NOP=%u", STATIC.t_zq_long_nop[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_ZQSET1TMG0_T_ZQ_SHORT_NOP=%u", STATIC.t_zq_short_nop[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024=%u", STATIC.t_zq_short_interval_x1024[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_ZQSET1TMG1_T_ZQ_RESET_NOP=%u", STATIC.t_zq_reset_nop[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_ZQSET1TMG2_T_ZQ_STOP=%u", STATIC.t_zq_stop[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_ZQSET2TMG0_T_ZQ_LONG_NOP_2=%u", STATIC.t_zq_long_nop_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_ZQSET2TMG0_T_ZQ_SHORT_NOP_2=%u", STATIC.t_zq_short_nop_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RCDINIT1_CTRL_WORD_1=%u", QDYN.ctrl_word_1[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RCDINIT1_CTRL_WORD_2=%u", QDYN.ctrl_word_2[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RCDINIT2_CTRL_WORD_3=%u", QDYN.ctrl_word_3[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RCDINIT2_CTRL_WORD_4=%u", QDYN.ctrl_word_4[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RCDINIT3_CTRL_WORD_5=%u", QDYN.ctrl_word_5[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RCDINIT3_CTRL_WORD_6=%u", QDYN.ctrl_word_6[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RCDINIT4_CTRL_WORD_7=%u", QDYN.ctrl_word_7[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RCDINIT4_CTRL_WORD_8=%u", QDYN.ctrl_word_8[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_HWFFCEX_RANK1_RANK1_MR1_RTT_NOM=%u", QDYN.rank1_mr1_rtt_nom[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_HWFFCEX_RANK1_RANK1_MR2_RTT_WR=%u", QDYN.rank1_mr2_rtt_wr[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_HWFFCEX_RANK1_RANK1_MR5_RTT_PARK=%u", QDYN.rank1_mr5_rtt_park[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_VALUE=%u", QDYN.rank1_mr6_vref_value[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE=%u", QDYN.rank1_mr6_vref_range[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE_AUX=%s", QDYN.rank1_mr6_vref_range[3][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_HWFFCEX_RANK2_RANK2_MR1_RTT_NOM=%u", QDYN.rank2_mr1_rtt_nom[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_HWFFCEX_RANK2_RANK2_MR2_RTT_WR=%u", QDYN.rank2_mr2_rtt_wr[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_HWFFCEX_RANK2_RANK2_MR5_RTT_PARK=%u", QDYN.rank2_mr5_rtt_park[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_VALUE=%u", QDYN.rank2_mr6_vref_value[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE=%u", QDYN.rank2_mr6_vref_range[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE_AUX=%s", QDYN.rank2_mr6_vref_range[3][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_HWFFCEX_RANK3_RANK3_MR1_RTT_NOM=%u", QDYN.rank3_mr1_rtt_nom[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_HWFFCEX_RANK3_RANK3_MR2_RTT_WR=%u", QDYN.rank3_mr2_rtt_wr[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_HWFFCEX_RANK3_RANK3_MR5_RTT_PARK=%u", QDYN.rank3_mr5_rtt_park[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_VALUE=%u", QDYN.rank3_mr6_vref_value[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE=%u", QDYN.rank3_mr6_vref_range[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE_AUX=%s", QDYN.rank3_mr6_vref_range[3][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DQSOSCCTL0_DQSOSC_ENABLE=%u", DYN.dqsosc_enable[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DQSOSCCTL0_DQSOSC_ENABLE_AUX=%s", DYN.dqsosc_enable[3][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT=%u", DYN.dqsosc_interval_unit[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT_AUX=%s", DYN.dqsosc_interval_unit[3][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DQSOSCCTL0_DQSOSC_INTERVAL=%u", DYN.dqsosc_interval[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DERATEINT_MR4_READ_INTERVAL=%u", QDYN.mr4_read_interval[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DERATEVAL0_DERATED_T_RRD=%u", QDYN.derated_t_rrd[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DERATEVAL0_DERATED_T_RP=%u", QDYN.derated_t_rp[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DERATEVAL0_DERATED_T_RAS_MIN=%u", QDYN.derated_t_ras_min[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DERATEVAL0_DERATED_T_RCD=%u", QDYN.derated_t_rcd[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DERATEVAL1_DERATED_T_RC=%u", QDYN.derated_t_rc[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DERATEVAL1_DERATED_T_RCD_WRITE=%u", QDYN.derated_t_rcd_write[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_HWLPTMG0_HW_LP_IDLE_X32=%u", QDYN.hw_lp_idle_x32[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DVFSCTL0_DVFSQ_ENABLE=%u", STATIC.dvfsq_enable[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DVFSCTL0_DVFSQ_ENABLE_AUX=%s", STATIC.dvfsq_enable[3][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_SCHEDTMG0_PAGECLOSE_TIMER=%u", STATIC.pageclose_timer[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_SCHEDTMG0_RDWR_IDLE_GAP=%u", STATIC.rdwr_idle_gap[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_PERFHPR1_HPR_MAX_STARVE=%u", QDYN.hpr_max_starve[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_PERFHPR1_HPR_XACT_RUN_LENGTH=%u", QDYN.hpr_xact_run_length[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_PERFLPR1_LPR_MAX_STARVE=%u", QDYN.lpr_max_starve[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_PERFLPR1_LPR_XACT_RUN_LENGTH=%u", QDYN.lpr_xact_run_length[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_PERFWR1_W_MAX_STARVE=%u", QDYN.w_max_starve[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_PERFWR1_W_XACT_RUN_LENGTH=%u", QDYN.w_xact_run_length[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_TMGCFG_FREQUENCY_RATIO=%u", QDYN.frequency_ratio[3]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_TMGCFG_FREQUENCY_RATIO_AUX=%s", QDYN.frequency_ratio[3] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANKTMG0_DIFF_RANK_RD_GAP=%u", QDYN.diff_rank_rd_gap[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANKTMG0_DIFF_RANK_WR_GAP=%u", QDYN.diff_rank_wr_gap[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANKTMG1_WR2RD_DR=%u", QDYN.wr2rd_dr[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANKTMG1_RD2WR_DR=%u", QDYN.rd2wr_dr[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_PWRTMG_POWERDOWN_TO_X32=%u", QDYN.powerdown_to_x32[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_PWRTMG_SELFREF_TO_X32=%u", QDYN.selfref_to_x32[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_ODTCFG_RD_ODT_DELAY=%u", QDYN.rd_odt_delay[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_ODTCFG_RD_ODT_HOLD=%u", QDYN.rd_odt_hold[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_ODTCFG_WR_ODT_DELAY=%u", QDYN.wr_odt_delay[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_ODTCFG_WR_ODT_HOLD=%u", QDYN.wr_odt_hold[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_CRCPARTMG0_T_WR_CRC_ALERT_PW_MAX=%u", DYN.t_wr_crc_alert_pw_max[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_CRCPARTMG0_T_WR_CRC_ALERT_PW_MIN=%u", DYN.t_wr_crc_alert_pw_min[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_CRCPARTMG1_T_CSALT=%u", QDYN.t_csalt[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RETRYTMG0_CAPAR_RETRY_WINDOW=%u", QDYN.capar_retry_window[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RETRYTMG0_T_WR_CRC_RETRY_WINDOW=%u", QDYN.t_wr_crc_retry_window[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RETRYTMG1_DFI_T_PHY_RDLAT=%u", QDYN.dfi_t_phy_rdlat[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RETRYTMG1_EXTRA_RD_RETRY_WINDOW=%u", QDYN.extra_rd_retry_window[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RETRYTMG1_RETRY_ADD_RD_LAT=%u", QDYN.retry_add_rd_lat[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RETRYTMG1_RETRY_ADD_RD_LAT_EN=%u", QDYN.retry_add_rd_lat_en[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RETRYTMG1_RETRY_ADD_RD_LAT_EN_AUX=%s", QDYN.retry_add_rd_lat_en[3][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DDR4PPRTMG0_T_PGM_X1_X1024=%u", QDYN.t_pgm_x1_x1024[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DDR4PPRTMG0_T_PGM_X1_SEL=%u", QDYN.t_pgm_x1_sel[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DDR4PPRTMG0_T_PGM_X1_SEL_AUX=%s", QDYN.t_pgm_x1_sel[3][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DDR4PPRTMG1_T_PGMPST_X32=%u", QDYN.t_pgmpst_x32[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DDR4PPRTMG1_T_PGM_EXIT=%u", QDYN.t_pgm_exit[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE=%u", QDYN.wr_link_ecc_enable[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE_AUX=%s", QDYN.wr_link_ecc_enable[3][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE=%u", QDYN.rd_link_ecc_enable[3][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE_AUX=%s", QDYN.rd_link_ecc_enable[3][0] ? "y" : "n");
#endif /* UMCTL2_FREQUENCY_NUM > 3 */
#if UMCTL2_FREQUENCY_NUM > 3 && DWC_DDRCTL_NUM_CHANNEL > 1
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG0_T_RAS_MIN=%u", QDYN.t_ras_min[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG0_T_RAS_MAX=%u", QDYN.t_ras_max[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG0_T_FAW=%u", QDYN.t_faw[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG0_WR2PRE=%u", QDYN.wr2pre[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG1_T_RC=%u", QDYN.t_rc[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG1_RD2PRE=%u", QDYN.rd2pre[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG1_T_XP=%u", QDYN.t_xp[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG1_T_RCD_WRITE=%u", QDYN.t_rcd_write[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG2_WR2RD=%u", QDYN.wr2rd[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG2_RD2WR=%u", QDYN.rd2wr[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG2_READ_LATENCY=%u", QDYN.read_latency[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG2_WRITE_LATENCY=%u", QDYN.write_latency[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG3_WR2MR=%u", QDYN.wr2mr[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG3_RD2MR=%u", QDYN.rd2mr[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG3_T_MR=%u", QDYN.t_mr[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG4_T_RP=%u", QDYN.t_rp[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG4_T_RRD=%u", QDYN.t_rrd[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG4_T_CCD=%u", QDYN.t_ccd[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG4_T_RCD=%u", QDYN.t_rcd[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG5_T_CKE=%u", QDYN.t_cke[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG5_T_CKESR=%u", QDYN.t_ckesr[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG5_T_CKSRE=%u", QDYN.t_cksre[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG5_T_CKSRX=%u", QDYN.t_cksrx[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG6_T_CKCSX=%u", QDYN.t_ckcsx[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG7_T_CSH=%u", QDYN.t_csh[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG7_T_MRW_L=%u", QDYN.t_mrw_l[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG8_T_XS_X32=%u", QDYN.t_xs_x32[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG8_T_XS_DLL_X32=%u", QDYN.t_xs_dll_x32[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG8_T_XS_ABORT_X32=%u", QDYN.t_xs_abort_x32[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG8_T_XS_FAST_X32=%u", QDYN.t_xs_fast_x32[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG9_WR2RD_S=%u", QDYN.wr2rd_s[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG9_T_RRD_S=%u", QDYN.t_rrd_s[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG9_T_CCD_S=%u", QDYN.t_ccd_s[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG9_DDR4_WR_PREAMBLE=%u", QDYN.ddr4_wr_preamble[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG9_DDR4_WR_PREAMBLE_AUX=%s", QDYN.ddr4_wr_preamble[3][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG10_T_GEAR_HOLD=%u", QDYN.t_gear_hold[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG10_T_GEAR_SETUP=%u", QDYN.t_gear_setup[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG10_T_CMD_GEAR=%u", QDYN.t_cmd_gear[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG10_T_SYNC_GEAR=%u", QDYN.t_sync_gear[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG11_T_CKMPE=%u", QDYN.t_ckmpe[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG11_T_MPX_S=%u", QDYN.t_mpx_s[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG11_T_MPX_LH=%u", QDYN.t_mpx_lh[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG11_POST_MPSM_GAP_X32=%u", QDYN.post_mpsm_gap_x32[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG12_T_MRD_PDA=%u", QDYN.t_mrd_pda[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG12_T_CMDCKE=%u", QDYN.t_cmdcke[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG12_T_WR_MPR=%u", QDYN.t_wr_mpr[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG13_T_PPD=%u", QDYN.t_ppd[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG13_T_CCD_W2=%u", QDYN.t_ccd_w2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG13_T_CCD_MW=%u", QDYN.t_ccd_mw[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG13_ODTLOFF=%u", QDYN.odtloff[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG14_T_XSR=%u", QDYN.t_xsr[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG14_T_OSCO=%u", QDYN.t_osco[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG15_T_STAB_X32=%u", QDYN.t_stab_x32[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG15_EN_HWFFC_T_STAB=%u", QDYN.en_hwffc_t_stab[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG15_EN_HWFFC_T_STAB_AUX=%s", QDYN.en_hwffc_t_stab[3][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG15_EN_DFI_LP_T_STAB=%u", QDYN.en_dfi_lp_t_stab[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG15_EN_DFI_LP_T_STAB_AUX=%s", QDYN.en_dfi_lp_t_stab[3][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG16_T_CCD_DLR=%u", QDYN.t_ccd_dlr[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG16_T_RRD_DLR=%u", QDYN.t_rrd_dlr[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG16_T_FAW_DLR=%u", QDYN.t_faw_dlr[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG16_T_RP_CA_PARITY=%u", QDYN.t_rp_ca_parity[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG17_T_VRCG_DISABLE=%u", QDYN.t_vrcg_disable[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG17_T_VRCG_ENABLE=%u", QDYN.t_vrcg_enable[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG18_T_MPSMX=%u", QDYN.t_mpsmx[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG18_T_PD=%u", QDYN.t_pd[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG20_T_CSL_SREXIT=%u", QDYN.t_csl_srexit[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG20_T_CSH_SREXIT=%u", QDYN.t_csh_srexit[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG20_T_CASRX=%u", QDYN.t_casrx[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG20_T_CPDED=%u", QDYN.t_cpded[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG21_T_MPC_HOLD=%u", QDYN.t_mpc_hold[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG21_T_MPC_SETUP=%u", QDYN.t_mpc_setup[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG21_T_MPC_CS=%u", QDYN.t_mpc_cs[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG21_T_CSL=%u", QDYN.t_csl[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG22_T_RD2WR_DPR=%u", QDYN.t_rd2wr_dpr[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG22_T_RD2WR_DLR=%u", QDYN.t_rd2wr_dlr[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG22_T_WR2RD_DPR=%u", QDYN.t_wr2rd_dpr[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG22_T_WR2RD_DLR=%u", QDYN.t_wr2rd_dlr[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG23_T_PDN=%u", DYN.t_pdn[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG23_T_XSR_DSM_X1024=%u", DYN.t_xsr_dsm_x1024[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG24_MAX_WR_SYNC=%u", QDYN.max_wr_sync[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG24_MAX_RD_SYNC=%u", QDYN.max_rd_sync[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG24_RD2WR_S=%u", QDYN.rd2wr_s[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG24_BANK_ORG=%u", QDYN.bank_org[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG25_RDA2PRE=%u", QDYN.rda2pre[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG25_WRA2PRE=%u", QDYN.wra2pre[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE=%u", QDYN.lpddr4_diff_bank_rwa2pre[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG26_T_CCD_R=%u", QDYN.t_ccd_r[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG26_T_CCD_W=%u", QDYN.t_ccd_w[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG26_T_CCD_R_S=%u", QDYN.t_ccd_r_s[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG26_T_CCD_W_S=%u", QDYN.t_ccd_w_s[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG27_T_MRR2MPC=%u", QDYN.t_mrr2mpc[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG27_T_ECSC=%u", QDYN.t_ecsc[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG28_T_SRX2SRX=%u", QDYN.t_srx2srx[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG28_T_CPDED2SRX=%u", QDYN.t_cpded2srx[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG28_T_CSSR=%u", QDYN.t_cssr[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG29_T_CKACT=%u", QDYN.t_ckact[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG29_T_CKOFF=%u", QDYN.t_ckoff[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG30_MRR2RD=%u", QDYN.mrr2rd[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG30_MRR2WR=%u", QDYN.mrr2wr[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG30_MRR2MRW=%u", QDYN.mrr2mrw[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG31_RFM_RAAIMT=%u", QDYN.rfm_raaimt[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG31_RFM_RAA_THR=%u", QDYN.rfm_raa_thr[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG31_RFM_RAA_REF_DECR=%u", QDYN.rfm_raa_ref_decr[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG32_WS_FS2WCK_SUS=%u", QDYN.ws_fs2wck_sus[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG32_T_WCKSUS=%u", QDYN.t_wcksus[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG32_WS_OFF2WS_FS=%u", QDYN.ws_off2ws_fs[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG33_T_CCD_R_M=%u", QDYN.t_ccd_r_m[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG33_T_CCD_W_M=%u", QDYN.t_ccd_w_m[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG33_T_WR2RD_M=%u", QDYN.t_wr2rd_m[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG34_T_CCD_MW_BLX2=%u", QDYN.t_ccd_mw_blx2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG34_RD2WR_BLX2=%u", QDYN.rd2wr_blx2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG34_WR2RD_BLX2=%u", QDYN.wr2rd_blx2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG34_T_CCD_BLX2=%u", QDYN.t_ccd_blx2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG35_RDA2PRE_BLX2=%u", QDYN.rda2pre_blx2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG35_WRA2PRE_BLX2=%u", QDYN.wra2pre_blx2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG35_RD2PRE_BLX2=%u", QDYN.rd2pre_blx2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG35_WR2PRE_BLX2=%u", QDYN.wr2pre_blx2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG36_RD2WR_S_BLX2=%u", QDYN.rd2wr_s_blx2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG36_WR2RD_S_BLX2=%u", QDYN.wr2rd_s_blx2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG36_T_CCD_S_BLX2=%u", QDYN.t_ccd_s_blx2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG37_MAX_WR_SYNC_BLX2=%u", QDYN.max_wr_sync_blx2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG37_MAX_RD_SYNC_BLX2=%u", QDYN.max_rd_sync_blx2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG37_WR2MR_BLX2=%u", QDYN.wr2mr_blx2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG37_RD2MR_BLX2=%u", QDYN.rd2mr_blx2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG38_WR2RD_DR_BLX2=%u", QDYN.wr2rd_dr_blx2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG38_RD2WR_DR_BLX2=%u", QDYN.rd2wr_dr_blx2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG38_DIFF_RANK_RD_GAP_BLX2=%u", QDYN.diff_rank_rd_gap_blx2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET1TMG38_DIFF_RANK_WR_GAP_BLX2=%u", QDYN.diff_rank_wr_gap_blx2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG0_T_RAS_MIN_2=%u", QDYN.t_ras_min_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG0_T_FAW_2=%u", QDYN.t_faw_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG0_WR2PRE_2=%u", QDYN.wr2pre_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG1_T_RC_2=%u", QDYN.t_rc_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG1_RD2PRE_2=%u", QDYN.rd2pre_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG2_WR2RD_2=%u", QDYN.wr2rd_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG2_RD2WR_2=%u", QDYN.rd2wr_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG3_T_MR_2=%u", QDYN.t_mr_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG4_T_RP_2=%u", QDYN.t_rp_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG4_T_RRD_2=%u", QDYN.t_rrd_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG4_T_RCD_2=%u", QDYN.t_rcd_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG8_T_XS_X32_2=%u", QDYN.t_xs_x32_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG8_T_XS_DLL_X32_2=%u", QDYN.t_xs_dll_x32_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG9_WR2RD_S_2=%u", QDYN.wr2rd_s_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG9_T_RRD_S_2=%u", QDYN.t_rrd_s_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG13_T_PPD_2=%u", QDYN.t_ppd_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG13_T_CCD_W2_2=%u", QDYN.t_ccd_w2_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG16_T_CCD_DLR_2=%u", QDYN.t_ccd_dlr_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG16_T_RRD_DLR_2=%u", QDYN.t_rrd_dlr_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG16_T_FAW_DLR_2=%u", QDYN.t_faw_dlr_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG16_T_RP_CA_PARITY_2=%u", QDYN.t_rp_ca_parity_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG22_T_RD2WR_DPR_2=%u", QDYN.t_rd2wr_dpr_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG22_T_RD2WR_DLR_2=%u", QDYN.t_rd2wr_dlr_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG22_T_WR2RD_DPR_2=%u", QDYN.t_wr2rd_dpr_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG22_T_WR2RD_DLR_2=%u", QDYN.t_wr2rd_dlr_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG26_T_CCD_R_2=%u", QDYN.t_ccd_r_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG26_T_CCD_W_2=%u", QDYN.t_ccd_w_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG26_T_CCD_R_S_2=%u", QDYN.t_ccd_r_s_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG26_T_CCD_W_S_2=%u", QDYN.t_ccd_w_s_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG27_T_MRR2MPC_2=%u", QDYN.t_mrr2mpc_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG31_RFM_RAAIMT_2=%u", QDYN.rfm_raaimt_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG31_RFM_RAA_THR_2=%u", QDYN.rfm_raa_thr_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG31_RFM_RAA_REF_DECR_2=%u", QDYN.rfm_raa_ref_decr_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG33_T_CCD_R_M_2=%u", QDYN.t_ccd_r_m_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG33_T_CCD_W_M_2=%u", QDYN.t_ccd_w_m_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DRAMSET2TMG33_T_WR2RD_M_2=%u", QDYN.t_wr2rd_m_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R0R1=%u", QDYN.t_rd2rd_gap_r0r1[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R1R0=%u", QDYN.t_rd2rd_gap_r1r0[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R0R1=%u", QDYN.t_wr2rd_gap_r0r1[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R1R0=%u", QDYN.t_wr2rd_gap_r1r0[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R0R1=%u", QDYN.t_rd2wr_gap_r0r1[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R1R0=%u", QDYN.t_rd2wr_gap_r1r0[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R0R1=%u", QDYN.t_wr2wr_gap_r0r1[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R1R0=%u", QDYN.t_wr2wr_gap_r1r0[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R0R2=%u", QDYN.t_rd2rd_gap_r0r2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R2R0=%u", QDYN.t_rd2rd_gap_r2r0[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R0R2=%u", QDYN.t_wr2rd_gap_r0r2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R2R0=%u", QDYN.t_wr2rd_gap_r2r0[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R0R2=%u", QDYN.t_rd2wr_gap_r0r2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R2R0=%u", QDYN.t_rd2wr_gap_r2r0[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R0R2=%u", QDYN.t_wr2wr_gap_r0r2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R2R0=%u", QDYN.t_wr2wr_gap_r2r0[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R0R3=%u", QDYN.t_rd2rd_gap_r0r3[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R3R0=%u", QDYN.t_rd2rd_gap_r3r0[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R0R3=%u", QDYN.t_wr2rd_gap_r0r3[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R3R0=%u", QDYN.t_wr2rd_gap_r3r0[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R0R3=%u", QDYN.t_rd2wr_gap_r0r3[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R3R0=%u", QDYN.t_rd2wr_gap_r3r0[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R0R3=%u", QDYN.t_wr2wr_gap_r0r3[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R3R0=%u", QDYN.t_wr2wr_gap_r3r0[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R1R2=%u", QDYN.t_rd2rd_gap_r1r2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R2R1=%u", QDYN.t_rd2rd_gap_r2r1[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R1R2=%u", QDYN.t_wr2rd_gap_r1r2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R2R1=%u", QDYN.t_wr2rd_gap_r2r1[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R1R2=%u", QDYN.t_rd2wr_gap_r1r2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R2R1=%u", QDYN.t_rd2wr_gap_r2r1[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R1R2=%u", QDYN.t_wr2wr_gap_r1r2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R2R1=%u", QDYN.t_wr2wr_gap_r2r1[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R1R3=%u", QDYN.t_rd2rd_gap_r1r3[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R3R1=%u", QDYN.t_rd2rd_gap_r3r1[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R1R3=%u", QDYN.t_wr2rd_gap_r1r3[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R3R1=%u", QDYN.t_wr2rd_gap_r3r1[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R1R3=%u", QDYN.t_rd2wr_gap_r1r3[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R3R1=%u", QDYN.t_rd2wr_gap_r3r1[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R1R3=%u", QDYN.t_wr2wr_gap_r1r3[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R3R1=%u", QDYN.t_wr2wr_gap_r3r1[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R2R3=%u", QDYN.t_rd2rd_gap_r2r3[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R3R2=%u", QDYN.t_rd2rd_gap_r3r2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R2R3=%u", QDYN.t_wr2rd_gap_r2r3[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R3R2=%u", QDYN.t_wr2rd_gap_r3r2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R2R3=%u", QDYN.t_rd2wr_gap_r2r3[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R3R2=%u", QDYN.t_rd2wr_gap_r3r2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R2R3=%u", QDYN.t_wr2wr_gap_r2r3[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R3R2=%u", QDYN.t_wr2wr_gap_r3r2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_MRAMTMG0_T_RAS_MIN_MRAM=%u", QDYN.t_ras_min_mram[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_MRAMTMG0_T_FAW_MRAM=%u", QDYN.t_faw_mram[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_MRAMTMG1_T_RC_MRAM=%u", QDYN.t_rc_mram[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_MRAMTMG2_T_RP_MRAM=%u", QDYN.t_rp_mram[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_MRAMTMG2_T_RRD_MRAM=%u", QDYN.t_rrd_mram[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_MRAMTMG2_T_RCD_MRAM=%u", QDYN.t_rcd_mram[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_MRAMTMG3_T_RRD_S_MRAM=%u", QDYN.t_rrd_s_mram[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_INITMR0_EMR=%u", QDYN.emr[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_INITMR0_MR=%u", QDYN.mr[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_INITMR1_EMR3=%u", QDYN.emr3[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_INITMR1_EMR2=%u", QDYN.emr2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_INITMR2_MR5=%u", QDYN.mr5[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_INITMR2_MR4=%u", QDYN.mr4[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_INITMR3_MR6=%u", QDYN.mr6[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_INITMR3_MR22=%u", QDYN.mr22[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DFITMG0_DFI_TPHY_WRLAT=%u", QDYN.dfi_tphy_wrlat[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DFITMG0_DFI_TPHY_WRDATA=%u", QDYN.dfi_tphy_wrdata[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DFITMG0_DFI_T_RDDATA_EN=%u", QDYN.dfi_t_rddata_en[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DFITMG0_DFI_T_CTRL_DELAY=%u", QDYN.dfi_t_ctrl_delay[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DFITMG1_DFI_T_DRAM_CLK_ENABLE=%u", QDYN.dfi_t_dram_clk_enable[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DFITMG1_DFI_T_DRAM_CLK_DISABLE=%u", QDYN.dfi_t_dram_clk_disable[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DFITMG1_DFI_T_WRDATA_DELAY=%u", QDYN.dfi_t_wrdata_delay[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DFITMG1_DFI_T_PARIN_LAT=%u", QDYN.dfi_t_parin_lat[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DFITMG1_DFI_T_CMD_LAT=%u", QDYN.dfi_t_cmd_lat[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DFITMG2_DFI_TPHY_WRCSLAT=%u", QDYN.dfi_tphy_wrcslat[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DFITMG2_DFI_TPHY_RDCSLAT=%u", QDYN.dfi_tphy_rdcslat[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DFITMG2_DFI_TWCK_DELAY=%u", QDYN.dfi_twck_delay[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DFITMG3_DFI_T_GEARDOWN_DELAY=%u", QDYN.dfi_t_geardown_delay[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DFITMG4_DFI_TWCK_DIS=%u", QDYN.dfi_twck_dis[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DFITMG4_DFI_TWCK_EN_FS=%u", QDYN.dfi_twck_en_fs[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DFITMG4_DFI_TWCK_EN_WR=%u", QDYN.dfi_twck_en_wr[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DFITMG4_DFI_TWCK_EN_RD=%u", QDYN.dfi_twck_en_rd[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DFITMG5_DFI_TWCK_TOGGLE_POST=%u", QDYN.dfi_twck_toggle_post[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DFITMG5_DFI_TWCK_TOGGLE_CS=%u", QDYN.dfi_twck_toggle_cs[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DFITMG5_DFI_TWCK_TOGGLE=%u", QDYN.dfi_twck_toggle[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DFITMG5_DFI_TWCK_FAST_TOGGLE=%u", QDYN.dfi_twck_fast_toggle[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD=%u", QDYN.dfi_twck_toggle_post_rd[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN=%u", QDYN.dfi_twck_toggle_post_rd_en[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN_AUX=%s", QDYN.dfi_twck_toggle_post_rd_en[3][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DFITMG7_DFI_T_2N_MODE_DELAY=%u", QDYN.dfi_t_2n_mode_delay[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DFITMG7_DFI_T_INIT_START=%u", QDYN.dfi_t_init_start[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DFITMG7_DFI_T_INIT_COMPLETE=%u", QDYN.dfi_t_init_complete[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024=%u", STATIC.dfi_t_ctrlupd_interval_max_x1024[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024=%u", STATIC.dfi_t_ctrlupd_interval_min_x1024[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8=%u", STATIC.dfi_t_ctrlupd_burst_interval_x8[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET1TMG0_T_REFI_X1_X32=%u", DYN.t_refi_x1_x32[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET1TMG0_REFRESH_TO_X1_X32=%u", DYN.refresh_to_x1_x32[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET1TMG0_REFRESH_MARGIN=%u", DYN.refresh_margin[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET1TMG0_REFRESH_TO_X1_SEL=%u", DYN.refresh_to_x1_sel[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET1TMG0_REFRESH_TO_X1_SEL_AUX=%s", DYN.refresh_to_x1_sel[3][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET1TMG0_T_REFI_X1_SEL=%u", DYN.t_refi_x1_sel[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET1TMG0_T_REFI_X1_SEL_AUX=%s", DYN.t_refi_x1_sel[3][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET1TMG1_T_RFC_MIN=%u", DYN.t_rfc_min[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET1TMG1_T_RFC_MIN_AB=%u", DYN.t_rfc_min_ab[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET1TMG2_T_RFC_MIN_DLR=%u", DYN.t_rfc_min_dlr[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET1TMG2_T_PBR2PBR=%u", DYN.t_pbr2pbr[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET1TMG2_T_PBR2ACT=%u", DYN.t_pbr2act[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET1TMG3_T_RFCSB=%u", DYN.t_rfcsb[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET1TMG3_T_REFSBRD=%u", DYN.t_refsbrd[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET1TMG3_REFRESH_TO_AB_X32=%u", DYN.refresh_to_ab_x32[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32=%u", DYN.refresh_timer0_start_value_x32[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32=%u", DYN.refresh_timer1_start_value_x32[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET1TMG5_REFRESH_TIMER2_START_VALUE_X32=%u", DYN.refresh_timer2_start_value_x32[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET1TMG5_REFRESH_TIMER3_START_VALUE_X32=%u", DYN.refresh_timer3_start_value_x32[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET1TMG6_REFRESH_TIMER_LR_OFFSET_X32=%u", STATIC.refresh_timer_lr_offset_x32[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET1TMG7_T_RFCSB_DLR=%u", DYN.t_rfcsb_dlr[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET1TMG7_T_REFSBRD_DLR=%u", DYN.t_refsbrd_dlr[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET1TMG8_T_RFC_MIN_HET=%u", DYN.t_rfc_min_het[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET1TMG9_REFAB_HI_SCH_GAP=%u", DYN.refab_hi_sch_gap[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET1TMG9_REFSB_HI_SCH_GAP=%u", DYN.refsb_hi_sch_gap[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET1TMG10_T_WIN_SIZE_1XTREFI=%u", QDYN.t_win_size_1xtrefi[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET1TMG11_T_PBR2PBR_MP=%u", DYN.t_pbr2pbr_mp[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET1TMG12_T_RFC_MIN_MP=%u", DYN.t_rfc_min_mp[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET1TMG12_T_RFC_MIN_AB_MP=%u", DYN.t_rfc_min_ab_mp[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_ECSSET1TMG0_T_ECS_INT_X1024=%u", QDYN.t_ecs_int_x1024[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_ECSSET1TMG0_T_REFI_ECS_OFFSET_X1_X32=%u", DYN.t_refi_ecs_offset_x1_x32[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFMSET1TMG0_T_RFMPB=%u", QDYN.t_rfmpb[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFMSET1TMG1_T_RFMPB_MP=%u", QDYN.t_rfmpb_mp[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET2TMG0_T_REFI_X1_X32_2=%u", DYN.t_refi_x1_x32_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET2TMG0_REFRESH_TO_X1_X32_2=%u", DYN.refresh_to_x1_x32_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET2TMG0_REFRESH_MARGIN_2=%u", DYN.refresh_margin_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET2TMG1_T_RFC_MIN_2=%u", DYN.t_rfc_min_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET2TMG2_T_RFC_MIN_DLR_2=%u", DYN.t_rfc_min_dlr_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET2TMG3_T_RFCSB_2=%u", DYN.t_rfcsb_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET2TMG3_T_REFSBRD_2=%u", DYN.t_refsbrd_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET2TMG6_REFRESH_TIMER_LR_OFFSET_X32_2=%u", STATIC.refresh_timer_lr_offset_x32_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET2TMG7_T_RFCSB_DLR_2=%u", DYN.t_rfcsb_dlr_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET2TMG7_T_REFSBRD_DLR_2=%u", DYN.t_refsbrd_dlr_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET2TMG9_REFAB_HI_SCH_GAP_2=%u", DYN.refab_hi_sch_gap_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET2TMG9_REFSB_HI_SCH_GAP_2=%u", DYN.refsb_hi_sch_gap_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RFSHSET2TMG10_T_WIN_SIZE_1XTREFI_2=%u", QDYN.t_win_size_1xtrefi_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_ECSSET2TMG0_T_ECS_INT_X1024_2=%u", QDYN.t_ecs_int_x1024_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_ECSSET2TMG0_T_REFI_ECS_OFFSET_X1_X32_2=%u", DYN.t_refi_ecs_offset_x1_x32_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_ZQSET1TMG0_T_ZQ_LONG_NOP=%u", STATIC.t_zq_long_nop[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_ZQSET1TMG0_T_ZQ_SHORT_NOP=%u", STATIC.t_zq_short_nop[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024=%u", STATIC.t_zq_short_interval_x1024[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_ZQSET1TMG1_T_ZQ_RESET_NOP=%u", STATIC.t_zq_reset_nop[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_ZQSET1TMG2_T_ZQ_STOP=%u", STATIC.t_zq_stop[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_ZQSET2TMG0_T_ZQ_LONG_NOP_2=%u", STATIC.t_zq_long_nop_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_ZQSET2TMG0_T_ZQ_SHORT_NOP_2=%u", STATIC.t_zq_short_nop_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RCDINIT1_CTRL_WORD_1=%u", QDYN.ctrl_word_1[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RCDINIT1_CTRL_WORD_2=%u", QDYN.ctrl_word_2[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RCDINIT2_CTRL_WORD_3=%u", QDYN.ctrl_word_3[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RCDINIT2_CTRL_WORD_4=%u", QDYN.ctrl_word_4[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RCDINIT3_CTRL_WORD_5=%u", QDYN.ctrl_word_5[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RCDINIT3_CTRL_WORD_6=%u", QDYN.ctrl_word_6[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RCDINIT4_CTRL_WORD_7=%u", QDYN.ctrl_word_7[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RCDINIT4_CTRL_WORD_8=%u", QDYN.ctrl_word_8[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_HWFFCEX_RANK1_RANK1_MR1_RTT_NOM=%u", QDYN.rank1_mr1_rtt_nom[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_HWFFCEX_RANK1_RANK1_MR2_RTT_WR=%u", QDYN.rank1_mr2_rtt_wr[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_HWFFCEX_RANK1_RANK1_MR5_RTT_PARK=%u", QDYN.rank1_mr5_rtt_park[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_VALUE=%u", QDYN.rank1_mr6_vref_value[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE=%u", QDYN.rank1_mr6_vref_range[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE_AUX=%s", QDYN.rank1_mr6_vref_range[3][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_HWFFCEX_RANK2_RANK2_MR1_RTT_NOM=%u", QDYN.rank2_mr1_rtt_nom[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_HWFFCEX_RANK2_RANK2_MR2_RTT_WR=%u", QDYN.rank2_mr2_rtt_wr[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_HWFFCEX_RANK2_RANK2_MR5_RTT_PARK=%u", QDYN.rank2_mr5_rtt_park[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_VALUE=%u", QDYN.rank2_mr6_vref_value[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE=%u", QDYN.rank2_mr6_vref_range[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE_AUX=%s", QDYN.rank2_mr6_vref_range[3][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_HWFFCEX_RANK3_RANK3_MR1_RTT_NOM=%u", QDYN.rank3_mr1_rtt_nom[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_HWFFCEX_RANK3_RANK3_MR2_RTT_WR=%u", QDYN.rank3_mr2_rtt_wr[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_HWFFCEX_RANK3_RANK3_MR5_RTT_PARK=%u", QDYN.rank3_mr5_rtt_park[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_VALUE=%u", QDYN.rank3_mr6_vref_value[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE=%u", QDYN.rank3_mr6_vref_range[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE_AUX=%s", QDYN.rank3_mr6_vref_range[3][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DQSOSCCTL0_DQSOSC_ENABLE=%u", DYN.dqsosc_enable[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DQSOSCCTL0_DQSOSC_ENABLE_AUX=%s", DYN.dqsosc_enable[3][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT=%u", DYN.dqsosc_interval_unit[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT_AUX=%s", DYN.dqsosc_interval_unit[3][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DQSOSCCTL0_DQSOSC_INTERVAL=%u", DYN.dqsosc_interval[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DERATEINT_MR4_READ_INTERVAL=%u", QDYN.mr4_read_interval[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DERATEVAL0_DERATED_T_RRD=%u", QDYN.derated_t_rrd[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DERATEVAL0_DERATED_T_RP=%u", QDYN.derated_t_rp[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DERATEVAL0_DERATED_T_RAS_MIN=%u", QDYN.derated_t_ras_min[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DERATEVAL0_DERATED_T_RCD=%u", QDYN.derated_t_rcd[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DERATEVAL1_DERATED_T_RC=%u", QDYN.derated_t_rc[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DERATEVAL1_DERATED_T_RCD_WRITE=%u", QDYN.derated_t_rcd_write[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_HWLPTMG0_HW_LP_IDLE_X32=%u", QDYN.hw_lp_idle_x32[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DVFSCTL0_DVFSQ_ENABLE=%u", STATIC.dvfsq_enable[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DVFSCTL0_DVFSQ_ENABLE_AUX=%s", STATIC.dvfsq_enable[3][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_SCHEDTMG0_PAGECLOSE_TIMER=%u", STATIC.pageclose_timer[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_SCHEDTMG0_RDWR_IDLE_GAP=%u", STATIC.rdwr_idle_gap[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_PERFHPR1_HPR_MAX_STARVE=%u", QDYN.hpr_max_starve[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_PERFHPR1_HPR_XACT_RUN_LENGTH=%u", QDYN.hpr_xact_run_length[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_PERFLPR1_LPR_MAX_STARVE=%u", QDYN.lpr_max_starve[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_PERFLPR1_LPR_XACT_RUN_LENGTH=%u", QDYN.lpr_xact_run_length[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_PERFWR1_W_MAX_STARVE=%u", QDYN.w_max_starve[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_PERFWR1_W_XACT_RUN_LENGTH=%u", QDYN.w_xact_run_length[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANKTMG0_DIFF_RANK_RD_GAP=%u", QDYN.diff_rank_rd_gap[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANKTMG0_DIFF_RANK_WR_GAP=%u", QDYN.diff_rank_wr_gap[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANKTMG1_WR2RD_DR=%u", QDYN.wr2rd_dr[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RANKTMG1_RD2WR_DR=%u", QDYN.rd2wr_dr[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_PWRTMG_POWERDOWN_TO_X32=%u", QDYN.powerdown_to_x32[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_PWRTMG_SELFREF_TO_X32=%u", QDYN.selfref_to_x32[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_ODTCFG_RD_ODT_DELAY=%u", QDYN.rd_odt_delay[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_ODTCFG_RD_ODT_HOLD=%u", QDYN.rd_odt_hold[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_ODTCFG_WR_ODT_DELAY=%u", QDYN.wr_odt_delay[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_ODTCFG_WR_ODT_HOLD=%u", QDYN.wr_odt_hold[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_CRCPARTMG0_T_WR_CRC_ALERT_PW_MAX=%u", DYN.t_wr_crc_alert_pw_max[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_CRCPARTMG0_T_WR_CRC_ALERT_PW_MIN=%u", DYN.t_wr_crc_alert_pw_min[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_CRCPARTMG1_T_CSALT=%u", QDYN.t_csalt[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RETRYTMG0_CAPAR_RETRY_WINDOW=%u", QDYN.capar_retry_window[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RETRYTMG0_T_WR_CRC_RETRY_WINDOW=%u", QDYN.t_wr_crc_retry_window[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RETRYTMG1_DFI_T_PHY_RDLAT=%u", QDYN.dfi_t_phy_rdlat[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RETRYTMG1_EXTRA_RD_RETRY_WINDOW=%u", QDYN.extra_rd_retry_window[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RETRYTMG1_RETRY_ADD_RD_LAT=%u", QDYN.retry_add_rd_lat[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RETRYTMG1_RETRY_ADD_RD_LAT_EN=%u", QDYN.retry_add_rd_lat_en[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_RETRYTMG1_RETRY_ADD_RD_LAT_EN_AUX=%s", QDYN.retry_add_rd_lat_en[3][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DDR4PPRTMG0_T_PGM_X1_X1024=%u", QDYN.t_pgm_x1_x1024[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DDR4PPRTMG0_T_PGM_X1_SEL=%u", QDYN.t_pgm_x1_sel[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DDR4PPRTMG0_T_PGM_X1_SEL_AUX=%s", QDYN.t_pgm_x1_sel[3][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DDR4PPRTMG1_T_PGMPST_X32=%u", QDYN.t_pgmpst_x32[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_DDR4PPRTMG1_T_PGM_EXIT=%u", QDYN.t_pgm_exit[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_LNKECCCTL0_WR_LINK_ECC_ENABLE=%u", QDYN.wr_link_ecc_enable[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_LNKECCCTL0_WR_LINK_ECC_ENABLE_AUX=%s", QDYN.wr_link_ecc_enable[3][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_LNKECCCTL0_RD_LINK_ECC_ENABLE=%u", QDYN.rd_link_ecc_enable[3][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ3_CH1_LNKECCCTL0_RD_LINK_ECC_ENABLE_AUX=%s", QDYN.rd_link_ecc_enable[3][1] ? "y" : "n");
#endif /* UMCTL2_FREQUENCY_NUM > 3 && DWC_DDRCTL_NUM_CHANNEL > 1 */
#if UMCTL2_FREQUENCY_NUM > 4
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG0_T_RAS_MIN=%u", QDYN.t_ras_min[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG0_T_RAS_MAX=%u", QDYN.t_ras_max[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG0_T_FAW=%u", QDYN.t_faw[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG0_WR2PRE=%u", QDYN.wr2pre[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG1_T_RC=%u", QDYN.t_rc[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG1_RD2PRE=%u", QDYN.rd2pre[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG1_T_XP=%u", QDYN.t_xp[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG1_T_RCD_WRITE=%u", QDYN.t_rcd_write[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG2_WR2RD=%u", QDYN.wr2rd[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG2_RD2WR=%u", QDYN.rd2wr[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG2_READ_LATENCY=%u", QDYN.read_latency[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG2_WRITE_LATENCY=%u", QDYN.write_latency[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG3_WR2MR=%u", QDYN.wr2mr[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG3_RD2MR=%u", QDYN.rd2mr[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG3_T_MR=%u", QDYN.t_mr[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG4_T_RP=%u", QDYN.t_rp[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG4_T_RRD=%u", QDYN.t_rrd[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG4_T_CCD=%u", QDYN.t_ccd[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG4_T_RCD=%u", QDYN.t_rcd[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG5_T_CKE=%u", QDYN.t_cke[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG5_T_CKESR=%u", QDYN.t_ckesr[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG5_T_CKSRE=%u", QDYN.t_cksre[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG5_T_CKSRX=%u", QDYN.t_cksrx[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG6_T_CKCSX=%u", QDYN.t_ckcsx[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG7_T_CSH=%u", QDYN.t_csh[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG7_T_MRW_L=%u", QDYN.t_mrw_l[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG8_T_XS_X32=%u", QDYN.t_xs_x32[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG8_T_XS_DLL_X32=%u", QDYN.t_xs_dll_x32[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG8_T_XS_ABORT_X32=%u", QDYN.t_xs_abort_x32[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG8_T_XS_FAST_X32=%u", QDYN.t_xs_fast_x32[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG9_WR2RD_S=%u", QDYN.wr2rd_s[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG9_T_RRD_S=%u", QDYN.t_rrd_s[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG9_T_CCD_S=%u", QDYN.t_ccd_s[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG9_DDR4_WR_PREAMBLE=%u", QDYN.ddr4_wr_preamble[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG9_DDR4_WR_PREAMBLE_AUX=%s", QDYN.ddr4_wr_preamble[4][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG10_T_GEAR_HOLD=%u", QDYN.t_gear_hold[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG10_T_GEAR_SETUP=%u", QDYN.t_gear_setup[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG10_T_CMD_GEAR=%u", QDYN.t_cmd_gear[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG10_T_SYNC_GEAR=%u", QDYN.t_sync_gear[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG11_T_CKMPE=%u", QDYN.t_ckmpe[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG11_T_MPX_S=%u", QDYN.t_mpx_s[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG11_T_MPX_LH=%u", QDYN.t_mpx_lh[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG11_POST_MPSM_GAP_X32=%u", QDYN.post_mpsm_gap_x32[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG12_T_MRD_PDA=%u", QDYN.t_mrd_pda[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG12_T_CMDCKE=%u", QDYN.t_cmdcke[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG12_T_WR_MPR=%u", QDYN.t_wr_mpr[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG13_T_PPD=%u", QDYN.t_ppd[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG13_T_CCD_W2=%u", QDYN.t_ccd_w2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG13_T_CCD_MW=%u", QDYN.t_ccd_mw[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG13_ODTLOFF=%u", QDYN.odtloff[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG14_T_XSR=%u", QDYN.t_xsr[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG14_T_OSCO=%u", QDYN.t_osco[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG15_T_STAB_X32=%u", QDYN.t_stab_x32[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG15_EN_HWFFC_T_STAB=%u", QDYN.en_hwffc_t_stab[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG15_EN_HWFFC_T_STAB_AUX=%s", QDYN.en_hwffc_t_stab[4][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG15_EN_DFI_LP_T_STAB=%u", QDYN.en_dfi_lp_t_stab[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG15_EN_DFI_LP_T_STAB_AUX=%s", QDYN.en_dfi_lp_t_stab[4][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG16_T_CCD_DLR=%u", QDYN.t_ccd_dlr[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG16_T_RRD_DLR=%u", QDYN.t_rrd_dlr[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG16_T_FAW_DLR=%u", QDYN.t_faw_dlr[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG16_T_RP_CA_PARITY=%u", QDYN.t_rp_ca_parity[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG17_T_VRCG_DISABLE=%u", QDYN.t_vrcg_disable[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG17_T_VRCG_ENABLE=%u", QDYN.t_vrcg_enable[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG18_T_MPSMX=%u", QDYN.t_mpsmx[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG18_T_PD=%u", QDYN.t_pd[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG20_T_CSL_SREXIT=%u", QDYN.t_csl_srexit[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG20_T_CSH_SREXIT=%u", QDYN.t_csh_srexit[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG20_T_CASRX=%u", QDYN.t_casrx[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG20_T_CPDED=%u", QDYN.t_cpded[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG21_T_MPC_HOLD=%u", QDYN.t_mpc_hold[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG21_T_MPC_SETUP=%u", QDYN.t_mpc_setup[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG21_T_MPC_CS=%u", QDYN.t_mpc_cs[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG21_T_CSL=%u", QDYN.t_csl[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG22_T_RD2WR_DPR=%u", QDYN.t_rd2wr_dpr[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG22_T_RD2WR_DLR=%u", QDYN.t_rd2wr_dlr[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG22_T_WR2RD_DPR=%u", QDYN.t_wr2rd_dpr[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG22_T_WR2RD_DLR=%u", QDYN.t_wr2rd_dlr[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG23_T_PDN=%u", DYN.t_pdn[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG23_T_XSR_DSM_X1024=%u", DYN.t_xsr_dsm_x1024[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG24_MAX_WR_SYNC=%u", QDYN.max_wr_sync[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG24_MAX_RD_SYNC=%u", QDYN.max_rd_sync[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG24_RD2WR_S=%u", QDYN.rd2wr_s[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG24_BANK_ORG=%u", QDYN.bank_org[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG25_RDA2PRE=%u", QDYN.rda2pre[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG25_WRA2PRE=%u", QDYN.wra2pre[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE=%u", QDYN.lpddr4_diff_bank_rwa2pre[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG26_T_CCD_R=%u", QDYN.t_ccd_r[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG26_T_CCD_W=%u", QDYN.t_ccd_w[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG26_T_CCD_R_S=%u", QDYN.t_ccd_r_s[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG26_T_CCD_W_S=%u", QDYN.t_ccd_w_s[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG27_T_MRR2MPC=%u", QDYN.t_mrr2mpc[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG27_T_ECSC=%u", QDYN.t_ecsc[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG28_T_SRX2SRX=%u", QDYN.t_srx2srx[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG28_T_CPDED2SRX=%u", QDYN.t_cpded2srx[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG28_T_CSSR=%u", QDYN.t_cssr[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG29_T_CKACT=%u", QDYN.t_ckact[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG29_T_CKOFF=%u", QDYN.t_ckoff[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG30_MRR2RD=%u", QDYN.mrr2rd[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG30_MRR2WR=%u", QDYN.mrr2wr[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG30_MRR2MRW=%u", QDYN.mrr2mrw[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG31_RFM_RAAIMT=%u", QDYN.rfm_raaimt[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG31_RFM_RAA_THR=%u", QDYN.rfm_raa_thr[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG31_RFM_RAA_REF_DECR=%u", QDYN.rfm_raa_ref_decr[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG32_WS_FS2WCK_SUS=%u", QDYN.ws_fs2wck_sus[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG32_T_WCKSUS=%u", QDYN.t_wcksus[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG32_WS_OFF2WS_FS=%u", QDYN.ws_off2ws_fs[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG33_T_CCD_R_M=%u", QDYN.t_ccd_r_m[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG33_T_CCD_W_M=%u", QDYN.t_ccd_w_m[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG33_T_WR2RD_M=%u", QDYN.t_wr2rd_m[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG34_T_CCD_MW_BLX2=%u", QDYN.t_ccd_mw_blx2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG34_RD2WR_BLX2=%u", QDYN.rd2wr_blx2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG34_WR2RD_BLX2=%u", QDYN.wr2rd_blx2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG34_T_CCD_BLX2=%u", QDYN.t_ccd_blx2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG35_RDA2PRE_BLX2=%u", QDYN.rda2pre_blx2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG35_WRA2PRE_BLX2=%u", QDYN.wra2pre_blx2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG35_RD2PRE_BLX2=%u", QDYN.rd2pre_blx2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG35_WR2PRE_BLX2=%u", QDYN.wr2pre_blx2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG36_RD2WR_S_BLX2=%u", QDYN.rd2wr_s_blx2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG36_WR2RD_S_BLX2=%u", QDYN.wr2rd_s_blx2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG36_T_CCD_S_BLX2=%u", QDYN.t_ccd_s_blx2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG37_MAX_WR_SYNC_BLX2=%u", QDYN.max_wr_sync_blx2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG37_MAX_RD_SYNC_BLX2=%u", QDYN.max_rd_sync_blx2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG37_WR2MR_BLX2=%u", QDYN.wr2mr_blx2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG37_RD2MR_BLX2=%u", QDYN.rd2mr_blx2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG38_WR2RD_DR_BLX2=%u", QDYN.wr2rd_dr_blx2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG38_RD2WR_DR_BLX2=%u", QDYN.rd2wr_dr_blx2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG38_DIFF_RANK_RD_GAP_BLX2=%u", QDYN.diff_rank_rd_gap_blx2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET1TMG38_DIFF_RANK_WR_GAP_BLX2=%u", QDYN.diff_rank_wr_gap_blx2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG0_T_RAS_MIN_2=%u", QDYN.t_ras_min_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG0_T_FAW_2=%u", QDYN.t_faw_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG0_WR2PRE_2=%u", QDYN.wr2pre_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG1_T_RC_2=%u", QDYN.t_rc_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG1_RD2PRE_2=%u", QDYN.rd2pre_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG2_WR2RD_2=%u", QDYN.wr2rd_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG2_RD2WR_2=%u", QDYN.rd2wr_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG3_T_MR_2=%u", QDYN.t_mr_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG4_T_RP_2=%u", QDYN.t_rp_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG4_T_RRD_2=%u", QDYN.t_rrd_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG4_T_RCD_2=%u", QDYN.t_rcd_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG8_T_XS_X32_2=%u", QDYN.t_xs_x32_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG8_T_XS_DLL_X32_2=%u", QDYN.t_xs_dll_x32_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG9_WR2RD_S_2=%u", QDYN.wr2rd_s_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG9_T_RRD_S_2=%u", QDYN.t_rrd_s_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG13_T_PPD_2=%u", QDYN.t_ppd_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG13_T_CCD_W2_2=%u", QDYN.t_ccd_w2_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG16_T_CCD_DLR_2=%u", QDYN.t_ccd_dlr_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG16_T_RRD_DLR_2=%u", QDYN.t_rrd_dlr_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG16_T_FAW_DLR_2=%u", QDYN.t_faw_dlr_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG16_T_RP_CA_PARITY_2=%u", QDYN.t_rp_ca_parity_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG22_T_RD2WR_DPR_2=%u", QDYN.t_rd2wr_dpr_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG22_T_RD2WR_DLR_2=%u", QDYN.t_rd2wr_dlr_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG22_T_WR2RD_DPR_2=%u", QDYN.t_wr2rd_dpr_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG22_T_WR2RD_DLR_2=%u", QDYN.t_wr2rd_dlr_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG26_T_CCD_R_2=%u", QDYN.t_ccd_r_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG26_T_CCD_W_2=%u", QDYN.t_ccd_w_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG26_T_CCD_R_S_2=%u", QDYN.t_ccd_r_s_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG26_T_CCD_W_S_2=%u", QDYN.t_ccd_w_s_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG27_T_MRR2MPC_2=%u", QDYN.t_mrr2mpc_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG31_RFM_RAAIMT_2=%u", QDYN.rfm_raaimt_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG31_RFM_RAA_THR_2=%u", QDYN.rfm_raa_thr_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG31_RFM_RAA_REF_DECR_2=%u", QDYN.rfm_raa_ref_decr_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG33_T_CCD_R_M_2=%u", QDYN.t_ccd_r_m_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG33_T_CCD_W_M_2=%u", QDYN.t_ccd_w_m_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DRAMSET2TMG33_T_WR2RD_M_2=%u", QDYN.t_wr2rd_m_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R0R1=%u", QDYN.t_rd2rd_gap_r0r1[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R1R0=%u", QDYN.t_rd2rd_gap_r1r0[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R0R1=%u", QDYN.t_wr2rd_gap_r0r1[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R1R0=%u", QDYN.t_wr2rd_gap_r1r0[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R0R1=%u", QDYN.t_rd2wr_gap_r0r1[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R1R0=%u", QDYN.t_rd2wr_gap_r1r0[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R0R1=%u", QDYN.t_wr2wr_gap_r0r1[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R1R0=%u", QDYN.t_wr2wr_gap_r1r0[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R0R2=%u", QDYN.t_rd2rd_gap_r0r2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R2R0=%u", QDYN.t_rd2rd_gap_r2r0[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R0R2=%u", QDYN.t_wr2rd_gap_r0r2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R2R0=%u", QDYN.t_wr2rd_gap_r2r0[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R0R2=%u", QDYN.t_rd2wr_gap_r0r2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R2R0=%u", QDYN.t_rd2wr_gap_r2r0[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R0R2=%u", QDYN.t_wr2wr_gap_r0r2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R2R0=%u", QDYN.t_wr2wr_gap_r2r0[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R0R3=%u", QDYN.t_rd2rd_gap_r0r3[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R3R0=%u", QDYN.t_rd2rd_gap_r3r0[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R0R3=%u", QDYN.t_wr2rd_gap_r0r3[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R3R0=%u", QDYN.t_wr2rd_gap_r3r0[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R0R3=%u", QDYN.t_rd2wr_gap_r0r3[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R3R0=%u", QDYN.t_rd2wr_gap_r3r0[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R0R3=%u", QDYN.t_wr2wr_gap_r0r3[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R3R0=%u", QDYN.t_wr2wr_gap_r3r0[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R1R2=%u", QDYN.t_rd2rd_gap_r1r2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R2R1=%u", QDYN.t_rd2rd_gap_r2r1[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R1R2=%u", QDYN.t_wr2rd_gap_r1r2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R2R1=%u", QDYN.t_wr2rd_gap_r2r1[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R1R2=%u", QDYN.t_rd2wr_gap_r1r2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R2R1=%u", QDYN.t_rd2wr_gap_r2r1[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R1R2=%u", QDYN.t_wr2wr_gap_r1r2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R2R1=%u", QDYN.t_wr2wr_gap_r2r1[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R1R3=%u", QDYN.t_rd2rd_gap_r1r3[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R3R1=%u", QDYN.t_rd2rd_gap_r3r1[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R1R3=%u", QDYN.t_wr2rd_gap_r1r3[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R3R1=%u", QDYN.t_wr2rd_gap_r3r1[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R1R3=%u", QDYN.t_rd2wr_gap_r1r3[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R3R1=%u", QDYN.t_rd2wr_gap_r3r1[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R1R3=%u", QDYN.t_wr2wr_gap_r1r3[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R3R1=%u", QDYN.t_wr2wr_gap_r3r1[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R2R3=%u", QDYN.t_rd2rd_gap_r2r3[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R3R2=%u", QDYN.t_rd2rd_gap_r3r2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R2R3=%u", QDYN.t_wr2rd_gap_r2r3[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R3R2=%u", QDYN.t_wr2rd_gap_r3r2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R2R3=%u", QDYN.t_rd2wr_gap_r2r3[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R3R2=%u", QDYN.t_rd2wr_gap_r3r2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R2R3=%u", QDYN.t_wr2wr_gap_r2r3[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R3R2=%u", QDYN.t_wr2wr_gap_r3r2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_MRAMTMG0_T_RAS_MIN_MRAM=%u", QDYN.t_ras_min_mram[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_MRAMTMG0_T_FAW_MRAM=%u", QDYN.t_faw_mram[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_MRAMTMG1_T_RC_MRAM=%u", QDYN.t_rc_mram[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_MRAMTMG2_T_RP_MRAM=%u", QDYN.t_rp_mram[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_MRAMTMG2_T_RRD_MRAM=%u", QDYN.t_rrd_mram[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_MRAMTMG2_T_RCD_MRAM=%u", QDYN.t_rcd_mram[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_MRAMTMG3_T_RRD_S_MRAM=%u", QDYN.t_rrd_s_mram[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_INITMR0_EMR=%u", QDYN.emr[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_INITMR0_MR=%u", QDYN.mr[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_INITMR1_EMR3=%u", QDYN.emr3[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_INITMR1_EMR2=%u", QDYN.emr2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_INITMR2_MR5=%u", QDYN.mr5[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_INITMR2_MR4=%u", QDYN.mr4[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_INITMR3_MR6=%u", QDYN.mr6[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_INITMR3_MR22=%u", QDYN.mr22[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFITMG0_DFI_TPHY_WRLAT=%u", QDYN.dfi_tphy_wrlat[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFITMG0_DFI_TPHY_WRDATA=%u", QDYN.dfi_tphy_wrdata[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFITMG0_DFI_T_RDDATA_EN=%u", QDYN.dfi_t_rddata_en[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFITMG0_DFI_T_CTRL_DELAY=%u", QDYN.dfi_t_ctrl_delay[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFITMG1_DFI_T_DRAM_CLK_ENABLE=%u", QDYN.dfi_t_dram_clk_enable[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFITMG1_DFI_T_DRAM_CLK_DISABLE=%u", QDYN.dfi_t_dram_clk_disable[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFITMG1_DFI_T_WRDATA_DELAY=%u", QDYN.dfi_t_wrdata_delay[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFITMG1_DFI_T_PARIN_LAT=%u", QDYN.dfi_t_parin_lat[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFITMG1_DFI_T_CMD_LAT=%u", QDYN.dfi_t_cmd_lat[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFITMG2_DFI_TPHY_WRCSLAT=%u", QDYN.dfi_tphy_wrcslat[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFITMG2_DFI_TPHY_RDCSLAT=%u", QDYN.dfi_tphy_rdcslat[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFITMG2_DFI_TWCK_DELAY=%u", QDYN.dfi_twck_delay[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFITMG3_DFI_T_GEARDOWN_DELAY=%u", QDYN.dfi_t_geardown_delay[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFITMG4_DFI_TWCK_DIS=%u", QDYN.dfi_twck_dis[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFITMG4_DFI_TWCK_EN_FS=%u", QDYN.dfi_twck_en_fs[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFITMG4_DFI_TWCK_EN_WR=%u", QDYN.dfi_twck_en_wr[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFITMG4_DFI_TWCK_EN_RD=%u", QDYN.dfi_twck_en_rd[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFITMG5_DFI_TWCK_TOGGLE_POST=%u", QDYN.dfi_twck_toggle_post[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFITMG5_DFI_TWCK_TOGGLE_CS=%u", QDYN.dfi_twck_toggle_cs[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFITMG5_DFI_TWCK_TOGGLE=%u", QDYN.dfi_twck_toggle[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFITMG5_DFI_TWCK_FAST_TOGGLE=%u", QDYN.dfi_twck_fast_toggle[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD=%u", QDYN.dfi_twck_toggle_post_rd[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN=%u", QDYN.dfi_twck_toggle_post_rd_en[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN_AUX=%s", QDYN.dfi_twck_toggle_post_rd_en[4][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFITMG7_DFI_T_2N_MODE_DELAY=%u", QDYN.dfi_t_2n_mode_delay[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFITMG7_DFI_T_INIT_START=%u", QDYN.dfi_t_init_start[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFITMG7_DFI_T_INIT_COMPLETE=%u", QDYN.dfi_t_init_complete[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024=%u", STATIC.dfi_t_ctrlupd_interval_max_x1024[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024=%u", STATIC.dfi_t_ctrlupd_interval_min_x1024[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1=%u", DYN.dfi_t_ctrlupd_interval_type1[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC=%u", STATIC.ctrlupd_after_dqsosc[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC_AUX=%s", STATIC.ctrlupd_after_dqsosc[4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFIUPDTMG2_PPT2_OVERRIDE=%u", STATIC.ppt2_override[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFIUPDTMG2_PPT2_OVERRIDE_AUX=%s", STATIC.ppt2_override[4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFIUPDTMG2_PPT2_EN=%u", DYN.ppt2_en[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFIUPDTMG2_PPT2_EN_AUX=%s", DYN.ppt2_en[4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT=%u", DYN.dfi_t_ctrlupd_interval_type1_unit[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8=%u", STATIC.dfi_t_ctrlupd_burst_interval_x8[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET1TMG0_T_REFI_X1_X32=%u", DYN.t_refi_x1_x32[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET1TMG0_REFRESH_TO_X1_X32=%u", DYN.refresh_to_x1_x32[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET1TMG0_REFRESH_MARGIN=%u", DYN.refresh_margin[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL=%u", DYN.refresh_to_x1_sel[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL_AUX=%s", DYN.refresh_to_x1_sel[4][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET1TMG0_T_REFI_X1_SEL=%u", DYN.t_refi_x1_sel[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET1TMG0_T_REFI_X1_SEL_AUX=%s", DYN.t_refi_x1_sel[4][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET1TMG1_T_RFC_MIN=%u", DYN.t_rfc_min[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET1TMG1_T_RFC_MIN_AB=%u", DYN.t_rfc_min_ab[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET1TMG2_T_RFC_MIN_DLR=%u", DYN.t_rfc_min_dlr[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET1TMG2_T_PBR2PBR=%u", DYN.t_pbr2pbr[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET1TMG2_T_PBR2ACT=%u", DYN.t_pbr2act[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET1TMG3_T_RFCSB=%u", DYN.t_rfcsb[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET1TMG3_T_REFSBRD=%u", DYN.t_refsbrd[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET1TMG3_REFRESH_TO_AB_X32=%u", DYN.refresh_to_ab_x32[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32=%u", DYN.refresh_timer0_start_value_x32[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32=%u", DYN.refresh_timer1_start_value_x32[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET1TMG5_REFRESH_TIMER2_START_VALUE_X32=%u", DYN.refresh_timer2_start_value_x32[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET1TMG5_REFRESH_TIMER3_START_VALUE_X32=%u", DYN.refresh_timer3_start_value_x32[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET1TMG6_REFRESH_TIMER_LR_OFFSET_X32=%u", STATIC.refresh_timer_lr_offset_x32[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET1TMG7_T_RFCSB_DLR=%u", DYN.t_rfcsb_dlr[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET1TMG7_T_REFSBRD_DLR=%u", DYN.t_refsbrd_dlr[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET1TMG8_T_RFC_MIN_HET=%u", DYN.t_rfc_min_het[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET1TMG9_REFAB_HI_SCH_GAP=%u", DYN.refab_hi_sch_gap[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET1TMG9_REFSB_HI_SCH_GAP=%u", DYN.refsb_hi_sch_gap[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET1TMG10_T_WIN_SIZE_1XTREFI=%u", QDYN.t_win_size_1xtrefi[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET1TMG11_T_PBR2PBR_MP=%u", DYN.t_pbr2pbr_mp[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET1TMG12_T_RFC_MIN_MP=%u", DYN.t_rfc_min_mp[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET1TMG12_T_RFC_MIN_AB_MP=%u", DYN.t_rfc_min_ab_mp[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_ECSSET1TMG0_T_ECS_INT_X1024=%u", QDYN.t_ecs_int_x1024[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_ECSSET1TMG0_T_REFI_ECS_OFFSET_X1_X32=%u", DYN.t_refi_ecs_offset_x1_x32[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFMSET1TMG0_T_RFMPB=%u", QDYN.t_rfmpb[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFMSET1TMG1_T_RFMPB_MP=%u", QDYN.t_rfmpb_mp[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET2TMG0_T_REFI_X1_X32_2=%u", DYN.t_refi_x1_x32_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET2TMG0_REFRESH_TO_X1_X32_2=%u", DYN.refresh_to_x1_x32_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET2TMG0_REFRESH_MARGIN_2=%u", DYN.refresh_margin_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET2TMG1_T_RFC_MIN_2=%u", DYN.t_rfc_min_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET2TMG2_T_RFC_MIN_DLR_2=%u", DYN.t_rfc_min_dlr_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET2TMG3_T_RFCSB_2=%u", DYN.t_rfcsb_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET2TMG3_T_REFSBRD_2=%u", DYN.t_refsbrd_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET2TMG6_REFRESH_TIMER_LR_OFFSET_X32_2=%u", STATIC.refresh_timer_lr_offset_x32_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET2TMG7_T_RFCSB_DLR_2=%u", DYN.t_rfcsb_dlr_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET2TMG7_T_REFSBRD_DLR_2=%u", DYN.t_refsbrd_dlr_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET2TMG9_REFAB_HI_SCH_GAP_2=%u", DYN.refab_hi_sch_gap_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET2TMG9_REFSB_HI_SCH_GAP_2=%u", DYN.refsb_hi_sch_gap_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RFSHSET2TMG10_T_WIN_SIZE_1XTREFI_2=%u", QDYN.t_win_size_1xtrefi_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_ECSSET2TMG0_T_ECS_INT_X1024_2=%u", QDYN.t_ecs_int_x1024_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_ECSSET2TMG0_T_REFI_ECS_OFFSET_X1_X32_2=%u", DYN.t_refi_ecs_offset_x1_x32_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_ZQSET1TMG0_T_ZQ_LONG_NOP=%u", STATIC.t_zq_long_nop[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_ZQSET1TMG0_T_ZQ_SHORT_NOP=%u", STATIC.t_zq_short_nop[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024=%u", STATIC.t_zq_short_interval_x1024[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_ZQSET1TMG1_T_ZQ_RESET_NOP=%u", STATIC.t_zq_reset_nop[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_ZQSET1TMG2_T_ZQ_STOP=%u", STATIC.t_zq_stop[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_ZQSET2TMG0_T_ZQ_LONG_NOP_2=%u", STATIC.t_zq_long_nop_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_ZQSET2TMG0_T_ZQ_SHORT_NOP_2=%u", STATIC.t_zq_short_nop_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RCDINIT1_CTRL_WORD_1=%u", QDYN.ctrl_word_1[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RCDINIT1_CTRL_WORD_2=%u", QDYN.ctrl_word_2[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RCDINIT2_CTRL_WORD_3=%u", QDYN.ctrl_word_3[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RCDINIT2_CTRL_WORD_4=%u", QDYN.ctrl_word_4[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RCDINIT3_CTRL_WORD_5=%u", QDYN.ctrl_word_5[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RCDINIT3_CTRL_WORD_6=%u", QDYN.ctrl_word_6[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RCDINIT4_CTRL_WORD_7=%u", QDYN.ctrl_word_7[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RCDINIT4_CTRL_WORD_8=%u", QDYN.ctrl_word_8[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_HWFFCEX_RANK1_RANK1_MR1_RTT_NOM=%u", QDYN.rank1_mr1_rtt_nom[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_HWFFCEX_RANK1_RANK1_MR2_RTT_WR=%u", QDYN.rank1_mr2_rtt_wr[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_HWFFCEX_RANK1_RANK1_MR5_RTT_PARK=%u", QDYN.rank1_mr5_rtt_park[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_VALUE=%u", QDYN.rank1_mr6_vref_value[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE=%u", QDYN.rank1_mr6_vref_range[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE_AUX=%s", QDYN.rank1_mr6_vref_range[4][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_HWFFCEX_RANK2_RANK2_MR1_RTT_NOM=%u", QDYN.rank2_mr1_rtt_nom[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_HWFFCEX_RANK2_RANK2_MR2_RTT_WR=%u", QDYN.rank2_mr2_rtt_wr[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_HWFFCEX_RANK2_RANK2_MR5_RTT_PARK=%u", QDYN.rank2_mr5_rtt_park[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_VALUE=%u", QDYN.rank2_mr6_vref_value[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE=%u", QDYN.rank2_mr6_vref_range[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE_AUX=%s", QDYN.rank2_mr6_vref_range[4][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_HWFFCEX_RANK3_RANK3_MR1_RTT_NOM=%u", QDYN.rank3_mr1_rtt_nom[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_HWFFCEX_RANK3_RANK3_MR2_RTT_WR=%u", QDYN.rank3_mr2_rtt_wr[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_HWFFCEX_RANK3_RANK3_MR5_RTT_PARK=%u", QDYN.rank3_mr5_rtt_park[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_VALUE=%u", QDYN.rank3_mr6_vref_value[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE=%u", QDYN.rank3_mr6_vref_range[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE_AUX=%s", QDYN.rank3_mr6_vref_range[4][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DQSOSCCTL0_DQSOSC_ENABLE=%u", DYN.dqsosc_enable[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DQSOSCCTL0_DQSOSC_ENABLE_AUX=%s", DYN.dqsosc_enable[4][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT=%u", DYN.dqsosc_interval_unit[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT_AUX=%s", DYN.dqsosc_interval_unit[4][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DQSOSCCTL0_DQSOSC_INTERVAL=%u", DYN.dqsosc_interval[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DERATEINT_MR4_READ_INTERVAL=%u", QDYN.mr4_read_interval[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DERATEVAL0_DERATED_T_RRD=%u", QDYN.derated_t_rrd[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DERATEVAL0_DERATED_T_RP=%u", QDYN.derated_t_rp[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DERATEVAL0_DERATED_T_RAS_MIN=%u", QDYN.derated_t_ras_min[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DERATEVAL0_DERATED_T_RCD=%u", QDYN.derated_t_rcd[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DERATEVAL1_DERATED_T_RC=%u", QDYN.derated_t_rc[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DERATEVAL1_DERATED_T_RCD_WRITE=%u", QDYN.derated_t_rcd_write[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_HWLPTMG0_HW_LP_IDLE_X32=%u", QDYN.hw_lp_idle_x32[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DVFSCTL0_DVFSQ_ENABLE=%u", STATIC.dvfsq_enable[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DVFSCTL0_DVFSQ_ENABLE_AUX=%s", STATIC.dvfsq_enable[4][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_SCHEDTMG0_PAGECLOSE_TIMER=%u", STATIC.pageclose_timer[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_SCHEDTMG0_RDWR_IDLE_GAP=%u", STATIC.rdwr_idle_gap[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_PERFHPR1_HPR_MAX_STARVE=%u", QDYN.hpr_max_starve[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_PERFHPR1_HPR_XACT_RUN_LENGTH=%u", QDYN.hpr_xact_run_length[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_PERFLPR1_LPR_MAX_STARVE=%u", QDYN.lpr_max_starve[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_PERFLPR1_LPR_XACT_RUN_LENGTH=%u", QDYN.lpr_xact_run_length[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_PERFWR1_W_MAX_STARVE=%u", QDYN.w_max_starve[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_PERFWR1_W_XACT_RUN_LENGTH=%u", QDYN.w_xact_run_length[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_TMGCFG_FREQUENCY_RATIO=%u", QDYN.frequency_ratio[4]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_TMGCFG_FREQUENCY_RATIO_AUX=%s", QDYN.frequency_ratio[4] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANKTMG0_DIFF_RANK_RD_GAP=%u", QDYN.diff_rank_rd_gap[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANKTMG0_DIFF_RANK_WR_GAP=%u", QDYN.diff_rank_wr_gap[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANKTMG1_WR2RD_DR=%u", QDYN.wr2rd_dr[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RANKTMG1_RD2WR_DR=%u", QDYN.rd2wr_dr[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_PWRTMG_POWERDOWN_TO_X32=%u", QDYN.powerdown_to_x32[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_PWRTMG_SELFREF_TO_X32=%u", QDYN.selfref_to_x32[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_ODTCFG_RD_ODT_DELAY=%u", QDYN.rd_odt_delay[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_ODTCFG_RD_ODT_HOLD=%u", QDYN.rd_odt_hold[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_ODTCFG_WR_ODT_DELAY=%u", QDYN.wr_odt_delay[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_ODTCFG_WR_ODT_HOLD=%u", QDYN.wr_odt_hold[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_CRCPARTMG0_T_WR_CRC_ALERT_PW_MAX=%u", DYN.t_wr_crc_alert_pw_max[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_CRCPARTMG0_T_WR_CRC_ALERT_PW_MIN=%u", DYN.t_wr_crc_alert_pw_min[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_CRCPARTMG1_T_CSALT=%u", QDYN.t_csalt[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RETRYTMG0_CAPAR_RETRY_WINDOW=%u", QDYN.capar_retry_window[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RETRYTMG0_T_WR_CRC_RETRY_WINDOW=%u", QDYN.t_wr_crc_retry_window[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RETRYTMG1_DFI_T_PHY_RDLAT=%u", QDYN.dfi_t_phy_rdlat[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RETRYTMG1_EXTRA_RD_RETRY_WINDOW=%u", QDYN.extra_rd_retry_window[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RETRYTMG1_RETRY_ADD_RD_LAT=%u", QDYN.retry_add_rd_lat[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RETRYTMG1_RETRY_ADD_RD_LAT_EN=%u", QDYN.retry_add_rd_lat_en[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_RETRYTMG1_RETRY_ADD_RD_LAT_EN_AUX=%s", QDYN.retry_add_rd_lat_en[4][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DDR4PPRTMG0_T_PGM_X1_X1024=%u", QDYN.t_pgm_x1_x1024[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DDR4PPRTMG0_T_PGM_X1_SEL=%u", QDYN.t_pgm_x1_sel[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DDR4PPRTMG0_T_PGM_X1_SEL_AUX=%s", QDYN.t_pgm_x1_sel[4][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DDR4PPRTMG1_T_PGMPST_X32=%u", QDYN.t_pgmpst_x32[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_DDR4PPRTMG1_T_PGM_EXIT=%u", QDYN.t_pgm_exit[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE=%u", QDYN.wr_link_ecc_enable[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE_AUX=%s", QDYN.wr_link_ecc_enable[4][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE=%u", QDYN.rd_link_ecc_enable[4][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE_AUX=%s", QDYN.rd_link_ecc_enable[4][0] ? "y" : "n");
#endif /* UMCTL2_FREQUENCY_NUM > 4 */
#if UMCTL2_FREQUENCY_NUM > 4 && DWC_DDRCTL_NUM_CHANNEL > 1
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG0_T_RAS_MIN=%u", QDYN.t_ras_min[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG0_T_RAS_MAX=%u", QDYN.t_ras_max[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG0_T_FAW=%u", QDYN.t_faw[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG0_WR2PRE=%u", QDYN.wr2pre[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG1_T_RC=%u", QDYN.t_rc[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG1_RD2PRE=%u", QDYN.rd2pre[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG1_T_XP=%u", QDYN.t_xp[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG1_T_RCD_WRITE=%u", QDYN.t_rcd_write[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG2_WR2RD=%u", QDYN.wr2rd[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG2_RD2WR=%u", QDYN.rd2wr[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG2_READ_LATENCY=%u", QDYN.read_latency[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG2_WRITE_LATENCY=%u", QDYN.write_latency[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG3_WR2MR=%u", QDYN.wr2mr[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG3_RD2MR=%u", QDYN.rd2mr[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG3_T_MR=%u", QDYN.t_mr[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG4_T_RP=%u", QDYN.t_rp[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG4_T_RRD=%u", QDYN.t_rrd[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG4_T_CCD=%u", QDYN.t_ccd[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG4_T_RCD=%u", QDYN.t_rcd[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG5_T_CKE=%u", QDYN.t_cke[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG5_T_CKESR=%u", QDYN.t_ckesr[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG5_T_CKSRE=%u", QDYN.t_cksre[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG5_T_CKSRX=%u", QDYN.t_cksrx[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG6_T_CKCSX=%u", QDYN.t_ckcsx[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG7_T_CSH=%u", QDYN.t_csh[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG7_T_MRW_L=%u", QDYN.t_mrw_l[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG8_T_XS_X32=%u", QDYN.t_xs_x32[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG8_T_XS_DLL_X32=%u", QDYN.t_xs_dll_x32[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG8_T_XS_ABORT_X32=%u", QDYN.t_xs_abort_x32[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG8_T_XS_FAST_X32=%u", QDYN.t_xs_fast_x32[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG9_WR2RD_S=%u", QDYN.wr2rd_s[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG9_T_RRD_S=%u", QDYN.t_rrd_s[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG9_T_CCD_S=%u", QDYN.t_ccd_s[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG9_DDR4_WR_PREAMBLE=%u", QDYN.ddr4_wr_preamble[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG9_DDR4_WR_PREAMBLE_AUX=%s", QDYN.ddr4_wr_preamble[4][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG10_T_GEAR_HOLD=%u", QDYN.t_gear_hold[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG10_T_GEAR_SETUP=%u", QDYN.t_gear_setup[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG10_T_CMD_GEAR=%u", QDYN.t_cmd_gear[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG10_T_SYNC_GEAR=%u", QDYN.t_sync_gear[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG11_T_CKMPE=%u", QDYN.t_ckmpe[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG11_T_MPX_S=%u", QDYN.t_mpx_s[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG11_T_MPX_LH=%u", QDYN.t_mpx_lh[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG11_POST_MPSM_GAP_X32=%u", QDYN.post_mpsm_gap_x32[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG12_T_MRD_PDA=%u", QDYN.t_mrd_pda[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG12_T_CMDCKE=%u", QDYN.t_cmdcke[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG12_T_WR_MPR=%u", QDYN.t_wr_mpr[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG13_T_PPD=%u", QDYN.t_ppd[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG13_T_CCD_W2=%u", QDYN.t_ccd_w2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG13_T_CCD_MW=%u", QDYN.t_ccd_mw[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG13_ODTLOFF=%u", QDYN.odtloff[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG14_T_XSR=%u", QDYN.t_xsr[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG14_T_OSCO=%u", QDYN.t_osco[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG15_T_STAB_X32=%u", QDYN.t_stab_x32[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG15_EN_HWFFC_T_STAB=%u", QDYN.en_hwffc_t_stab[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG15_EN_HWFFC_T_STAB_AUX=%s", QDYN.en_hwffc_t_stab[4][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG15_EN_DFI_LP_T_STAB=%u", QDYN.en_dfi_lp_t_stab[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG15_EN_DFI_LP_T_STAB_AUX=%s", QDYN.en_dfi_lp_t_stab[4][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG16_T_CCD_DLR=%u", QDYN.t_ccd_dlr[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG16_T_RRD_DLR=%u", QDYN.t_rrd_dlr[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG16_T_FAW_DLR=%u", QDYN.t_faw_dlr[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG16_T_RP_CA_PARITY=%u", QDYN.t_rp_ca_parity[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG17_T_VRCG_DISABLE=%u", QDYN.t_vrcg_disable[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG17_T_VRCG_ENABLE=%u", QDYN.t_vrcg_enable[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG18_T_MPSMX=%u", QDYN.t_mpsmx[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG18_T_PD=%u", QDYN.t_pd[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG20_T_CSL_SREXIT=%u", QDYN.t_csl_srexit[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG20_T_CSH_SREXIT=%u", QDYN.t_csh_srexit[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG20_T_CASRX=%u", QDYN.t_casrx[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG20_T_CPDED=%u", QDYN.t_cpded[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG21_T_MPC_HOLD=%u", QDYN.t_mpc_hold[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG21_T_MPC_SETUP=%u", QDYN.t_mpc_setup[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG21_T_MPC_CS=%u", QDYN.t_mpc_cs[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG21_T_CSL=%u", QDYN.t_csl[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG22_T_RD2WR_DPR=%u", QDYN.t_rd2wr_dpr[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG22_T_RD2WR_DLR=%u", QDYN.t_rd2wr_dlr[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG22_T_WR2RD_DPR=%u", QDYN.t_wr2rd_dpr[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG22_T_WR2RD_DLR=%u", QDYN.t_wr2rd_dlr[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG23_T_PDN=%u", DYN.t_pdn[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG23_T_XSR_DSM_X1024=%u", DYN.t_xsr_dsm_x1024[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG24_MAX_WR_SYNC=%u", QDYN.max_wr_sync[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG24_MAX_RD_SYNC=%u", QDYN.max_rd_sync[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG24_RD2WR_S=%u", QDYN.rd2wr_s[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG24_BANK_ORG=%u", QDYN.bank_org[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG25_RDA2PRE=%u", QDYN.rda2pre[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG25_WRA2PRE=%u", QDYN.wra2pre[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE=%u", QDYN.lpddr4_diff_bank_rwa2pre[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG26_T_CCD_R=%u", QDYN.t_ccd_r[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG26_T_CCD_W=%u", QDYN.t_ccd_w[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG26_T_CCD_R_S=%u", QDYN.t_ccd_r_s[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG26_T_CCD_W_S=%u", QDYN.t_ccd_w_s[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG27_T_MRR2MPC=%u", QDYN.t_mrr2mpc[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG27_T_ECSC=%u", QDYN.t_ecsc[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG28_T_SRX2SRX=%u", QDYN.t_srx2srx[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG28_T_CPDED2SRX=%u", QDYN.t_cpded2srx[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG28_T_CSSR=%u", QDYN.t_cssr[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG29_T_CKACT=%u", QDYN.t_ckact[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG29_T_CKOFF=%u", QDYN.t_ckoff[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG30_MRR2RD=%u", QDYN.mrr2rd[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG30_MRR2WR=%u", QDYN.mrr2wr[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG30_MRR2MRW=%u", QDYN.mrr2mrw[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG31_RFM_RAAIMT=%u", QDYN.rfm_raaimt[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG31_RFM_RAA_THR=%u", QDYN.rfm_raa_thr[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG31_RFM_RAA_REF_DECR=%u", QDYN.rfm_raa_ref_decr[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG32_WS_FS2WCK_SUS=%u", QDYN.ws_fs2wck_sus[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG32_T_WCKSUS=%u", QDYN.t_wcksus[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG32_WS_OFF2WS_FS=%u", QDYN.ws_off2ws_fs[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG33_T_CCD_R_M=%u", QDYN.t_ccd_r_m[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG33_T_CCD_W_M=%u", QDYN.t_ccd_w_m[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG33_T_WR2RD_M=%u", QDYN.t_wr2rd_m[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG34_T_CCD_MW_BLX2=%u", QDYN.t_ccd_mw_blx2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG34_RD2WR_BLX2=%u", QDYN.rd2wr_blx2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG34_WR2RD_BLX2=%u", QDYN.wr2rd_blx2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG34_T_CCD_BLX2=%u", QDYN.t_ccd_blx2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG35_RDA2PRE_BLX2=%u", QDYN.rda2pre_blx2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG35_WRA2PRE_BLX2=%u", QDYN.wra2pre_blx2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG35_RD2PRE_BLX2=%u", QDYN.rd2pre_blx2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG35_WR2PRE_BLX2=%u", QDYN.wr2pre_blx2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG36_RD2WR_S_BLX2=%u", QDYN.rd2wr_s_blx2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG36_WR2RD_S_BLX2=%u", QDYN.wr2rd_s_blx2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG36_T_CCD_S_BLX2=%u", QDYN.t_ccd_s_blx2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG37_MAX_WR_SYNC_BLX2=%u", QDYN.max_wr_sync_blx2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG37_MAX_RD_SYNC_BLX2=%u", QDYN.max_rd_sync_blx2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG37_WR2MR_BLX2=%u", QDYN.wr2mr_blx2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG37_RD2MR_BLX2=%u", QDYN.rd2mr_blx2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG38_WR2RD_DR_BLX2=%u", QDYN.wr2rd_dr_blx2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG38_RD2WR_DR_BLX2=%u", QDYN.rd2wr_dr_blx2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG38_DIFF_RANK_RD_GAP_BLX2=%u", QDYN.diff_rank_rd_gap_blx2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET1TMG38_DIFF_RANK_WR_GAP_BLX2=%u", QDYN.diff_rank_wr_gap_blx2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG0_T_RAS_MIN_2=%u", QDYN.t_ras_min_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG0_T_FAW_2=%u", QDYN.t_faw_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG0_WR2PRE_2=%u", QDYN.wr2pre_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG1_T_RC_2=%u", QDYN.t_rc_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG1_RD2PRE_2=%u", QDYN.rd2pre_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG2_WR2RD_2=%u", QDYN.wr2rd_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG2_RD2WR_2=%u", QDYN.rd2wr_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG3_T_MR_2=%u", QDYN.t_mr_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG4_T_RP_2=%u", QDYN.t_rp_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG4_T_RRD_2=%u", QDYN.t_rrd_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG4_T_RCD_2=%u", QDYN.t_rcd_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG8_T_XS_X32_2=%u", QDYN.t_xs_x32_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG8_T_XS_DLL_X32_2=%u", QDYN.t_xs_dll_x32_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG9_WR2RD_S_2=%u", QDYN.wr2rd_s_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG9_T_RRD_S_2=%u", QDYN.t_rrd_s_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG13_T_PPD_2=%u", QDYN.t_ppd_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG13_T_CCD_W2_2=%u", QDYN.t_ccd_w2_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG16_T_CCD_DLR_2=%u", QDYN.t_ccd_dlr_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG16_T_RRD_DLR_2=%u", QDYN.t_rrd_dlr_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG16_T_FAW_DLR_2=%u", QDYN.t_faw_dlr_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG16_T_RP_CA_PARITY_2=%u", QDYN.t_rp_ca_parity_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG22_T_RD2WR_DPR_2=%u", QDYN.t_rd2wr_dpr_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG22_T_RD2WR_DLR_2=%u", QDYN.t_rd2wr_dlr_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG22_T_WR2RD_DPR_2=%u", QDYN.t_wr2rd_dpr_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG22_T_WR2RD_DLR_2=%u", QDYN.t_wr2rd_dlr_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG26_T_CCD_R_2=%u", QDYN.t_ccd_r_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG26_T_CCD_W_2=%u", QDYN.t_ccd_w_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG26_T_CCD_R_S_2=%u", QDYN.t_ccd_r_s_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG26_T_CCD_W_S_2=%u", QDYN.t_ccd_w_s_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG27_T_MRR2MPC_2=%u", QDYN.t_mrr2mpc_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG31_RFM_RAAIMT_2=%u", QDYN.rfm_raaimt_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG31_RFM_RAA_THR_2=%u", QDYN.rfm_raa_thr_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG31_RFM_RAA_REF_DECR_2=%u", QDYN.rfm_raa_ref_decr_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG33_T_CCD_R_M_2=%u", QDYN.t_ccd_r_m_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG33_T_CCD_W_M_2=%u", QDYN.t_ccd_w_m_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DRAMSET2TMG33_T_WR2RD_M_2=%u", QDYN.t_wr2rd_m_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R0R1=%u", QDYN.t_rd2rd_gap_r0r1[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R1R0=%u", QDYN.t_rd2rd_gap_r1r0[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R0R1=%u", QDYN.t_wr2rd_gap_r0r1[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R1R0=%u", QDYN.t_wr2rd_gap_r1r0[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R0R1=%u", QDYN.t_rd2wr_gap_r0r1[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R1R0=%u", QDYN.t_rd2wr_gap_r1r0[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R0R1=%u", QDYN.t_wr2wr_gap_r0r1[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R1R0=%u", QDYN.t_wr2wr_gap_r1r0[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R0R2=%u", QDYN.t_rd2rd_gap_r0r2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R2R0=%u", QDYN.t_rd2rd_gap_r2r0[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R0R2=%u", QDYN.t_wr2rd_gap_r0r2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R2R0=%u", QDYN.t_wr2rd_gap_r2r0[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R0R2=%u", QDYN.t_rd2wr_gap_r0r2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R2R0=%u", QDYN.t_rd2wr_gap_r2r0[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R0R2=%u", QDYN.t_wr2wr_gap_r0r2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R2R0=%u", QDYN.t_wr2wr_gap_r2r0[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R0R3=%u", QDYN.t_rd2rd_gap_r0r3[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R3R0=%u", QDYN.t_rd2rd_gap_r3r0[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R0R3=%u", QDYN.t_wr2rd_gap_r0r3[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R3R0=%u", QDYN.t_wr2rd_gap_r3r0[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R0R3=%u", QDYN.t_rd2wr_gap_r0r3[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R3R0=%u", QDYN.t_rd2wr_gap_r3r0[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R0R3=%u", QDYN.t_wr2wr_gap_r0r3[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R3R0=%u", QDYN.t_wr2wr_gap_r3r0[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R1R2=%u", QDYN.t_rd2rd_gap_r1r2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R2R1=%u", QDYN.t_rd2rd_gap_r2r1[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R1R2=%u", QDYN.t_wr2rd_gap_r1r2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R2R1=%u", QDYN.t_wr2rd_gap_r2r1[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R1R2=%u", QDYN.t_rd2wr_gap_r1r2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R2R1=%u", QDYN.t_rd2wr_gap_r2r1[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R1R2=%u", QDYN.t_wr2wr_gap_r1r2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R2R1=%u", QDYN.t_wr2wr_gap_r2r1[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R1R3=%u", QDYN.t_rd2rd_gap_r1r3[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R3R1=%u", QDYN.t_rd2rd_gap_r3r1[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R1R3=%u", QDYN.t_wr2rd_gap_r1r3[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R3R1=%u", QDYN.t_wr2rd_gap_r3r1[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R1R3=%u", QDYN.t_rd2wr_gap_r1r3[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R3R1=%u", QDYN.t_rd2wr_gap_r3r1[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R1R3=%u", QDYN.t_wr2wr_gap_r1r3[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R3R1=%u", QDYN.t_wr2wr_gap_r3r1[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R2R3=%u", QDYN.t_rd2rd_gap_r2r3[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R3R2=%u", QDYN.t_rd2rd_gap_r3r2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R2R3=%u", QDYN.t_wr2rd_gap_r2r3[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R3R2=%u", QDYN.t_wr2rd_gap_r3r2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R2R3=%u", QDYN.t_rd2wr_gap_r2r3[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R3R2=%u", QDYN.t_rd2wr_gap_r3r2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R2R3=%u", QDYN.t_wr2wr_gap_r2r3[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R3R2=%u", QDYN.t_wr2wr_gap_r3r2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_MRAMTMG0_T_RAS_MIN_MRAM=%u", QDYN.t_ras_min_mram[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_MRAMTMG0_T_FAW_MRAM=%u", QDYN.t_faw_mram[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_MRAMTMG1_T_RC_MRAM=%u", QDYN.t_rc_mram[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_MRAMTMG2_T_RP_MRAM=%u", QDYN.t_rp_mram[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_MRAMTMG2_T_RRD_MRAM=%u", QDYN.t_rrd_mram[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_MRAMTMG2_T_RCD_MRAM=%u", QDYN.t_rcd_mram[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_MRAMTMG3_T_RRD_S_MRAM=%u", QDYN.t_rrd_s_mram[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_INITMR0_EMR=%u", QDYN.emr[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_INITMR0_MR=%u", QDYN.mr[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_INITMR1_EMR3=%u", QDYN.emr3[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_INITMR1_EMR2=%u", QDYN.emr2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_INITMR2_MR5=%u", QDYN.mr5[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_INITMR2_MR4=%u", QDYN.mr4[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_INITMR3_MR6=%u", QDYN.mr6[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_INITMR3_MR22=%u", QDYN.mr22[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DFITMG0_DFI_TPHY_WRLAT=%u", QDYN.dfi_tphy_wrlat[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DFITMG0_DFI_TPHY_WRDATA=%u", QDYN.dfi_tphy_wrdata[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DFITMG0_DFI_T_RDDATA_EN=%u", QDYN.dfi_t_rddata_en[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DFITMG0_DFI_T_CTRL_DELAY=%u", QDYN.dfi_t_ctrl_delay[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DFITMG1_DFI_T_DRAM_CLK_ENABLE=%u", QDYN.dfi_t_dram_clk_enable[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DFITMG1_DFI_T_DRAM_CLK_DISABLE=%u", QDYN.dfi_t_dram_clk_disable[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DFITMG1_DFI_T_WRDATA_DELAY=%u", QDYN.dfi_t_wrdata_delay[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DFITMG1_DFI_T_PARIN_LAT=%u", QDYN.dfi_t_parin_lat[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DFITMG1_DFI_T_CMD_LAT=%u", QDYN.dfi_t_cmd_lat[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DFITMG2_DFI_TPHY_WRCSLAT=%u", QDYN.dfi_tphy_wrcslat[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DFITMG2_DFI_TPHY_RDCSLAT=%u", QDYN.dfi_tphy_rdcslat[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DFITMG2_DFI_TWCK_DELAY=%u", QDYN.dfi_twck_delay[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DFITMG3_DFI_T_GEARDOWN_DELAY=%u", QDYN.dfi_t_geardown_delay[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DFITMG4_DFI_TWCK_DIS=%u", QDYN.dfi_twck_dis[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DFITMG4_DFI_TWCK_EN_FS=%u", QDYN.dfi_twck_en_fs[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DFITMG4_DFI_TWCK_EN_WR=%u", QDYN.dfi_twck_en_wr[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DFITMG4_DFI_TWCK_EN_RD=%u", QDYN.dfi_twck_en_rd[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DFITMG5_DFI_TWCK_TOGGLE_POST=%u", QDYN.dfi_twck_toggle_post[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DFITMG5_DFI_TWCK_TOGGLE_CS=%u", QDYN.dfi_twck_toggle_cs[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DFITMG5_DFI_TWCK_TOGGLE=%u", QDYN.dfi_twck_toggle[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DFITMG5_DFI_TWCK_FAST_TOGGLE=%u", QDYN.dfi_twck_fast_toggle[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD=%u", QDYN.dfi_twck_toggle_post_rd[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN=%u", QDYN.dfi_twck_toggle_post_rd_en[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN_AUX=%s", QDYN.dfi_twck_toggle_post_rd_en[4][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DFITMG7_DFI_T_2N_MODE_DELAY=%u", QDYN.dfi_t_2n_mode_delay[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DFITMG7_DFI_T_INIT_START=%u", QDYN.dfi_t_init_start[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DFITMG7_DFI_T_INIT_COMPLETE=%u", QDYN.dfi_t_init_complete[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024=%u", STATIC.dfi_t_ctrlupd_interval_max_x1024[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024=%u", STATIC.dfi_t_ctrlupd_interval_min_x1024[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8=%u", STATIC.dfi_t_ctrlupd_burst_interval_x8[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET1TMG0_T_REFI_X1_X32=%u", DYN.t_refi_x1_x32[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET1TMG0_REFRESH_TO_X1_X32=%u", DYN.refresh_to_x1_x32[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET1TMG0_REFRESH_MARGIN=%u", DYN.refresh_margin[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET1TMG0_REFRESH_TO_X1_SEL=%u", DYN.refresh_to_x1_sel[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET1TMG0_REFRESH_TO_X1_SEL_AUX=%s", DYN.refresh_to_x1_sel[4][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET1TMG0_T_REFI_X1_SEL=%u", DYN.t_refi_x1_sel[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET1TMG0_T_REFI_X1_SEL_AUX=%s", DYN.t_refi_x1_sel[4][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET1TMG1_T_RFC_MIN=%u", DYN.t_rfc_min[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET1TMG1_T_RFC_MIN_AB=%u", DYN.t_rfc_min_ab[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET1TMG2_T_RFC_MIN_DLR=%u", DYN.t_rfc_min_dlr[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET1TMG2_T_PBR2PBR=%u", DYN.t_pbr2pbr[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET1TMG2_T_PBR2ACT=%u", DYN.t_pbr2act[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET1TMG3_T_RFCSB=%u", DYN.t_rfcsb[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET1TMG3_T_REFSBRD=%u", DYN.t_refsbrd[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET1TMG3_REFRESH_TO_AB_X32=%u", DYN.refresh_to_ab_x32[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32=%u", DYN.refresh_timer0_start_value_x32[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32=%u", DYN.refresh_timer1_start_value_x32[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET1TMG5_REFRESH_TIMER2_START_VALUE_X32=%u", DYN.refresh_timer2_start_value_x32[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET1TMG5_REFRESH_TIMER3_START_VALUE_X32=%u", DYN.refresh_timer3_start_value_x32[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET1TMG6_REFRESH_TIMER_LR_OFFSET_X32=%u", STATIC.refresh_timer_lr_offset_x32[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET1TMG7_T_RFCSB_DLR=%u", DYN.t_rfcsb_dlr[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET1TMG7_T_REFSBRD_DLR=%u", DYN.t_refsbrd_dlr[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET1TMG8_T_RFC_MIN_HET=%u", DYN.t_rfc_min_het[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET1TMG9_REFAB_HI_SCH_GAP=%u", DYN.refab_hi_sch_gap[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET1TMG9_REFSB_HI_SCH_GAP=%u", DYN.refsb_hi_sch_gap[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET1TMG10_T_WIN_SIZE_1XTREFI=%u", QDYN.t_win_size_1xtrefi[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET1TMG11_T_PBR2PBR_MP=%u", DYN.t_pbr2pbr_mp[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET1TMG12_T_RFC_MIN_MP=%u", DYN.t_rfc_min_mp[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET1TMG12_T_RFC_MIN_AB_MP=%u", DYN.t_rfc_min_ab_mp[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_ECSSET1TMG0_T_ECS_INT_X1024=%u", QDYN.t_ecs_int_x1024[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_ECSSET1TMG0_T_REFI_ECS_OFFSET_X1_X32=%u", DYN.t_refi_ecs_offset_x1_x32[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFMSET1TMG0_T_RFMPB=%u", QDYN.t_rfmpb[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFMSET1TMG1_T_RFMPB_MP=%u", QDYN.t_rfmpb_mp[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET2TMG0_T_REFI_X1_X32_2=%u", DYN.t_refi_x1_x32_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET2TMG0_REFRESH_TO_X1_X32_2=%u", DYN.refresh_to_x1_x32_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET2TMG0_REFRESH_MARGIN_2=%u", DYN.refresh_margin_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET2TMG1_T_RFC_MIN_2=%u", DYN.t_rfc_min_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET2TMG2_T_RFC_MIN_DLR_2=%u", DYN.t_rfc_min_dlr_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET2TMG3_T_RFCSB_2=%u", DYN.t_rfcsb_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET2TMG3_T_REFSBRD_2=%u", DYN.t_refsbrd_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET2TMG6_REFRESH_TIMER_LR_OFFSET_X32_2=%u", STATIC.refresh_timer_lr_offset_x32_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET2TMG7_T_RFCSB_DLR_2=%u", DYN.t_rfcsb_dlr_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET2TMG7_T_REFSBRD_DLR_2=%u", DYN.t_refsbrd_dlr_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET2TMG9_REFAB_HI_SCH_GAP_2=%u", DYN.refab_hi_sch_gap_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET2TMG9_REFSB_HI_SCH_GAP_2=%u", DYN.refsb_hi_sch_gap_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RFSHSET2TMG10_T_WIN_SIZE_1XTREFI_2=%u", QDYN.t_win_size_1xtrefi_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_ECSSET2TMG0_T_ECS_INT_X1024_2=%u", QDYN.t_ecs_int_x1024_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_ECSSET2TMG0_T_REFI_ECS_OFFSET_X1_X32_2=%u", DYN.t_refi_ecs_offset_x1_x32_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_ZQSET1TMG0_T_ZQ_LONG_NOP=%u", STATIC.t_zq_long_nop[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_ZQSET1TMG0_T_ZQ_SHORT_NOP=%u", STATIC.t_zq_short_nop[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024=%u", STATIC.t_zq_short_interval_x1024[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_ZQSET1TMG1_T_ZQ_RESET_NOP=%u", STATIC.t_zq_reset_nop[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_ZQSET1TMG2_T_ZQ_STOP=%u", STATIC.t_zq_stop[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_ZQSET2TMG0_T_ZQ_LONG_NOP_2=%u", STATIC.t_zq_long_nop_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_ZQSET2TMG0_T_ZQ_SHORT_NOP_2=%u", STATIC.t_zq_short_nop_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RCDINIT1_CTRL_WORD_1=%u", QDYN.ctrl_word_1[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RCDINIT1_CTRL_WORD_2=%u", QDYN.ctrl_word_2[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RCDINIT2_CTRL_WORD_3=%u", QDYN.ctrl_word_3[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RCDINIT2_CTRL_WORD_4=%u", QDYN.ctrl_word_4[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RCDINIT3_CTRL_WORD_5=%u", QDYN.ctrl_word_5[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RCDINIT3_CTRL_WORD_6=%u", QDYN.ctrl_word_6[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RCDINIT4_CTRL_WORD_7=%u", QDYN.ctrl_word_7[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RCDINIT4_CTRL_WORD_8=%u", QDYN.ctrl_word_8[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_HWFFCEX_RANK1_RANK1_MR1_RTT_NOM=%u", QDYN.rank1_mr1_rtt_nom[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_HWFFCEX_RANK1_RANK1_MR2_RTT_WR=%u", QDYN.rank1_mr2_rtt_wr[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_HWFFCEX_RANK1_RANK1_MR5_RTT_PARK=%u", QDYN.rank1_mr5_rtt_park[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_VALUE=%u", QDYN.rank1_mr6_vref_value[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE=%u", QDYN.rank1_mr6_vref_range[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE_AUX=%s", QDYN.rank1_mr6_vref_range[4][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_HWFFCEX_RANK2_RANK2_MR1_RTT_NOM=%u", QDYN.rank2_mr1_rtt_nom[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_HWFFCEX_RANK2_RANK2_MR2_RTT_WR=%u", QDYN.rank2_mr2_rtt_wr[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_HWFFCEX_RANK2_RANK2_MR5_RTT_PARK=%u", QDYN.rank2_mr5_rtt_park[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_VALUE=%u", QDYN.rank2_mr6_vref_value[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE=%u", QDYN.rank2_mr6_vref_range[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE_AUX=%s", QDYN.rank2_mr6_vref_range[4][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_HWFFCEX_RANK3_RANK3_MR1_RTT_NOM=%u", QDYN.rank3_mr1_rtt_nom[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_HWFFCEX_RANK3_RANK3_MR2_RTT_WR=%u", QDYN.rank3_mr2_rtt_wr[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_HWFFCEX_RANK3_RANK3_MR5_RTT_PARK=%u", QDYN.rank3_mr5_rtt_park[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_VALUE=%u", QDYN.rank3_mr6_vref_value[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE=%u", QDYN.rank3_mr6_vref_range[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE_AUX=%s", QDYN.rank3_mr6_vref_range[4][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DQSOSCCTL0_DQSOSC_ENABLE=%u", DYN.dqsosc_enable[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DQSOSCCTL0_DQSOSC_ENABLE_AUX=%s", DYN.dqsosc_enable[4][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT=%u", DYN.dqsosc_interval_unit[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT_AUX=%s", DYN.dqsosc_interval_unit[4][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DQSOSCCTL0_DQSOSC_INTERVAL=%u", DYN.dqsosc_interval[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DERATEINT_MR4_READ_INTERVAL=%u", QDYN.mr4_read_interval[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DERATEVAL0_DERATED_T_RRD=%u", QDYN.derated_t_rrd[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DERATEVAL0_DERATED_T_RP=%u", QDYN.derated_t_rp[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DERATEVAL0_DERATED_T_RAS_MIN=%u", QDYN.derated_t_ras_min[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DERATEVAL0_DERATED_T_RCD=%u", QDYN.derated_t_rcd[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DERATEVAL1_DERATED_T_RC=%u", QDYN.derated_t_rc[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DERATEVAL1_DERATED_T_RCD_WRITE=%u", QDYN.derated_t_rcd_write[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_HWLPTMG0_HW_LP_IDLE_X32=%u", QDYN.hw_lp_idle_x32[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DVFSCTL0_DVFSQ_ENABLE=%u", STATIC.dvfsq_enable[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DVFSCTL0_DVFSQ_ENABLE_AUX=%s", STATIC.dvfsq_enable[4][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_SCHEDTMG0_PAGECLOSE_TIMER=%u", STATIC.pageclose_timer[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_SCHEDTMG0_RDWR_IDLE_GAP=%u", STATIC.rdwr_idle_gap[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_PERFHPR1_HPR_MAX_STARVE=%u", QDYN.hpr_max_starve[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_PERFHPR1_HPR_XACT_RUN_LENGTH=%u", QDYN.hpr_xact_run_length[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_PERFLPR1_LPR_MAX_STARVE=%u", QDYN.lpr_max_starve[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_PERFLPR1_LPR_XACT_RUN_LENGTH=%u", QDYN.lpr_xact_run_length[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_PERFWR1_W_MAX_STARVE=%u", QDYN.w_max_starve[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_PERFWR1_W_XACT_RUN_LENGTH=%u", QDYN.w_xact_run_length[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANKTMG0_DIFF_RANK_RD_GAP=%u", QDYN.diff_rank_rd_gap[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANKTMG0_DIFF_RANK_WR_GAP=%u", QDYN.diff_rank_wr_gap[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANKTMG1_WR2RD_DR=%u", QDYN.wr2rd_dr[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RANKTMG1_RD2WR_DR=%u", QDYN.rd2wr_dr[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_PWRTMG_POWERDOWN_TO_X32=%u", QDYN.powerdown_to_x32[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_PWRTMG_SELFREF_TO_X32=%u", QDYN.selfref_to_x32[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_ODTCFG_RD_ODT_DELAY=%u", QDYN.rd_odt_delay[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_ODTCFG_RD_ODT_HOLD=%u", QDYN.rd_odt_hold[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_ODTCFG_WR_ODT_DELAY=%u", QDYN.wr_odt_delay[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_ODTCFG_WR_ODT_HOLD=%u", QDYN.wr_odt_hold[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_CRCPARTMG0_T_WR_CRC_ALERT_PW_MAX=%u", DYN.t_wr_crc_alert_pw_max[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_CRCPARTMG0_T_WR_CRC_ALERT_PW_MIN=%u", DYN.t_wr_crc_alert_pw_min[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_CRCPARTMG1_T_CSALT=%u", QDYN.t_csalt[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RETRYTMG0_CAPAR_RETRY_WINDOW=%u", QDYN.capar_retry_window[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RETRYTMG0_T_WR_CRC_RETRY_WINDOW=%u", QDYN.t_wr_crc_retry_window[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RETRYTMG1_DFI_T_PHY_RDLAT=%u", QDYN.dfi_t_phy_rdlat[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RETRYTMG1_EXTRA_RD_RETRY_WINDOW=%u", QDYN.extra_rd_retry_window[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RETRYTMG1_RETRY_ADD_RD_LAT=%u", QDYN.retry_add_rd_lat[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RETRYTMG1_RETRY_ADD_RD_LAT_EN=%u", QDYN.retry_add_rd_lat_en[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_RETRYTMG1_RETRY_ADD_RD_LAT_EN_AUX=%s", QDYN.retry_add_rd_lat_en[4][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DDR4PPRTMG0_T_PGM_X1_X1024=%u", QDYN.t_pgm_x1_x1024[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DDR4PPRTMG0_T_PGM_X1_SEL=%u", QDYN.t_pgm_x1_sel[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DDR4PPRTMG0_T_PGM_X1_SEL_AUX=%s", QDYN.t_pgm_x1_sel[4][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DDR4PPRTMG1_T_PGMPST_X32=%u", QDYN.t_pgmpst_x32[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_DDR4PPRTMG1_T_PGM_EXIT=%u", QDYN.t_pgm_exit[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_LNKECCCTL0_WR_LINK_ECC_ENABLE=%u", QDYN.wr_link_ecc_enable[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_LNKECCCTL0_WR_LINK_ECC_ENABLE_AUX=%s", QDYN.wr_link_ecc_enable[4][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_LNKECCCTL0_RD_LINK_ECC_ENABLE=%u", QDYN.rd_link_ecc_enable[4][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ4_CH1_LNKECCCTL0_RD_LINK_ECC_ENABLE_AUX=%s", QDYN.rd_link_ecc_enable[4][1] ? "y" : "n");
#endif /* UMCTL2_FREQUENCY_NUM > 4 && DWC_DDRCTL_NUM_CHANNEL > 1 */
#if UMCTL2_FREQUENCY_NUM > 5
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG0_T_RAS_MIN=%u", QDYN.t_ras_min[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG0_T_RAS_MAX=%u", QDYN.t_ras_max[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG0_T_FAW=%u", QDYN.t_faw[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG0_WR2PRE=%u", QDYN.wr2pre[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG1_T_RC=%u", QDYN.t_rc[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG1_RD2PRE=%u", QDYN.rd2pre[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG1_T_XP=%u", QDYN.t_xp[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG1_T_RCD_WRITE=%u", QDYN.t_rcd_write[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG2_WR2RD=%u", QDYN.wr2rd[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG2_RD2WR=%u", QDYN.rd2wr[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG2_READ_LATENCY=%u", QDYN.read_latency[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG2_WRITE_LATENCY=%u", QDYN.write_latency[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG3_WR2MR=%u", QDYN.wr2mr[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG3_RD2MR=%u", QDYN.rd2mr[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG3_T_MR=%u", QDYN.t_mr[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG4_T_RP=%u", QDYN.t_rp[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG4_T_RRD=%u", QDYN.t_rrd[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG4_T_CCD=%u", QDYN.t_ccd[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG4_T_RCD=%u", QDYN.t_rcd[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG5_T_CKE=%u", QDYN.t_cke[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG5_T_CKESR=%u", QDYN.t_ckesr[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG5_T_CKSRE=%u", QDYN.t_cksre[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG5_T_CKSRX=%u", QDYN.t_cksrx[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG6_T_CKCSX=%u", QDYN.t_ckcsx[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG7_T_CSH=%u", QDYN.t_csh[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG7_T_MRW_L=%u", QDYN.t_mrw_l[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG8_T_XS_X32=%u", QDYN.t_xs_x32[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG8_T_XS_DLL_X32=%u", QDYN.t_xs_dll_x32[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG8_T_XS_ABORT_X32=%u", QDYN.t_xs_abort_x32[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG8_T_XS_FAST_X32=%u", QDYN.t_xs_fast_x32[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG9_WR2RD_S=%u", QDYN.wr2rd_s[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG9_T_RRD_S=%u", QDYN.t_rrd_s[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG9_T_CCD_S=%u", QDYN.t_ccd_s[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG9_DDR4_WR_PREAMBLE=%u", QDYN.ddr4_wr_preamble[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG9_DDR4_WR_PREAMBLE_AUX=%s", QDYN.ddr4_wr_preamble[5][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG10_T_GEAR_HOLD=%u", QDYN.t_gear_hold[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG10_T_GEAR_SETUP=%u", QDYN.t_gear_setup[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG10_T_CMD_GEAR=%u", QDYN.t_cmd_gear[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG10_T_SYNC_GEAR=%u", QDYN.t_sync_gear[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG11_T_CKMPE=%u", QDYN.t_ckmpe[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG11_T_MPX_S=%u", QDYN.t_mpx_s[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG11_T_MPX_LH=%u", QDYN.t_mpx_lh[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG11_POST_MPSM_GAP_X32=%u", QDYN.post_mpsm_gap_x32[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG12_T_MRD_PDA=%u", QDYN.t_mrd_pda[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG12_T_CMDCKE=%u", QDYN.t_cmdcke[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG12_T_WR_MPR=%u", QDYN.t_wr_mpr[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG13_T_PPD=%u", QDYN.t_ppd[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG13_T_CCD_W2=%u", QDYN.t_ccd_w2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG13_T_CCD_MW=%u", QDYN.t_ccd_mw[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG13_ODTLOFF=%u", QDYN.odtloff[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG14_T_XSR=%u", QDYN.t_xsr[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG14_T_OSCO=%u", QDYN.t_osco[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG15_T_STAB_X32=%u", QDYN.t_stab_x32[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG15_EN_HWFFC_T_STAB=%u", QDYN.en_hwffc_t_stab[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG15_EN_HWFFC_T_STAB_AUX=%s", QDYN.en_hwffc_t_stab[5][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG15_EN_DFI_LP_T_STAB=%u", QDYN.en_dfi_lp_t_stab[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG15_EN_DFI_LP_T_STAB_AUX=%s", QDYN.en_dfi_lp_t_stab[5][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG16_T_CCD_DLR=%u", QDYN.t_ccd_dlr[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG16_T_RRD_DLR=%u", QDYN.t_rrd_dlr[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG16_T_FAW_DLR=%u", QDYN.t_faw_dlr[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG16_T_RP_CA_PARITY=%u", QDYN.t_rp_ca_parity[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG17_T_VRCG_DISABLE=%u", QDYN.t_vrcg_disable[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG17_T_VRCG_ENABLE=%u", QDYN.t_vrcg_enable[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG18_T_MPSMX=%u", QDYN.t_mpsmx[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG18_T_PD=%u", QDYN.t_pd[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG20_T_CSL_SREXIT=%u", QDYN.t_csl_srexit[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG20_T_CSH_SREXIT=%u", QDYN.t_csh_srexit[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG20_T_CASRX=%u", QDYN.t_casrx[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG20_T_CPDED=%u", QDYN.t_cpded[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG21_T_MPC_HOLD=%u", QDYN.t_mpc_hold[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG21_T_MPC_SETUP=%u", QDYN.t_mpc_setup[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG21_T_MPC_CS=%u", QDYN.t_mpc_cs[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG21_T_CSL=%u", QDYN.t_csl[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG22_T_RD2WR_DPR=%u", QDYN.t_rd2wr_dpr[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG22_T_RD2WR_DLR=%u", QDYN.t_rd2wr_dlr[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG22_T_WR2RD_DPR=%u", QDYN.t_wr2rd_dpr[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG22_T_WR2RD_DLR=%u", QDYN.t_wr2rd_dlr[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG23_T_PDN=%u", DYN.t_pdn[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG23_T_XSR_DSM_X1024=%u", DYN.t_xsr_dsm_x1024[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG24_MAX_WR_SYNC=%u", QDYN.max_wr_sync[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG24_MAX_RD_SYNC=%u", QDYN.max_rd_sync[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG24_RD2WR_S=%u", QDYN.rd2wr_s[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG24_BANK_ORG=%u", QDYN.bank_org[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG25_RDA2PRE=%u", QDYN.rda2pre[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG25_WRA2PRE=%u", QDYN.wra2pre[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE=%u", QDYN.lpddr4_diff_bank_rwa2pre[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG26_T_CCD_R=%u", QDYN.t_ccd_r[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG26_T_CCD_W=%u", QDYN.t_ccd_w[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG26_T_CCD_R_S=%u", QDYN.t_ccd_r_s[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG26_T_CCD_W_S=%u", QDYN.t_ccd_w_s[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG27_T_MRR2MPC=%u", QDYN.t_mrr2mpc[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG27_T_ECSC=%u", QDYN.t_ecsc[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG28_T_SRX2SRX=%u", QDYN.t_srx2srx[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG28_T_CPDED2SRX=%u", QDYN.t_cpded2srx[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG28_T_CSSR=%u", QDYN.t_cssr[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG29_T_CKACT=%u", QDYN.t_ckact[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG29_T_CKOFF=%u", QDYN.t_ckoff[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG30_MRR2RD=%u", QDYN.mrr2rd[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG30_MRR2WR=%u", QDYN.mrr2wr[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG30_MRR2MRW=%u", QDYN.mrr2mrw[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG31_RFM_RAAIMT=%u", QDYN.rfm_raaimt[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG31_RFM_RAA_THR=%u", QDYN.rfm_raa_thr[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG31_RFM_RAA_REF_DECR=%u", QDYN.rfm_raa_ref_decr[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG32_WS_FS2WCK_SUS=%u", QDYN.ws_fs2wck_sus[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG32_T_WCKSUS=%u", QDYN.t_wcksus[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG32_WS_OFF2WS_FS=%u", QDYN.ws_off2ws_fs[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG33_T_CCD_R_M=%u", QDYN.t_ccd_r_m[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG33_T_CCD_W_M=%u", QDYN.t_ccd_w_m[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG33_T_WR2RD_M=%u", QDYN.t_wr2rd_m[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG34_T_CCD_MW_BLX2=%u", QDYN.t_ccd_mw_blx2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG34_RD2WR_BLX2=%u", QDYN.rd2wr_blx2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG34_WR2RD_BLX2=%u", QDYN.wr2rd_blx2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG34_T_CCD_BLX2=%u", QDYN.t_ccd_blx2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG35_RDA2PRE_BLX2=%u", QDYN.rda2pre_blx2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG35_WRA2PRE_BLX2=%u", QDYN.wra2pre_blx2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG35_RD2PRE_BLX2=%u", QDYN.rd2pre_blx2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG35_WR2PRE_BLX2=%u", QDYN.wr2pre_blx2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG36_RD2WR_S_BLX2=%u", QDYN.rd2wr_s_blx2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG36_WR2RD_S_BLX2=%u", QDYN.wr2rd_s_blx2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG36_T_CCD_S_BLX2=%u", QDYN.t_ccd_s_blx2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG37_MAX_WR_SYNC_BLX2=%u", QDYN.max_wr_sync_blx2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG37_MAX_RD_SYNC_BLX2=%u", QDYN.max_rd_sync_blx2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG37_WR2MR_BLX2=%u", QDYN.wr2mr_blx2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG37_RD2MR_BLX2=%u", QDYN.rd2mr_blx2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG38_WR2RD_DR_BLX2=%u", QDYN.wr2rd_dr_blx2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG38_RD2WR_DR_BLX2=%u", QDYN.rd2wr_dr_blx2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG38_DIFF_RANK_RD_GAP_BLX2=%u", QDYN.diff_rank_rd_gap_blx2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET1TMG38_DIFF_RANK_WR_GAP_BLX2=%u", QDYN.diff_rank_wr_gap_blx2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG0_T_RAS_MIN_2=%u", QDYN.t_ras_min_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG0_T_FAW_2=%u", QDYN.t_faw_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG0_WR2PRE_2=%u", QDYN.wr2pre_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG1_T_RC_2=%u", QDYN.t_rc_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG1_RD2PRE_2=%u", QDYN.rd2pre_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG2_WR2RD_2=%u", QDYN.wr2rd_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG2_RD2WR_2=%u", QDYN.rd2wr_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG3_T_MR_2=%u", QDYN.t_mr_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG4_T_RP_2=%u", QDYN.t_rp_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG4_T_RRD_2=%u", QDYN.t_rrd_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG4_T_RCD_2=%u", QDYN.t_rcd_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG8_T_XS_X32_2=%u", QDYN.t_xs_x32_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG8_T_XS_DLL_X32_2=%u", QDYN.t_xs_dll_x32_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG9_WR2RD_S_2=%u", QDYN.wr2rd_s_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG9_T_RRD_S_2=%u", QDYN.t_rrd_s_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG13_T_PPD_2=%u", QDYN.t_ppd_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG13_T_CCD_W2_2=%u", QDYN.t_ccd_w2_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG16_T_CCD_DLR_2=%u", QDYN.t_ccd_dlr_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG16_T_RRD_DLR_2=%u", QDYN.t_rrd_dlr_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG16_T_FAW_DLR_2=%u", QDYN.t_faw_dlr_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG16_T_RP_CA_PARITY_2=%u", QDYN.t_rp_ca_parity_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG22_T_RD2WR_DPR_2=%u", QDYN.t_rd2wr_dpr_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG22_T_RD2WR_DLR_2=%u", QDYN.t_rd2wr_dlr_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG22_T_WR2RD_DPR_2=%u", QDYN.t_wr2rd_dpr_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG22_T_WR2RD_DLR_2=%u", QDYN.t_wr2rd_dlr_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG26_T_CCD_R_2=%u", QDYN.t_ccd_r_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG26_T_CCD_W_2=%u", QDYN.t_ccd_w_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG26_T_CCD_R_S_2=%u", QDYN.t_ccd_r_s_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG26_T_CCD_W_S_2=%u", QDYN.t_ccd_w_s_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG27_T_MRR2MPC_2=%u", QDYN.t_mrr2mpc_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG31_RFM_RAAIMT_2=%u", QDYN.rfm_raaimt_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG31_RFM_RAA_THR_2=%u", QDYN.rfm_raa_thr_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG31_RFM_RAA_REF_DECR_2=%u", QDYN.rfm_raa_ref_decr_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG33_T_CCD_R_M_2=%u", QDYN.t_ccd_r_m_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG33_T_CCD_W_M_2=%u", QDYN.t_ccd_w_m_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DRAMSET2TMG33_T_WR2RD_M_2=%u", QDYN.t_wr2rd_m_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R0R1=%u", QDYN.t_rd2rd_gap_r0r1[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R1R0=%u", QDYN.t_rd2rd_gap_r1r0[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R0R1=%u", QDYN.t_wr2rd_gap_r0r1[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R1R0=%u", QDYN.t_wr2rd_gap_r1r0[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R0R1=%u", QDYN.t_rd2wr_gap_r0r1[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R1R0=%u", QDYN.t_rd2wr_gap_r1r0[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R0R1=%u", QDYN.t_wr2wr_gap_r0r1[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R1R0=%u", QDYN.t_wr2wr_gap_r1r0[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R0R2=%u", QDYN.t_rd2rd_gap_r0r2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R2R0=%u", QDYN.t_rd2rd_gap_r2r0[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R0R2=%u", QDYN.t_wr2rd_gap_r0r2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R2R0=%u", QDYN.t_wr2rd_gap_r2r0[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R0R2=%u", QDYN.t_rd2wr_gap_r0r2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R2R0=%u", QDYN.t_rd2wr_gap_r2r0[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R0R2=%u", QDYN.t_wr2wr_gap_r0r2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R2R0=%u", QDYN.t_wr2wr_gap_r2r0[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R0R3=%u", QDYN.t_rd2rd_gap_r0r3[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R3R0=%u", QDYN.t_rd2rd_gap_r3r0[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R0R3=%u", QDYN.t_wr2rd_gap_r0r3[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R3R0=%u", QDYN.t_wr2rd_gap_r3r0[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R0R3=%u", QDYN.t_rd2wr_gap_r0r3[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R3R0=%u", QDYN.t_rd2wr_gap_r3r0[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R0R3=%u", QDYN.t_wr2wr_gap_r0r3[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R3R0=%u", QDYN.t_wr2wr_gap_r3r0[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R1R2=%u", QDYN.t_rd2rd_gap_r1r2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R2R1=%u", QDYN.t_rd2rd_gap_r2r1[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R1R2=%u", QDYN.t_wr2rd_gap_r1r2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R2R1=%u", QDYN.t_wr2rd_gap_r2r1[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R1R2=%u", QDYN.t_rd2wr_gap_r1r2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R2R1=%u", QDYN.t_rd2wr_gap_r2r1[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R1R2=%u", QDYN.t_wr2wr_gap_r1r2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R2R1=%u", QDYN.t_wr2wr_gap_r2r1[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R1R3=%u", QDYN.t_rd2rd_gap_r1r3[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R3R1=%u", QDYN.t_rd2rd_gap_r3r1[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R1R3=%u", QDYN.t_wr2rd_gap_r1r3[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R3R1=%u", QDYN.t_wr2rd_gap_r3r1[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R1R3=%u", QDYN.t_rd2wr_gap_r1r3[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R3R1=%u", QDYN.t_rd2wr_gap_r3r1[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R1R3=%u", QDYN.t_wr2wr_gap_r1r3[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R3R1=%u", QDYN.t_wr2wr_gap_r3r1[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R2R3=%u", QDYN.t_rd2rd_gap_r2r3[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R3R2=%u", QDYN.t_rd2rd_gap_r3r2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R2R3=%u", QDYN.t_wr2rd_gap_r2r3[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R3R2=%u", QDYN.t_wr2rd_gap_r3r2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R2R3=%u", QDYN.t_rd2wr_gap_r2r3[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R3R2=%u", QDYN.t_rd2wr_gap_r3r2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R2R3=%u", QDYN.t_wr2wr_gap_r2r3[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R3R2=%u", QDYN.t_wr2wr_gap_r3r2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_MRAMTMG0_T_RAS_MIN_MRAM=%u", QDYN.t_ras_min_mram[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_MRAMTMG0_T_FAW_MRAM=%u", QDYN.t_faw_mram[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_MRAMTMG1_T_RC_MRAM=%u", QDYN.t_rc_mram[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_MRAMTMG2_T_RP_MRAM=%u", QDYN.t_rp_mram[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_MRAMTMG2_T_RRD_MRAM=%u", QDYN.t_rrd_mram[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_MRAMTMG2_T_RCD_MRAM=%u", QDYN.t_rcd_mram[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_MRAMTMG3_T_RRD_S_MRAM=%u", QDYN.t_rrd_s_mram[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_INITMR0_EMR=%u", QDYN.emr[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_INITMR0_MR=%u", QDYN.mr[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_INITMR1_EMR3=%u", QDYN.emr3[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_INITMR1_EMR2=%u", QDYN.emr2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_INITMR2_MR5=%u", QDYN.mr5[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_INITMR2_MR4=%u", QDYN.mr4[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_INITMR3_MR6=%u", QDYN.mr6[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_INITMR3_MR22=%u", QDYN.mr22[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFITMG0_DFI_TPHY_WRLAT=%u", QDYN.dfi_tphy_wrlat[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFITMG0_DFI_TPHY_WRDATA=%u", QDYN.dfi_tphy_wrdata[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFITMG0_DFI_T_RDDATA_EN=%u", QDYN.dfi_t_rddata_en[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFITMG0_DFI_T_CTRL_DELAY=%u", QDYN.dfi_t_ctrl_delay[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFITMG1_DFI_T_DRAM_CLK_ENABLE=%u", QDYN.dfi_t_dram_clk_enable[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFITMG1_DFI_T_DRAM_CLK_DISABLE=%u", QDYN.dfi_t_dram_clk_disable[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFITMG1_DFI_T_WRDATA_DELAY=%u", QDYN.dfi_t_wrdata_delay[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFITMG1_DFI_T_PARIN_LAT=%u", QDYN.dfi_t_parin_lat[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFITMG1_DFI_T_CMD_LAT=%u", QDYN.dfi_t_cmd_lat[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFITMG2_DFI_TPHY_WRCSLAT=%u", QDYN.dfi_tphy_wrcslat[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFITMG2_DFI_TPHY_RDCSLAT=%u", QDYN.dfi_tphy_rdcslat[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFITMG2_DFI_TWCK_DELAY=%u", QDYN.dfi_twck_delay[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFITMG3_DFI_T_GEARDOWN_DELAY=%u", QDYN.dfi_t_geardown_delay[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFITMG4_DFI_TWCK_DIS=%u", QDYN.dfi_twck_dis[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFITMG4_DFI_TWCK_EN_FS=%u", QDYN.dfi_twck_en_fs[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFITMG4_DFI_TWCK_EN_WR=%u", QDYN.dfi_twck_en_wr[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFITMG4_DFI_TWCK_EN_RD=%u", QDYN.dfi_twck_en_rd[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFITMG5_DFI_TWCK_TOGGLE_POST=%u", QDYN.dfi_twck_toggle_post[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFITMG5_DFI_TWCK_TOGGLE_CS=%u", QDYN.dfi_twck_toggle_cs[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFITMG5_DFI_TWCK_TOGGLE=%u", QDYN.dfi_twck_toggle[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFITMG5_DFI_TWCK_FAST_TOGGLE=%u", QDYN.dfi_twck_fast_toggle[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD=%u", QDYN.dfi_twck_toggle_post_rd[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN=%u", QDYN.dfi_twck_toggle_post_rd_en[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN_AUX=%s", QDYN.dfi_twck_toggle_post_rd_en[5][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFITMG7_DFI_T_2N_MODE_DELAY=%u", QDYN.dfi_t_2n_mode_delay[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFITMG7_DFI_T_INIT_START=%u", QDYN.dfi_t_init_start[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFITMG7_DFI_T_INIT_COMPLETE=%u", QDYN.dfi_t_init_complete[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024=%u", STATIC.dfi_t_ctrlupd_interval_max_x1024[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024=%u", STATIC.dfi_t_ctrlupd_interval_min_x1024[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1=%u", DYN.dfi_t_ctrlupd_interval_type1[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC=%u", STATIC.ctrlupd_after_dqsosc[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC_AUX=%s", STATIC.ctrlupd_after_dqsosc[5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFIUPDTMG2_PPT2_OVERRIDE=%u", STATIC.ppt2_override[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFIUPDTMG2_PPT2_OVERRIDE_AUX=%s", STATIC.ppt2_override[5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFIUPDTMG2_PPT2_EN=%u", DYN.ppt2_en[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFIUPDTMG2_PPT2_EN_AUX=%s", DYN.ppt2_en[5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT=%u", DYN.dfi_t_ctrlupd_interval_type1_unit[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8=%u", STATIC.dfi_t_ctrlupd_burst_interval_x8[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET1TMG0_T_REFI_X1_X32=%u", DYN.t_refi_x1_x32[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET1TMG0_REFRESH_TO_X1_X32=%u", DYN.refresh_to_x1_x32[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET1TMG0_REFRESH_MARGIN=%u", DYN.refresh_margin[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL=%u", DYN.refresh_to_x1_sel[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL_AUX=%s", DYN.refresh_to_x1_sel[5][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET1TMG0_T_REFI_X1_SEL=%u", DYN.t_refi_x1_sel[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET1TMG0_T_REFI_X1_SEL_AUX=%s", DYN.t_refi_x1_sel[5][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET1TMG1_T_RFC_MIN=%u", DYN.t_rfc_min[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET1TMG1_T_RFC_MIN_AB=%u", DYN.t_rfc_min_ab[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET1TMG2_T_RFC_MIN_DLR=%u", DYN.t_rfc_min_dlr[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET1TMG2_T_PBR2PBR=%u", DYN.t_pbr2pbr[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET1TMG2_T_PBR2ACT=%u", DYN.t_pbr2act[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET1TMG3_T_RFCSB=%u", DYN.t_rfcsb[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET1TMG3_T_REFSBRD=%u", DYN.t_refsbrd[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET1TMG3_REFRESH_TO_AB_X32=%u", DYN.refresh_to_ab_x32[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32=%u", DYN.refresh_timer0_start_value_x32[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32=%u", DYN.refresh_timer1_start_value_x32[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET1TMG5_REFRESH_TIMER2_START_VALUE_X32=%u", DYN.refresh_timer2_start_value_x32[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET1TMG5_REFRESH_TIMER3_START_VALUE_X32=%u", DYN.refresh_timer3_start_value_x32[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET1TMG6_REFRESH_TIMER_LR_OFFSET_X32=%u", STATIC.refresh_timer_lr_offset_x32[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET1TMG7_T_RFCSB_DLR=%u", DYN.t_rfcsb_dlr[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET1TMG7_T_REFSBRD_DLR=%u", DYN.t_refsbrd_dlr[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET1TMG8_T_RFC_MIN_HET=%u", DYN.t_rfc_min_het[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET1TMG9_REFAB_HI_SCH_GAP=%u", DYN.refab_hi_sch_gap[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET1TMG9_REFSB_HI_SCH_GAP=%u", DYN.refsb_hi_sch_gap[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET1TMG10_T_WIN_SIZE_1XTREFI=%u", QDYN.t_win_size_1xtrefi[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET1TMG11_T_PBR2PBR_MP=%u", DYN.t_pbr2pbr_mp[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET1TMG12_T_RFC_MIN_MP=%u", DYN.t_rfc_min_mp[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET1TMG12_T_RFC_MIN_AB_MP=%u", DYN.t_rfc_min_ab_mp[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_ECSSET1TMG0_T_ECS_INT_X1024=%u", QDYN.t_ecs_int_x1024[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_ECSSET1TMG0_T_REFI_ECS_OFFSET_X1_X32=%u", DYN.t_refi_ecs_offset_x1_x32[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFMSET1TMG0_T_RFMPB=%u", QDYN.t_rfmpb[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFMSET1TMG1_T_RFMPB_MP=%u", QDYN.t_rfmpb_mp[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET2TMG0_T_REFI_X1_X32_2=%u", DYN.t_refi_x1_x32_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET2TMG0_REFRESH_TO_X1_X32_2=%u", DYN.refresh_to_x1_x32_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET2TMG0_REFRESH_MARGIN_2=%u", DYN.refresh_margin_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET2TMG1_T_RFC_MIN_2=%u", DYN.t_rfc_min_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET2TMG2_T_RFC_MIN_DLR_2=%u", DYN.t_rfc_min_dlr_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET2TMG3_T_RFCSB_2=%u", DYN.t_rfcsb_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET2TMG3_T_REFSBRD_2=%u", DYN.t_refsbrd_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET2TMG6_REFRESH_TIMER_LR_OFFSET_X32_2=%u", STATIC.refresh_timer_lr_offset_x32_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET2TMG7_T_RFCSB_DLR_2=%u", DYN.t_rfcsb_dlr_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET2TMG7_T_REFSBRD_DLR_2=%u", DYN.t_refsbrd_dlr_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET2TMG9_REFAB_HI_SCH_GAP_2=%u", DYN.refab_hi_sch_gap_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET2TMG9_REFSB_HI_SCH_GAP_2=%u", DYN.refsb_hi_sch_gap_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RFSHSET2TMG10_T_WIN_SIZE_1XTREFI_2=%u", QDYN.t_win_size_1xtrefi_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_ECSSET2TMG0_T_ECS_INT_X1024_2=%u", QDYN.t_ecs_int_x1024_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_ECSSET2TMG0_T_REFI_ECS_OFFSET_X1_X32_2=%u", DYN.t_refi_ecs_offset_x1_x32_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_ZQSET1TMG0_T_ZQ_LONG_NOP=%u", STATIC.t_zq_long_nop[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_ZQSET1TMG0_T_ZQ_SHORT_NOP=%u", STATIC.t_zq_short_nop[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024=%u", STATIC.t_zq_short_interval_x1024[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_ZQSET1TMG1_T_ZQ_RESET_NOP=%u", STATIC.t_zq_reset_nop[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_ZQSET1TMG2_T_ZQ_STOP=%u", STATIC.t_zq_stop[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_ZQSET2TMG0_T_ZQ_LONG_NOP_2=%u", STATIC.t_zq_long_nop_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_ZQSET2TMG0_T_ZQ_SHORT_NOP_2=%u", STATIC.t_zq_short_nop_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RCDINIT1_CTRL_WORD_1=%u", QDYN.ctrl_word_1[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RCDINIT1_CTRL_WORD_2=%u", QDYN.ctrl_word_2[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RCDINIT2_CTRL_WORD_3=%u", QDYN.ctrl_word_3[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RCDINIT2_CTRL_WORD_4=%u", QDYN.ctrl_word_4[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RCDINIT3_CTRL_WORD_5=%u", QDYN.ctrl_word_5[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RCDINIT3_CTRL_WORD_6=%u", QDYN.ctrl_word_6[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RCDINIT4_CTRL_WORD_7=%u", QDYN.ctrl_word_7[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RCDINIT4_CTRL_WORD_8=%u", QDYN.ctrl_word_8[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_HWFFCEX_RANK1_RANK1_MR1_RTT_NOM=%u", QDYN.rank1_mr1_rtt_nom[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_HWFFCEX_RANK1_RANK1_MR2_RTT_WR=%u", QDYN.rank1_mr2_rtt_wr[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_HWFFCEX_RANK1_RANK1_MR5_RTT_PARK=%u", QDYN.rank1_mr5_rtt_park[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_VALUE=%u", QDYN.rank1_mr6_vref_value[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE=%u", QDYN.rank1_mr6_vref_range[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE_AUX=%s", QDYN.rank1_mr6_vref_range[5][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_HWFFCEX_RANK2_RANK2_MR1_RTT_NOM=%u", QDYN.rank2_mr1_rtt_nom[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_HWFFCEX_RANK2_RANK2_MR2_RTT_WR=%u", QDYN.rank2_mr2_rtt_wr[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_HWFFCEX_RANK2_RANK2_MR5_RTT_PARK=%u", QDYN.rank2_mr5_rtt_park[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_VALUE=%u", QDYN.rank2_mr6_vref_value[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE=%u", QDYN.rank2_mr6_vref_range[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE_AUX=%s", QDYN.rank2_mr6_vref_range[5][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_HWFFCEX_RANK3_RANK3_MR1_RTT_NOM=%u", QDYN.rank3_mr1_rtt_nom[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_HWFFCEX_RANK3_RANK3_MR2_RTT_WR=%u", QDYN.rank3_mr2_rtt_wr[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_HWFFCEX_RANK3_RANK3_MR5_RTT_PARK=%u", QDYN.rank3_mr5_rtt_park[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_VALUE=%u", QDYN.rank3_mr6_vref_value[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE=%u", QDYN.rank3_mr6_vref_range[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE_AUX=%s", QDYN.rank3_mr6_vref_range[5][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DQSOSCCTL0_DQSOSC_ENABLE=%u", DYN.dqsosc_enable[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DQSOSCCTL0_DQSOSC_ENABLE_AUX=%s", DYN.dqsosc_enable[5][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT=%u", DYN.dqsosc_interval_unit[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT_AUX=%s", DYN.dqsosc_interval_unit[5][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DQSOSCCTL0_DQSOSC_INTERVAL=%u", DYN.dqsosc_interval[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DERATEINT_MR4_READ_INTERVAL=%u", QDYN.mr4_read_interval[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DERATEVAL0_DERATED_T_RRD=%u", QDYN.derated_t_rrd[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DERATEVAL0_DERATED_T_RP=%u", QDYN.derated_t_rp[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DERATEVAL0_DERATED_T_RAS_MIN=%u", QDYN.derated_t_ras_min[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DERATEVAL0_DERATED_T_RCD=%u", QDYN.derated_t_rcd[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DERATEVAL1_DERATED_T_RC=%u", QDYN.derated_t_rc[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DERATEVAL1_DERATED_T_RCD_WRITE=%u", QDYN.derated_t_rcd_write[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_HWLPTMG0_HW_LP_IDLE_X32=%u", QDYN.hw_lp_idle_x32[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DVFSCTL0_DVFSQ_ENABLE=%u", STATIC.dvfsq_enable[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DVFSCTL0_DVFSQ_ENABLE_AUX=%s", STATIC.dvfsq_enable[5][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_SCHEDTMG0_PAGECLOSE_TIMER=%u", STATIC.pageclose_timer[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_SCHEDTMG0_RDWR_IDLE_GAP=%u", STATIC.rdwr_idle_gap[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_PERFHPR1_HPR_MAX_STARVE=%u", QDYN.hpr_max_starve[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_PERFHPR1_HPR_XACT_RUN_LENGTH=%u", QDYN.hpr_xact_run_length[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_PERFLPR1_LPR_MAX_STARVE=%u", QDYN.lpr_max_starve[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_PERFLPR1_LPR_XACT_RUN_LENGTH=%u", QDYN.lpr_xact_run_length[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_PERFWR1_W_MAX_STARVE=%u", QDYN.w_max_starve[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_PERFWR1_W_XACT_RUN_LENGTH=%u", QDYN.w_xact_run_length[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_TMGCFG_FREQUENCY_RATIO=%u", QDYN.frequency_ratio[5]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_TMGCFG_FREQUENCY_RATIO_AUX=%s", QDYN.frequency_ratio[5] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANKTMG0_DIFF_RANK_RD_GAP=%u", QDYN.diff_rank_rd_gap[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANKTMG0_DIFF_RANK_WR_GAP=%u", QDYN.diff_rank_wr_gap[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANKTMG1_WR2RD_DR=%u", QDYN.wr2rd_dr[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RANKTMG1_RD2WR_DR=%u", QDYN.rd2wr_dr[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_PWRTMG_POWERDOWN_TO_X32=%u", QDYN.powerdown_to_x32[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_PWRTMG_SELFREF_TO_X32=%u", QDYN.selfref_to_x32[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_ODTCFG_RD_ODT_DELAY=%u", QDYN.rd_odt_delay[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_ODTCFG_RD_ODT_HOLD=%u", QDYN.rd_odt_hold[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_ODTCFG_WR_ODT_DELAY=%u", QDYN.wr_odt_delay[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_ODTCFG_WR_ODT_HOLD=%u", QDYN.wr_odt_hold[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_CRCPARTMG0_T_WR_CRC_ALERT_PW_MAX=%u", DYN.t_wr_crc_alert_pw_max[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_CRCPARTMG0_T_WR_CRC_ALERT_PW_MIN=%u", DYN.t_wr_crc_alert_pw_min[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_CRCPARTMG1_T_CSALT=%u", QDYN.t_csalt[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RETRYTMG0_CAPAR_RETRY_WINDOW=%u", QDYN.capar_retry_window[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RETRYTMG0_T_WR_CRC_RETRY_WINDOW=%u", QDYN.t_wr_crc_retry_window[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RETRYTMG1_DFI_T_PHY_RDLAT=%u", QDYN.dfi_t_phy_rdlat[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RETRYTMG1_EXTRA_RD_RETRY_WINDOW=%u", QDYN.extra_rd_retry_window[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RETRYTMG1_RETRY_ADD_RD_LAT=%u", QDYN.retry_add_rd_lat[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RETRYTMG1_RETRY_ADD_RD_LAT_EN=%u", QDYN.retry_add_rd_lat_en[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_RETRYTMG1_RETRY_ADD_RD_LAT_EN_AUX=%s", QDYN.retry_add_rd_lat_en[5][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DDR4PPRTMG0_T_PGM_X1_X1024=%u", QDYN.t_pgm_x1_x1024[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DDR4PPRTMG0_T_PGM_X1_SEL=%u", QDYN.t_pgm_x1_sel[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DDR4PPRTMG0_T_PGM_X1_SEL_AUX=%s", QDYN.t_pgm_x1_sel[5][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DDR4PPRTMG1_T_PGMPST_X32=%u", QDYN.t_pgmpst_x32[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_DDR4PPRTMG1_T_PGM_EXIT=%u", QDYN.t_pgm_exit[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE=%u", QDYN.wr_link_ecc_enable[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE_AUX=%s", QDYN.wr_link_ecc_enable[5][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE=%u", QDYN.rd_link_ecc_enable[5][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE_AUX=%s", QDYN.rd_link_ecc_enable[5][0] ? "y" : "n");
#endif /* UMCTL2_FREQUENCY_NUM > 5 */
#if UMCTL2_FREQUENCY_NUM > 5 && DWC_DDRCTL_NUM_CHANNEL > 1
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG0_T_RAS_MIN=%u", QDYN.t_ras_min[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG0_T_RAS_MAX=%u", QDYN.t_ras_max[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG0_T_FAW=%u", QDYN.t_faw[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG0_WR2PRE=%u", QDYN.wr2pre[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG1_T_RC=%u", QDYN.t_rc[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG1_RD2PRE=%u", QDYN.rd2pre[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG1_T_XP=%u", QDYN.t_xp[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG1_T_RCD_WRITE=%u", QDYN.t_rcd_write[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG2_WR2RD=%u", QDYN.wr2rd[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG2_RD2WR=%u", QDYN.rd2wr[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG2_READ_LATENCY=%u", QDYN.read_latency[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG2_WRITE_LATENCY=%u", QDYN.write_latency[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG3_WR2MR=%u", QDYN.wr2mr[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG3_RD2MR=%u", QDYN.rd2mr[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG3_T_MR=%u", QDYN.t_mr[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG4_T_RP=%u", QDYN.t_rp[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG4_T_RRD=%u", QDYN.t_rrd[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG4_T_CCD=%u", QDYN.t_ccd[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG4_T_RCD=%u", QDYN.t_rcd[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG5_T_CKE=%u", QDYN.t_cke[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG5_T_CKESR=%u", QDYN.t_ckesr[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG5_T_CKSRE=%u", QDYN.t_cksre[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG5_T_CKSRX=%u", QDYN.t_cksrx[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG6_T_CKCSX=%u", QDYN.t_ckcsx[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG7_T_CSH=%u", QDYN.t_csh[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG7_T_MRW_L=%u", QDYN.t_mrw_l[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG8_T_XS_X32=%u", QDYN.t_xs_x32[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG8_T_XS_DLL_X32=%u", QDYN.t_xs_dll_x32[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG8_T_XS_ABORT_X32=%u", QDYN.t_xs_abort_x32[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG8_T_XS_FAST_X32=%u", QDYN.t_xs_fast_x32[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG9_WR2RD_S=%u", QDYN.wr2rd_s[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG9_T_RRD_S=%u", QDYN.t_rrd_s[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG9_T_CCD_S=%u", QDYN.t_ccd_s[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG9_DDR4_WR_PREAMBLE=%u", QDYN.ddr4_wr_preamble[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG9_DDR4_WR_PREAMBLE_AUX=%s", QDYN.ddr4_wr_preamble[5][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG10_T_GEAR_HOLD=%u", QDYN.t_gear_hold[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG10_T_GEAR_SETUP=%u", QDYN.t_gear_setup[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG10_T_CMD_GEAR=%u", QDYN.t_cmd_gear[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG10_T_SYNC_GEAR=%u", QDYN.t_sync_gear[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG11_T_CKMPE=%u", QDYN.t_ckmpe[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG11_T_MPX_S=%u", QDYN.t_mpx_s[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG11_T_MPX_LH=%u", QDYN.t_mpx_lh[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG11_POST_MPSM_GAP_X32=%u", QDYN.post_mpsm_gap_x32[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG12_T_MRD_PDA=%u", QDYN.t_mrd_pda[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG12_T_CMDCKE=%u", QDYN.t_cmdcke[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG12_T_WR_MPR=%u", QDYN.t_wr_mpr[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG13_T_PPD=%u", QDYN.t_ppd[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG13_T_CCD_W2=%u", QDYN.t_ccd_w2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG13_T_CCD_MW=%u", QDYN.t_ccd_mw[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG13_ODTLOFF=%u", QDYN.odtloff[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG14_T_XSR=%u", QDYN.t_xsr[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG14_T_OSCO=%u", QDYN.t_osco[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG15_T_STAB_X32=%u", QDYN.t_stab_x32[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG15_EN_HWFFC_T_STAB=%u", QDYN.en_hwffc_t_stab[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG15_EN_HWFFC_T_STAB_AUX=%s", QDYN.en_hwffc_t_stab[5][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG15_EN_DFI_LP_T_STAB=%u", QDYN.en_dfi_lp_t_stab[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG15_EN_DFI_LP_T_STAB_AUX=%s", QDYN.en_dfi_lp_t_stab[5][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG16_T_CCD_DLR=%u", QDYN.t_ccd_dlr[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG16_T_RRD_DLR=%u", QDYN.t_rrd_dlr[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG16_T_FAW_DLR=%u", QDYN.t_faw_dlr[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG16_T_RP_CA_PARITY=%u", QDYN.t_rp_ca_parity[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG17_T_VRCG_DISABLE=%u", QDYN.t_vrcg_disable[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG17_T_VRCG_ENABLE=%u", QDYN.t_vrcg_enable[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG18_T_MPSMX=%u", QDYN.t_mpsmx[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG18_T_PD=%u", QDYN.t_pd[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG20_T_CSL_SREXIT=%u", QDYN.t_csl_srexit[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG20_T_CSH_SREXIT=%u", QDYN.t_csh_srexit[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG20_T_CASRX=%u", QDYN.t_casrx[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG20_T_CPDED=%u", QDYN.t_cpded[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG21_T_MPC_HOLD=%u", QDYN.t_mpc_hold[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG21_T_MPC_SETUP=%u", QDYN.t_mpc_setup[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG21_T_MPC_CS=%u", QDYN.t_mpc_cs[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG21_T_CSL=%u", QDYN.t_csl[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG22_T_RD2WR_DPR=%u", QDYN.t_rd2wr_dpr[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG22_T_RD2WR_DLR=%u", QDYN.t_rd2wr_dlr[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG22_T_WR2RD_DPR=%u", QDYN.t_wr2rd_dpr[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG22_T_WR2RD_DLR=%u", QDYN.t_wr2rd_dlr[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG23_T_PDN=%u", DYN.t_pdn[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG23_T_XSR_DSM_X1024=%u", DYN.t_xsr_dsm_x1024[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG24_MAX_WR_SYNC=%u", QDYN.max_wr_sync[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG24_MAX_RD_SYNC=%u", QDYN.max_rd_sync[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG24_RD2WR_S=%u", QDYN.rd2wr_s[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG24_BANK_ORG=%u", QDYN.bank_org[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG25_RDA2PRE=%u", QDYN.rda2pre[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG25_WRA2PRE=%u", QDYN.wra2pre[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE=%u", QDYN.lpddr4_diff_bank_rwa2pre[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG26_T_CCD_R=%u", QDYN.t_ccd_r[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG26_T_CCD_W=%u", QDYN.t_ccd_w[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG26_T_CCD_R_S=%u", QDYN.t_ccd_r_s[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG26_T_CCD_W_S=%u", QDYN.t_ccd_w_s[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG27_T_MRR2MPC=%u", QDYN.t_mrr2mpc[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG27_T_ECSC=%u", QDYN.t_ecsc[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG28_T_SRX2SRX=%u", QDYN.t_srx2srx[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG28_T_CPDED2SRX=%u", QDYN.t_cpded2srx[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG28_T_CSSR=%u", QDYN.t_cssr[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG29_T_CKACT=%u", QDYN.t_ckact[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG29_T_CKOFF=%u", QDYN.t_ckoff[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG30_MRR2RD=%u", QDYN.mrr2rd[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG30_MRR2WR=%u", QDYN.mrr2wr[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG30_MRR2MRW=%u", QDYN.mrr2mrw[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG31_RFM_RAAIMT=%u", QDYN.rfm_raaimt[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG31_RFM_RAA_THR=%u", QDYN.rfm_raa_thr[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG31_RFM_RAA_REF_DECR=%u", QDYN.rfm_raa_ref_decr[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG32_WS_FS2WCK_SUS=%u", QDYN.ws_fs2wck_sus[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG32_T_WCKSUS=%u", QDYN.t_wcksus[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG32_WS_OFF2WS_FS=%u", QDYN.ws_off2ws_fs[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG33_T_CCD_R_M=%u", QDYN.t_ccd_r_m[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG33_T_CCD_W_M=%u", QDYN.t_ccd_w_m[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG33_T_WR2RD_M=%u", QDYN.t_wr2rd_m[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG34_T_CCD_MW_BLX2=%u", QDYN.t_ccd_mw_blx2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG34_RD2WR_BLX2=%u", QDYN.rd2wr_blx2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG34_WR2RD_BLX2=%u", QDYN.wr2rd_blx2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG34_T_CCD_BLX2=%u", QDYN.t_ccd_blx2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG35_RDA2PRE_BLX2=%u", QDYN.rda2pre_blx2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG35_WRA2PRE_BLX2=%u", QDYN.wra2pre_blx2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG35_RD2PRE_BLX2=%u", QDYN.rd2pre_blx2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG35_WR2PRE_BLX2=%u", QDYN.wr2pre_blx2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG36_RD2WR_S_BLX2=%u", QDYN.rd2wr_s_blx2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG36_WR2RD_S_BLX2=%u", QDYN.wr2rd_s_blx2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG36_T_CCD_S_BLX2=%u", QDYN.t_ccd_s_blx2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG37_MAX_WR_SYNC_BLX2=%u", QDYN.max_wr_sync_blx2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG37_MAX_RD_SYNC_BLX2=%u", QDYN.max_rd_sync_blx2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG37_WR2MR_BLX2=%u", QDYN.wr2mr_blx2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG37_RD2MR_BLX2=%u", QDYN.rd2mr_blx2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG38_WR2RD_DR_BLX2=%u", QDYN.wr2rd_dr_blx2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG38_RD2WR_DR_BLX2=%u", QDYN.rd2wr_dr_blx2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG38_DIFF_RANK_RD_GAP_BLX2=%u", QDYN.diff_rank_rd_gap_blx2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET1TMG38_DIFF_RANK_WR_GAP_BLX2=%u", QDYN.diff_rank_wr_gap_blx2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG0_T_RAS_MIN_2=%u", QDYN.t_ras_min_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG0_T_FAW_2=%u", QDYN.t_faw_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG0_WR2PRE_2=%u", QDYN.wr2pre_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG1_T_RC_2=%u", QDYN.t_rc_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG1_RD2PRE_2=%u", QDYN.rd2pre_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG2_WR2RD_2=%u", QDYN.wr2rd_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG2_RD2WR_2=%u", QDYN.rd2wr_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG3_T_MR_2=%u", QDYN.t_mr_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG4_T_RP_2=%u", QDYN.t_rp_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG4_T_RRD_2=%u", QDYN.t_rrd_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG4_T_RCD_2=%u", QDYN.t_rcd_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG8_T_XS_X32_2=%u", QDYN.t_xs_x32_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG8_T_XS_DLL_X32_2=%u", QDYN.t_xs_dll_x32_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG9_WR2RD_S_2=%u", QDYN.wr2rd_s_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG9_T_RRD_S_2=%u", QDYN.t_rrd_s_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG13_T_PPD_2=%u", QDYN.t_ppd_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG13_T_CCD_W2_2=%u", QDYN.t_ccd_w2_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG16_T_CCD_DLR_2=%u", QDYN.t_ccd_dlr_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG16_T_RRD_DLR_2=%u", QDYN.t_rrd_dlr_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG16_T_FAW_DLR_2=%u", QDYN.t_faw_dlr_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG16_T_RP_CA_PARITY_2=%u", QDYN.t_rp_ca_parity_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG22_T_RD2WR_DPR_2=%u", QDYN.t_rd2wr_dpr_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG22_T_RD2WR_DLR_2=%u", QDYN.t_rd2wr_dlr_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG22_T_WR2RD_DPR_2=%u", QDYN.t_wr2rd_dpr_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG22_T_WR2RD_DLR_2=%u", QDYN.t_wr2rd_dlr_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG26_T_CCD_R_2=%u", QDYN.t_ccd_r_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG26_T_CCD_W_2=%u", QDYN.t_ccd_w_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG26_T_CCD_R_S_2=%u", QDYN.t_ccd_r_s_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG26_T_CCD_W_S_2=%u", QDYN.t_ccd_w_s_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG27_T_MRR2MPC_2=%u", QDYN.t_mrr2mpc_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG31_RFM_RAAIMT_2=%u", QDYN.rfm_raaimt_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG31_RFM_RAA_THR_2=%u", QDYN.rfm_raa_thr_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG31_RFM_RAA_REF_DECR_2=%u", QDYN.rfm_raa_ref_decr_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG33_T_CCD_R_M_2=%u", QDYN.t_ccd_r_m_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG33_T_CCD_W_M_2=%u", QDYN.t_ccd_w_m_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DRAMSET2TMG33_T_WR2RD_M_2=%u", QDYN.t_wr2rd_m_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R0R1=%u", QDYN.t_rd2rd_gap_r0r1[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R1R0=%u", QDYN.t_rd2rd_gap_r1r0[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R0R1=%u", QDYN.t_wr2rd_gap_r0r1[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R1R0=%u", QDYN.t_wr2rd_gap_r1r0[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R0R1=%u", QDYN.t_rd2wr_gap_r0r1[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R1R0=%u", QDYN.t_rd2wr_gap_r1r0[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R0R1=%u", QDYN.t_wr2wr_gap_r0r1[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R1R0=%u", QDYN.t_wr2wr_gap_r1r0[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R0R2=%u", QDYN.t_rd2rd_gap_r0r2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R2R0=%u", QDYN.t_rd2rd_gap_r2r0[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R0R2=%u", QDYN.t_wr2rd_gap_r0r2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R2R0=%u", QDYN.t_wr2rd_gap_r2r0[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R0R2=%u", QDYN.t_rd2wr_gap_r0r2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R2R0=%u", QDYN.t_rd2wr_gap_r2r0[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R0R2=%u", QDYN.t_wr2wr_gap_r0r2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R2R0=%u", QDYN.t_wr2wr_gap_r2r0[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R0R3=%u", QDYN.t_rd2rd_gap_r0r3[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R3R0=%u", QDYN.t_rd2rd_gap_r3r0[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R0R3=%u", QDYN.t_wr2rd_gap_r0r3[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R3R0=%u", QDYN.t_wr2rd_gap_r3r0[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R0R3=%u", QDYN.t_rd2wr_gap_r0r3[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R3R0=%u", QDYN.t_rd2wr_gap_r3r0[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R0R3=%u", QDYN.t_wr2wr_gap_r0r3[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R3R0=%u", QDYN.t_wr2wr_gap_r3r0[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R1R2=%u", QDYN.t_rd2rd_gap_r1r2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R2R1=%u", QDYN.t_rd2rd_gap_r2r1[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R1R2=%u", QDYN.t_wr2rd_gap_r1r2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R2R1=%u", QDYN.t_wr2rd_gap_r2r1[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R1R2=%u", QDYN.t_rd2wr_gap_r1r2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R2R1=%u", QDYN.t_rd2wr_gap_r2r1[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R1R2=%u", QDYN.t_wr2wr_gap_r1r2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R2R1=%u", QDYN.t_wr2wr_gap_r2r1[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R1R3=%u", QDYN.t_rd2rd_gap_r1r3[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R3R1=%u", QDYN.t_rd2rd_gap_r3r1[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R1R3=%u", QDYN.t_wr2rd_gap_r1r3[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R3R1=%u", QDYN.t_wr2rd_gap_r3r1[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R1R3=%u", QDYN.t_rd2wr_gap_r1r3[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R3R1=%u", QDYN.t_rd2wr_gap_r3r1[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R1R3=%u", QDYN.t_wr2wr_gap_r1r3[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R3R1=%u", QDYN.t_wr2wr_gap_r3r1[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R2R3=%u", QDYN.t_rd2rd_gap_r2r3[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R3R2=%u", QDYN.t_rd2rd_gap_r3r2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R2R3=%u", QDYN.t_wr2rd_gap_r2r3[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R3R2=%u", QDYN.t_wr2rd_gap_r3r2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R2R3=%u", QDYN.t_rd2wr_gap_r2r3[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R3R2=%u", QDYN.t_rd2wr_gap_r3r2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R2R3=%u", QDYN.t_wr2wr_gap_r2r3[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R3R2=%u", QDYN.t_wr2wr_gap_r3r2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_MRAMTMG0_T_RAS_MIN_MRAM=%u", QDYN.t_ras_min_mram[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_MRAMTMG0_T_FAW_MRAM=%u", QDYN.t_faw_mram[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_MRAMTMG1_T_RC_MRAM=%u", QDYN.t_rc_mram[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_MRAMTMG2_T_RP_MRAM=%u", QDYN.t_rp_mram[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_MRAMTMG2_T_RRD_MRAM=%u", QDYN.t_rrd_mram[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_MRAMTMG2_T_RCD_MRAM=%u", QDYN.t_rcd_mram[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_MRAMTMG3_T_RRD_S_MRAM=%u", QDYN.t_rrd_s_mram[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_INITMR0_EMR=%u", QDYN.emr[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_INITMR0_MR=%u", QDYN.mr[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_INITMR1_EMR3=%u", QDYN.emr3[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_INITMR1_EMR2=%u", QDYN.emr2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_INITMR2_MR5=%u", QDYN.mr5[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_INITMR2_MR4=%u", QDYN.mr4[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_INITMR3_MR6=%u", QDYN.mr6[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_INITMR3_MR22=%u", QDYN.mr22[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DFITMG0_DFI_TPHY_WRLAT=%u", QDYN.dfi_tphy_wrlat[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DFITMG0_DFI_TPHY_WRDATA=%u", QDYN.dfi_tphy_wrdata[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DFITMG0_DFI_T_RDDATA_EN=%u", QDYN.dfi_t_rddata_en[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DFITMG0_DFI_T_CTRL_DELAY=%u", QDYN.dfi_t_ctrl_delay[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DFITMG1_DFI_T_DRAM_CLK_ENABLE=%u", QDYN.dfi_t_dram_clk_enable[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DFITMG1_DFI_T_DRAM_CLK_DISABLE=%u", QDYN.dfi_t_dram_clk_disable[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DFITMG1_DFI_T_WRDATA_DELAY=%u", QDYN.dfi_t_wrdata_delay[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DFITMG1_DFI_T_PARIN_LAT=%u", QDYN.dfi_t_parin_lat[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DFITMG1_DFI_T_CMD_LAT=%u", QDYN.dfi_t_cmd_lat[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DFITMG2_DFI_TPHY_WRCSLAT=%u", QDYN.dfi_tphy_wrcslat[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DFITMG2_DFI_TPHY_RDCSLAT=%u", QDYN.dfi_tphy_rdcslat[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DFITMG2_DFI_TWCK_DELAY=%u", QDYN.dfi_twck_delay[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DFITMG3_DFI_T_GEARDOWN_DELAY=%u", QDYN.dfi_t_geardown_delay[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DFITMG4_DFI_TWCK_DIS=%u", QDYN.dfi_twck_dis[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DFITMG4_DFI_TWCK_EN_FS=%u", QDYN.dfi_twck_en_fs[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DFITMG4_DFI_TWCK_EN_WR=%u", QDYN.dfi_twck_en_wr[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DFITMG4_DFI_TWCK_EN_RD=%u", QDYN.dfi_twck_en_rd[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DFITMG5_DFI_TWCK_TOGGLE_POST=%u", QDYN.dfi_twck_toggle_post[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DFITMG5_DFI_TWCK_TOGGLE_CS=%u", QDYN.dfi_twck_toggle_cs[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DFITMG5_DFI_TWCK_TOGGLE=%u", QDYN.dfi_twck_toggle[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DFITMG5_DFI_TWCK_FAST_TOGGLE=%u", QDYN.dfi_twck_fast_toggle[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD=%u", QDYN.dfi_twck_toggle_post_rd[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN=%u", QDYN.dfi_twck_toggle_post_rd_en[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN_AUX=%s", QDYN.dfi_twck_toggle_post_rd_en[5][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DFITMG7_DFI_T_2N_MODE_DELAY=%u", QDYN.dfi_t_2n_mode_delay[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DFITMG7_DFI_T_INIT_START=%u", QDYN.dfi_t_init_start[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DFITMG7_DFI_T_INIT_COMPLETE=%u", QDYN.dfi_t_init_complete[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024=%u", STATIC.dfi_t_ctrlupd_interval_max_x1024[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024=%u", STATIC.dfi_t_ctrlupd_interval_min_x1024[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8=%u", STATIC.dfi_t_ctrlupd_burst_interval_x8[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET1TMG0_T_REFI_X1_X32=%u", DYN.t_refi_x1_x32[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET1TMG0_REFRESH_TO_X1_X32=%u", DYN.refresh_to_x1_x32[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET1TMG0_REFRESH_MARGIN=%u", DYN.refresh_margin[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET1TMG0_REFRESH_TO_X1_SEL=%u", DYN.refresh_to_x1_sel[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET1TMG0_REFRESH_TO_X1_SEL_AUX=%s", DYN.refresh_to_x1_sel[5][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET1TMG0_T_REFI_X1_SEL=%u", DYN.t_refi_x1_sel[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET1TMG0_T_REFI_X1_SEL_AUX=%s", DYN.t_refi_x1_sel[5][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET1TMG1_T_RFC_MIN=%u", DYN.t_rfc_min[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET1TMG1_T_RFC_MIN_AB=%u", DYN.t_rfc_min_ab[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET1TMG2_T_RFC_MIN_DLR=%u", DYN.t_rfc_min_dlr[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET1TMG2_T_PBR2PBR=%u", DYN.t_pbr2pbr[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET1TMG2_T_PBR2ACT=%u", DYN.t_pbr2act[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET1TMG3_T_RFCSB=%u", DYN.t_rfcsb[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET1TMG3_T_REFSBRD=%u", DYN.t_refsbrd[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET1TMG3_REFRESH_TO_AB_X32=%u", DYN.refresh_to_ab_x32[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32=%u", DYN.refresh_timer0_start_value_x32[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32=%u", DYN.refresh_timer1_start_value_x32[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET1TMG5_REFRESH_TIMER2_START_VALUE_X32=%u", DYN.refresh_timer2_start_value_x32[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET1TMG5_REFRESH_TIMER3_START_VALUE_X32=%u", DYN.refresh_timer3_start_value_x32[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET1TMG6_REFRESH_TIMER_LR_OFFSET_X32=%u", STATIC.refresh_timer_lr_offset_x32[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET1TMG7_T_RFCSB_DLR=%u", DYN.t_rfcsb_dlr[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET1TMG7_T_REFSBRD_DLR=%u", DYN.t_refsbrd_dlr[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET1TMG8_T_RFC_MIN_HET=%u", DYN.t_rfc_min_het[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET1TMG9_REFAB_HI_SCH_GAP=%u", DYN.refab_hi_sch_gap[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET1TMG9_REFSB_HI_SCH_GAP=%u", DYN.refsb_hi_sch_gap[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET1TMG10_T_WIN_SIZE_1XTREFI=%u", QDYN.t_win_size_1xtrefi[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET1TMG11_T_PBR2PBR_MP=%u", DYN.t_pbr2pbr_mp[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET1TMG12_T_RFC_MIN_MP=%u", DYN.t_rfc_min_mp[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET1TMG12_T_RFC_MIN_AB_MP=%u", DYN.t_rfc_min_ab_mp[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_ECSSET1TMG0_T_ECS_INT_X1024=%u", QDYN.t_ecs_int_x1024[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_ECSSET1TMG0_T_REFI_ECS_OFFSET_X1_X32=%u", DYN.t_refi_ecs_offset_x1_x32[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFMSET1TMG0_T_RFMPB=%u", QDYN.t_rfmpb[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFMSET1TMG1_T_RFMPB_MP=%u", QDYN.t_rfmpb_mp[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET2TMG0_T_REFI_X1_X32_2=%u", DYN.t_refi_x1_x32_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET2TMG0_REFRESH_TO_X1_X32_2=%u", DYN.refresh_to_x1_x32_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET2TMG0_REFRESH_MARGIN_2=%u", DYN.refresh_margin_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET2TMG1_T_RFC_MIN_2=%u", DYN.t_rfc_min_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET2TMG2_T_RFC_MIN_DLR_2=%u", DYN.t_rfc_min_dlr_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET2TMG3_T_RFCSB_2=%u", DYN.t_rfcsb_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET2TMG3_T_REFSBRD_2=%u", DYN.t_refsbrd_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET2TMG6_REFRESH_TIMER_LR_OFFSET_X32_2=%u", STATIC.refresh_timer_lr_offset_x32_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET2TMG7_T_RFCSB_DLR_2=%u", DYN.t_rfcsb_dlr_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET2TMG7_T_REFSBRD_DLR_2=%u", DYN.t_refsbrd_dlr_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET2TMG9_REFAB_HI_SCH_GAP_2=%u", DYN.refab_hi_sch_gap_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET2TMG9_REFSB_HI_SCH_GAP_2=%u", DYN.refsb_hi_sch_gap_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RFSHSET2TMG10_T_WIN_SIZE_1XTREFI_2=%u", QDYN.t_win_size_1xtrefi_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_ECSSET2TMG0_T_ECS_INT_X1024_2=%u", QDYN.t_ecs_int_x1024_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_ECSSET2TMG0_T_REFI_ECS_OFFSET_X1_X32_2=%u", DYN.t_refi_ecs_offset_x1_x32_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_ZQSET1TMG0_T_ZQ_LONG_NOP=%u", STATIC.t_zq_long_nop[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_ZQSET1TMG0_T_ZQ_SHORT_NOP=%u", STATIC.t_zq_short_nop[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024=%u", STATIC.t_zq_short_interval_x1024[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_ZQSET1TMG1_T_ZQ_RESET_NOP=%u", STATIC.t_zq_reset_nop[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_ZQSET1TMG2_T_ZQ_STOP=%u", STATIC.t_zq_stop[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_ZQSET2TMG0_T_ZQ_LONG_NOP_2=%u", STATIC.t_zq_long_nop_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_ZQSET2TMG0_T_ZQ_SHORT_NOP_2=%u", STATIC.t_zq_short_nop_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RCDINIT1_CTRL_WORD_1=%u", QDYN.ctrl_word_1[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RCDINIT1_CTRL_WORD_2=%u", QDYN.ctrl_word_2[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RCDINIT2_CTRL_WORD_3=%u", QDYN.ctrl_word_3[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RCDINIT2_CTRL_WORD_4=%u", QDYN.ctrl_word_4[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RCDINIT3_CTRL_WORD_5=%u", QDYN.ctrl_word_5[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RCDINIT3_CTRL_WORD_6=%u", QDYN.ctrl_word_6[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RCDINIT4_CTRL_WORD_7=%u", QDYN.ctrl_word_7[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RCDINIT4_CTRL_WORD_8=%u", QDYN.ctrl_word_8[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_HWFFCEX_RANK1_RANK1_MR1_RTT_NOM=%u", QDYN.rank1_mr1_rtt_nom[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_HWFFCEX_RANK1_RANK1_MR2_RTT_WR=%u", QDYN.rank1_mr2_rtt_wr[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_HWFFCEX_RANK1_RANK1_MR5_RTT_PARK=%u", QDYN.rank1_mr5_rtt_park[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_VALUE=%u", QDYN.rank1_mr6_vref_value[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE=%u", QDYN.rank1_mr6_vref_range[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE_AUX=%s", QDYN.rank1_mr6_vref_range[5][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_HWFFCEX_RANK2_RANK2_MR1_RTT_NOM=%u", QDYN.rank2_mr1_rtt_nom[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_HWFFCEX_RANK2_RANK2_MR2_RTT_WR=%u", QDYN.rank2_mr2_rtt_wr[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_HWFFCEX_RANK2_RANK2_MR5_RTT_PARK=%u", QDYN.rank2_mr5_rtt_park[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_VALUE=%u", QDYN.rank2_mr6_vref_value[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE=%u", QDYN.rank2_mr6_vref_range[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE_AUX=%s", QDYN.rank2_mr6_vref_range[5][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_HWFFCEX_RANK3_RANK3_MR1_RTT_NOM=%u", QDYN.rank3_mr1_rtt_nom[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_HWFFCEX_RANK3_RANK3_MR2_RTT_WR=%u", QDYN.rank3_mr2_rtt_wr[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_HWFFCEX_RANK3_RANK3_MR5_RTT_PARK=%u", QDYN.rank3_mr5_rtt_park[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_VALUE=%u", QDYN.rank3_mr6_vref_value[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE=%u", QDYN.rank3_mr6_vref_range[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE_AUX=%s", QDYN.rank3_mr6_vref_range[5][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DQSOSCCTL0_DQSOSC_ENABLE=%u", DYN.dqsosc_enable[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DQSOSCCTL0_DQSOSC_ENABLE_AUX=%s", DYN.dqsosc_enable[5][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT=%u", DYN.dqsosc_interval_unit[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT_AUX=%s", DYN.dqsosc_interval_unit[5][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DQSOSCCTL0_DQSOSC_INTERVAL=%u", DYN.dqsosc_interval[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DERATEINT_MR4_READ_INTERVAL=%u", QDYN.mr4_read_interval[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DERATEVAL0_DERATED_T_RRD=%u", QDYN.derated_t_rrd[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DERATEVAL0_DERATED_T_RP=%u", QDYN.derated_t_rp[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DERATEVAL0_DERATED_T_RAS_MIN=%u", QDYN.derated_t_ras_min[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DERATEVAL0_DERATED_T_RCD=%u", QDYN.derated_t_rcd[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DERATEVAL1_DERATED_T_RC=%u", QDYN.derated_t_rc[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DERATEVAL1_DERATED_T_RCD_WRITE=%u", QDYN.derated_t_rcd_write[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_HWLPTMG0_HW_LP_IDLE_X32=%u", QDYN.hw_lp_idle_x32[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DVFSCTL0_DVFSQ_ENABLE=%u", STATIC.dvfsq_enable[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DVFSCTL0_DVFSQ_ENABLE_AUX=%s", STATIC.dvfsq_enable[5][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_SCHEDTMG0_PAGECLOSE_TIMER=%u", STATIC.pageclose_timer[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_SCHEDTMG0_RDWR_IDLE_GAP=%u", STATIC.rdwr_idle_gap[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_PERFHPR1_HPR_MAX_STARVE=%u", QDYN.hpr_max_starve[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_PERFHPR1_HPR_XACT_RUN_LENGTH=%u", QDYN.hpr_xact_run_length[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_PERFLPR1_LPR_MAX_STARVE=%u", QDYN.lpr_max_starve[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_PERFLPR1_LPR_XACT_RUN_LENGTH=%u", QDYN.lpr_xact_run_length[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_PERFWR1_W_MAX_STARVE=%u", QDYN.w_max_starve[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_PERFWR1_W_XACT_RUN_LENGTH=%u", QDYN.w_xact_run_length[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANKTMG0_DIFF_RANK_RD_GAP=%u", QDYN.diff_rank_rd_gap[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANKTMG0_DIFF_RANK_WR_GAP=%u", QDYN.diff_rank_wr_gap[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANKTMG1_WR2RD_DR=%u", QDYN.wr2rd_dr[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RANKTMG1_RD2WR_DR=%u", QDYN.rd2wr_dr[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_PWRTMG_POWERDOWN_TO_X32=%u", QDYN.powerdown_to_x32[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_PWRTMG_SELFREF_TO_X32=%u", QDYN.selfref_to_x32[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_ODTCFG_RD_ODT_DELAY=%u", QDYN.rd_odt_delay[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_ODTCFG_RD_ODT_HOLD=%u", QDYN.rd_odt_hold[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_ODTCFG_WR_ODT_DELAY=%u", QDYN.wr_odt_delay[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_ODTCFG_WR_ODT_HOLD=%u", QDYN.wr_odt_hold[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_CRCPARTMG0_T_WR_CRC_ALERT_PW_MAX=%u", DYN.t_wr_crc_alert_pw_max[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_CRCPARTMG0_T_WR_CRC_ALERT_PW_MIN=%u", DYN.t_wr_crc_alert_pw_min[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_CRCPARTMG1_T_CSALT=%u", QDYN.t_csalt[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RETRYTMG0_CAPAR_RETRY_WINDOW=%u", QDYN.capar_retry_window[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RETRYTMG0_T_WR_CRC_RETRY_WINDOW=%u", QDYN.t_wr_crc_retry_window[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RETRYTMG1_DFI_T_PHY_RDLAT=%u", QDYN.dfi_t_phy_rdlat[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RETRYTMG1_EXTRA_RD_RETRY_WINDOW=%u", QDYN.extra_rd_retry_window[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RETRYTMG1_RETRY_ADD_RD_LAT=%u", QDYN.retry_add_rd_lat[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RETRYTMG1_RETRY_ADD_RD_LAT_EN=%u", QDYN.retry_add_rd_lat_en[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_RETRYTMG1_RETRY_ADD_RD_LAT_EN_AUX=%s", QDYN.retry_add_rd_lat_en[5][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DDR4PPRTMG0_T_PGM_X1_X1024=%u", QDYN.t_pgm_x1_x1024[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DDR4PPRTMG0_T_PGM_X1_SEL=%u", QDYN.t_pgm_x1_sel[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DDR4PPRTMG0_T_PGM_X1_SEL_AUX=%s", QDYN.t_pgm_x1_sel[5][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DDR4PPRTMG1_T_PGMPST_X32=%u", QDYN.t_pgmpst_x32[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_DDR4PPRTMG1_T_PGM_EXIT=%u", QDYN.t_pgm_exit[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_LNKECCCTL0_WR_LINK_ECC_ENABLE=%u", QDYN.wr_link_ecc_enable[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_LNKECCCTL0_WR_LINK_ECC_ENABLE_AUX=%s", QDYN.wr_link_ecc_enable[5][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_LNKECCCTL0_RD_LINK_ECC_ENABLE=%u", QDYN.rd_link_ecc_enable[5][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ5_CH1_LNKECCCTL0_RD_LINK_ECC_ENABLE_AUX=%s", QDYN.rd_link_ecc_enable[5][1] ? "y" : "n");
#endif /* UMCTL2_FREQUENCY_NUM > 5 && DWC_DDRCTL_NUM_CHANNEL > 1 */
#if UMCTL2_FREQUENCY_NUM > 6
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG0_T_RAS_MIN=%u", QDYN.t_ras_min[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG0_T_RAS_MAX=%u", QDYN.t_ras_max[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG0_T_FAW=%u", QDYN.t_faw[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG0_WR2PRE=%u", QDYN.wr2pre[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG1_T_RC=%u", QDYN.t_rc[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG1_RD2PRE=%u", QDYN.rd2pre[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG1_T_XP=%u", QDYN.t_xp[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG1_T_RCD_WRITE=%u", QDYN.t_rcd_write[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG2_WR2RD=%u", QDYN.wr2rd[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG2_RD2WR=%u", QDYN.rd2wr[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG2_READ_LATENCY=%u", QDYN.read_latency[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG2_WRITE_LATENCY=%u", QDYN.write_latency[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG3_WR2MR=%u", QDYN.wr2mr[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG3_RD2MR=%u", QDYN.rd2mr[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG3_T_MR=%u", QDYN.t_mr[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG4_T_RP=%u", QDYN.t_rp[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG4_T_RRD=%u", QDYN.t_rrd[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG4_T_CCD=%u", QDYN.t_ccd[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG4_T_RCD=%u", QDYN.t_rcd[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG5_T_CKE=%u", QDYN.t_cke[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG5_T_CKESR=%u", QDYN.t_ckesr[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG5_T_CKSRE=%u", QDYN.t_cksre[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG5_T_CKSRX=%u", QDYN.t_cksrx[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG6_T_CKCSX=%u", QDYN.t_ckcsx[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG7_T_CSH=%u", QDYN.t_csh[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG7_T_MRW_L=%u", QDYN.t_mrw_l[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG8_T_XS_X32=%u", QDYN.t_xs_x32[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG8_T_XS_DLL_X32=%u", QDYN.t_xs_dll_x32[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG8_T_XS_ABORT_X32=%u", QDYN.t_xs_abort_x32[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG8_T_XS_FAST_X32=%u", QDYN.t_xs_fast_x32[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG9_WR2RD_S=%u", QDYN.wr2rd_s[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG9_T_RRD_S=%u", QDYN.t_rrd_s[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG9_T_CCD_S=%u", QDYN.t_ccd_s[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG9_DDR4_WR_PREAMBLE=%u", QDYN.ddr4_wr_preamble[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG9_DDR4_WR_PREAMBLE_AUX=%s", QDYN.ddr4_wr_preamble[6][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG10_T_GEAR_HOLD=%u", QDYN.t_gear_hold[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG10_T_GEAR_SETUP=%u", QDYN.t_gear_setup[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG10_T_CMD_GEAR=%u", QDYN.t_cmd_gear[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG10_T_SYNC_GEAR=%u", QDYN.t_sync_gear[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG11_T_CKMPE=%u", QDYN.t_ckmpe[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG11_T_MPX_S=%u", QDYN.t_mpx_s[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG11_T_MPX_LH=%u", QDYN.t_mpx_lh[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG11_POST_MPSM_GAP_X32=%u", QDYN.post_mpsm_gap_x32[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG12_T_MRD_PDA=%u", QDYN.t_mrd_pda[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG12_T_CMDCKE=%u", QDYN.t_cmdcke[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG12_T_WR_MPR=%u", QDYN.t_wr_mpr[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG13_T_PPD=%u", QDYN.t_ppd[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG13_T_CCD_W2=%u", QDYN.t_ccd_w2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG13_T_CCD_MW=%u", QDYN.t_ccd_mw[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG13_ODTLOFF=%u", QDYN.odtloff[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG14_T_XSR=%u", QDYN.t_xsr[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG14_T_OSCO=%u", QDYN.t_osco[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG15_T_STAB_X32=%u", QDYN.t_stab_x32[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG15_EN_HWFFC_T_STAB=%u", QDYN.en_hwffc_t_stab[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG15_EN_HWFFC_T_STAB_AUX=%s", QDYN.en_hwffc_t_stab[6][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG15_EN_DFI_LP_T_STAB=%u", QDYN.en_dfi_lp_t_stab[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG15_EN_DFI_LP_T_STAB_AUX=%s", QDYN.en_dfi_lp_t_stab[6][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG16_T_CCD_DLR=%u", QDYN.t_ccd_dlr[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG16_T_RRD_DLR=%u", QDYN.t_rrd_dlr[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG16_T_FAW_DLR=%u", QDYN.t_faw_dlr[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG16_T_RP_CA_PARITY=%u", QDYN.t_rp_ca_parity[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG17_T_VRCG_DISABLE=%u", QDYN.t_vrcg_disable[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG17_T_VRCG_ENABLE=%u", QDYN.t_vrcg_enable[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG18_T_MPSMX=%u", QDYN.t_mpsmx[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG18_T_PD=%u", QDYN.t_pd[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG20_T_CSL_SREXIT=%u", QDYN.t_csl_srexit[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG20_T_CSH_SREXIT=%u", QDYN.t_csh_srexit[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG20_T_CASRX=%u", QDYN.t_casrx[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG20_T_CPDED=%u", QDYN.t_cpded[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG21_T_MPC_HOLD=%u", QDYN.t_mpc_hold[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG21_T_MPC_SETUP=%u", QDYN.t_mpc_setup[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG21_T_MPC_CS=%u", QDYN.t_mpc_cs[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG21_T_CSL=%u", QDYN.t_csl[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG22_T_RD2WR_DPR=%u", QDYN.t_rd2wr_dpr[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG22_T_RD2WR_DLR=%u", QDYN.t_rd2wr_dlr[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG22_T_WR2RD_DPR=%u", QDYN.t_wr2rd_dpr[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG22_T_WR2RD_DLR=%u", QDYN.t_wr2rd_dlr[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG23_T_PDN=%u", DYN.t_pdn[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG23_T_XSR_DSM_X1024=%u", DYN.t_xsr_dsm_x1024[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG24_MAX_WR_SYNC=%u", QDYN.max_wr_sync[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG24_MAX_RD_SYNC=%u", QDYN.max_rd_sync[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG24_RD2WR_S=%u", QDYN.rd2wr_s[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG24_BANK_ORG=%u", QDYN.bank_org[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG25_RDA2PRE=%u", QDYN.rda2pre[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG25_WRA2PRE=%u", QDYN.wra2pre[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE=%u", QDYN.lpddr4_diff_bank_rwa2pre[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG26_T_CCD_R=%u", QDYN.t_ccd_r[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG26_T_CCD_W=%u", QDYN.t_ccd_w[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG26_T_CCD_R_S=%u", QDYN.t_ccd_r_s[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG26_T_CCD_W_S=%u", QDYN.t_ccd_w_s[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG27_T_MRR2MPC=%u", QDYN.t_mrr2mpc[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG27_T_ECSC=%u", QDYN.t_ecsc[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG28_T_SRX2SRX=%u", QDYN.t_srx2srx[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG28_T_CPDED2SRX=%u", QDYN.t_cpded2srx[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG28_T_CSSR=%u", QDYN.t_cssr[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG29_T_CKACT=%u", QDYN.t_ckact[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG29_T_CKOFF=%u", QDYN.t_ckoff[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG30_MRR2RD=%u", QDYN.mrr2rd[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG30_MRR2WR=%u", QDYN.mrr2wr[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG30_MRR2MRW=%u", QDYN.mrr2mrw[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG31_RFM_RAAIMT=%u", QDYN.rfm_raaimt[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG31_RFM_RAA_THR=%u", QDYN.rfm_raa_thr[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG31_RFM_RAA_REF_DECR=%u", QDYN.rfm_raa_ref_decr[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG32_WS_FS2WCK_SUS=%u", QDYN.ws_fs2wck_sus[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG32_T_WCKSUS=%u", QDYN.t_wcksus[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG32_WS_OFF2WS_FS=%u", QDYN.ws_off2ws_fs[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG33_T_CCD_R_M=%u", QDYN.t_ccd_r_m[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG33_T_CCD_W_M=%u", QDYN.t_ccd_w_m[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG33_T_WR2RD_M=%u", QDYN.t_wr2rd_m[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG34_T_CCD_MW_BLX2=%u", QDYN.t_ccd_mw_blx2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG34_RD2WR_BLX2=%u", QDYN.rd2wr_blx2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG34_WR2RD_BLX2=%u", QDYN.wr2rd_blx2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG34_T_CCD_BLX2=%u", QDYN.t_ccd_blx2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG35_RDA2PRE_BLX2=%u", QDYN.rda2pre_blx2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG35_WRA2PRE_BLX2=%u", QDYN.wra2pre_blx2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG35_RD2PRE_BLX2=%u", QDYN.rd2pre_blx2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG35_WR2PRE_BLX2=%u", QDYN.wr2pre_blx2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG36_RD2WR_S_BLX2=%u", QDYN.rd2wr_s_blx2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG36_WR2RD_S_BLX2=%u", QDYN.wr2rd_s_blx2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG36_T_CCD_S_BLX2=%u", QDYN.t_ccd_s_blx2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG37_MAX_WR_SYNC_BLX2=%u", QDYN.max_wr_sync_blx2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG37_MAX_RD_SYNC_BLX2=%u", QDYN.max_rd_sync_blx2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG37_WR2MR_BLX2=%u", QDYN.wr2mr_blx2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG37_RD2MR_BLX2=%u", QDYN.rd2mr_blx2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG38_WR2RD_DR_BLX2=%u", QDYN.wr2rd_dr_blx2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG38_RD2WR_DR_BLX2=%u", QDYN.rd2wr_dr_blx2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG38_DIFF_RANK_RD_GAP_BLX2=%u", QDYN.diff_rank_rd_gap_blx2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET1TMG38_DIFF_RANK_WR_GAP_BLX2=%u", QDYN.diff_rank_wr_gap_blx2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG0_T_RAS_MIN_2=%u", QDYN.t_ras_min_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG0_T_FAW_2=%u", QDYN.t_faw_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG0_WR2PRE_2=%u", QDYN.wr2pre_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG1_T_RC_2=%u", QDYN.t_rc_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG1_RD2PRE_2=%u", QDYN.rd2pre_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG2_WR2RD_2=%u", QDYN.wr2rd_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG2_RD2WR_2=%u", QDYN.rd2wr_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG3_T_MR_2=%u", QDYN.t_mr_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG4_T_RP_2=%u", QDYN.t_rp_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG4_T_RRD_2=%u", QDYN.t_rrd_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG4_T_RCD_2=%u", QDYN.t_rcd_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG8_T_XS_X32_2=%u", QDYN.t_xs_x32_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG8_T_XS_DLL_X32_2=%u", QDYN.t_xs_dll_x32_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG9_WR2RD_S_2=%u", QDYN.wr2rd_s_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG9_T_RRD_S_2=%u", QDYN.t_rrd_s_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG13_T_PPD_2=%u", QDYN.t_ppd_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG13_T_CCD_W2_2=%u", QDYN.t_ccd_w2_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG16_T_CCD_DLR_2=%u", QDYN.t_ccd_dlr_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG16_T_RRD_DLR_2=%u", QDYN.t_rrd_dlr_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG16_T_FAW_DLR_2=%u", QDYN.t_faw_dlr_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG16_T_RP_CA_PARITY_2=%u", QDYN.t_rp_ca_parity_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG22_T_RD2WR_DPR_2=%u", QDYN.t_rd2wr_dpr_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG22_T_RD2WR_DLR_2=%u", QDYN.t_rd2wr_dlr_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG22_T_WR2RD_DPR_2=%u", QDYN.t_wr2rd_dpr_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG22_T_WR2RD_DLR_2=%u", QDYN.t_wr2rd_dlr_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG26_T_CCD_R_2=%u", QDYN.t_ccd_r_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG26_T_CCD_W_2=%u", QDYN.t_ccd_w_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG26_T_CCD_R_S_2=%u", QDYN.t_ccd_r_s_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG26_T_CCD_W_S_2=%u", QDYN.t_ccd_w_s_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG27_T_MRR2MPC_2=%u", QDYN.t_mrr2mpc_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG31_RFM_RAAIMT_2=%u", QDYN.rfm_raaimt_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG31_RFM_RAA_THR_2=%u", QDYN.rfm_raa_thr_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG31_RFM_RAA_REF_DECR_2=%u", QDYN.rfm_raa_ref_decr_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG33_T_CCD_R_M_2=%u", QDYN.t_ccd_r_m_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG33_T_CCD_W_M_2=%u", QDYN.t_ccd_w_m_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DRAMSET2TMG33_T_WR2RD_M_2=%u", QDYN.t_wr2rd_m_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R0R1=%u", QDYN.t_rd2rd_gap_r0r1[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R1R0=%u", QDYN.t_rd2rd_gap_r1r0[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R0R1=%u", QDYN.t_wr2rd_gap_r0r1[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R1R0=%u", QDYN.t_wr2rd_gap_r1r0[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R0R1=%u", QDYN.t_rd2wr_gap_r0r1[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R1R0=%u", QDYN.t_rd2wr_gap_r1r0[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R0R1=%u", QDYN.t_wr2wr_gap_r0r1[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R1R0=%u", QDYN.t_wr2wr_gap_r1r0[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R0R2=%u", QDYN.t_rd2rd_gap_r0r2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R2R0=%u", QDYN.t_rd2rd_gap_r2r0[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R0R2=%u", QDYN.t_wr2rd_gap_r0r2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R2R0=%u", QDYN.t_wr2rd_gap_r2r0[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R0R2=%u", QDYN.t_rd2wr_gap_r0r2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R2R0=%u", QDYN.t_rd2wr_gap_r2r0[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R0R2=%u", QDYN.t_wr2wr_gap_r0r2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R2R0=%u", QDYN.t_wr2wr_gap_r2r0[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R0R3=%u", QDYN.t_rd2rd_gap_r0r3[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R3R0=%u", QDYN.t_rd2rd_gap_r3r0[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R0R3=%u", QDYN.t_wr2rd_gap_r0r3[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R3R0=%u", QDYN.t_wr2rd_gap_r3r0[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R0R3=%u", QDYN.t_rd2wr_gap_r0r3[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R3R0=%u", QDYN.t_rd2wr_gap_r3r0[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R0R3=%u", QDYN.t_wr2wr_gap_r0r3[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R3R0=%u", QDYN.t_wr2wr_gap_r3r0[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R1R2=%u", QDYN.t_rd2rd_gap_r1r2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R2R1=%u", QDYN.t_rd2rd_gap_r2r1[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R1R2=%u", QDYN.t_wr2rd_gap_r1r2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R2R1=%u", QDYN.t_wr2rd_gap_r2r1[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R1R2=%u", QDYN.t_rd2wr_gap_r1r2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R2R1=%u", QDYN.t_rd2wr_gap_r2r1[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R1R2=%u", QDYN.t_wr2wr_gap_r1r2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R2R1=%u", QDYN.t_wr2wr_gap_r2r1[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R1R3=%u", QDYN.t_rd2rd_gap_r1r3[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R3R1=%u", QDYN.t_rd2rd_gap_r3r1[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R1R3=%u", QDYN.t_wr2rd_gap_r1r3[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R3R1=%u", QDYN.t_wr2rd_gap_r3r1[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R1R3=%u", QDYN.t_rd2wr_gap_r1r3[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R3R1=%u", QDYN.t_rd2wr_gap_r3r1[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R1R3=%u", QDYN.t_wr2wr_gap_r1r3[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R3R1=%u", QDYN.t_wr2wr_gap_r3r1[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R2R3=%u", QDYN.t_rd2rd_gap_r2r3[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R3R2=%u", QDYN.t_rd2rd_gap_r3r2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R2R3=%u", QDYN.t_wr2rd_gap_r2r3[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R3R2=%u", QDYN.t_wr2rd_gap_r3r2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R2R3=%u", QDYN.t_rd2wr_gap_r2r3[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R3R2=%u", QDYN.t_rd2wr_gap_r3r2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R2R3=%u", QDYN.t_wr2wr_gap_r2r3[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R3R2=%u", QDYN.t_wr2wr_gap_r3r2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_MRAMTMG0_T_RAS_MIN_MRAM=%u", QDYN.t_ras_min_mram[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_MRAMTMG0_T_FAW_MRAM=%u", QDYN.t_faw_mram[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_MRAMTMG1_T_RC_MRAM=%u", QDYN.t_rc_mram[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_MRAMTMG2_T_RP_MRAM=%u", QDYN.t_rp_mram[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_MRAMTMG2_T_RRD_MRAM=%u", QDYN.t_rrd_mram[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_MRAMTMG2_T_RCD_MRAM=%u", QDYN.t_rcd_mram[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_MRAMTMG3_T_RRD_S_MRAM=%u", QDYN.t_rrd_s_mram[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_INITMR0_EMR=%u", QDYN.emr[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_INITMR0_MR=%u", QDYN.mr[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_INITMR1_EMR3=%u", QDYN.emr3[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_INITMR1_EMR2=%u", QDYN.emr2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_INITMR2_MR5=%u", QDYN.mr5[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_INITMR2_MR4=%u", QDYN.mr4[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_INITMR3_MR6=%u", QDYN.mr6[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_INITMR3_MR22=%u", QDYN.mr22[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFITMG0_DFI_TPHY_WRLAT=%u", QDYN.dfi_tphy_wrlat[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFITMG0_DFI_TPHY_WRDATA=%u", QDYN.dfi_tphy_wrdata[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFITMG0_DFI_T_RDDATA_EN=%u", QDYN.dfi_t_rddata_en[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFITMG0_DFI_T_CTRL_DELAY=%u", QDYN.dfi_t_ctrl_delay[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFITMG1_DFI_T_DRAM_CLK_ENABLE=%u", QDYN.dfi_t_dram_clk_enable[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFITMG1_DFI_T_DRAM_CLK_DISABLE=%u", QDYN.dfi_t_dram_clk_disable[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFITMG1_DFI_T_WRDATA_DELAY=%u", QDYN.dfi_t_wrdata_delay[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFITMG1_DFI_T_PARIN_LAT=%u", QDYN.dfi_t_parin_lat[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFITMG1_DFI_T_CMD_LAT=%u", QDYN.dfi_t_cmd_lat[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFITMG2_DFI_TPHY_WRCSLAT=%u", QDYN.dfi_tphy_wrcslat[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFITMG2_DFI_TPHY_RDCSLAT=%u", QDYN.dfi_tphy_rdcslat[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFITMG2_DFI_TWCK_DELAY=%u", QDYN.dfi_twck_delay[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFITMG3_DFI_T_GEARDOWN_DELAY=%u", QDYN.dfi_t_geardown_delay[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFITMG4_DFI_TWCK_DIS=%u", QDYN.dfi_twck_dis[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFITMG4_DFI_TWCK_EN_FS=%u", QDYN.dfi_twck_en_fs[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFITMG4_DFI_TWCK_EN_WR=%u", QDYN.dfi_twck_en_wr[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFITMG4_DFI_TWCK_EN_RD=%u", QDYN.dfi_twck_en_rd[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFITMG5_DFI_TWCK_TOGGLE_POST=%u", QDYN.dfi_twck_toggle_post[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFITMG5_DFI_TWCK_TOGGLE_CS=%u", QDYN.dfi_twck_toggle_cs[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFITMG5_DFI_TWCK_TOGGLE=%u", QDYN.dfi_twck_toggle[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFITMG5_DFI_TWCK_FAST_TOGGLE=%u", QDYN.dfi_twck_fast_toggle[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD=%u", QDYN.dfi_twck_toggle_post_rd[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN=%u", QDYN.dfi_twck_toggle_post_rd_en[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN_AUX=%s", QDYN.dfi_twck_toggle_post_rd_en[6][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFITMG7_DFI_T_2N_MODE_DELAY=%u", QDYN.dfi_t_2n_mode_delay[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFITMG7_DFI_T_INIT_START=%u", QDYN.dfi_t_init_start[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFITMG7_DFI_T_INIT_COMPLETE=%u", QDYN.dfi_t_init_complete[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024=%u", STATIC.dfi_t_ctrlupd_interval_max_x1024[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024=%u", STATIC.dfi_t_ctrlupd_interval_min_x1024[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1=%u", DYN.dfi_t_ctrlupd_interval_type1[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC=%u", STATIC.ctrlupd_after_dqsosc[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC_AUX=%s", STATIC.ctrlupd_after_dqsosc[6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFIUPDTMG2_PPT2_OVERRIDE=%u", STATIC.ppt2_override[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFIUPDTMG2_PPT2_OVERRIDE_AUX=%s", STATIC.ppt2_override[6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFIUPDTMG2_PPT2_EN=%u", DYN.ppt2_en[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFIUPDTMG2_PPT2_EN_AUX=%s", DYN.ppt2_en[6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT=%u", DYN.dfi_t_ctrlupd_interval_type1_unit[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8=%u", STATIC.dfi_t_ctrlupd_burst_interval_x8[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET1TMG0_T_REFI_X1_X32=%u", DYN.t_refi_x1_x32[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET1TMG0_REFRESH_TO_X1_X32=%u", DYN.refresh_to_x1_x32[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET1TMG0_REFRESH_MARGIN=%u", DYN.refresh_margin[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL=%u", DYN.refresh_to_x1_sel[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL_AUX=%s", DYN.refresh_to_x1_sel[6][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET1TMG0_T_REFI_X1_SEL=%u", DYN.t_refi_x1_sel[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET1TMG0_T_REFI_X1_SEL_AUX=%s", DYN.t_refi_x1_sel[6][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET1TMG1_T_RFC_MIN=%u", DYN.t_rfc_min[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET1TMG1_T_RFC_MIN_AB=%u", DYN.t_rfc_min_ab[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET1TMG2_T_RFC_MIN_DLR=%u", DYN.t_rfc_min_dlr[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET1TMG2_T_PBR2PBR=%u", DYN.t_pbr2pbr[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET1TMG2_T_PBR2ACT=%u", DYN.t_pbr2act[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET1TMG3_T_RFCSB=%u", DYN.t_rfcsb[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET1TMG3_T_REFSBRD=%u", DYN.t_refsbrd[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET1TMG3_REFRESH_TO_AB_X32=%u", DYN.refresh_to_ab_x32[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32=%u", DYN.refresh_timer0_start_value_x32[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32=%u", DYN.refresh_timer1_start_value_x32[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET1TMG5_REFRESH_TIMER2_START_VALUE_X32=%u", DYN.refresh_timer2_start_value_x32[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET1TMG5_REFRESH_TIMER3_START_VALUE_X32=%u", DYN.refresh_timer3_start_value_x32[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET1TMG6_REFRESH_TIMER_LR_OFFSET_X32=%u", STATIC.refresh_timer_lr_offset_x32[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET1TMG7_T_RFCSB_DLR=%u", DYN.t_rfcsb_dlr[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET1TMG7_T_REFSBRD_DLR=%u", DYN.t_refsbrd_dlr[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET1TMG8_T_RFC_MIN_HET=%u", DYN.t_rfc_min_het[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET1TMG9_REFAB_HI_SCH_GAP=%u", DYN.refab_hi_sch_gap[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET1TMG9_REFSB_HI_SCH_GAP=%u", DYN.refsb_hi_sch_gap[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET1TMG10_T_WIN_SIZE_1XTREFI=%u", QDYN.t_win_size_1xtrefi[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET1TMG11_T_PBR2PBR_MP=%u", DYN.t_pbr2pbr_mp[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET1TMG12_T_RFC_MIN_MP=%u", DYN.t_rfc_min_mp[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET1TMG12_T_RFC_MIN_AB_MP=%u", DYN.t_rfc_min_ab_mp[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_ECSSET1TMG0_T_ECS_INT_X1024=%u", QDYN.t_ecs_int_x1024[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_ECSSET1TMG0_T_REFI_ECS_OFFSET_X1_X32=%u", DYN.t_refi_ecs_offset_x1_x32[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFMSET1TMG0_T_RFMPB=%u", QDYN.t_rfmpb[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFMSET1TMG1_T_RFMPB_MP=%u", QDYN.t_rfmpb_mp[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET2TMG0_T_REFI_X1_X32_2=%u", DYN.t_refi_x1_x32_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET2TMG0_REFRESH_TO_X1_X32_2=%u", DYN.refresh_to_x1_x32_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET2TMG0_REFRESH_MARGIN_2=%u", DYN.refresh_margin_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET2TMG1_T_RFC_MIN_2=%u", DYN.t_rfc_min_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET2TMG2_T_RFC_MIN_DLR_2=%u", DYN.t_rfc_min_dlr_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET2TMG3_T_RFCSB_2=%u", DYN.t_rfcsb_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET2TMG3_T_REFSBRD_2=%u", DYN.t_refsbrd_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET2TMG6_REFRESH_TIMER_LR_OFFSET_X32_2=%u", STATIC.refresh_timer_lr_offset_x32_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET2TMG7_T_RFCSB_DLR_2=%u", DYN.t_rfcsb_dlr_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET2TMG7_T_REFSBRD_DLR_2=%u", DYN.t_refsbrd_dlr_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET2TMG9_REFAB_HI_SCH_GAP_2=%u", DYN.refab_hi_sch_gap_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET2TMG9_REFSB_HI_SCH_GAP_2=%u", DYN.refsb_hi_sch_gap_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RFSHSET2TMG10_T_WIN_SIZE_1XTREFI_2=%u", QDYN.t_win_size_1xtrefi_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_ECSSET2TMG0_T_ECS_INT_X1024_2=%u", QDYN.t_ecs_int_x1024_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_ECSSET2TMG0_T_REFI_ECS_OFFSET_X1_X32_2=%u", DYN.t_refi_ecs_offset_x1_x32_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_ZQSET1TMG0_T_ZQ_LONG_NOP=%u", STATIC.t_zq_long_nop[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_ZQSET1TMG0_T_ZQ_SHORT_NOP=%u", STATIC.t_zq_short_nop[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024=%u", STATIC.t_zq_short_interval_x1024[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_ZQSET1TMG1_T_ZQ_RESET_NOP=%u", STATIC.t_zq_reset_nop[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_ZQSET1TMG2_T_ZQ_STOP=%u", STATIC.t_zq_stop[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_ZQSET2TMG0_T_ZQ_LONG_NOP_2=%u", STATIC.t_zq_long_nop_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_ZQSET2TMG0_T_ZQ_SHORT_NOP_2=%u", STATIC.t_zq_short_nop_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RCDINIT1_CTRL_WORD_1=%u", QDYN.ctrl_word_1[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RCDINIT1_CTRL_WORD_2=%u", QDYN.ctrl_word_2[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RCDINIT2_CTRL_WORD_3=%u", QDYN.ctrl_word_3[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RCDINIT2_CTRL_WORD_4=%u", QDYN.ctrl_word_4[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RCDINIT3_CTRL_WORD_5=%u", QDYN.ctrl_word_5[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RCDINIT3_CTRL_WORD_6=%u", QDYN.ctrl_word_6[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RCDINIT4_CTRL_WORD_7=%u", QDYN.ctrl_word_7[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RCDINIT4_CTRL_WORD_8=%u", QDYN.ctrl_word_8[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_HWFFCEX_RANK1_RANK1_MR1_RTT_NOM=%u", QDYN.rank1_mr1_rtt_nom[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_HWFFCEX_RANK1_RANK1_MR2_RTT_WR=%u", QDYN.rank1_mr2_rtt_wr[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_HWFFCEX_RANK1_RANK1_MR5_RTT_PARK=%u", QDYN.rank1_mr5_rtt_park[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_VALUE=%u", QDYN.rank1_mr6_vref_value[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE=%u", QDYN.rank1_mr6_vref_range[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE_AUX=%s", QDYN.rank1_mr6_vref_range[6][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_HWFFCEX_RANK2_RANK2_MR1_RTT_NOM=%u", QDYN.rank2_mr1_rtt_nom[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_HWFFCEX_RANK2_RANK2_MR2_RTT_WR=%u", QDYN.rank2_mr2_rtt_wr[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_HWFFCEX_RANK2_RANK2_MR5_RTT_PARK=%u", QDYN.rank2_mr5_rtt_park[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_VALUE=%u", QDYN.rank2_mr6_vref_value[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE=%u", QDYN.rank2_mr6_vref_range[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE_AUX=%s", QDYN.rank2_mr6_vref_range[6][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_HWFFCEX_RANK3_RANK3_MR1_RTT_NOM=%u", QDYN.rank3_mr1_rtt_nom[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_HWFFCEX_RANK3_RANK3_MR2_RTT_WR=%u", QDYN.rank3_mr2_rtt_wr[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_HWFFCEX_RANK3_RANK3_MR5_RTT_PARK=%u", QDYN.rank3_mr5_rtt_park[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_VALUE=%u", QDYN.rank3_mr6_vref_value[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE=%u", QDYN.rank3_mr6_vref_range[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE_AUX=%s", QDYN.rank3_mr6_vref_range[6][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DQSOSCCTL0_DQSOSC_ENABLE=%u", DYN.dqsosc_enable[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DQSOSCCTL0_DQSOSC_ENABLE_AUX=%s", DYN.dqsosc_enable[6][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT=%u", DYN.dqsosc_interval_unit[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT_AUX=%s", DYN.dqsosc_interval_unit[6][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DQSOSCCTL0_DQSOSC_INTERVAL=%u", DYN.dqsosc_interval[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DERATEINT_MR4_READ_INTERVAL=%u", QDYN.mr4_read_interval[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DERATEVAL0_DERATED_T_RRD=%u", QDYN.derated_t_rrd[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DERATEVAL0_DERATED_T_RP=%u", QDYN.derated_t_rp[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DERATEVAL0_DERATED_T_RAS_MIN=%u", QDYN.derated_t_ras_min[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DERATEVAL0_DERATED_T_RCD=%u", QDYN.derated_t_rcd[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DERATEVAL1_DERATED_T_RC=%u", QDYN.derated_t_rc[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DERATEVAL1_DERATED_T_RCD_WRITE=%u", QDYN.derated_t_rcd_write[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_HWLPTMG0_HW_LP_IDLE_X32=%u", QDYN.hw_lp_idle_x32[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DVFSCTL0_DVFSQ_ENABLE=%u", STATIC.dvfsq_enable[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DVFSCTL0_DVFSQ_ENABLE_AUX=%s", STATIC.dvfsq_enable[6][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_SCHEDTMG0_PAGECLOSE_TIMER=%u", STATIC.pageclose_timer[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_SCHEDTMG0_RDWR_IDLE_GAP=%u", STATIC.rdwr_idle_gap[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_PERFHPR1_HPR_MAX_STARVE=%u", QDYN.hpr_max_starve[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_PERFHPR1_HPR_XACT_RUN_LENGTH=%u", QDYN.hpr_xact_run_length[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_PERFLPR1_LPR_MAX_STARVE=%u", QDYN.lpr_max_starve[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_PERFLPR1_LPR_XACT_RUN_LENGTH=%u", QDYN.lpr_xact_run_length[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_PERFWR1_W_MAX_STARVE=%u", QDYN.w_max_starve[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_PERFWR1_W_XACT_RUN_LENGTH=%u", QDYN.w_xact_run_length[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_TMGCFG_FREQUENCY_RATIO=%u", QDYN.frequency_ratio[6]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_TMGCFG_FREQUENCY_RATIO_AUX=%s", QDYN.frequency_ratio[6] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANKTMG0_DIFF_RANK_RD_GAP=%u", QDYN.diff_rank_rd_gap[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANKTMG0_DIFF_RANK_WR_GAP=%u", QDYN.diff_rank_wr_gap[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANKTMG1_WR2RD_DR=%u", QDYN.wr2rd_dr[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RANKTMG1_RD2WR_DR=%u", QDYN.rd2wr_dr[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_PWRTMG_POWERDOWN_TO_X32=%u", QDYN.powerdown_to_x32[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_PWRTMG_SELFREF_TO_X32=%u", QDYN.selfref_to_x32[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_ODTCFG_RD_ODT_DELAY=%u", QDYN.rd_odt_delay[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_ODTCFG_RD_ODT_HOLD=%u", QDYN.rd_odt_hold[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_ODTCFG_WR_ODT_DELAY=%u", QDYN.wr_odt_delay[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_ODTCFG_WR_ODT_HOLD=%u", QDYN.wr_odt_hold[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_CRCPARTMG0_T_WR_CRC_ALERT_PW_MAX=%u", DYN.t_wr_crc_alert_pw_max[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_CRCPARTMG0_T_WR_CRC_ALERT_PW_MIN=%u", DYN.t_wr_crc_alert_pw_min[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_CRCPARTMG1_T_CSALT=%u", QDYN.t_csalt[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RETRYTMG0_CAPAR_RETRY_WINDOW=%u", QDYN.capar_retry_window[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RETRYTMG0_T_WR_CRC_RETRY_WINDOW=%u", QDYN.t_wr_crc_retry_window[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RETRYTMG1_DFI_T_PHY_RDLAT=%u", QDYN.dfi_t_phy_rdlat[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RETRYTMG1_EXTRA_RD_RETRY_WINDOW=%u", QDYN.extra_rd_retry_window[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RETRYTMG1_RETRY_ADD_RD_LAT=%u", QDYN.retry_add_rd_lat[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RETRYTMG1_RETRY_ADD_RD_LAT_EN=%u", QDYN.retry_add_rd_lat_en[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_RETRYTMG1_RETRY_ADD_RD_LAT_EN_AUX=%s", QDYN.retry_add_rd_lat_en[6][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DDR4PPRTMG0_T_PGM_X1_X1024=%u", QDYN.t_pgm_x1_x1024[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DDR4PPRTMG0_T_PGM_X1_SEL=%u", QDYN.t_pgm_x1_sel[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DDR4PPRTMG0_T_PGM_X1_SEL_AUX=%s", QDYN.t_pgm_x1_sel[6][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DDR4PPRTMG1_T_PGMPST_X32=%u", QDYN.t_pgmpst_x32[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_DDR4PPRTMG1_T_PGM_EXIT=%u", QDYN.t_pgm_exit[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE=%u", QDYN.wr_link_ecc_enable[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE_AUX=%s", QDYN.wr_link_ecc_enable[6][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE=%u", QDYN.rd_link_ecc_enable[6][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE_AUX=%s", QDYN.rd_link_ecc_enable[6][0] ? "y" : "n");
#endif /* UMCTL2_FREQUENCY_NUM > 6 */
#if UMCTL2_FREQUENCY_NUM > 6 && DWC_DDRCTL_NUM_CHANNEL > 1
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG0_T_RAS_MIN=%u", QDYN.t_ras_min[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG0_T_RAS_MAX=%u", QDYN.t_ras_max[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG0_T_FAW=%u", QDYN.t_faw[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG0_WR2PRE=%u", QDYN.wr2pre[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG1_T_RC=%u", QDYN.t_rc[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG1_RD2PRE=%u", QDYN.rd2pre[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG1_T_XP=%u", QDYN.t_xp[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG1_T_RCD_WRITE=%u", QDYN.t_rcd_write[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG2_WR2RD=%u", QDYN.wr2rd[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG2_RD2WR=%u", QDYN.rd2wr[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG2_READ_LATENCY=%u", QDYN.read_latency[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG2_WRITE_LATENCY=%u", QDYN.write_latency[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG3_WR2MR=%u", QDYN.wr2mr[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG3_RD2MR=%u", QDYN.rd2mr[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG3_T_MR=%u", QDYN.t_mr[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG4_T_RP=%u", QDYN.t_rp[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG4_T_RRD=%u", QDYN.t_rrd[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG4_T_CCD=%u", QDYN.t_ccd[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG4_T_RCD=%u", QDYN.t_rcd[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG5_T_CKE=%u", QDYN.t_cke[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG5_T_CKESR=%u", QDYN.t_ckesr[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG5_T_CKSRE=%u", QDYN.t_cksre[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG5_T_CKSRX=%u", QDYN.t_cksrx[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG6_T_CKCSX=%u", QDYN.t_ckcsx[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG7_T_CSH=%u", QDYN.t_csh[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG7_T_MRW_L=%u", QDYN.t_mrw_l[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG8_T_XS_X32=%u", QDYN.t_xs_x32[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG8_T_XS_DLL_X32=%u", QDYN.t_xs_dll_x32[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG8_T_XS_ABORT_X32=%u", QDYN.t_xs_abort_x32[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG8_T_XS_FAST_X32=%u", QDYN.t_xs_fast_x32[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG9_WR2RD_S=%u", QDYN.wr2rd_s[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG9_T_RRD_S=%u", QDYN.t_rrd_s[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG9_T_CCD_S=%u", QDYN.t_ccd_s[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG9_DDR4_WR_PREAMBLE=%u", QDYN.ddr4_wr_preamble[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG9_DDR4_WR_PREAMBLE_AUX=%s", QDYN.ddr4_wr_preamble[6][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG10_T_GEAR_HOLD=%u", QDYN.t_gear_hold[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG10_T_GEAR_SETUP=%u", QDYN.t_gear_setup[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG10_T_CMD_GEAR=%u", QDYN.t_cmd_gear[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG10_T_SYNC_GEAR=%u", QDYN.t_sync_gear[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG11_T_CKMPE=%u", QDYN.t_ckmpe[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG11_T_MPX_S=%u", QDYN.t_mpx_s[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG11_T_MPX_LH=%u", QDYN.t_mpx_lh[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG11_POST_MPSM_GAP_X32=%u", QDYN.post_mpsm_gap_x32[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG12_T_MRD_PDA=%u", QDYN.t_mrd_pda[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG12_T_CMDCKE=%u", QDYN.t_cmdcke[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG12_T_WR_MPR=%u", QDYN.t_wr_mpr[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG13_T_PPD=%u", QDYN.t_ppd[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG13_T_CCD_W2=%u", QDYN.t_ccd_w2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG13_T_CCD_MW=%u", QDYN.t_ccd_mw[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG13_ODTLOFF=%u", QDYN.odtloff[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG14_T_XSR=%u", QDYN.t_xsr[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG14_T_OSCO=%u", QDYN.t_osco[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG15_T_STAB_X32=%u", QDYN.t_stab_x32[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG15_EN_HWFFC_T_STAB=%u", QDYN.en_hwffc_t_stab[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG15_EN_HWFFC_T_STAB_AUX=%s", QDYN.en_hwffc_t_stab[6][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG15_EN_DFI_LP_T_STAB=%u", QDYN.en_dfi_lp_t_stab[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG15_EN_DFI_LP_T_STAB_AUX=%s", QDYN.en_dfi_lp_t_stab[6][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG16_T_CCD_DLR=%u", QDYN.t_ccd_dlr[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG16_T_RRD_DLR=%u", QDYN.t_rrd_dlr[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG16_T_FAW_DLR=%u", QDYN.t_faw_dlr[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG16_T_RP_CA_PARITY=%u", QDYN.t_rp_ca_parity[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG17_T_VRCG_DISABLE=%u", QDYN.t_vrcg_disable[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG17_T_VRCG_ENABLE=%u", QDYN.t_vrcg_enable[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG18_T_MPSMX=%u", QDYN.t_mpsmx[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG18_T_PD=%u", QDYN.t_pd[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG20_T_CSL_SREXIT=%u", QDYN.t_csl_srexit[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG20_T_CSH_SREXIT=%u", QDYN.t_csh_srexit[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG20_T_CASRX=%u", QDYN.t_casrx[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG20_T_CPDED=%u", QDYN.t_cpded[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG21_T_MPC_HOLD=%u", QDYN.t_mpc_hold[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG21_T_MPC_SETUP=%u", QDYN.t_mpc_setup[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG21_T_MPC_CS=%u", QDYN.t_mpc_cs[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG21_T_CSL=%u", QDYN.t_csl[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG22_T_RD2WR_DPR=%u", QDYN.t_rd2wr_dpr[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG22_T_RD2WR_DLR=%u", QDYN.t_rd2wr_dlr[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG22_T_WR2RD_DPR=%u", QDYN.t_wr2rd_dpr[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG22_T_WR2RD_DLR=%u", QDYN.t_wr2rd_dlr[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG23_T_PDN=%u", DYN.t_pdn[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG23_T_XSR_DSM_X1024=%u", DYN.t_xsr_dsm_x1024[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG24_MAX_WR_SYNC=%u", QDYN.max_wr_sync[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG24_MAX_RD_SYNC=%u", QDYN.max_rd_sync[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG24_RD2WR_S=%u", QDYN.rd2wr_s[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG24_BANK_ORG=%u", QDYN.bank_org[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG25_RDA2PRE=%u", QDYN.rda2pre[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG25_WRA2PRE=%u", QDYN.wra2pre[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE=%u", QDYN.lpddr4_diff_bank_rwa2pre[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG26_T_CCD_R=%u", QDYN.t_ccd_r[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG26_T_CCD_W=%u", QDYN.t_ccd_w[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG26_T_CCD_R_S=%u", QDYN.t_ccd_r_s[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG26_T_CCD_W_S=%u", QDYN.t_ccd_w_s[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG27_T_MRR2MPC=%u", QDYN.t_mrr2mpc[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG27_T_ECSC=%u", QDYN.t_ecsc[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG28_T_SRX2SRX=%u", QDYN.t_srx2srx[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG28_T_CPDED2SRX=%u", QDYN.t_cpded2srx[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG28_T_CSSR=%u", QDYN.t_cssr[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG29_T_CKACT=%u", QDYN.t_ckact[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG29_T_CKOFF=%u", QDYN.t_ckoff[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG30_MRR2RD=%u", QDYN.mrr2rd[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG30_MRR2WR=%u", QDYN.mrr2wr[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG30_MRR2MRW=%u", QDYN.mrr2mrw[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG31_RFM_RAAIMT=%u", QDYN.rfm_raaimt[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG31_RFM_RAA_THR=%u", QDYN.rfm_raa_thr[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG31_RFM_RAA_REF_DECR=%u", QDYN.rfm_raa_ref_decr[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG32_WS_FS2WCK_SUS=%u", QDYN.ws_fs2wck_sus[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG32_T_WCKSUS=%u", QDYN.t_wcksus[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG32_WS_OFF2WS_FS=%u", QDYN.ws_off2ws_fs[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG33_T_CCD_R_M=%u", QDYN.t_ccd_r_m[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG33_T_CCD_W_M=%u", QDYN.t_ccd_w_m[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG33_T_WR2RD_M=%u", QDYN.t_wr2rd_m[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG34_T_CCD_MW_BLX2=%u", QDYN.t_ccd_mw_blx2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG34_RD2WR_BLX2=%u", QDYN.rd2wr_blx2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG34_WR2RD_BLX2=%u", QDYN.wr2rd_blx2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG34_T_CCD_BLX2=%u", QDYN.t_ccd_blx2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG35_RDA2PRE_BLX2=%u", QDYN.rda2pre_blx2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG35_WRA2PRE_BLX2=%u", QDYN.wra2pre_blx2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG35_RD2PRE_BLX2=%u", QDYN.rd2pre_blx2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG35_WR2PRE_BLX2=%u", QDYN.wr2pre_blx2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG36_RD2WR_S_BLX2=%u", QDYN.rd2wr_s_blx2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG36_WR2RD_S_BLX2=%u", QDYN.wr2rd_s_blx2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG36_T_CCD_S_BLX2=%u", QDYN.t_ccd_s_blx2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG37_MAX_WR_SYNC_BLX2=%u", QDYN.max_wr_sync_blx2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG37_MAX_RD_SYNC_BLX2=%u", QDYN.max_rd_sync_blx2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG37_WR2MR_BLX2=%u", QDYN.wr2mr_blx2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG37_RD2MR_BLX2=%u", QDYN.rd2mr_blx2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG38_WR2RD_DR_BLX2=%u", QDYN.wr2rd_dr_blx2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG38_RD2WR_DR_BLX2=%u", QDYN.rd2wr_dr_blx2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG38_DIFF_RANK_RD_GAP_BLX2=%u", QDYN.diff_rank_rd_gap_blx2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET1TMG38_DIFF_RANK_WR_GAP_BLX2=%u", QDYN.diff_rank_wr_gap_blx2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG0_T_RAS_MIN_2=%u", QDYN.t_ras_min_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG0_T_FAW_2=%u", QDYN.t_faw_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG0_WR2PRE_2=%u", QDYN.wr2pre_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG1_T_RC_2=%u", QDYN.t_rc_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG1_RD2PRE_2=%u", QDYN.rd2pre_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG2_WR2RD_2=%u", QDYN.wr2rd_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG2_RD2WR_2=%u", QDYN.rd2wr_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG3_T_MR_2=%u", QDYN.t_mr_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG4_T_RP_2=%u", QDYN.t_rp_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG4_T_RRD_2=%u", QDYN.t_rrd_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG4_T_RCD_2=%u", QDYN.t_rcd_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG8_T_XS_X32_2=%u", QDYN.t_xs_x32_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG8_T_XS_DLL_X32_2=%u", QDYN.t_xs_dll_x32_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG9_WR2RD_S_2=%u", QDYN.wr2rd_s_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG9_T_RRD_S_2=%u", QDYN.t_rrd_s_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG13_T_PPD_2=%u", QDYN.t_ppd_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG13_T_CCD_W2_2=%u", QDYN.t_ccd_w2_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG16_T_CCD_DLR_2=%u", QDYN.t_ccd_dlr_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG16_T_RRD_DLR_2=%u", QDYN.t_rrd_dlr_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG16_T_FAW_DLR_2=%u", QDYN.t_faw_dlr_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG16_T_RP_CA_PARITY_2=%u", QDYN.t_rp_ca_parity_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG22_T_RD2WR_DPR_2=%u", QDYN.t_rd2wr_dpr_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG22_T_RD2WR_DLR_2=%u", QDYN.t_rd2wr_dlr_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG22_T_WR2RD_DPR_2=%u", QDYN.t_wr2rd_dpr_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG22_T_WR2RD_DLR_2=%u", QDYN.t_wr2rd_dlr_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG26_T_CCD_R_2=%u", QDYN.t_ccd_r_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG26_T_CCD_W_2=%u", QDYN.t_ccd_w_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG26_T_CCD_R_S_2=%u", QDYN.t_ccd_r_s_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG26_T_CCD_W_S_2=%u", QDYN.t_ccd_w_s_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG27_T_MRR2MPC_2=%u", QDYN.t_mrr2mpc_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG31_RFM_RAAIMT_2=%u", QDYN.rfm_raaimt_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG31_RFM_RAA_THR_2=%u", QDYN.rfm_raa_thr_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG31_RFM_RAA_REF_DECR_2=%u", QDYN.rfm_raa_ref_decr_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG33_T_CCD_R_M_2=%u", QDYN.t_ccd_r_m_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG33_T_CCD_W_M_2=%u", QDYN.t_ccd_w_m_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DRAMSET2TMG33_T_WR2RD_M_2=%u", QDYN.t_wr2rd_m_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R0R1=%u", QDYN.t_rd2rd_gap_r0r1[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R1R0=%u", QDYN.t_rd2rd_gap_r1r0[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R0R1=%u", QDYN.t_wr2rd_gap_r0r1[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R1R0=%u", QDYN.t_wr2rd_gap_r1r0[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R0R1=%u", QDYN.t_rd2wr_gap_r0r1[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R1R0=%u", QDYN.t_rd2wr_gap_r1r0[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R0R1=%u", QDYN.t_wr2wr_gap_r0r1[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R1R0=%u", QDYN.t_wr2wr_gap_r1r0[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R0R2=%u", QDYN.t_rd2rd_gap_r0r2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R2R0=%u", QDYN.t_rd2rd_gap_r2r0[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R0R2=%u", QDYN.t_wr2rd_gap_r0r2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R2R0=%u", QDYN.t_wr2rd_gap_r2r0[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R0R2=%u", QDYN.t_rd2wr_gap_r0r2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R2R0=%u", QDYN.t_rd2wr_gap_r2r0[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R0R2=%u", QDYN.t_wr2wr_gap_r0r2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R2R0=%u", QDYN.t_wr2wr_gap_r2r0[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R0R3=%u", QDYN.t_rd2rd_gap_r0r3[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R3R0=%u", QDYN.t_rd2rd_gap_r3r0[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R0R3=%u", QDYN.t_wr2rd_gap_r0r3[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R3R0=%u", QDYN.t_wr2rd_gap_r3r0[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R0R3=%u", QDYN.t_rd2wr_gap_r0r3[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R3R0=%u", QDYN.t_rd2wr_gap_r3r0[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R0R3=%u", QDYN.t_wr2wr_gap_r0r3[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R3R0=%u", QDYN.t_wr2wr_gap_r3r0[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R1R2=%u", QDYN.t_rd2rd_gap_r1r2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R2R1=%u", QDYN.t_rd2rd_gap_r2r1[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R1R2=%u", QDYN.t_wr2rd_gap_r1r2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R2R1=%u", QDYN.t_wr2rd_gap_r2r1[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R1R2=%u", QDYN.t_rd2wr_gap_r1r2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R2R1=%u", QDYN.t_rd2wr_gap_r2r1[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R1R2=%u", QDYN.t_wr2wr_gap_r1r2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R2R1=%u", QDYN.t_wr2wr_gap_r2r1[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R1R3=%u", QDYN.t_rd2rd_gap_r1r3[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R3R1=%u", QDYN.t_rd2rd_gap_r3r1[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R1R3=%u", QDYN.t_wr2rd_gap_r1r3[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R3R1=%u", QDYN.t_wr2rd_gap_r3r1[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R1R3=%u", QDYN.t_rd2wr_gap_r1r3[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R3R1=%u", QDYN.t_rd2wr_gap_r3r1[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R1R3=%u", QDYN.t_wr2wr_gap_r1r3[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R3R1=%u", QDYN.t_wr2wr_gap_r3r1[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R2R3=%u", QDYN.t_rd2rd_gap_r2r3[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R3R2=%u", QDYN.t_rd2rd_gap_r3r2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R2R3=%u", QDYN.t_wr2rd_gap_r2r3[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R3R2=%u", QDYN.t_wr2rd_gap_r3r2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R2R3=%u", QDYN.t_rd2wr_gap_r2r3[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R3R2=%u", QDYN.t_rd2wr_gap_r3r2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R2R3=%u", QDYN.t_wr2wr_gap_r2r3[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R3R2=%u", QDYN.t_wr2wr_gap_r3r2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_MRAMTMG0_T_RAS_MIN_MRAM=%u", QDYN.t_ras_min_mram[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_MRAMTMG0_T_FAW_MRAM=%u", QDYN.t_faw_mram[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_MRAMTMG1_T_RC_MRAM=%u", QDYN.t_rc_mram[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_MRAMTMG2_T_RP_MRAM=%u", QDYN.t_rp_mram[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_MRAMTMG2_T_RRD_MRAM=%u", QDYN.t_rrd_mram[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_MRAMTMG2_T_RCD_MRAM=%u", QDYN.t_rcd_mram[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_MRAMTMG3_T_RRD_S_MRAM=%u", QDYN.t_rrd_s_mram[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_INITMR0_EMR=%u", QDYN.emr[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_INITMR0_MR=%u", QDYN.mr[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_INITMR1_EMR3=%u", QDYN.emr3[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_INITMR1_EMR2=%u", QDYN.emr2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_INITMR2_MR5=%u", QDYN.mr5[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_INITMR2_MR4=%u", QDYN.mr4[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_INITMR3_MR6=%u", QDYN.mr6[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_INITMR3_MR22=%u", QDYN.mr22[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DFITMG0_DFI_TPHY_WRLAT=%u", QDYN.dfi_tphy_wrlat[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DFITMG0_DFI_TPHY_WRDATA=%u", QDYN.dfi_tphy_wrdata[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DFITMG0_DFI_T_RDDATA_EN=%u", QDYN.dfi_t_rddata_en[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DFITMG0_DFI_T_CTRL_DELAY=%u", QDYN.dfi_t_ctrl_delay[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DFITMG1_DFI_T_DRAM_CLK_ENABLE=%u", QDYN.dfi_t_dram_clk_enable[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DFITMG1_DFI_T_DRAM_CLK_DISABLE=%u", QDYN.dfi_t_dram_clk_disable[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DFITMG1_DFI_T_WRDATA_DELAY=%u", QDYN.dfi_t_wrdata_delay[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DFITMG1_DFI_T_PARIN_LAT=%u", QDYN.dfi_t_parin_lat[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DFITMG1_DFI_T_CMD_LAT=%u", QDYN.dfi_t_cmd_lat[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DFITMG2_DFI_TPHY_WRCSLAT=%u", QDYN.dfi_tphy_wrcslat[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DFITMG2_DFI_TPHY_RDCSLAT=%u", QDYN.dfi_tphy_rdcslat[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DFITMG2_DFI_TWCK_DELAY=%u", QDYN.dfi_twck_delay[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DFITMG3_DFI_T_GEARDOWN_DELAY=%u", QDYN.dfi_t_geardown_delay[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DFITMG4_DFI_TWCK_DIS=%u", QDYN.dfi_twck_dis[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DFITMG4_DFI_TWCK_EN_FS=%u", QDYN.dfi_twck_en_fs[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DFITMG4_DFI_TWCK_EN_WR=%u", QDYN.dfi_twck_en_wr[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DFITMG4_DFI_TWCK_EN_RD=%u", QDYN.dfi_twck_en_rd[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DFITMG5_DFI_TWCK_TOGGLE_POST=%u", QDYN.dfi_twck_toggle_post[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DFITMG5_DFI_TWCK_TOGGLE_CS=%u", QDYN.dfi_twck_toggle_cs[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DFITMG5_DFI_TWCK_TOGGLE=%u", QDYN.dfi_twck_toggle[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DFITMG5_DFI_TWCK_FAST_TOGGLE=%u", QDYN.dfi_twck_fast_toggle[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD=%u", QDYN.dfi_twck_toggle_post_rd[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN=%u", QDYN.dfi_twck_toggle_post_rd_en[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN_AUX=%s", QDYN.dfi_twck_toggle_post_rd_en[6][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DFITMG7_DFI_T_2N_MODE_DELAY=%u", QDYN.dfi_t_2n_mode_delay[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DFITMG7_DFI_T_INIT_START=%u", QDYN.dfi_t_init_start[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DFITMG7_DFI_T_INIT_COMPLETE=%u", QDYN.dfi_t_init_complete[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024=%u", STATIC.dfi_t_ctrlupd_interval_max_x1024[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024=%u", STATIC.dfi_t_ctrlupd_interval_min_x1024[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8=%u", STATIC.dfi_t_ctrlupd_burst_interval_x8[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET1TMG0_T_REFI_X1_X32=%u", DYN.t_refi_x1_x32[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET1TMG0_REFRESH_TO_X1_X32=%u", DYN.refresh_to_x1_x32[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET1TMG0_REFRESH_MARGIN=%u", DYN.refresh_margin[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET1TMG0_REFRESH_TO_X1_SEL=%u", DYN.refresh_to_x1_sel[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET1TMG0_REFRESH_TO_X1_SEL_AUX=%s", DYN.refresh_to_x1_sel[6][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET1TMG0_T_REFI_X1_SEL=%u", DYN.t_refi_x1_sel[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET1TMG0_T_REFI_X1_SEL_AUX=%s", DYN.t_refi_x1_sel[6][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET1TMG1_T_RFC_MIN=%u", DYN.t_rfc_min[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET1TMG1_T_RFC_MIN_AB=%u", DYN.t_rfc_min_ab[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET1TMG2_T_RFC_MIN_DLR=%u", DYN.t_rfc_min_dlr[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET1TMG2_T_PBR2PBR=%u", DYN.t_pbr2pbr[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET1TMG2_T_PBR2ACT=%u", DYN.t_pbr2act[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET1TMG3_T_RFCSB=%u", DYN.t_rfcsb[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET1TMG3_T_REFSBRD=%u", DYN.t_refsbrd[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET1TMG3_REFRESH_TO_AB_X32=%u", DYN.refresh_to_ab_x32[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32=%u", DYN.refresh_timer0_start_value_x32[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32=%u", DYN.refresh_timer1_start_value_x32[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET1TMG5_REFRESH_TIMER2_START_VALUE_X32=%u", DYN.refresh_timer2_start_value_x32[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET1TMG5_REFRESH_TIMER3_START_VALUE_X32=%u", DYN.refresh_timer3_start_value_x32[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET1TMG6_REFRESH_TIMER_LR_OFFSET_X32=%u", STATIC.refresh_timer_lr_offset_x32[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET1TMG7_T_RFCSB_DLR=%u", DYN.t_rfcsb_dlr[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET1TMG7_T_REFSBRD_DLR=%u", DYN.t_refsbrd_dlr[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET1TMG8_T_RFC_MIN_HET=%u", DYN.t_rfc_min_het[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET1TMG9_REFAB_HI_SCH_GAP=%u", DYN.refab_hi_sch_gap[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET1TMG9_REFSB_HI_SCH_GAP=%u", DYN.refsb_hi_sch_gap[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET1TMG10_T_WIN_SIZE_1XTREFI=%u", QDYN.t_win_size_1xtrefi[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET1TMG11_T_PBR2PBR_MP=%u", DYN.t_pbr2pbr_mp[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET1TMG12_T_RFC_MIN_MP=%u", DYN.t_rfc_min_mp[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET1TMG12_T_RFC_MIN_AB_MP=%u", DYN.t_rfc_min_ab_mp[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_ECSSET1TMG0_T_ECS_INT_X1024=%u", QDYN.t_ecs_int_x1024[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_ECSSET1TMG0_T_REFI_ECS_OFFSET_X1_X32=%u", DYN.t_refi_ecs_offset_x1_x32[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFMSET1TMG0_T_RFMPB=%u", QDYN.t_rfmpb[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFMSET1TMG1_T_RFMPB_MP=%u", QDYN.t_rfmpb_mp[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET2TMG0_T_REFI_X1_X32_2=%u", DYN.t_refi_x1_x32_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET2TMG0_REFRESH_TO_X1_X32_2=%u", DYN.refresh_to_x1_x32_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET2TMG0_REFRESH_MARGIN_2=%u", DYN.refresh_margin_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET2TMG1_T_RFC_MIN_2=%u", DYN.t_rfc_min_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET2TMG2_T_RFC_MIN_DLR_2=%u", DYN.t_rfc_min_dlr_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET2TMG3_T_RFCSB_2=%u", DYN.t_rfcsb_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET2TMG3_T_REFSBRD_2=%u", DYN.t_refsbrd_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET2TMG6_REFRESH_TIMER_LR_OFFSET_X32_2=%u", STATIC.refresh_timer_lr_offset_x32_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET2TMG7_T_RFCSB_DLR_2=%u", DYN.t_rfcsb_dlr_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET2TMG7_T_REFSBRD_DLR_2=%u", DYN.t_refsbrd_dlr_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET2TMG9_REFAB_HI_SCH_GAP_2=%u", DYN.refab_hi_sch_gap_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET2TMG9_REFSB_HI_SCH_GAP_2=%u", DYN.refsb_hi_sch_gap_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RFSHSET2TMG10_T_WIN_SIZE_1XTREFI_2=%u", QDYN.t_win_size_1xtrefi_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_ECSSET2TMG0_T_ECS_INT_X1024_2=%u", QDYN.t_ecs_int_x1024_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_ECSSET2TMG0_T_REFI_ECS_OFFSET_X1_X32_2=%u", DYN.t_refi_ecs_offset_x1_x32_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_ZQSET1TMG0_T_ZQ_LONG_NOP=%u", STATIC.t_zq_long_nop[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_ZQSET1TMG0_T_ZQ_SHORT_NOP=%u", STATIC.t_zq_short_nop[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024=%u", STATIC.t_zq_short_interval_x1024[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_ZQSET1TMG1_T_ZQ_RESET_NOP=%u", STATIC.t_zq_reset_nop[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_ZQSET1TMG2_T_ZQ_STOP=%u", STATIC.t_zq_stop[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_ZQSET2TMG0_T_ZQ_LONG_NOP_2=%u", STATIC.t_zq_long_nop_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_ZQSET2TMG0_T_ZQ_SHORT_NOP_2=%u", STATIC.t_zq_short_nop_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RCDINIT1_CTRL_WORD_1=%u", QDYN.ctrl_word_1[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RCDINIT1_CTRL_WORD_2=%u", QDYN.ctrl_word_2[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RCDINIT2_CTRL_WORD_3=%u", QDYN.ctrl_word_3[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RCDINIT2_CTRL_WORD_4=%u", QDYN.ctrl_word_4[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RCDINIT3_CTRL_WORD_5=%u", QDYN.ctrl_word_5[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RCDINIT3_CTRL_WORD_6=%u", QDYN.ctrl_word_6[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RCDINIT4_CTRL_WORD_7=%u", QDYN.ctrl_word_7[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RCDINIT4_CTRL_WORD_8=%u", QDYN.ctrl_word_8[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_HWFFCEX_RANK1_RANK1_MR1_RTT_NOM=%u", QDYN.rank1_mr1_rtt_nom[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_HWFFCEX_RANK1_RANK1_MR2_RTT_WR=%u", QDYN.rank1_mr2_rtt_wr[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_HWFFCEX_RANK1_RANK1_MR5_RTT_PARK=%u", QDYN.rank1_mr5_rtt_park[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_VALUE=%u", QDYN.rank1_mr6_vref_value[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE=%u", QDYN.rank1_mr6_vref_range[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE_AUX=%s", QDYN.rank1_mr6_vref_range[6][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_HWFFCEX_RANK2_RANK2_MR1_RTT_NOM=%u", QDYN.rank2_mr1_rtt_nom[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_HWFFCEX_RANK2_RANK2_MR2_RTT_WR=%u", QDYN.rank2_mr2_rtt_wr[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_HWFFCEX_RANK2_RANK2_MR5_RTT_PARK=%u", QDYN.rank2_mr5_rtt_park[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_VALUE=%u", QDYN.rank2_mr6_vref_value[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE=%u", QDYN.rank2_mr6_vref_range[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE_AUX=%s", QDYN.rank2_mr6_vref_range[6][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_HWFFCEX_RANK3_RANK3_MR1_RTT_NOM=%u", QDYN.rank3_mr1_rtt_nom[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_HWFFCEX_RANK3_RANK3_MR2_RTT_WR=%u", QDYN.rank3_mr2_rtt_wr[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_HWFFCEX_RANK3_RANK3_MR5_RTT_PARK=%u", QDYN.rank3_mr5_rtt_park[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_VALUE=%u", QDYN.rank3_mr6_vref_value[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE=%u", QDYN.rank3_mr6_vref_range[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE_AUX=%s", QDYN.rank3_mr6_vref_range[6][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DQSOSCCTL0_DQSOSC_ENABLE=%u", DYN.dqsosc_enable[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DQSOSCCTL0_DQSOSC_ENABLE_AUX=%s", DYN.dqsosc_enable[6][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT=%u", DYN.dqsosc_interval_unit[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT_AUX=%s", DYN.dqsosc_interval_unit[6][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DQSOSCCTL0_DQSOSC_INTERVAL=%u", DYN.dqsosc_interval[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DERATEINT_MR4_READ_INTERVAL=%u", QDYN.mr4_read_interval[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DERATEVAL0_DERATED_T_RRD=%u", QDYN.derated_t_rrd[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DERATEVAL0_DERATED_T_RP=%u", QDYN.derated_t_rp[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DERATEVAL0_DERATED_T_RAS_MIN=%u", QDYN.derated_t_ras_min[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DERATEVAL0_DERATED_T_RCD=%u", QDYN.derated_t_rcd[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DERATEVAL1_DERATED_T_RC=%u", QDYN.derated_t_rc[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DERATEVAL1_DERATED_T_RCD_WRITE=%u", QDYN.derated_t_rcd_write[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_HWLPTMG0_HW_LP_IDLE_X32=%u", QDYN.hw_lp_idle_x32[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DVFSCTL0_DVFSQ_ENABLE=%u", STATIC.dvfsq_enable[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DVFSCTL0_DVFSQ_ENABLE_AUX=%s", STATIC.dvfsq_enable[6][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_SCHEDTMG0_PAGECLOSE_TIMER=%u", STATIC.pageclose_timer[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_SCHEDTMG0_RDWR_IDLE_GAP=%u", STATIC.rdwr_idle_gap[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_PERFHPR1_HPR_MAX_STARVE=%u", QDYN.hpr_max_starve[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_PERFHPR1_HPR_XACT_RUN_LENGTH=%u", QDYN.hpr_xact_run_length[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_PERFLPR1_LPR_MAX_STARVE=%u", QDYN.lpr_max_starve[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_PERFLPR1_LPR_XACT_RUN_LENGTH=%u", QDYN.lpr_xact_run_length[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_PERFWR1_W_MAX_STARVE=%u", QDYN.w_max_starve[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_PERFWR1_W_XACT_RUN_LENGTH=%u", QDYN.w_xact_run_length[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANKTMG0_DIFF_RANK_RD_GAP=%u", QDYN.diff_rank_rd_gap[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANKTMG0_DIFF_RANK_WR_GAP=%u", QDYN.diff_rank_wr_gap[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANKTMG1_WR2RD_DR=%u", QDYN.wr2rd_dr[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RANKTMG1_RD2WR_DR=%u", QDYN.rd2wr_dr[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_PWRTMG_POWERDOWN_TO_X32=%u", QDYN.powerdown_to_x32[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_PWRTMG_SELFREF_TO_X32=%u", QDYN.selfref_to_x32[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_ODTCFG_RD_ODT_DELAY=%u", QDYN.rd_odt_delay[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_ODTCFG_RD_ODT_HOLD=%u", QDYN.rd_odt_hold[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_ODTCFG_WR_ODT_DELAY=%u", QDYN.wr_odt_delay[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_ODTCFG_WR_ODT_HOLD=%u", QDYN.wr_odt_hold[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_CRCPARTMG0_T_WR_CRC_ALERT_PW_MAX=%u", DYN.t_wr_crc_alert_pw_max[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_CRCPARTMG0_T_WR_CRC_ALERT_PW_MIN=%u", DYN.t_wr_crc_alert_pw_min[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_CRCPARTMG1_T_CSALT=%u", QDYN.t_csalt[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RETRYTMG0_CAPAR_RETRY_WINDOW=%u", QDYN.capar_retry_window[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RETRYTMG0_T_WR_CRC_RETRY_WINDOW=%u", QDYN.t_wr_crc_retry_window[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RETRYTMG1_DFI_T_PHY_RDLAT=%u", QDYN.dfi_t_phy_rdlat[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RETRYTMG1_EXTRA_RD_RETRY_WINDOW=%u", QDYN.extra_rd_retry_window[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RETRYTMG1_RETRY_ADD_RD_LAT=%u", QDYN.retry_add_rd_lat[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RETRYTMG1_RETRY_ADD_RD_LAT_EN=%u", QDYN.retry_add_rd_lat_en[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_RETRYTMG1_RETRY_ADD_RD_LAT_EN_AUX=%s", QDYN.retry_add_rd_lat_en[6][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DDR4PPRTMG0_T_PGM_X1_X1024=%u", QDYN.t_pgm_x1_x1024[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DDR4PPRTMG0_T_PGM_X1_SEL=%u", QDYN.t_pgm_x1_sel[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DDR4PPRTMG0_T_PGM_X1_SEL_AUX=%s", QDYN.t_pgm_x1_sel[6][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DDR4PPRTMG1_T_PGMPST_X32=%u", QDYN.t_pgmpst_x32[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_DDR4PPRTMG1_T_PGM_EXIT=%u", QDYN.t_pgm_exit[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_LNKECCCTL0_WR_LINK_ECC_ENABLE=%u", QDYN.wr_link_ecc_enable[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_LNKECCCTL0_WR_LINK_ECC_ENABLE_AUX=%s", QDYN.wr_link_ecc_enable[6][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_LNKECCCTL0_RD_LINK_ECC_ENABLE=%u", QDYN.rd_link_ecc_enable[6][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ6_CH1_LNKECCCTL0_RD_LINK_ECC_ENABLE_AUX=%s", QDYN.rd_link_ecc_enable[6][1] ? "y" : "n");
#endif /* UMCTL2_FREQUENCY_NUM > 6 && DWC_DDRCTL_NUM_CHANNEL > 1 */
#if UMCTL2_FREQUENCY_NUM > 7
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG0_T_RAS_MIN=%u", QDYN.t_ras_min[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG0_T_RAS_MAX=%u", QDYN.t_ras_max[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG0_T_FAW=%u", QDYN.t_faw[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG0_WR2PRE=%u", QDYN.wr2pre[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG1_T_RC=%u", QDYN.t_rc[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG1_RD2PRE=%u", QDYN.rd2pre[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG1_T_XP=%u", QDYN.t_xp[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG1_T_RCD_WRITE=%u", QDYN.t_rcd_write[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG2_WR2RD=%u", QDYN.wr2rd[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG2_RD2WR=%u", QDYN.rd2wr[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG2_READ_LATENCY=%u", QDYN.read_latency[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG2_WRITE_LATENCY=%u", QDYN.write_latency[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG3_WR2MR=%u", QDYN.wr2mr[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG3_RD2MR=%u", QDYN.rd2mr[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG3_T_MR=%u", QDYN.t_mr[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG4_T_RP=%u", QDYN.t_rp[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG4_T_RRD=%u", QDYN.t_rrd[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG4_T_CCD=%u", QDYN.t_ccd[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG4_T_RCD=%u", QDYN.t_rcd[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG5_T_CKE=%u", QDYN.t_cke[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG5_T_CKESR=%u", QDYN.t_ckesr[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG5_T_CKSRE=%u", QDYN.t_cksre[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG5_T_CKSRX=%u", QDYN.t_cksrx[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG6_T_CKCSX=%u", QDYN.t_ckcsx[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG7_T_CSH=%u", QDYN.t_csh[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG7_T_MRW_L=%u", QDYN.t_mrw_l[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG8_T_XS_X32=%u", QDYN.t_xs_x32[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG8_T_XS_DLL_X32=%u", QDYN.t_xs_dll_x32[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG8_T_XS_ABORT_X32=%u", QDYN.t_xs_abort_x32[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG8_T_XS_FAST_X32=%u", QDYN.t_xs_fast_x32[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG9_WR2RD_S=%u", QDYN.wr2rd_s[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG9_T_RRD_S=%u", QDYN.t_rrd_s[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG9_T_CCD_S=%u", QDYN.t_ccd_s[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG9_DDR4_WR_PREAMBLE=%u", QDYN.ddr4_wr_preamble[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG9_DDR4_WR_PREAMBLE_AUX=%s", QDYN.ddr4_wr_preamble[7][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG10_T_GEAR_HOLD=%u", QDYN.t_gear_hold[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG10_T_GEAR_SETUP=%u", QDYN.t_gear_setup[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG10_T_CMD_GEAR=%u", QDYN.t_cmd_gear[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG10_T_SYNC_GEAR=%u", QDYN.t_sync_gear[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG11_T_CKMPE=%u", QDYN.t_ckmpe[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG11_T_MPX_S=%u", QDYN.t_mpx_s[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG11_T_MPX_LH=%u", QDYN.t_mpx_lh[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG11_POST_MPSM_GAP_X32=%u", QDYN.post_mpsm_gap_x32[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG12_T_MRD_PDA=%u", QDYN.t_mrd_pda[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG12_T_CMDCKE=%u", QDYN.t_cmdcke[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG12_T_WR_MPR=%u", QDYN.t_wr_mpr[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG13_T_PPD=%u", QDYN.t_ppd[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG13_T_CCD_W2=%u", QDYN.t_ccd_w2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG13_T_CCD_MW=%u", QDYN.t_ccd_mw[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG13_ODTLOFF=%u", QDYN.odtloff[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG14_T_XSR=%u", QDYN.t_xsr[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG14_T_OSCO=%u", QDYN.t_osco[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG15_T_STAB_X32=%u", QDYN.t_stab_x32[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG15_EN_HWFFC_T_STAB=%u", QDYN.en_hwffc_t_stab[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG15_EN_HWFFC_T_STAB_AUX=%s", QDYN.en_hwffc_t_stab[7][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG15_EN_DFI_LP_T_STAB=%u", QDYN.en_dfi_lp_t_stab[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG15_EN_DFI_LP_T_STAB_AUX=%s", QDYN.en_dfi_lp_t_stab[7][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG16_T_CCD_DLR=%u", QDYN.t_ccd_dlr[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG16_T_RRD_DLR=%u", QDYN.t_rrd_dlr[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG16_T_FAW_DLR=%u", QDYN.t_faw_dlr[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG16_T_RP_CA_PARITY=%u", QDYN.t_rp_ca_parity[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG17_T_VRCG_DISABLE=%u", QDYN.t_vrcg_disable[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG17_T_VRCG_ENABLE=%u", QDYN.t_vrcg_enable[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG18_T_MPSMX=%u", QDYN.t_mpsmx[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG18_T_PD=%u", QDYN.t_pd[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG20_T_CSL_SREXIT=%u", QDYN.t_csl_srexit[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG20_T_CSH_SREXIT=%u", QDYN.t_csh_srexit[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG20_T_CASRX=%u", QDYN.t_casrx[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG20_T_CPDED=%u", QDYN.t_cpded[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG21_T_MPC_HOLD=%u", QDYN.t_mpc_hold[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG21_T_MPC_SETUP=%u", QDYN.t_mpc_setup[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG21_T_MPC_CS=%u", QDYN.t_mpc_cs[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG21_T_CSL=%u", QDYN.t_csl[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG22_T_RD2WR_DPR=%u", QDYN.t_rd2wr_dpr[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG22_T_RD2WR_DLR=%u", QDYN.t_rd2wr_dlr[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG22_T_WR2RD_DPR=%u", QDYN.t_wr2rd_dpr[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG22_T_WR2RD_DLR=%u", QDYN.t_wr2rd_dlr[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG23_T_PDN=%u", DYN.t_pdn[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG23_T_XSR_DSM_X1024=%u", DYN.t_xsr_dsm_x1024[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG24_MAX_WR_SYNC=%u", QDYN.max_wr_sync[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG24_MAX_RD_SYNC=%u", QDYN.max_rd_sync[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG24_RD2WR_S=%u", QDYN.rd2wr_s[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG24_BANK_ORG=%u", QDYN.bank_org[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG25_RDA2PRE=%u", QDYN.rda2pre[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG25_WRA2PRE=%u", QDYN.wra2pre[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE=%u", QDYN.lpddr4_diff_bank_rwa2pre[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG26_T_CCD_R=%u", QDYN.t_ccd_r[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG26_T_CCD_W=%u", QDYN.t_ccd_w[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG26_T_CCD_R_S=%u", QDYN.t_ccd_r_s[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG26_T_CCD_W_S=%u", QDYN.t_ccd_w_s[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG27_T_MRR2MPC=%u", QDYN.t_mrr2mpc[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG27_T_ECSC=%u", QDYN.t_ecsc[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG28_T_SRX2SRX=%u", QDYN.t_srx2srx[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG28_T_CPDED2SRX=%u", QDYN.t_cpded2srx[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG28_T_CSSR=%u", QDYN.t_cssr[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG29_T_CKACT=%u", QDYN.t_ckact[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG29_T_CKOFF=%u", QDYN.t_ckoff[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG30_MRR2RD=%u", QDYN.mrr2rd[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG30_MRR2WR=%u", QDYN.mrr2wr[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG30_MRR2MRW=%u", QDYN.mrr2mrw[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG31_RFM_RAAIMT=%u", QDYN.rfm_raaimt[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG31_RFM_RAA_THR=%u", QDYN.rfm_raa_thr[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG31_RFM_RAA_REF_DECR=%u", QDYN.rfm_raa_ref_decr[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG32_WS_FS2WCK_SUS=%u", QDYN.ws_fs2wck_sus[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG32_T_WCKSUS=%u", QDYN.t_wcksus[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG32_WS_OFF2WS_FS=%u", QDYN.ws_off2ws_fs[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG33_T_CCD_R_M=%u", QDYN.t_ccd_r_m[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG33_T_CCD_W_M=%u", QDYN.t_ccd_w_m[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG33_T_WR2RD_M=%u", QDYN.t_wr2rd_m[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG34_T_CCD_MW_BLX2=%u", QDYN.t_ccd_mw_blx2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG34_RD2WR_BLX2=%u", QDYN.rd2wr_blx2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG34_WR2RD_BLX2=%u", QDYN.wr2rd_blx2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG34_T_CCD_BLX2=%u", QDYN.t_ccd_blx2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG35_RDA2PRE_BLX2=%u", QDYN.rda2pre_blx2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG35_WRA2PRE_BLX2=%u", QDYN.wra2pre_blx2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG35_RD2PRE_BLX2=%u", QDYN.rd2pre_blx2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG35_WR2PRE_BLX2=%u", QDYN.wr2pre_blx2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG36_RD2WR_S_BLX2=%u", QDYN.rd2wr_s_blx2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG36_WR2RD_S_BLX2=%u", QDYN.wr2rd_s_blx2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG36_T_CCD_S_BLX2=%u", QDYN.t_ccd_s_blx2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG37_MAX_WR_SYNC_BLX2=%u", QDYN.max_wr_sync_blx2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG37_MAX_RD_SYNC_BLX2=%u", QDYN.max_rd_sync_blx2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG37_WR2MR_BLX2=%u", QDYN.wr2mr_blx2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG37_RD2MR_BLX2=%u", QDYN.rd2mr_blx2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG38_WR2RD_DR_BLX2=%u", QDYN.wr2rd_dr_blx2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG38_RD2WR_DR_BLX2=%u", QDYN.rd2wr_dr_blx2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG38_DIFF_RANK_RD_GAP_BLX2=%u", QDYN.diff_rank_rd_gap_blx2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET1TMG38_DIFF_RANK_WR_GAP_BLX2=%u", QDYN.diff_rank_wr_gap_blx2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG0_T_RAS_MIN_2=%u", QDYN.t_ras_min_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG0_T_FAW_2=%u", QDYN.t_faw_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG0_WR2PRE_2=%u", QDYN.wr2pre_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG1_T_RC_2=%u", QDYN.t_rc_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG1_RD2PRE_2=%u", QDYN.rd2pre_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG2_WR2RD_2=%u", QDYN.wr2rd_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG2_RD2WR_2=%u", QDYN.rd2wr_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG3_T_MR_2=%u", QDYN.t_mr_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG4_T_RP_2=%u", QDYN.t_rp_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG4_T_RRD_2=%u", QDYN.t_rrd_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG4_T_RCD_2=%u", QDYN.t_rcd_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG8_T_XS_X32_2=%u", QDYN.t_xs_x32_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG8_T_XS_DLL_X32_2=%u", QDYN.t_xs_dll_x32_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG9_WR2RD_S_2=%u", QDYN.wr2rd_s_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG9_T_RRD_S_2=%u", QDYN.t_rrd_s_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG13_T_PPD_2=%u", QDYN.t_ppd_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG13_T_CCD_W2_2=%u", QDYN.t_ccd_w2_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG16_T_CCD_DLR_2=%u", QDYN.t_ccd_dlr_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG16_T_RRD_DLR_2=%u", QDYN.t_rrd_dlr_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG16_T_FAW_DLR_2=%u", QDYN.t_faw_dlr_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG16_T_RP_CA_PARITY_2=%u", QDYN.t_rp_ca_parity_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG22_T_RD2WR_DPR_2=%u", QDYN.t_rd2wr_dpr_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG22_T_RD2WR_DLR_2=%u", QDYN.t_rd2wr_dlr_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG22_T_WR2RD_DPR_2=%u", QDYN.t_wr2rd_dpr_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG22_T_WR2RD_DLR_2=%u", QDYN.t_wr2rd_dlr_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG26_T_CCD_R_2=%u", QDYN.t_ccd_r_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG26_T_CCD_W_2=%u", QDYN.t_ccd_w_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG26_T_CCD_R_S_2=%u", QDYN.t_ccd_r_s_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG26_T_CCD_W_S_2=%u", QDYN.t_ccd_w_s_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG27_T_MRR2MPC_2=%u", QDYN.t_mrr2mpc_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG31_RFM_RAAIMT_2=%u", QDYN.rfm_raaimt_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG31_RFM_RAA_THR_2=%u", QDYN.rfm_raa_thr_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG31_RFM_RAA_REF_DECR_2=%u", QDYN.rfm_raa_ref_decr_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG33_T_CCD_R_M_2=%u", QDYN.t_ccd_r_m_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG33_T_CCD_W_M_2=%u", QDYN.t_ccd_w_m_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DRAMSET2TMG33_T_WR2RD_M_2=%u", QDYN.t_wr2rd_m_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R0R1=%u", QDYN.t_rd2rd_gap_r0r1[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R1R0=%u", QDYN.t_rd2rd_gap_r1r0[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R0R1=%u", QDYN.t_wr2rd_gap_r0r1[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R1R0=%u", QDYN.t_wr2rd_gap_r1r0[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R0R1=%u", QDYN.t_rd2wr_gap_r0r1[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R1R0=%u", QDYN.t_rd2wr_gap_r1r0[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R0R1=%u", QDYN.t_wr2wr_gap_r0r1[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R1R0=%u", QDYN.t_wr2wr_gap_r1r0[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R0R2=%u", QDYN.t_rd2rd_gap_r0r2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R2R0=%u", QDYN.t_rd2rd_gap_r2r0[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R0R2=%u", QDYN.t_wr2rd_gap_r0r2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R2R0=%u", QDYN.t_wr2rd_gap_r2r0[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R0R2=%u", QDYN.t_rd2wr_gap_r0r2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R2R0=%u", QDYN.t_rd2wr_gap_r2r0[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R0R2=%u", QDYN.t_wr2wr_gap_r0r2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R2R0=%u", QDYN.t_wr2wr_gap_r2r0[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R0R3=%u", QDYN.t_rd2rd_gap_r0r3[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R3R0=%u", QDYN.t_rd2rd_gap_r3r0[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R0R3=%u", QDYN.t_wr2rd_gap_r0r3[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R3R0=%u", QDYN.t_wr2rd_gap_r3r0[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R0R3=%u", QDYN.t_rd2wr_gap_r0r3[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R3R0=%u", QDYN.t_rd2wr_gap_r3r0[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R0R3=%u", QDYN.t_wr2wr_gap_r0r3[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R3R0=%u", QDYN.t_wr2wr_gap_r3r0[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R1R2=%u", QDYN.t_rd2rd_gap_r1r2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R2R1=%u", QDYN.t_rd2rd_gap_r2r1[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R1R2=%u", QDYN.t_wr2rd_gap_r1r2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R2R1=%u", QDYN.t_wr2rd_gap_r2r1[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R1R2=%u", QDYN.t_rd2wr_gap_r1r2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R2R1=%u", QDYN.t_rd2wr_gap_r2r1[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R1R2=%u", QDYN.t_wr2wr_gap_r1r2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R2R1=%u", QDYN.t_wr2wr_gap_r2r1[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R1R3=%u", QDYN.t_rd2rd_gap_r1r3[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R3R1=%u", QDYN.t_rd2rd_gap_r3r1[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R1R3=%u", QDYN.t_wr2rd_gap_r1r3[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R3R1=%u", QDYN.t_wr2rd_gap_r3r1[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R1R3=%u", QDYN.t_rd2wr_gap_r1r3[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R3R1=%u", QDYN.t_rd2wr_gap_r3r1[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R1R3=%u", QDYN.t_wr2wr_gap_r1r3[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R3R1=%u", QDYN.t_wr2wr_gap_r3r1[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R2R3=%u", QDYN.t_rd2rd_gap_r2r3[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R3R2=%u", QDYN.t_rd2rd_gap_r3r2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R2R3=%u", QDYN.t_wr2rd_gap_r2r3[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R3R2=%u", QDYN.t_wr2rd_gap_r3r2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R2R3=%u", QDYN.t_rd2wr_gap_r2r3[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R3R2=%u", QDYN.t_rd2wr_gap_r3r2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R2R3=%u", QDYN.t_wr2wr_gap_r2r3[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R3R2=%u", QDYN.t_wr2wr_gap_r3r2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_MRAMTMG0_T_RAS_MIN_MRAM=%u", QDYN.t_ras_min_mram[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_MRAMTMG0_T_FAW_MRAM=%u", QDYN.t_faw_mram[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_MRAMTMG1_T_RC_MRAM=%u", QDYN.t_rc_mram[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_MRAMTMG2_T_RP_MRAM=%u", QDYN.t_rp_mram[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_MRAMTMG2_T_RRD_MRAM=%u", QDYN.t_rrd_mram[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_MRAMTMG2_T_RCD_MRAM=%u", QDYN.t_rcd_mram[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_MRAMTMG3_T_RRD_S_MRAM=%u", QDYN.t_rrd_s_mram[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_INITMR0_EMR=%u", QDYN.emr[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_INITMR0_MR=%u", QDYN.mr[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_INITMR1_EMR3=%u", QDYN.emr3[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_INITMR1_EMR2=%u", QDYN.emr2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_INITMR2_MR5=%u", QDYN.mr5[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_INITMR2_MR4=%u", QDYN.mr4[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_INITMR3_MR6=%u", QDYN.mr6[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_INITMR3_MR22=%u", QDYN.mr22[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFITMG0_DFI_TPHY_WRLAT=%u", QDYN.dfi_tphy_wrlat[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFITMG0_DFI_TPHY_WRDATA=%u", QDYN.dfi_tphy_wrdata[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFITMG0_DFI_T_RDDATA_EN=%u", QDYN.dfi_t_rddata_en[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFITMG0_DFI_T_CTRL_DELAY=%u", QDYN.dfi_t_ctrl_delay[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFITMG1_DFI_T_DRAM_CLK_ENABLE=%u", QDYN.dfi_t_dram_clk_enable[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFITMG1_DFI_T_DRAM_CLK_DISABLE=%u", QDYN.dfi_t_dram_clk_disable[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFITMG1_DFI_T_WRDATA_DELAY=%u", QDYN.dfi_t_wrdata_delay[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFITMG1_DFI_T_PARIN_LAT=%u", QDYN.dfi_t_parin_lat[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFITMG1_DFI_T_CMD_LAT=%u", QDYN.dfi_t_cmd_lat[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFITMG2_DFI_TPHY_WRCSLAT=%u", QDYN.dfi_tphy_wrcslat[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFITMG2_DFI_TPHY_RDCSLAT=%u", QDYN.dfi_tphy_rdcslat[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFITMG2_DFI_TWCK_DELAY=%u", QDYN.dfi_twck_delay[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFITMG3_DFI_T_GEARDOWN_DELAY=%u", QDYN.dfi_t_geardown_delay[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFITMG4_DFI_TWCK_DIS=%u", QDYN.dfi_twck_dis[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFITMG4_DFI_TWCK_EN_FS=%u", QDYN.dfi_twck_en_fs[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFITMG4_DFI_TWCK_EN_WR=%u", QDYN.dfi_twck_en_wr[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFITMG4_DFI_TWCK_EN_RD=%u", QDYN.dfi_twck_en_rd[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFITMG5_DFI_TWCK_TOGGLE_POST=%u", QDYN.dfi_twck_toggle_post[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFITMG5_DFI_TWCK_TOGGLE_CS=%u", QDYN.dfi_twck_toggle_cs[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFITMG5_DFI_TWCK_TOGGLE=%u", QDYN.dfi_twck_toggle[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFITMG5_DFI_TWCK_FAST_TOGGLE=%u", QDYN.dfi_twck_fast_toggle[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD=%u", QDYN.dfi_twck_toggle_post_rd[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN=%u", QDYN.dfi_twck_toggle_post_rd_en[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN_AUX=%s", QDYN.dfi_twck_toggle_post_rd_en[7][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFITMG7_DFI_T_2N_MODE_DELAY=%u", QDYN.dfi_t_2n_mode_delay[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFITMG7_DFI_T_INIT_START=%u", QDYN.dfi_t_init_start[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFITMG7_DFI_T_INIT_COMPLETE=%u", QDYN.dfi_t_init_complete[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024=%u", STATIC.dfi_t_ctrlupd_interval_max_x1024[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024=%u", STATIC.dfi_t_ctrlupd_interval_min_x1024[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1=%u", DYN.dfi_t_ctrlupd_interval_type1[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC=%u", STATIC.ctrlupd_after_dqsosc[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC_AUX=%s", STATIC.ctrlupd_after_dqsosc[7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFIUPDTMG2_PPT2_OVERRIDE=%u", STATIC.ppt2_override[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFIUPDTMG2_PPT2_OVERRIDE_AUX=%s", STATIC.ppt2_override[7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFIUPDTMG2_PPT2_EN=%u", DYN.ppt2_en[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFIUPDTMG2_PPT2_EN_AUX=%s", DYN.ppt2_en[7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT=%u", DYN.dfi_t_ctrlupd_interval_type1_unit[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8=%u", STATIC.dfi_t_ctrlupd_burst_interval_x8[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET1TMG0_T_REFI_X1_X32=%u", DYN.t_refi_x1_x32[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET1TMG0_REFRESH_TO_X1_X32=%u", DYN.refresh_to_x1_x32[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET1TMG0_REFRESH_MARGIN=%u", DYN.refresh_margin[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL=%u", DYN.refresh_to_x1_sel[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL_AUX=%s", DYN.refresh_to_x1_sel[7][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET1TMG0_T_REFI_X1_SEL=%u", DYN.t_refi_x1_sel[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET1TMG0_T_REFI_X1_SEL_AUX=%s", DYN.t_refi_x1_sel[7][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET1TMG1_T_RFC_MIN=%u", DYN.t_rfc_min[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET1TMG1_T_RFC_MIN_AB=%u", DYN.t_rfc_min_ab[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET1TMG2_T_RFC_MIN_DLR=%u", DYN.t_rfc_min_dlr[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET1TMG2_T_PBR2PBR=%u", DYN.t_pbr2pbr[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET1TMG2_T_PBR2ACT=%u", DYN.t_pbr2act[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET1TMG3_T_RFCSB=%u", DYN.t_rfcsb[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET1TMG3_T_REFSBRD=%u", DYN.t_refsbrd[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET1TMG3_REFRESH_TO_AB_X32=%u", DYN.refresh_to_ab_x32[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32=%u", DYN.refresh_timer0_start_value_x32[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32=%u", DYN.refresh_timer1_start_value_x32[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET1TMG5_REFRESH_TIMER2_START_VALUE_X32=%u", DYN.refresh_timer2_start_value_x32[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET1TMG5_REFRESH_TIMER3_START_VALUE_X32=%u", DYN.refresh_timer3_start_value_x32[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET1TMG6_REFRESH_TIMER_LR_OFFSET_X32=%u", STATIC.refresh_timer_lr_offset_x32[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET1TMG7_T_RFCSB_DLR=%u", DYN.t_rfcsb_dlr[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET1TMG7_T_REFSBRD_DLR=%u", DYN.t_refsbrd_dlr[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET1TMG8_T_RFC_MIN_HET=%u", DYN.t_rfc_min_het[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET1TMG9_REFAB_HI_SCH_GAP=%u", DYN.refab_hi_sch_gap[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET1TMG9_REFSB_HI_SCH_GAP=%u", DYN.refsb_hi_sch_gap[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET1TMG10_T_WIN_SIZE_1XTREFI=%u", QDYN.t_win_size_1xtrefi[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET1TMG11_T_PBR2PBR_MP=%u", DYN.t_pbr2pbr_mp[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET1TMG12_T_RFC_MIN_MP=%u", DYN.t_rfc_min_mp[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET1TMG12_T_RFC_MIN_AB_MP=%u", DYN.t_rfc_min_ab_mp[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_ECSSET1TMG0_T_ECS_INT_X1024=%u", QDYN.t_ecs_int_x1024[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_ECSSET1TMG0_T_REFI_ECS_OFFSET_X1_X32=%u", DYN.t_refi_ecs_offset_x1_x32[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFMSET1TMG0_T_RFMPB=%u", QDYN.t_rfmpb[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFMSET1TMG1_T_RFMPB_MP=%u", QDYN.t_rfmpb_mp[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET2TMG0_T_REFI_X1_X32_2=%u", DYN.t_refi_x1_x32_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET2TMG0_REFRESH_TO_X1_X32_2=%u", DYN.refresh_to_x1_x32_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET2TMG0_REFRESH_MARGIN_2=%u", DYN.refresh_margin_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET2TMG1_T_RFC_MIN_2=%u", DYN.t_rfc_min_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET2TMG2_T_RFC_MIN_DLR_2=%u", DYN.t_rfc_min_dlr_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET2TMG3_T_RFCSB_2=%u", DYN.t_rfcsb_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET2TMG3_T_REFSBRD_2=%u", DYN.t_refsbrd_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET2TMG6_REFRESH_TIMER_LR_OFFSET_X32_2=%u", STATIC.refresh_timer_lr_offset_x32_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET2TMG7_T_RFCSB_DLR_2=%u", DYN.t_rfcsb_dlr_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET2TMG7_T_REFSBRD_DLR_2=%u", DYN.t_refsbrd_dlr_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET2TMG9_REFAB_HI_SCH_GAP_2=%u", DYN.refab_hi_sch_gap_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET2TMG9_REFSB_HI_SCH_GAP_2=%u", DYN.refsb_hi_sch_gap_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RFSHSET2TMG10_T_WIN_SIZE_1XTREFI_2=%u", QDYN.t_win_size_1xtrefi_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_ECSSET2TMG0_T_ECS_INT_X1024_2=%u", QDYN.t_ecs_int_x1024_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_ECSSET2TMG0_T_REFI_ECS_OFFSET_X1_X32_2=%u", DYN.t_refi_ecs_offset_x1_x32_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_ZQSET1TMG0_T_ZQ_LONG_NOP=%u", STATIC.t_zq_long_nop[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_ZQSET1TMG0_T_ZQ_SHORT_NOP=%u", STATIC.t_zq_short_nop[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024=%u", STATIC.t_zq_short_interval_x1024[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_ZQSET1TMG1_T_ZQ_RESET_NOP=%u", STATIC.t_zq_reset_nop[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_ZQSET1TMG2_T_ZQ_STOP=%u", STATIC.t_zq_stop[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_ZQSET2TMG0_T_ZQ_LONG_NOP_2=%u", STATIC.t_zq_long_nop_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_ZQSET2TMG0_T_ZQ_SHORT_NOP_2=%u", STATIC.t_zq_short_nop_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RCDINIT1_CTRL_WORD_1=%u", QDYN.ctrl_word_1[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RCDINIT1_CTRL_WORD_2=%u", QDYN.ctrl_word_2[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RCDINIT2_CTRL_WORD_3=%u", QDYN.ctrl_word_3[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RCDINIT2_CTRL_WORD_4=%u", QDYN.ctrl_word_4[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RCDINIT3_CTRL_WORD_5=%u", QDYN.ctrl_word_5[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RCDINIT3_CTRL_WORD_6=%u", QDYN.ctrl_word_6[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RCDINIT4_CTRL_WORD_7=%u", QDYN.ctrl_word_7[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RCDINIT4_CTRL_WORD_8=%u", QDYN.ctrl_word_8[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_HWFFCEX_RANK1_RANK1_MR1_RTT_NOM=%u", QDYN.rank1_mr1_rtt_nom[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_HWFFCEX_RANK1_RANK1_MR2_RTT_WR=%u", QDYN.rank1_mr2_rtt_wr[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_HWFFCEX_RANK1_RANK1_MR5_RTT_PARK=%u", QDYN.rank1_mr5_rtt_park[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_VALUE=%u", QDYN.rank1_mr6_vref_value[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE=%u", QDYN.rank1_mr6_vref_range[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE_AUX=%s", QDYN.rank1_mr6_vref_range[7][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_HWFFCEX_RANK2_RANK2_MR1_RTT_NOM=%u", QDYN.rank2_mr1_rtt_nom[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_HWFFCEX_RANK2_RANK2_MR2_RTT_WR=%u", QDYN.rank2_mr2_rtt_wr[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_HWFFCEX_RANK2_RANK2_MR5_RTT_PARK=%u", QDYN.rank2_mr5_rtt_park[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_VALUE=%u", QDYN.rank2_mr6_vref_value[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE=%u", QDYN.rank2_mr6_vref_range[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE_AUX=%s", QDYN.rank2_mr6_vref_range[7][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_HWFFCEX_RANK3_RANK3_MR1_RTT_NOM=%u", QDYN.rank3_mr1_rtt_nom[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_HWFFCEX_RANK3_RANK3_MR2_RTT_WR=%u", QDYN.rank3_mr2_rtt_wr[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_HWFFCEX_RANK3_RANK3_MR5_RTT_PARK=%u", QDYN.rank3_mr5_rtt_park[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_VALUE=%u", QDYN.rank3_mr6_vref_value[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE=%u", QDYN.rank3_mr6_vref_range[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE_AUX=%s", QDYN.rank3_mr6_vref_range[7][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DQSOSCCTL0_DQSOSC_ENABLE=%u", DYN.dqsosc_enable[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DQSOSCCTL0_DQSOSC_ENABLE_AUX=%s", DYN.dqsosc_enable[7][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT=%u", DYN.dqsosc_interval_unit[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT_AUX=%s", DYN.dqsosc_interval_unit[7][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DQSOSCCTL0_DQSOSC_INTERVAL=%u", DYN.dqsosc_interval[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DERATEINT_MR4_READ_INTERVAL=%u", QDYN.mr4_read_interval[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DERATEVAL0_DERATED_T_RRD=%u", QDYN.derated_t_rrd[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DERATEVAL0_DERATED_T_RP=%u", QDYN.derated_t_rp[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DERATEVAL0_DERATED_T_RAS_MIN=%u", QDYN.derated_t_ras_min[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DERATEVAL0_DERATED_T_RCD=%u", QDYN.derated_t_rcd[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DERATEVAL1_DERATED_T_RC=%u", QDYN.derated_t_rc[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DERATEVAL1_DERATED_T_RCD_WRITE=%u", QDYN.derated_t_rcd_write[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_HWLPTMG0_HW_LP_IDLE_X32=%u", QDYN.hw_lp_idle_x32[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DVFSCTL0_DVFSQ_ENABLE=%u", STATIC.dvfsq_enable[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DVFSCTL0_DVFSQ_ENABLE_AUX=%s", STATIC.dvfsq_enable[7][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_SCHEDTMG0_PAGECLOSE_TIMER=%u", STATIC.pageclose_timer[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_SCHEDTMG0_RDWR_IDLE_GAP=%u", STATIC.rdwr_idle_gap[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_PERFHPR1_HPR_MAX_STARVE=%u", QDYN.hpr_max_starve[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_PERFHPR1_HPR_XACT_RUN_LENGTH=%u", QDYN.hpr_xact_run_length[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_PERFLPR1_LPR_MAX_STARVE=%u", QDYN.lpr_max_starve[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_PERFLPR1_LPR_XACT_RUN_LENGTH=%u", QDYN.lpr_xact_run_length[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_PERFWR1_W_MAX_STARVE=%u", QDYN.w_max_starve[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_PERFWR1_W_XACT_RUN_LENGTH=%u", QDYN.w_xact_run_length[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_TMGCFG_FREQUENCY_RATIO=%u", QDYN.frequency_ratio[7]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_TMGCFG_FREQUENCY_RATIO_AUX=%s", QDYN.frequency_ratio[7] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANKTMG0_DIFF_RANK_RD_GAP=%u", QDYN.diff_rank_rd_gap[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANKTMG0_DIFF_RANK_WR_GAP=%u", QDYN.diff_rank_wr_gap[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANKTMG1_WR2RD_DR=%u", QDYN.wr2rd_dr[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RANKTMG1_RD2WR_DR=%u", QDYN.rd2wr_dr[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_PWRTMG_POWERDOWN_TO_X32=%u", QDYN.powerdown_to_x32[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_PWRTMG_SELFREF_TO_X32=%u", QDYN.selfref_to_x32[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_ODTCFG_RD_ODT_DELAY=%u", QDYN.rd_odt_delay[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_ODTCFG_RD_ODT_HOLD=%u", QDYN.rd_odt_hold[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_ODTCFG_WR_ODT_DELAY=%u", QDYN.wr_odt_delay[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_ODTCFG_WR_ODT_HOLD=%u", QDYN.wr_odt_hold[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_CRCPARTMG0_T_WR_CRC_ALERT_PW_MAX=%u", DYN.t_wr_crc_alert_pw_max[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_CRCPARTMG0_T_WR_CRC_ALERT_PW_MIN=%u", DYN.t_wr_crc_alert_pw_min[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_CRCPARTMG1_T_CSALT=%u", QDYN.t_csalt[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RETRYTMG0_CAPAR_RETRY_WINDOW=%u", QDYN.capar_retry_window[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RETRYTMG0_T_WR_CRC_RETRY_WINDOW=%u", QDYN.t_wr_crc_retry_window[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RETRYTMG1_DFI_T_PHY_RDLAT=%u", QDYN.dfi_t_phy_rdlat[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RETRYTMG1_EXTRA_RD_RETRY_WINDOW=%u", QDYN.extra_rd_retry_window[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RETRYTMG1_RETRY_ADD_RD_LAT=%u", QDYN.retry_add_rd_lat[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RETRYTMG1_RETRY_ADD_RD_LAT_EN=%u", QDYN.retry_add_rd_lat_en[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_RETRYTMG1_RETRY_ADD_RD_LAT_EN_AUX=%s", QDYN.retry_add_rd_lat_en[7][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DDR4PPRTMG0_T_PGM_X1_X1024=%u", QDYN.t_pgm_x1_x1024[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DDR4PPRTMG0_T_PGM_X1_SEL=%u", QDYN.t_pgm_x1_sel[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DDR4PPRTMG0_T_PGM_X1_SEL_AUX=%s", QDYN.t_pgm_x1_sel[7][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DDR4PPRTMG1_T_PGMPST_X32=%u", QDYN.t_pgmpst_x32[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_DDR4PPRTMG1_T_PGM_EXIT=%u", QDYN.t_pgm_exit[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE=%u", QDYN.wr_link_ecc_enable[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE_AUX=%s", QDYN.wr_link_ecc_enable[7][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE=%u", QDYN.rd_link_ecc_enable[7][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE_AUX=%s", QDYN.rd_link_ecc_enable[7][0] ? "y" : "n");
#endif /* UMCTL2_FREQUENCY_NUM > 7 */
#if UMCTL2_FREQUENCY_NUM > 7 && DWC_DDRCTL_NUM_CHANNEL > 1
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG0_T_RAS_MIN=%u", QDYN.t_ras_min[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG0_T_RAS_MAX=%u", QDYN.t_ras_max[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG0_T_FAW=%u", QDYN.t_faw[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG0_WR2PRE=%u", QDYN.wr2pre[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG1_T_RC=%u", QDYN.t_rc[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG1_RD2PRE=%u", QDYN.rd2pre[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG1_T_XP=%u", QDYN.t_xp[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG1_T_RCD_WRITE=%u", QDYN.t_rcd_write[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG2_WR2RD=%u", QDYN.wr2rd[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG2_RD2WR=%u", QDYN.rd2wr[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG2_READ_LATENCY=%u", QDYN.read_latency[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG2_WRITE_LATENCY=%u", QDYN.write_latency[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG3_WR2MR=%u", QDYN.wr2mr[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG3_RD2MR=%u", QDYN.rd2mr[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG3_T_MR=%u", QDYN.t_mr[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG4_T_RP=%u", QDYN.t_rp[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG4_T_RRD=%u", QDYN.t_rrd[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG4_T_CCD=%u", QDYN.t_ccd[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG4_T_RCD=%u", QDYN.t_rcd[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG5_T_CKE=%u", QDYN.t_cke[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG5_T_CKESR=%u", QDYN.t_ckesr[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG5_T_CKSRE=%u", QDYN.t_cksre[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG5_T_CKSRX=%u", QDYN.t_cksrx[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG6_T_CKCSX=%u", QDYN.t_ckcsx[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG7_T_CSH=%u", QDYN.t_csh[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG7_T_MRW_L=%u", QDYN.t_mrw_l[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG8_T_XS_X32=%u", QDYN.t_xs_x32[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG8_T_XS_DLL_X32=%u", QDYN.t_xs_dll_x32[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG8_T_XS_ABORT_X32=%u", QDYN.t_xs_abort_x32[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG8_T_XS_FAST_X32=%u", QDYN.t_xs_fast_x32[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG9_WR2RD_S=%u", QDYN.wr2rd_s[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG9_T_RRD_S=%u", QDYN.t_rrd_s[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG9_T_CCD_S=%u", QDYN.t_ccd_s[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG9_DDR4_WR_PREAMBLE=%u", QDYN.ddr4_wr_preamble[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG9_DDR4_WR_PREAMBLE_AUX=%s", QDYN.ddr4_wr_preamble[7][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG10_T_GEAR_HOLD=%u", QDYN.t_gear_hold[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG10_T_GEAR_SETUP=%u", QDYN.t_gear_setup[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG10_T_CMD_GEAR=%u", QDYN.t_cmd_gear[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG10_T_SYNC_GEAR=%u", QDYN.t_sync_gear[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG11_T_CKMPE=%u", QDYN.t_ckmpe[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG11_T_MPX_S=%u", QDYN.t_mpx_s[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG11_T_MPX_LH=%u", QDYN.t_mpx_lh[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG11_POST_MPSM_GAP_X32=%u", QDYN.post_mpsm_gap_x32[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG12_T_MRD_PDA=%u", QDYN.t_mrd_pda[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG12_T_CMDCKE=%u", QDYN.t_cmdcke[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG12_T_WR_MPR=%u", QDYN.t_wr_mpr[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG13_T_PPD=%u", QDYN.t_ppd[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG13_T_CCD_W2=%u", QDYN.t_ccd_w2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG13_T_CCD_MW=%u", QDYN.t_ccd_mw[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG13_ODTLOFF=%u", QDYN.odtloff[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG14_T_XSR=%u", QDYN.t_xsr[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG14_T_OSCO=%u", QDYN.t_osco[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG15_T_STAB_X32=%u", QDYN.t_stab_x32[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG15_EN_HWFFC_T_STAB=%u", QDYN.en_hwffc_t_stab[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG15_EN_HWFFC_T_STAB_AUX=%s", QDYN.en_hwffc_t_stab[7][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG15_EN_DFI_LP_T_STAB=%u", QDYN.en_dfi_lp_t_stab[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG15_EN_DFI_LP_T_STAB_AUX=%s", QDYN.en_dfi_lp_t_stab[7][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG16_T_CCD_DLR=%u", QDYN.t_ccd_dlr[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG16_T_RRD_DLR=%u", QDYN.t_rrd_dlr[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG16_T_FAW_DLR=%u", QDYN.t_faw_dlr[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG16_T_RP_CA_PARITY=%u", QDYN.t_rp_ca_parity[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG17_T_VRCG_DISABLE=%u", QDYN.t_vrcg_disable[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG17_T_VRCG_ENABLE=%u", QDYN.t_vrcg_enable[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG18_T_MPSMX=%u", QDYN.t_mpsmx[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG18_T_PD=%u", QDYN.t_pd[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG20_T_CSL_SREXIT=%u", QDYN.t_csl_srexit[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG20_T_CSH_SREXIT=%u", QDYN.t_csh_srexit[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG20_T_CASRX=%u", QDYN.t_casrx[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG20_T_CPDED=%u", QDYN.t_cpded[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG21_T_MPC_HOLD=%u", QDYN.t_mpc_hold[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG21_T_MPC_SETUP=%u", QDYN.t_mpc_setup[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG21_T_MPC_CS=%u", QDYN.t_mpc_cs[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG21_T_CSL=%u", QDYN.t_csl[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG22_T_RD2WR_DPR=%u", QDYN.t_rd2wr_dpr[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG22_T_RD2WR_DLR=%u", QDYN.t_rd2wr_dlr[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG22_T_WR2RD_DPR=%u", QDYN.t_wr2rd_dpr[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG22_T_WR2RD_DLR=%u", QDYN.t_wr2rd_dlr[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG23_T_PDN=%u", DYN.t_pdn[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG23_T_XSR_DSM_X1024=%u", DYN.t_xsr_dsm_x1024[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG24_MAX_WR_SYNC=%u", QDYN.max_wr_sync[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG24_MAX_RD_SYNC=%u", QDYN.max_rd_sync[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG24_RD2WR_S=%u", QDYN.rd2wr_s[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG24_BANK_ORG=%u", QDYN.bank_org[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG25_RDA2PRE=%u", QDYN.rda2pre[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG25_WRA2PRE=%u", QDYN.wra2pre[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE=%u", QDYN.lpddr4_diff_bank_rwa2pre[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG26_T_CCD_R=%u", QDYN.t_ccd_r[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG26_T_CCD_W=%u", QDYN.t_ccd_w[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG26_T_CCD_R_S=%u", QDYN.t_ccd_r_s[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG26_T_CCD_W_S=%u", QDYN.t_ccd_w_s[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG27_T_MRR2MPC=%u", QDYN.t_mrr2mpc[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG27_T_ECSC=%u", QDYN.t_ecsc[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG28_T_SRX2SRX=%u", QDYN.t_srx2srx[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG28_T_CPDED2SRX=%u", QDYN.t_cpded2srx[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG28_T_CSSR=%u", QDYN.t_cssr[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG29_T_CKACT=%u", QDYN.t_ckact[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG29_T_CKOFF=%u", QDYN.t_ckoff[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG30_MRR2RD=%u", QDYN.mrr2rd[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG30_MRR2WR=%u", QDYN.mrr2wr[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG30_MRR2MRW=%u", QDYN.mrr2mrw[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG31_RFM_RAAIMT=%u", QDYN.rfm_raaimt[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG31_RFM_RAA_THR=%u", QDYN.rfm_raa_thr[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG31_RFM_RAA_REF_DECR=%u", QDYN.rfm_raa_ref_decr[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG32_WS_FS2WCK_SUS=%u", QDYN.ws_fs2wck_sus[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG32_T_WCKSUS=%u", QDYN.t_wcksus[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG32_WS_OFF2WS_FS=%u", QDYN.ws_off2ws_fs[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG33_T_CCD_R_M=%u", QDYN.t_ccd_r_m[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG33_T_CCD_W_M=%u", QDYN.t_ccd_w_m[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG33_T_WR2RD_M=%u", QDYN.t_wr2rd_m[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG34_T_CCD_MW_BLX2=%u", QDYN.t_ccd_mw_blx2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG34_RD2WR_BLX2=%u", QDYN.rd2wr_blx2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG34_WR2RD_BLX2=%u", QDYN.wr2rd_blx2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG34_T_CCD_BLX2=%u", QDYN.t_ccd_blx2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG35_RDA2PRE_BLX2=%u", QDYN.rda2pre_blx2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG35_WRA2PRE_BLX2=%u", QDYN.wra2pre_blx2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG35_RD2PRE_BLX2=%u", QDYN.rd2pre_blx2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG35_WR2PRE_BLX2=%u", QDYN.wr2pre_blx2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG36_RD2WR_S_BLX2=%u", QDYN.rd2wr_s_blx2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG36_WR2RD_S_BLX2=%u", QDYN.wr2rd_s_blx2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG36_T_CCD_S_BLX2=%u", QDYN.t_ccd_s_blx2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG37_MAX_WR_SYNC_BLX2=%u", QDYN.max_wr_sync_blx2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG37_MAX_RD_SYNC_BLX2=%u", QDYN.max_rd_sync_blx2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG37_WR2MR_BLX2=%u", QDYN.wr2mr_blx2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG37_RD2MR_BLX2=%u", QDYN.rd2mr_blx2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG38_WR2RD_DR_BLX2=%u", QDYN.wr2rd_dr_blx2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG38_RD2WR_DR_BLX2=%u", QDYN.rd2wr_dr_blx2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG38_DIFF_RANK_RD_GAP_BLX2=%u", QDYN.diff_rank_rd_gap_blx2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET1TMG38_DIFF_RANK_WR_GAP_BLX2=%u", QDYN.diff_rank_wr_gap_blx2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG0_T_RAS_MIN_2=%u", QDYN.t_ras_min_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG0_T_FAW_2=%u", QDYN.t_faw_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG0_WR2PRE_2=%u", QDYN.wr2pre_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG1_T_RC_2=%u", QDYN.t_rc_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG1_RD2PRE_2=%u", QDYN.rd2pre_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG2_WR2RD_2=%u", QDYN.wr2rd_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG2_RD2WR_2=%u", QDYN.rd2wr_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG3_T_MR_2=%u", QDYN.t_mr_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG4_T_RP_2=%u", QDYN.t_rp_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG4_T_RRD_2=%u", QDYN.t_rrd_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG4_T_RCD_2=%u", QDYN.t_rcd_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG8_T_XS_X32_2=%u", QDYN.t_xs_x32_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG8_T_XS_DLL_X32_2=%u", QDYN.t_xs_dll_x32_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG9_WR2RD_S_2=%u", QDYN.wr2rd_s_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG9_T_RRD_S_2=%u", QDYN.t_rrd_s_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG13_T_PPD_2=%u", QDYN.t_ppd_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG13_T_CCD_W2_2=%u", QDYN.t_ccd_w2_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG16_T_CCD_DLR_2=%u", QDYN.t_ccd_dlr_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG16_T_RRD_DLR_2=%u", QDYN.t_rrd_dlr_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG16_T_FAW_DLR_2=%u", QDYN.t_faw_dlr_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG16_T_RP_CA_PARITY_2=%u", QDYN.t_rp_ca_parity_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG22_T_RD2WR_DPR_2=%u", QDYN.t_rd2wr_dpr_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG22_T_RD2WR_DLR_2=%u", QDYN.t_rd2wr_dlr_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG22_T_WR2RD_DPR_2=%u", QDYN.t_wr2rd_dpr_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG22_T_WR2RD_DLR_2=%u", QDYN.t_wr2rd_dlr_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG26_T_CCD_R_2=%u", QDYN.t_ccd_r_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG26_T_CCD_W_2=%u", QDYN.t_ccd_w_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG26_T_CCD_R_S_2=%u", QDYN.t_ccd_r_s_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG26_T_CCD_W_S_2=%u", QDYN.t_ccd_w_s_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG27_T_MRR2MPC_2=%u", QDYN.t_mrr2mpc_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG31_RFM_RAAIMT_2=%u", QDYN.rfm_raaimt_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG31_RFM_RAA_THR_2=%u", QDYN.rfm_raa_thr_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG31_RFM_RAA_REF_DECR_2=%u", QDYN.rfm_raa_ref_decr_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG33_T_CCD_R_M_2=%u", QDYN.t_ccd_r_m_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG33_T_CCD_W_M_2=%u", QDYN.t_ccd_w_m_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DRAMSET2TMG33_T_WR2RD_M_2=%u", QDYN.t_wr2rd_m_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R0R1=%u", QDYN.t_rd2rd_gap_r0r1[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R1R0=%u", QDYN.t_rd2rd_gap_r1r0[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R0R1=%u", QDYN.t_wr2rd_gap_r0r1[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R1R0=%u", QDYN.t_wr2rd_gap_r1r0[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R0R1=%u", QDYN.t_rd2wr_gap_r0r1[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R1R0=%u", QDYN.t_rd2wr_gap_r1r0[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R0R1=%u", QDYN.t_wr2wr_gap_r0r1[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R1R0=%u", QDYN.t_wr2wr_gap_r1r0[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R0R2=%u", QDYN.t_rd2rd_gap_r0r2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R2R0=%u", QDYN.t_rd2rd_gap_r2r0[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R0R2=%u", QDYN.t_wr2rd_gap_r0r2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R2R0=%u", QDYN.t_wr2rd_gap_r2r0[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R0R2=%u", QDYN.t_rd2wr_gap_r0r2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R2R0=%u", QDYN.t_rd2wr_gap_r2r0[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R0R2=%u", QDYN.t_wr2wr_gap_r0r2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R2R0=%u", QDYN.t_wr2wr_gap_r2r0[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R0R3=%u", QDYN.t_rd2rd_gap_r0r3[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R3R0=%u", QDYN.t_rd2rd_gap_r3r0[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R0R3=%u", QDYN.t_wr2rd_gap_r0r3[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R3R0=%u", QDYN.t_wr2rd_gap_r3r0[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R0R3=%u", QDYN.t_rd2wr_gap_r0r3[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R3R0=%u", QDYN.t_rd2wr_gap_r3r0[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R0R3=%u", QDYN.t_wr2wr_gap_r0r3[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R3R0=%u", QDYN.t_wr2wr_gap_r3r0[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R1R2=%u", QDYN.t_rd2rd_gap_r1r2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R2R1=%u", QDYN.t_rd2rd_gap_r2r1[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R1R2=%u", QDYN.t_wr2rd_gap_r1r2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R2R1=%u", QDYN.t_wr2rd_gap_r2r1[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R1R2=%u", QDYN.t_rd2wr_gap_r1r2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R2R1=%u", QDYN.t_rd2wr_gap_r2r1[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R1R2=%u", QDYN.t_wr2wr_gap_r1r2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R2R1=%u", QDYN.t_wr2wr_gap_r2r1[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R1R3=%u", QDYN.t_rd2rd_gap_r1r3[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R3R1=%u", QDYN.t_rd2rd_gap_r3r1[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R1R3=%u", QDYN.t_wr2rd_gap_r1r3[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R3R1=%u", QDYN.t_wr2rd_gap_r3r1[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R1R3=%u", QDYN.t_rd2wr_gap_r1r3[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R3R1=%u", QDYN.t_rd2wr_gap_r3r1[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R1R3=%u", QDYN.t_wr2wr_gap_r1r3[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R3R1=%u", QDYN.t_wr2wr_gap_r3r1[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R2R3=%u", QDYN.t_rd2rd_gap_r2r3[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R3R2=%u", QDYN.t_rd2rd_gap_r3r2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R2R3=%u", QDYN.t_wr2rd_gap_r2r3[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R3R2=%u", QDYN.t_wr2rd_gap_r3r2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R2R3=%u", QDYN.t_rd2wr_gap_r2r3[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R3R2=%u", QDYN.t_rd2wr_gap_r3r2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R2R3=%u", QDYN.t_wr2wr_gap_r2r3[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R3R2=%u", QDYN.t_wr2wr_gap_r3r2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_MRAMTMG0_T_RAS_MIN_MRAM=%u", QDYN.t_ras_min_mram[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_MRAMTMG0_T_FAW_MRAM=%u", QDYN.t_faw_mram[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_MRAMTMG1_T_RC_MRAM=%u", QDYN.t_rc_mram[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_MRAMTMG2_T_RP_MRAM=%u", QDYN.t_rp_mram[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_MRAMTMG2_T_RRD_MRAM=%u", QDYN.t_rrd_mram[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_MRAMTMG2_T_RCD_MRAM=%u", QDYN.t_rcd_mram[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_MRAMTMG3_T_RRD_S_MRAM=%u", QDYN.t_rrd_s_mram[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_INITMR0_EMR=%u", QDYN.emr[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_INITMR0_MR=%u", QDYN.mr[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_INITMR1_EMR3=%u", QDYN.emr3[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_INITMR1_EMR2=%u", QDYN.emr2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_INITMR2_MR5=%u", QDYN.mr5[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_INITMR2_MR4=%u", QDYN.mr4[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_INITMR3_MR6=%u", QDYN.mr6[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_INITMR3_MR22=%u", QDYN.mr22[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DFITMG0_DFI_TPHY_WRLAT=%u", QDYN.dfi_tphy_wrlat[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DFITMG0_DFI_TPHY_WRDATA=%u", QDYN.dfi_tphy_wrdata[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DFITMG0_DFI_T_RDDATA_EN=%u", QDYN.dfi_t_rddata_en[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DFITMG0_DFI_T_CTRL_DELAY=%u", QDYN.dfi_t_ctrl_delay[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DFITMG1_DFI_T_DRAM_CLK_ENABLE=%u", QDYN.dfi_t_dram_clk_enable[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DFITMG1_DFI_T_DRAM_CLK_DISABLE=%u", QDYN.dfi_t_dram_clk_disable[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DFITMG1_DFI_T_WRDATA_DELAY=%u", QDYN.dfi_t_wrdata_delay[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DFITMG1_DFI_T_PARIN_LAT=%u", QDYN.dfi_t_parin_lat[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DFITMG1_DFI_T_CMD_LAT=%u", QDYN.dfi_t_cmd_lat[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DFITMG2_DFI_TPHY_WRCSLAT=%u", QDYN.dfi_tphy_wrcslat[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DFITMG2_DFI_TPHY_RDCSLAT=%u", QDYN.dfi_tphy_rdcslat[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DFITMG2_DFI_TWCK_DELAY=%u", QDYN.dfi_twck_delay[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DFITMG3_DFI_T_GEARDOWN_DELAY=%u", QDYN.dfi_t_geardown_delay[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DFITMG4_DFI_TWCK_DIS=%u", QDYN.dfi_twck_dis[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DFITMG4_DFI_TWCK_EN_FS=%u", QDYN.dfi_twck_en_fs[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DFITMG4_DFI_TWCK_EN_WR=%u", QDYN.dfi_twck_en_wr[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DFITMG4_DFI_TWCK_EN_RD=%u", QDYN.dfi_twck_en_rd[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DFITMG5_DFI_TWCK_TOGGLE_POST=%u", QDYN.dfi_twck_toggle_post[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DFITMG5_DFI_TWCK_TOGGLE_CS=%u", QDYN.dfi_twck_toggle_cs[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DFITMG5_DFI_TWCK_TOGGLE=%u", QDYN.dfi_twck_toggle[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DFITMG5_DFI_TWCK_FAST_TOGGLE=%u", QDYN.dfi_twck_fast_toggle[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD=%u", QDYN.dfi_twck_toggle_post_rd[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN=%u", QDYN.dfi_twck_toggle_post_rd_en[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN_AUX=%s", QDYN.dfi_twck_toggle_post_rd_en[7][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DFITMG7_DFI_T_2N_MODE_DELAY=%u", QDYN.dfi_t_2n_mode_delay[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DFITMG7_DFI_T_INIT_START=%u", QDYN.dfi_t_init_start[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DFITMG7_DFI_T_INIT_COMPLETE=%u", QDYN.dfi_t_init_complete[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024=%u", STATIC.dfi_t_ctrlupd_interval_max_x1024[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024=%u", STATIC.dfi_t_ctrlupd_interval_min_x1024[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8=%u", STATIC.dfi_t_ctrlupd_burst_interval_x8[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET1TMG0_T_REFI_X1_X32=%u", DYN.t_refi_x1_x32[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET1TMG0_REFRESH_TO_X1_X32=%u", DYN.refresh_to_x1_x32[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET1TMG0_REFRESH_MARGIN=%u", DYN.refresh_margin[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET1TMG0_REFRESH_TO_X1_SEL=%u", DYN.refresh_to_x1_sel[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET1TMG0_REFRESH_TO_X1_SEL_AUX=%s", DYN.refresh_to_x1_sel[7][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET1TMG0_T_REFI_X1_SEL=%u", DYN.t_refi_x1_sel[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET1TMG0_T_REFI_X1_SEL_AUX=%s", DYN.t_refi_x1_sel[7][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET1TMG1_T_RFC_MIN=%u", DYN.t_rfc_min[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET1TMG1_T_RFC_MIN_AB=%u", DYN.t_rfc_min_ab[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET1TMG2_T_RFC_MIN_DLR=%u", DYN.t_rfc_min_dlr[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET1TMG2_T_PBR2PBR=%u", DYN.t_pbr2pbr[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET1TMG2_T_PBR2ACT=%u", DYN.t_pbr2act[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET1TMG3_T_RFCSB=%u", DYN.t_rfcsb[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET1TMG3_T_REFSBRD=%u", DYN.t_refsbrd[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET1TMG3_REFRESH_TO_AB_X32=%u", DYN.refresh_to_ab_x32[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32=%u", DYN.refresh_timer0_start_value_x32[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32=%u", DYN.refresh_timer1_start_value_x32[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET1TMG5_REFRESH_TIMER2_START_VALUE_X32=%u", DYN.refresh_timer2_start_value_x32[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET1TMG5_REFRESH_TIMER3_START_VALUE_X32=%u", DYN.refresh_timer3_start_value_x32[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET1TMG6_REFRESH_TIMER_LR_OFFSET_X32=%u", STATIC.refresh_timer_lr_offset_x32[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET1TMG7_T_RFCSB_DLR=%u", DYN.t_rfcsb_dlr[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET1TMG7_T_REFSBRD_DLR=%u", DYN.t_refsbrd_dlr[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET1TMG8_T_RFC_MIN_HET=%u", DYN.t_rfc_min_het[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET1TMG9_REFAB_HI_SCH_GAP=%u", DYN.refab_hi_sch_gap[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET1TMG9_REFSB_HI_SCH_GAP=%u", DYN.refsb_hi_sch_gap[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET1TMG10_T_WIN_SIZE_1XTREFI=%u", QDYN.t_win_size_1xtrefi[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET1TMG11_T_PBR2PBR_MP=%u", DYN.t_pbr2pbr_mp[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET1TMG12_T_RFC_MIN_MP=%u", DYN.t_rfc_min_mp[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET1TMG12_T_RFC_MIN_AB_MP=%u", DYN.t_rfc_min_ab_mp[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_ECSSET1TMG0_T_ECS_INT_X1024=%u", QDYN.t_ecs_int_x1024[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_ECSSET1TMG0_T_REFI_ECS_OFFSET_X1_X32=%u", DYN.t_refi_ecs_offset_x1_x32[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFMSET1TMG0_T_RFMPB=%u", QDYN.t_rfmpb[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFMSET1TMG1_T_RFMPB_MP=%u", QDYN.t_rfmpb_mp[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET2TMG0_T_REFI_X1_X32_2=%u", DYN.t_refi_x1_x32_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET2TMG0_REFRESH_TO_X1_X32_2=%u", DYN.refresh_to_x1_x32_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET2TMG0_REFRESH_MARGIN_2=%u", DYN.refresh_margin_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET2TMG1_T_RFC_MIN_2=%u", DYN.t_rfc_min_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET2TMG2_T_RFC_MIN_DLR_2=%u", DYN.t_rfc_min_dlr_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET2TMG3_T_RFCSB_2=%u", DYN.t_rfcsb_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET2TMG3_T_REFSBRD_2=%u", DYN.t_refsbrd_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET2TMG6_REFRESH_TIMER_LR_OFFSET_X32_2=%u", STATIC.refresh_timer_lr_offset_x32_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET2TMG7_T_RFCSB_DLR_2=%u", DYN.t_rfcsb_dlr_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET2TMG7_T_REFSBRD_DLR_2=%u", DYN.t_refsbrd_dlr_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET2TMG9_REFAB_HI_SCH_GAP_2=%u", DYN.refab_hi_sch_gap_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET2TMG9_REFSB_HI_SCH_GAP_2=%u", DYN.refsb_hi_sch_gap_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RFSHSET2TMG10_T_WIN_SIZE_1XTREFI_2=%u", QDYN.t_win_size_1xtrefi_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_ECSSET2TMG0_T_ECS_INT_X1024_2=%u", QDYN.t_ecs_int_x1024_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_ECSSET2TMG0_T_REFI_ECS_OFFSET_X1_X32_2=%u", DYN.t_refi_ecs_offset_x1_x32_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_ZQSET1TMG0_T_ZQ_LONG_NOP=%u", STATIC.t_zq_long_nop[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_ZQSET1TMG0_T_ZQ_SHORT_NOP=%u", STATIC.t_zq_short_nop[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024=%u", STATIC.t_zq_short_interval_x1024[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_ZQSET1TMG1_T_ZQ_RESET_NOP=%u", STATIC.t_zq_reset_nop[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_ZQSET1TMG2_T_ZQ_STOP=%u", STATIC.t_zq_stop[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_ZQSET2TMG0_T_ZQ_LONG_NOP_2=%u", STATIC.t_zq_long_nop_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_ZQSET2TMG0_T_ZQ_SHORT_NOP_2=%u", STATIC.t_zq_short_nop_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RCDINIT1_CTRL_WORD_1=%u", QDYN.ctrl_word_1[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RCDINIT1_CTRL_WORD_2=%u", QDYN.ctrl_word_2[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RCDINIT2_CTRL_WORD_3=%u", QDYN.ctrl_word_3[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RCDINIT2_CTRL_WORD_4=%u", QDYN.ctrl_word_4[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RCDINIT3_CTRL_WORD_5=%u", QDYN.ctrl_word_5[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RCDINIT3_CTRL_WORD_6=%u", QDYN.ctrl_word_6[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RCDINIT4_CTRL_WORD_7=%u", QDYN.ctrl_word_7[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RCDINIT4_CTRL_WORD_8=%u", QDYN.ctrl_word_8[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_HWFFCEX_RANK1_RANK1_MR1_RTT_NOM=%u", QDYN.rank1_mr1_rtt_nom[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_HWFFCEX_RANK1_RANK1_MR2_RTT_WR=%u", QDYN.rank1_mr2_rtt_wr[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_HWFFCEX_RANK1_RANK1_MR5_RTT_PARK=%u", QDYN.rank1_mr5_rtt_park[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_VALUE=%u", QDYN.rank1_mr6_vref_value[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE=%u", QDYN.rank1_mr6_vref_range[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE_AUX=%s", QDYN.rank1_mr6_vref_range[7][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_HWFFCEX_RANK2_RANK2_MR1_RTT_NOM=%u", QDYN.rank2_mr1_rtt_nom[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_HWFFCEX_RANK2_RANK2_MR2_RTT_WR=%u", QDYN.rank2_mr2_rtt_wr[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_HWFFCEX_RANK2_RANK2_MR5_RTT_PARK=%u", QDYN.rank2_mr5_rtt_park[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_VALUE=%u", QDYN.rank2_mr6_vref_value[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE=%u", QDYN.rank2_mr6_vref_range[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE_AUX=%s", QDYN.rank2_mr6_vref_range[7][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_HWFFCEX_RANK3_RANK3_MR1_RTT_NOM=%u", QDYN.rank3_mr1_rtt_nom[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_HWFFCEX_RANK3_RANK3_MR2_RTT_WR=%u", QDYN.rank3_mr2_rtt_wr[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_HWFFCEX_RANK3_RANK3_MR5_RTT_PARK=%u", QDYN.rank3_mr5_rtt_park[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_VALUE=%u", QDYN.rank3_mr6_vref_value[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE=%u", QDYN.rank3_mr6_vref_range[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE_AUX=%s", QDYN.rank3_mr6_vref_range[7][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DQSOSCCTL0_DQSOSC_ENABLE=%u", DYN.dqsosc_enable[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DQSOSCCTL0_DQSOSC_ENABLE_AUX=%s", DYN.dqsosc_enable[7][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT=%u", DYN.dqsosc_interval_unit[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT_AUX=%s", DYN.dqsosc_interval_unit[7][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DQSOSCCTL0_DQSOSC_INTERVAL=%u", DYN.dqsosc_interval[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DERATEINT_MR4_READ_INTERVAL=%u", QDYN.mr4_read_interval[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DERATEVAL0_DERATED_T_RRD=%u", QDYN.derated_t_rrd[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DERATEVAL0_DERATED_T_RP=%u", QDYN.derated_t_rp[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DERATEVAL0_DERATED_T_RAS_MIN=%u", QDYN.derated_t_ras_min[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DERATEVAL0_DERATED_T_RCD=%u", QDYN.derated_t_rcd[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DERATEVAL1_DERATED_T_RC=%u", QDYN.derated_t_rc[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DERATEVAL1_DERATED_T_RCD_WRITE=%u", QDYN.derated_t_rcd_write[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_HWLPTMG0_HW_LP_IDLE_X32=%u", QDYN.hw_lp_idle_x32[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DVFSCTL0_DVFSQ_ENABLE=%u", STATIC.dvfsq_enable[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DVFSCTL0_DVFSQ_ENABLE_AUX=%s", STATIC.dvfsq_enable[7][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_SCHEDTMG0_PAGECLOSE_TIMER=%u", STATIC.pageclose_timer[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_SCHEDTMG0_RDWR_IDLE_GAP=%u", STATIC.rdwr_idle_gap[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_PERFHPR1_HPR_MAX_STARVE=%u", QDYN.hpr_max_starve[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_PERFHPR1_HPR_XACT_RUN_LENGTH=%u", QDYN.hpr_xact_run_length[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_PERFLPR1_LPR_MAX_STARVE=%u", QDYN.lpr_max_starve[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_PERFLPR1_LPR_XACT_RUN_LENGTH=%u", QDYN.lpr_xact_run_length[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_PERFWR1_W_MAX_STARVE=%u", QDYN.w_max_starve[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_PERFWR1_W_XACT_RUN_LENGTH=%u", QDYN.w_xact_run_length[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANKTMG0_DIFF_RANK_RD_GAP=%u", QDYN.diff_rank_rd_gap[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANKTMG0_DIFF_RANK_WR_GAP=%u", QDYN.diff_rank_wr_gap[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANKTMG1_WR2RD_DR=%u", QDYN.wr2rd_dr[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RANKTMG1_RD2WR_DR=%u", QDYN.rd2wr_dr[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_PWRTMG_POWERDOWN_TO_X32=%u", QDYN.powerdown_to_x32[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_PWRTMG_SELFREF_TO_X32=%u", QDYN.selfref_to_x32[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_ODTCFG_RD_ODT_DELAY=%u", QDYN.rd_odt_delay[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_ODTCFG_RD_ODT_HOLD=%u", QDYN.rd_odt_hold[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_ODTCFG_WR_ODT_DELAY=%u", QDYN.wr_odt_delay[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_ODTCFG_WR_ODT_HOLD=%u", QDYN.wr_odt_hold[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_CRCPARTMG0_T_WR_CRC_ALERT_PW_MAX=%u", DYN.t_wr_crc_alert_pw_max[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_CRCPARTMG0_T_WR_CRC_ALERT_PW_MIN=%u", DYN.t_wr_crc_alert_pw_min[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_CRCPARTMG1_T_CSALT=%u", QDYN.t_csalt[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RETRYTMG0_CAPAR_RETRY_WINDOW=%u", QDYN.capar_retry_window[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RETRYTMG0_T_WR_CRC_RETRY_WINDOW=%u", QDYN.t_wr_crc_retry_window[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RETRYTMG1_DFI_T_PHY_RDLAT=%u", QDYN.dfi_t_phy_rdlat[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RETRYTMG1_EXTRA_RD_RETRY_WINDOW=%u", QDYN.extra_rd_retry_window[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RETRYTMG1_RETRY_ADD_RD_LAT=%u", QDYN.retry_add_rd_lat[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RETRYTMG1_RETRY_ADD_RD_LAT_EN=%u", QDYN.retry_add_rd_lat_en[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_RETRYTMG1_RETRY_ADD_RD_LAT_EN_AUX=%s", QDYN.retry_add_rd_lat_en[7][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DDR4PPRTMG0_T_PGM_X1_X1024=%u", QDYN.t_pgm_x1_x1024[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DDR4PPRTMG0_T_PGM_X1_SEL=%u", QDYN.t_pgm_x1_sel[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DDR4PPRTMG0_T_PGM_X1_SEL_AUX=%s", QDYN.t_pgm_x1_sel[7][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DDR4PPRTMG1_T_PGMPST_X32=%u", QDYN.t_pgmpst_x32[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_DDR4PPRTMG1_T_PGM_EXIT=%u", QDYN.t_pgm_exit[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_LNKECCCTL0_WR_LINK_ECC_ENABLE=%u", QDYN.wr_link_ecc_enable[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_LNKECCCTL0_WR_LINK_ECC_ENABLE_AUX=%s", QDYN.wr_link_ecc_enable[7][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_LNKECCCTL0_RD_LINK_ECC_ENABLE=%u", QDYN.rd_link_ecc_enable[7][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ7_CH1_LNKECCCTL0_RD_LINK_ECC_ENABLE_AUX=%s", QDYN.rd_link_ecc_enable[7][1] ? "y" : "n");
#endif /* UMCTL2_FREQUENCY_NUM > 7 && DWC_DDRCTL_NUM_CHANNEL > 1 */
#if UMCTL2_FREQUENCY_NUM > 8
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG0_T_RAS_MIN=%u", QDYN.t_ras_min[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG0_T_RAS_MAX=%u", QDYN.t_ras_max[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG0_T_FAW=%u", QDYN.t_faw[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG0_WR2PRE=%u", QDYN.wr2pre[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG1_T_RC=%u", QDYN.t_rc[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG1_RD2PRE=%u", QDYN.rd2pre[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG1_T_XP=%u", QDYN.t_xp[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG1_T_RCD_WRITE=%u", QDYN.t_rcd_write[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG2_WR2RD=%u", QDYN.wr2rd[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG2_RD2WR=%u", QDYN.rd2wr[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG2_READ_LATENCY=%u", QDYN.read_latency[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG2_WRITE_LATENCY=%u", QDYN.write_latency[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG3_WR2MR=%u", QDYN.wr2mr[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG3_RD2MR=%u", QDYN.rd2mr[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG3_T_MR=%u", QDYN.t_mr[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG4_T_RP=%u", QDYN.t_rp[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG4_T_RRD=%u", QDYN.t_rrd[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG4_T_CCD=%u", QDYN.t_ccd[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG4_T_RCD=%u", QDYN.t_rcd[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG5_T_CKE=%u", QDYN.t_cke[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG5_T_CKESR=%u", QDYN.t_ckesr[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG5_T_CKSRE=%u", QDYN.t_cksre[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG5_T_CKSRX=%u", QDYN.t_cksrx[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG6_T_CKCSX=%u", QDYN.t_ckcsx[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG7_T_CSH=%u", QDYN.t_csh[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG7_T_MRW_L=%u", QDYN.t_mrw_l[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG8_T_XS_X32=%u", QDYN.t_xs_x32[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG8_T_XS_DLL_X32=%u", QDYN.t_xs_dll_x32[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG8_T_XS_ABORT_X32=%u", QDYN.t_xs_abort_x32[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG8_T_XS_FAST_X32=%u", QDYN.t_xs_fast_x32[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG9_WR2RD_S=%u", QDYN.wr2rd_s[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG9_T_RRD_S=%u", QDYN.t_rrd_s[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG9_T_CCD_S=%u", QDYN.t_ccd_s[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG9_DDR4_WR_PREAMBLE=%u", QDYN.ddr4_wr_preamble[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG9_DDR4_WR_PREAMBLE_AUX=%s", QDYN.ddr4_wr_preamble[8][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG10_T_GEAR_HOLD=%u", QDYN.t_gear_hold[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG10_T_GEAR_SETUP=%u", QDYN.t_gear_setup[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG10_T_CMD_GEAR=%u", QDYN.t_cmd_gear[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG10_T_SYNC_GEAR=%u", QDYN.t_sync_gear[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG11_T_CKMPE=%u", QDYN.t_ckmpe[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG11_T_MPX_S=%u", QDYN.t_mpx_s[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG11_T_MPX_LH=%u", QDYN.t_mpx_lh[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG11_POST_MPSM_GAP_X32=%u", QDYN.post_mpsm_gap_x32[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG12_T_MRD_PDA=%u", QDYN.t_mrd_pda[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG12_T_CMDCKE=%u", QDYN.t_cmdcke[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG12_T_WR_MPR=%u", QDYN.t_wr_mpr[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG13_T_PPD=%u", QDYN.t_ppd[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG13_T_CCD_W2=%u", QDYN.t_ccd_w2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG13_T_CCD_MW=%u", QDYN.t_ccd_mw[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG13_ODTLOFF=%u", QDYN.odtloff[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG14_T_XSR=%u", QDYN.t_xsr[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG14_T_OSCO=%u", QDYN.t_osco[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG15_T_STAB_X32=%u", QDYN.t_stab_x32[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG15_EN_HWFFC_T_STAB=%u", QDYN.en_hwffc_t_stab[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG15_EN_HWFFC_T_STAB_AUX=%s", QDYN.en_hwffc_t_stab[8][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG15_EN_DFI_LP_T_STAB=%u", QDYN.en_dfi_lp_t_stab[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG15_EN_DFI_LP_T_STAB_AUX=%s", QDYN.en_dfi_lp_t_stab[8][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG16_T_CCD_DLR=%u", QDYN.t_ccd_dlr[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG16_T_RRD_DLR=%u", QDYN.t_rrd_dlr[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG16_T_FAW_DLR=%u", QDYN.t_faw_dlr[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG16_T_RP_CA_PARITY=%u", QDYN.t_rp_ca_parity[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG17_T_VRCG_DISABLE=%u", QDYN.t_vrcg_disable[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG17_T_VRCG_ENABLE=%u", QDYN.t_vrcg_enable[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG18_T_MPSMX=%u", QDYN.t_mpsmx[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG18_T_PD=%u", QDYN.t_pd[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG20_T_CSL_SREXIT=%u", QDYN.t_csl_srexit[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG20_T_CSH_SREXIT=%u", QDYN.t_csh_srexit[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG20_T_CASRX=%u", QDYN.t_casrx[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG20_T_CPDED=%u", QDYN.t_cpded[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG21_T_MPC_HOLD=%u", QDYN.t_mpc_hold[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG21_T_MPC_SETUP=%u", QDYN.t_mpc_setup[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG21_T_MPC_CS=%u", QDYN.t_mpc_cs[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG21_T_CSL=%u", QDYN.t_csl[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG22_T_RD2WR_DPR=%u", QDYN.t_rd2wr_dpr[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG22_T_RD2WR_DLR=%u", QDYN.t_rd2wr_dlr[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG22_T_WR2RD_DPR=%u", QDYN.t_wr2rd_dpr[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG22_T_WR2RD_DLR=%u", QDYN.t_wr2rd_dlr[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG23_T_PDN=%u", DYN.t_pdn[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG23_T_XSR_DSM_X1024=%u", DYN.t_xsr_dsm_x1024[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG24_MAX_WR_SYNC=%u", QDYN.max_wr_sync[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG24_MAX_RD_SYNC=%u", QDYN.max_rd_sync[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG24_RD2WR_S=%u", QDYN.rd2wr_s[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG24_BANK_ORG=%u", QDYN.bank_org[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG25_RDA2PRE=%u", QDYN.rda2pre[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG25_WRA2PRE=%u", QDYN.wra2pre[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE=%u", QDYN.lpddr4_diff_bank_rwa2pre[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG26_T_CCD_R=%u", QDYN.t_ccd_r[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG26_T_CCD_W=%u", QDYN.t_ccd_w[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG26_T_CCD_R_S=%u", QDYN.t_ccd_r_s[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG26_T_CCD_W_S=%u", QDYN.t_ccd_w_s[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG27_T_MRR2MPC=%u", QDYN.t_mrr2mpc[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG27_T_ECSC=%u", QDYN.t_ecsc[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG28_T_SRX2SRX=%u", QDYN.t_srx2srx[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG28_T_CPDED2SRX=%u", QDYN.t_cpded2srx[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG28_T_CSSR=%u", QDYN.t_cssr[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG29_T_CKACT=%u", QDYN.t_ckact[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG29_T_CKOFF=%u", QDYN.t_ckoff[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG30_MRR2RD=%u", QDYN.mrr2rd[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG30_MRR2WR=%u", QDYN.mrr2wr[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG30_MRR2MRW=%u", QDYN.mrr2mrw[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG31_RFM_RAAIMT=%u", QDYN.rfm_raaimt[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG31_RFM_RAA_THR=%u", QDYN.rfm_raa_thr[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG31_RFM_RAA_REF_DECR=%u", QDYN.rfm_raa_ref_decr[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG32_WS_FS2WCK_SUS=%u", QDYN.ws_fs2wck_sus[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG32_T_WCKSUS=%u", QDYN.t_wcksus[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG32_WS_OFF2WS_FS=%u", QDYN.ws_off2ws_fs[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG33_T_CCD_R_M=%u", QDYN.t_ccd_r_m[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG33_T_CCD_W_M=%u", QDYN.t_ccd_w_m[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG33_T_WR2RD_M=%u", QDYN.t_wr2rd_m[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG34_T_CCD_MW_BLX2=%u", QDYN.t_ccd_mw_blx2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG34_RD2WR_BLX2=%u", QDYN.rd2wr_blx2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG34_WR2RD_BLX2=%u", QDYN.wr2rd_blx2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG34_T_CCD_BLX2=%u", QDYN.t_ccd_blx2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG35_RDA2PRE_BLX2=%u", QDYN.rda2pre_blx2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG35_WRA2PRE_BLX2=%u", QDYN.wra2pre_blx2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG35_RD2PRE_BLX2=%u", QDYN.rd2pre_blx2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG35_WR2PRE_BLX2=%u", QDYN.wr2pre_blx2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG36_RD2WR_S_BLX2=%u", QDYN.rd2wr_s_blx2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG36_WR2RD_S_BLX2=%u", QDYN.wr2rd_s_blx2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG36_T_CCD_S_BLX2=%u", QDYN.t_ccd_s_blx2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG37_MAX_WR_SYNC_BLX2=%u", QDYN.max_wr_sync_blx2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG37_MAX_RD_SYNC_BLX2=%u", QDYN.max_rd_sync_blx2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG37_WR2MR_BLX2=%u", QDYN.wr2mr_blx2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG37_RD2MR_BLX2=%u", QDYN.rd2mr_blx2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG38_WR2RD_DR_BLX2=%u", QDYN.wr2rd_dr_blx2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG38_RD2WR_DR_BLX2=%u", QDYN.rd2wr_dr_blx2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG38_DIFF_RANK_RD_GAP_BLX2=%u", QDYN.diff_rank_rd_gap_blx2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET1TMG38_DIFF_RANK_WR_GAP_BLX2=%u", QDYN.diff_rank_wr_gap_blx2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG0_T_RAS_MIN_2=%u", QDYN.t_ras_min_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG0_T_FAW_2=%u", QDYN.t_faw_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG0_WR2PRE_2=%u", QDYN.wr2pre_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG1_T_RC_2=%u", QDYN.t_rc_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG1_RD2PRE_2=%u", QDYN.rd2pre_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG2_WR2RD_2=%u", QDYN.wr2rd_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG2_RD2WR_2=%u", QDYN.rd2wr_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG3_T_MR_2=%u", QDYN.t_mr_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG4_T_RP_2=%u", QDYN.t_rp_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG4_T_RRD_2=%u", QDYN.t_rrd_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG4_T_RCD_2=%u", QDYN.t_rcd_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG8_T_XS_X32_2=%u", QDYN.t_xs_x32_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG8_T_XS_DLL_X32_2=%u", QDYN.t_xs_dll_x32_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG9_WR2RD_S_2=%u", QDYN.wr2rd_s_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG9_T_RRD_S_2=%u", QDYN.t_rrd_s_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG13_T_PPD_2=%u", QDYN.t_ppd_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG13_T_CCD_W2_2=%u", QDYN.t_ccd_w2_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG16_T_CCD_DLR_2=%u", QDYN.t_ccd_dlr_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG16_T_RRD_DLR_2=%u", QDYN.t_rrd_dlr_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG16_T_FAW_DLR_2=%u", QDYN.t_faw_dlr_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG16_T_RP_CA_PARITY_2=%u", QDYN.t_rp_ca_parity_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG22_T_RD2WR_DPR_2=%u", QDYN.t_rd2wr_dpr_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG22_T_RD2WR_DLR_2=%u", QDYN.t_rd2wr_dlr_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG22_T_WR2RD_DPR_2=%u", QDYN.t_wr2rd_dpr_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG22_T_WR2RD_DLR_2=%u", QDYN.t_wr2rd_dlr_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG26_T_CCD_R_2=%u", QDYN.t_ccd_r_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG26_T_CCD_W_2=%u", QDYN.t_ccd_w_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG26_T_CCD_R_S_2=%u", QDYN.t_ccd_r_s_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG26_T_CCD_W_S_2=%u", QDYN.t_ccd_w_s_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG27_T_MRR2MPC_2=%u", QDYN.t_mrr2mpc_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG31_RFM_RAAIMT_2=%u", QDYN.rfm_raaimt_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG31_RFM_RAA_THR_2=%u", QDYN.rfm_raa_thr_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG31_RFM_RAA_REF_DECR_2=%u", QDYN.rfm_raa_ref_decr_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG33_T_CCD_R_M_2=%u", QDYN.t_ccd_r_m_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG33_T_CCD_W_M_2=%u", QDYN.t_ccd_w_m_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DRAMSET2TMG33_T_WR2RD_M_2=%u", QDYN.t_wr2rd_m_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R0R1=%u", QDYN.t_rd2rd_gap_r0r1[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R1R0=%u", QDYN.t_rd2rd_gap_r1r0[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R0R1=%u", QDYN.t_wr2rd_gap_r0r1[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R1R0=%u", QDYN.t_wr2rd_gap_r1r0[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R0R1=%u", QDYN.t_rd2wr_gap_r0r1[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R1R0=%u", QDYN.t_rd2wr_gap_r1r0[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R0R1=%u", QDYN.t_wr2wr_gap_r0r1[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R1R0=%u", QDYN.t_wr2wr_gap_r1r0[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R0R2=%u", QDYN.t_rd2rd_gap_r0r2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R2R0=%u", QDYN.t_rd2rd_gap_r2r0[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R0R2=%u", QDYN.t_wr2rd_gap_r0r2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R2R0=%u", QDYN.t_wr2rd_gap_r2r0[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R0R2=%u", QDYN.t_rd2wr_gap_r0r2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R2R0=%u", QDYN.t_rd2wr_gap_r2r0[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R0R2=%u", QDYN.t_wr2wr_gap_r0r2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R2R0=%u", QDYN.t_wr2wr_gap_r2r0[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R0R3=%u", QDYN.t_rd2rd_gap_r0r3[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R3R0=%u", QDYN.t_rd2rd_gap_r3r0[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R0R3=%u", QDYN.t_wr2rd_gap_r0r3[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R3R0=%u", QDYN.t_wr2rd_gap_r3r0[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R0R3=%u", QDYN.t_rd2wr_gap_r0r3[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R3R0=%u", QDYN.t_rd2wr_gap_r3r0[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R0R3=%u", QDYN.t_wr2wr_gap_r0r3[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R3R0=%u", QDYN.t_wr2wr_gap_r3r0[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R1R2=%u", QDYN.t_rd2rd_gap_r1r2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R2R1=%u", QDYN.t_rd2rd_gap_r2r1[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R1R2=%u", QDYN.t_wr2rd_gap_r1r2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R2R1=%u", QDYN.t_wr2rd_gap_r2r1[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R1R2=%u", QDYN.t_rd2wr_gap_r1r2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R2R1=%u", QDYN.t_rd2wr_gap_r2r1[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R1R2=%u", QDYN.t_wr2wr_gap_r1r2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R2R1=%u", QDYN.t_wr2wr_gap_r2r1[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R1R3=%u", QDYN.t_rd2rd_gap_r1r3[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R3R1=%u", QDYN.t_rd2rd_gap_r3r1[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R1R3=%u", QDYN.t_wr2rd_gap_r1r3[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R3R1=%u", QDYN.t_wr2rd_gap_r3r1[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R1R3=%u", QDYN.t_rd2wr_gap_r1r3[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R3R1=%u", QDYN.t_rd2wr_gap_r3r1[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R1R3=%u", QDYN.t_wr2wr_gap_r1r3[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R3R1=%u", QDYN.t_wr2wr_gap_r3r1[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R2R3=%u", QDYN.t_rd2rd_gap_r2r3[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R3R2=%u", QDYN.t_rd2rd_gap_r3r2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R2R3=%u", QDYN.t_wr2rd_gap_r2r3[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R3R2=%u", QDYN.t_wr2rd_gap_r3r2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R2R3=%u", QDYN.t_rd2wr_gap_r2r3[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R3R2=%u", QDYN.t_rd2wr_gap_r3r2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R2R3=%u", QDYN.t_wr2wr_gap_r2r3[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R3R2=%u", QDYN.t_wr2wr_gap_r3r2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_MRAMTMG0_T_RAS_MIN_MRAM=%u", QDYN.t_ras_min_mram[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_MRAMTMG0_T_FAW_MRAM=%u", QDYN.t_faw_mram[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_MRAMTMG1_T_RC_MRAM=%u", QDYN.t_rc_mram[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_MRAMTMG2_T_RP_MRAM=%u", QDYN.t_rp_mram[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_MRAMTMG2_T_RRD_MRAM=%u", QDYN.t_rrd_mram[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_MRAMTMG2_T_RCD_MRAM=%u", QDYN.t_rcd_mram[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_MRAMTMG3_T_RRD_S_MRAM=%u", QDYN.t_rrd_s_mram[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_INITMR0_EMR=%u", QDYN.emr[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_INITMR0_MR=%u", QDYN.mr[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_INITMR1_EMR3=%u", QDYN.emr3[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_INITMR1_EMR2=%u", QDYN.emr2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_INITMR2_MR5=%u", QDYN.mr5[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_INITMR2_MR4=%u", QDYN.mr4[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_INITMR3_MR6=%u", QDYN.mr6[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_INITMR3_MR22=%u", QDYN.mr22[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFITMG0_DFI_TPHY_WRLAT=%u", QDYN.dfi_tphy_wrlat[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFITMG0_DFI_TPHY_WRDATA=%u", QDYN.dfi_tphy_wrdata[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFITMG0_DFI_T_RDDATA_EN=%u", QDYN.dfi_t_rddata_en[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFITMG0_DFI_T_CTRL_DELAY=%u", QDYN.dfi_t_ctrl_delay[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFITMG1_DFI_T_DRAM_CLK_ENABLE=%u", QDYN.dfi_t_dram_clk_enable[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFITMG1_DFI_T_DRAM_CLK_DISABLE=%u", QDYN.dfi_t_dram_clk_disable[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFITMG1_DFI_T_WRDATA_DELAY=%u", QDYN.dfi_t_wrdata_delay[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFITMG1_DFI_T_PARIN_LAT=%u", QDYN.dfi_t_parin_lat[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFITMG1_DFI_T_CMD_LAT=%u", QDYN.dfi_t_cmd_lat[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFITMG2_DFI_TPHY_WRCSLAT=%u", QDYN.dfi_tphy_wrcslat[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFITMG2_DFI_TPHY_RDCSLAT=%u", QDYN.dfi_tphy_rdcslat[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFITMG2_DFI_TWCK_DELAY=%u", QDYN.dfi_twck_delay[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFITMG3_DFI_T_GEARDOWN_DELAY=%u", QDYN.dfi_t_geardown_delay[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFITMG4_DFI_TWCK_DIS=%u", QDYN.dfi_twck_dis[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFITMG4_DFI_TWCK_EN_FS=%u", QDYN.dfi_twck_en_fs[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFITMG4_DFI_TWCK_EN_WR=%u", QDYN.dfi_twck_en_wr[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFITMG4_DFI_TWCK_EN_RD=%u", QDYN.dfi_twck_en_rd[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFITMG5_DFI_TWCK_TOGGLE_POST=%u", QDYN.dfi_twck_toggle_post[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFITMG5_DFI_TWCK_TOGGLE_CS=%u", QDYN.dfi_twck_toggle_cs[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFITMG5_DFI_TWCK_TOGGLE=%u", QDYN.dfi_twck_toggle[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFITMG5_DFI_TWCK_FAST_TOGGLE=%u", QDYN.dfi_twck_fast_toggle[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD=%u", QDYN.dfi_twck_toggle_post_rd[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN=%u", QDYN.dfi_twck_toggle_post_rd_en[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN_AUX=%s", QDYN.dfi_twck_toggle_post_rd_en[8][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFITMG7_DFI_T_2N_MODE_DELAY=%u", QDYN.dfi_t_2n_mode_delay[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFITMG7_DFI_T_INIT_START=%u", QDYN.dfi_t_init_start[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFITMG7_DFI_T_INIT_COMPLETE=%u", QDYN.dfi_t_init_complete[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024=%u", STATIC.dfi_t_ctrlupd_interval_max_x1024[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024=%u", STATIC.dfi_t_ctrlupd_interval_min_x1024[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1=%u", DYN.dfi_t_ctrlupd_interval_type1[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC=%u", STATIC.ctrlupd_after_dqsosc[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC_AUX=%s", STATIC.ctrlupd_after_dqsosc[8] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFIUPDTMG2_PPT2_OVERRIDE=%u", STATIC.ppt2_override[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFIUPDTMG2_PPT2_OVERRIDE_AUX=%s", STATIC.ppt2_override[8] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFIUPDTMG2_PPT2_EN=%u", DYN.ppt2_en[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFIUPDTMG2_PPT2_EN_AUX=%s", DYN.ppt2_en[8] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT=%u", DYN.dfi_t_ctrlupd_interval_type1_unit[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8=%u", STATIC.dfi_t_ctrlupd_burst_interval_x8[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET1TMG0_T_REFI_X1_X32=%u", DYN.t_refi_x1_x32[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET1TMG0_REFRESH_TO_X1_X32=%u", DYN.refresh_to_x1_x32[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET1TMG0_REFRESH_MARGIN=%u", DYN.refresh_margin[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL=%u", DYN.refresh_to_x1_sel[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL_AUX=%s", DYN.refresh_to_x1_sel[8][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET1TMG0_T_REFI_X1_SEL=%u", DYN.t_refi_x1_sel[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET1TMG0_T_REFI_X1_SEL_AUX=%s", DYN.t_refi_x1_sel[8][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET1TMG1_T_RFC_MIN=%u", DYN.t_rfc_min[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET1TMG1_T_RFC_MIN_AB=%u", DYN.t_rfc_min_ab[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET1TMG2_T_RFC_MIN_DLR=%u", DYN.t_rfc_min_dlr[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET1TMG2_T_PBR2PBR=%u", DYN.t_pbr2pbr[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET1TMG2_T_PBR2ACT=%u", DYN.t_pbr2act[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET1TMG3_T_RFCSB=%u", DYN.t_rfcsb[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET1TMG3_T_REFSBRD=%u", DYN.t_refsbrd[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET1TMG3_REFRESH_TO_AB_X32=%u", DYN.refresh_to_ab_x32[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32=%u", DYN.refresh_timer0_start_value_x32[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32=%u", DYN.refresh_timer1_start_value_x32[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET1TMG5_REFRESH_TIMER2_START_VALUE_X32=%u", DYN.refresh_timer2_start_value_x32[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET1TMG5_REFRESH_TIMER3_START_VALUE_X32=%u", DYN.refresh_timer3_start_value_x32[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET1TMG6_REFRESH_TIMER_LR_OFFSET_X32=%u", STATIC.refresh_timer_lr_offset_x32[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET1TMG7_T_RFCSB_DLR=%u", DYN.t_rfcsb_dlr[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET1TMG7_T_REFSBRD_DLR=%u", DYN.t_refsbrd_dlr[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET1TMG8_T_RFC_MIN_HET=%u", DYN.t_rfc_min_het[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET1TMG9_REFAB_HI_SCH_GAP=%u", DYN.refab_hi_sch_gap[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET1TMG9_REFSB_HI_SCH_GAP=%u", DYN.refsb_hi_sch_gap[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET1TMG10_T_WIN_SIZE_1XTREFI=%u", QDYN.t_win_size_1xtrefi[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET1TMG11_T_PBR2PBR_MP=%u", DYN.t_pbr2pbr_mp[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET1TMG12_T_RFC_MIN_MP=%u", DYN.t_rfc_min_mp[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET1TMG12_T_RFC_MIN_AB_MP=%u", DYN.t_rfc_min_ab_mp[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_ECSSET1TMG0_T_ECS_INT_X1024=%u", QDYN.t_ecs_int_x1024[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_ECSSET1TMG0_T_REFI_ECS_OFFSET_X1_X32=%u", DYN.t_refi_ecs_offset_x1_x32[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFMSET1TMG0_T_RFMPB=%u", QDYN.t_rfmpb[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFMSET1TMG1_T_RFMPB_MP=%u", QDYN.t_rfmpb_mp[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET2TMG0_T_REFI_X1_X32_2=%u", DYN.t_refi_x1_x32_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET2TMG0_REFRESH_TO_X1_X32_2=%u", DYN.refresh_to_x1_x32_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET2TMG0_REFRESH_MARGIN_2=%u", DYN.refresh_margin_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET2TMG1_T_RFC_MIN_2=%u", DYN.t_rfc_min_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET2TMG2_T_RFC_MIN_DLR_2=%u", DYN.t_rfc_min_dlr_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET2TMG3_T_RFCSB_2=%u", DYN.t_rfcsb_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET2TMG3_T_REFSBRD_2=%u", DYN.t_refsbrd_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET2TMG6_REFRESH_TIMER_LR_OFFSET_X32_2=%u", STATIC.refresh_timer_lr_offset_x32_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET2TMG7_T_RFCSB_DLR_2=%u", DYN.t_rfcsb_dlr_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET2TMG7_T_REFSBRD_DLR_2=%u", DYN.t_refsbrd_dlr_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET2TMG9_REFAB_HI_SCH_GAP_2=%u", DYN.refab_hi_sch_gap_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET2TMG9_REFSB_HI_SCH_GAP_2=%u", DYN.refsb_hi_sch_gap_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RFSHSET2TMG10_T_WIN_SIZE_1XTREFI_2=%u", QDYN.t_win_size_1xtrefi_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_ECSSET2TMG0_T_ECS_INT_X1024_2=%u", QDYN.t_ecs_int_x1024_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_ECSSET2TMG0_T_REFI_ECS_OFFSET_X1_X32_2=%u", DYN.t_refi_ecs_offset_x1_x32_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_ZQSET1TMG0_T_ZQ_LONG_NOP=%u", STATIC.t_zq_long_nop[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_ZQSET1TMG0_T_ZQ_SHORT_NOP=%u", STATIC.t_zq_short_nop[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024=%u", STATIC.t_zq_short_interval_x1024[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_ZQSET1TMG1_T_ZQ_RESET_NOP=%u", STATIC.t_zq_reset_nop[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_ZQSET1TMG2_T_ZQ_STOP=%u", STATIC.t_zq_stop[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_ZQSET2TMG0_T_ZQ_LONG_NOP_2=%u", STATIC.t_zq_long_nop_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_ZQSET2TMG0_T_ZQ_SHORT_NOP_2=%u", STATIC.t_zq_short_nop_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RCDINIT1_CTRL_WORD_1=%u", QDYN.ctrl_word_1[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RCDINIT1_CTRL_WORD_2=%u", QDYN.ctrl_word_2[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RCDINIT2_CTRL_WORD_3=%u", QDYN.ctrl_word_3[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RCDINIT2_CTRL_WORD_4=%u", QDYN.ctrl_word_4[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RCDINIT3_CTRL_WORD_5=%u", QDYN.ctrl_word_5[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RCDINIT3_CTRL_WORD_6=%u", QDYN.ctrl_word_6[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RCDINIT4_CTRL_WORD_7=%u", QDYN.ctrl_word_7[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RCDINIT4_CTRL_WORD_8=%u", QDYN.ctrl_word_8[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_HWFFCEX_RANK1_RANK1_MR1_RTT_NOM=%u", QDYN.rank1_mr1_rtt_nom[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_HWFFCEX_RANK1_RANK1_MR2_RTT_WR=%u", QDYN.rank1_mr2_rtt_wr[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_HWFFCEX_RANK1_RANK1_MR5_RTT_PARK=%u", QDYN.rank1_mr5_rtt_park[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_VALUE=%u", QDYN.rank1_mr6_vref_value[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE=%u", QDYN.rank1_mr6_vref_range[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE_AUX=%s", QDYN.rank1_mr6_vref_range[8][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_HWFFCEX_RANK2_RANK2_MR1_RTT_NOM=%u", QDYN.rank2_mr1_rtt_nom[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_HWFFCEX_RANK2_RANK2_MR2_RTT_WR=%u", QDYN.rank2_mr2_rtt_wr[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_HWFFCEX_RANK2_RANK2_MR5_RTT_PARK=%u", QDYN.rank2_mr5_rtt_park[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_VALUE=%u", QDYN.rank2_mr6_vref_value[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE=%u", QDYN.rank2_mr6_vref_range[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE_AUX=%s", QDYN.rank2_mr6_vref_range[8][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_HWFFCEX_RANK3_RANK3_MR1_RTT_NOM=%u", QDYN.rank3_mr1_rtt_nom[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_HWFFCEX_RANK3_RANK3_MR2_RTT_WR=%u", QDYN.rank3_mr2_rtt_wr[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_HWFFCEX_RANK3_RANK3_MR5_RTT_PARK=%u", QDYN.rank3_mr5_rtt_park[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_VALUE=%u", QDYN.rank3_mr6_vref_value[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE=%u", QDYN.rank3_mr6_vref_range[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE_AUX=%s", QDYN.rank3_mr6_vref_range[8][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DQSOSCCTL0_DQSOSC_ENABLE=%u", DYN.dqsosc_enable[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DQSOSCCTL0_DQSOSC_ENABLE_AUX=%s", DYN.dqsosc_enable[8][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT=%u", DYN.dqsosc_interval_unit[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT_AUX=%s", DYN.dqsosc_interval_unit[8][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DQSOSCCTL0_DQSOSC_INTERVAL=%u", DYN.dqsosc_interval[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DERATEINT_MR4_READ_INTERVAL=%u", QDYN.mr4_read_interval[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DERATEVAL0_DERATED_T_RRD=%u", QDYN.derated_t_rrd[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DERATEVAL0_DERATED_T_RP=%u", QDYN.derated_t_rp[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DERATEVAL0_DERATED_T_RAS_MIN=%u", QDYN.derated_t_ras_min[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DERATEVAL0_DERATED_T_RCD=%u", QDYN.derated_t_rcd[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DERATEVAL1_DERATED_T_RC=%u", QDYN.derated_t_rc[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DERATEVAL1_DERATED_T_RCD_WRITE=%u", QDYN.derated_t_rcd_write[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_HWLPTMG0_HW_LP_IDLE_X32=%u", QDYN.hw_lp_idle_x32[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DVFSCTL0_DVFSQ_ENABLE=%u", STATIC.dvfsq_enable[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DVFSCTL0_DVFSQ_ENABLE_AUX=%s", STATIC.dvfsq_enable[8][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_SCHEDTMG0_PAGECLOSE_TIMER=%u", STATIC.pageclose_timer[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_SCHEDTMG0_RDWR_IDLE_GAP=%u", STATIC.rdwr_idle_gap[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_PERFHPR1_HPR_MAX_STARVE=%u", QDYN.hpr_max_starve[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_PERFHPR1_HPR_XACT_RUN_LENGTH=%u", QDYN.hpr_xact_run_length[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_PERFLPR1_LPR_MAX_STARVE=%u", QDYN.lpr_max_starve[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_PERFLPR1_LPR_XACT_RUN_LENGTH=%u", QDYN.lpr_xact_run_length[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_PERFWR1_W_MAX_STARVE=%u", QDYN.w_max_starve[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_PERFWR1_W_XACT_RUN_LENGTH=%u", QDYN.w_xact_run_length[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_TMGCFG_FREQUENCY_RATIO=%u", QDYN.frequency_ratio[8]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_TMGCFG_FREQUENCY_RATIO_AUX=%s", QDYN.frequency_ratio[8] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANKTMG0_DIFF_RANK_RD_GAP=%u", QDYN.diff_rank_rd_gap[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANKTMG0_DIFF_RANK_WR_GAP=%u", QDYN.diff_rank_wr_gap[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANKTMG1_WR2RD_DR=%u", QDYN.wr2rd_dr[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RANKTMG1_RD2WR_DR=%u", QDYN.rd2wr_dr[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_PWRTMG_POWERDOWN_TO_X32=%u", QDYN.powerdown_to_x32[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_PWRTMG_SELFREF_TO_X32=%u", QDYN.selfref_to_x32[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_ODTCFG_RD_ODT_DELAY=%u", QDYN.rd_odt_delay[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_ODTCFG_RD_ODT_HOLD=%u", QDYN.rd_odt_hold[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_ODTCFG_WR_ODT_DELAY=%u", QDYN.wr_odt_delay[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_ODTCFG_WR_ODT_HOLD=%u", QDYN.wr_odt_hold[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_CRCPARTMG0_T_WR_CRC_ALERT_PW_MAX=%u", DYN.t_wr_crc_alert_pw_max[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_CRCPARTMG0_T_WR_CRC_ALERT_PW_MIN=%u", DYN.t_wr_crc_alert_pw_min[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_CRCPARTMG1_T_CSALT=%u", QDYN.t_csalt[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RETRYTMG0_CAPAR_RETRY_WINDOW=%u", QDYN.capar_retry_window[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RETRYTMG0_T_WR_CRC_RETRY_WINDOW=%u", QDYN.t_wr_crc_retry_window[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RETRYTMG1_DFI_T_PHY_RDLAT=%u", QDYN.dfi_t_phy_rdlat[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RETRYTMG1_EXTRA_RD_RETRY_WINDOW=%u", QDYN.extra_rd_retry_window[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RETRYTMG1_RETRY_ADD_RD_LAT=%u", QDYN.retry_add_rd_lat[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RETRYTMG1_RETRY_ADD_RD_LAT_EN=%u", QDYN.retry_add_rd_lat_en[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_RETRYTMG1_RETRY_ADD_RD_LAT_EN_AUX=%s", QDYN.retry_add_rd_lat_en[8][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DDR4PPRTMG0_T_PGM_X1_X1024=%u", QDYN.t_pgm_x1_x1024[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DDR4PPRTMG0_T_PGM_X1_SEL=%u", QDYN.t_pgm_x1_sel[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DDR4PPRTMG0_T_PGM_X1_SEL_AUX=%s", QDYN.t_pgm_x1_sel[8][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DDR4PPRTMG1_T_PGMPST_X32=%u", QDYN.t_pgmpst_x32[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_DDR4PPRTMG1_T_PGM_EXIT=%u", QDYN.t_pgm_exit[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE=%u", QDYN.wr_link_ecc_enable[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE_AUX=%s", QDYN.wr_link_ecc_enable[8][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE=%u", QDYN.rd_link_ecc_enable[8][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE_AUX=%s", QDYN.rd_link_ecc_enable[8][0] ? "y" : "n");
#endif /* UMCTL2_FREQUENCY_NUM > 8 */
#if UMCTL2_FREQUENCY_NUM > 8 && DWC_DDRCTL_NUM_CHANNEL > 1
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG0_T_RAS_MIN=%u", QDYN.t_ras_min[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG0_T_RAS_MAX=%u", QDYN.t_ras_max[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG0_T_FAW=%u", QDYN.t_faw[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG0_WR2PRE=%u", QDYN.wr2pre[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG1_T_RC=%u", QDYN.t_rc[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG1_RD2PRE=%u", QDYN.rd2pre[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG1_T_XP=%u", QDYN.t_xp[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG1_T_RCD_WRITE=%u", QDYN.t_rcd_write[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG2_WR2RD=%u", QDYN.wr2rd[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG2_RD2WR=%u", QDYN.rd2wr[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG2_READ_LATENCY=%u", QDYN.read_latency[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG2_WRITE_LATENCY=%u", QDYN.write_latency[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG3_WR2MR=%u", QDYN.wr2mr[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG3_RD2MR=%u", QDYN.rd2mr[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG3_T_MR=%u", QDYN.t_mr[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG4_T_RP=%u", QDYN.t_rp[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG4_T_RRD=%u", QDYN.t_rrd[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG4_T_CCD=%u", QDYN.t_ccd[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG4_T_RCD=%u", QDYN.t_rcd[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG5_T_CKE=%u", QDYN.t_cke[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG5_T_CKESR=%u", QDYN.t_ckesr[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG5_T_CKSRE=%u", QDYN.t_cksre[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG5_T_CKSRX=%u", QDYN.t_cksrx[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG6_T_CKCSX=%u", QDYN.t_ckcsx[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG7_T_CSH=%u", QDYN.t_csh[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG7_T_MRW_L=%u", QDYN.t_mrw_l[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG8_T_XS_X32=%u", QDYN.t_xs_x32[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG8_T_XS_DLL_X32=%u", QDYN.t_xs_dll_x32[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG8_T_XS_ABORT_X32=%u", QDYN.t_xs_abort_x32[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG8_T_XS_FAST_X32=%u", QDYN.t_xs_fast_x32[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG9_WR2RD_S=%u", QDYN.wr2rd_s[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG9_T_RRD_S=%u", QDYN.t_rrd_s[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG9_T_CCD_S=%u", QDYN.t_ccd_s[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG9_DDR4_WR_PREAMBLE=%u", QDYN.ddr4_wr_preamble[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG9_DDR4_WR_PREAMBLE_AUX=%s", QDYN.ddr4_wr_preamble[8][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG10_T_GEAR_HOLD=%u", QDYN.t_gear_hold[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG10_T_GEAR_SETUP=%u", QDYN.t_gear_setup[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG10_T_CMD_GEAR=%u", QDYN.t_cmd_gear[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG10_T_SYNC_GEAR=%u", QDYN.t_sync_gear[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG11_T_CKMPE=%u", QDYN.t_ckmpe[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG11_T_MPX_S=%u", QDYN.t_mpx_s[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG11_T_MPX_LH=%u", QDYN.t_mpx_lh[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG11_POST_MPSM_GAP_X32=%u", QDYN.post_mpsm_gap_x32[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG12_T_MRD_PDA=%u", QDYN.t_mrd_pda[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG12_T_CMDCKE=%u", QDYN.t_cmdcke[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG12_T_WR_MPR=%u", QDYN.t_wr_mpr[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG13_T_PPD=%u", QDYN.t_ppd[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG13_T_CCD_W2=%u", QDYN.t_ccd_w2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG13_T_CCD_MW=%u", QDYN.t_ccd_mw[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG13_ODTLOFF=%u", QDYN.odtloff[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG14_T_XSR=%u", QDYN.t_xsr[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG14_T_OSCO=%u", QDYN.t_osco[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG15_T_STAB_X32=%u", QDYN.t_stab_x32[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG15_EN_HWFFC_T_STAB=%u", QDYN.en_hwffc_t_stab[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG15_EN_HWFFC_T_STAB_AUX=%s", QDYN.en_hwffc_t_stab[8][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG15_EN_DFI_LP_T_STAB=%u", QDYN.en_dfi_lp_t_stab[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG15_EN_DFI_LP_T_STAB_AUX=%s", QDYN.en_dfi_lp_t_stab[8][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG16_T_CCD_DLR=%u", QDYN.t_ccd_dlr[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG16_T_RRD_DLR=%u", QDYN.t_rrd_dlr[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG16_T_FAW_DLR=%u", QDYN.t_faw_dlr[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG16_T_RP_CA_PARITY=%u", QDYN.t_rp_ca_parity[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG17_T_VRCG_DISABLE=%u", QDYN.t_vrcg_disable[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG17_T_VRCG_ENABLE=%u", QDYN.t_vrcg_enable[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG18_T_MPSMX=%u", QDYN.t_mpsmx[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG18_T_PD=%u", QDYN.t_pd[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG20_T_CSL_SREXIT=%u", QDYN.t_csl_srexit[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG20_T_CSH_SREXIT=%u", QDYN.t_csh_srexit[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG20_T_CASRX=%u", QDYN.t_casrx[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG20_T_CPDED=%u", QDYN.t_cpded[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG21_T_MPC_HOLD=%u", QDYN.t_mpc_hold[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG21_T_MPC_SETUP=%u", QDYN.t_mpc_setup[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG21_T_MPC_CS=%u", QDYN.t_mpc_cs[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG21_T_CSL=%u", QDYN.t_csl[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG22_T_RD2WR_DPR=%u", QDYN.t_rd2wr_dpr[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG22_T_RD2WR_DLR=%u", QDYN.t_rd2wr_dlr[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG22_T_WR2RD_DPR=%u", QDYN.t_wr2rd_dpr[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG22_T_WR2RD_DLR=%u", QDYN.t_wr2rd_dlr[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG23_T_PDN=%u", DYN.t_pdn[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG23_T_XSR_DSM_X1024=%u", DYN.t_xsr_dsm_x1024[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG24_MAX_WR_SYNC=%u", QDYN.max_wr_sync[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG24_MAX_RD_SYNC=%u", QDYN.max_rd_sync[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG24_RD2WR_S=%u", QDYN.rd2wr_s[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG24_BANK_ORG=%u", QDYN.bank_org[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG25_RDA2PRE=%u", QDYN.rda2pre[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG25_WRA2PRE=%u", QDYN.wra2pre[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE=%u", QDYN.lpddr4_diff_bank_rwa2pre[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG26_T_CCD_R=%u", QDYN.t_ccd_r[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG26_T_CCD_W=%u", QDYN.t_ccd_w[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG26_T_CCD_R_S=%u", QDYN.t_ccd_r_s[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG26_T_CCD_W_S=%u", QDYN.t_ccd_w_s[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG27_T_MRR2MPC=%u", QDYN.t_mrr2mpc[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG27_T_ECSC=%u", QDYN.t_ecsc[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG28_T_SRX2SRX=%u", QDYN.t_srx2srx[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG28_T_CPDED2SRX=%u", QDYN.t_cpded2srx[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG28_T_CSSR=%u", QDYN.t_cssr[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG29_T_CKACT=%u", QDYN.t_ckact[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG29_T_CKOFF=%u", QDYN.t_ckoff[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG30_MRR2RD=%u", QDYN.mrr2rd[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG30_MRR2WR=%u", QDYN.mrr2wr[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG30_MRR2MRW=%u", QDYN.mrr2mrw[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG31_RFM_RAAIMT=%u", QDYN.rfm_raaimt[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG31_RFM_RAA_THR=%u", QDYN.rfm_raa_thr[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG31_RFM_RAA_REF_DECR=%u", QDYN.rfm_raa_ref_decr[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG32_WS_FS2WCK_SUS=%u", QDYN.ws_fs2wck_sus[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG32_T_WCKSUS=%u", QDYN.t_wcksus[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG32_WS_OFF2WS_FS=%u", QDYN.ws_off2ws_fs[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG33_T_CCD_R_M=%u", QDYN.t_ccd_r_m[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG33_T_CCD_W_M=%u", QDYN.t_ccd_w_m[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG33_T_WR2RD_M=%u", QDYN.t_wr2rd_m[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG34_T_CCD_MW_BLX2=%u", QDYN.t_ccd_mw_blx2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG34_RD2WR_BLX2=%u", QDYN.rd2wr_blx2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG34_WR2RD_BLX2=%u", QDYN.wr2rd_blx2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG34_T_CCD_BLX2=%u", QDYN.t_ccd_blx2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG35_RDA2PRE_BLX2=%u", QDYN.rda2pre_blx2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG35_WRA2PRE_BLX2=%u", QDYN.wra2pre_blx2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG35_RD2PRE_BLX2=%u", QDYN.rd2pre_blx2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG35_WR2PRE_BLX2=%u", QDYN.wr2pre_blx2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG36_RD2WR_S_BLX2=%u", QDYN.rd2wr_s_blx2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG36_WR2RD_S_BLX2=%u", QDYN.wr2rd_s_blx2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG36_T_CCD_S_BLX2=%u", QDYN.t_ccd_s_blx2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG37_MAX_WR_SYNC_BLX2=%u", QDYN.max_wr_sync_blx2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG37_MAX_RD_SYNC_BLX2=%u", QDYN.max_rd_sync_blx2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG37_WR2MR_BLX2=%u", QDYN.wr2mr_blx2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG37_RD2MR_BLX2=%u", QDYN.rd2mr_blx2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG38_WR2RD_DR_BLX2=%u", QDYN.wr2rd_dr_blx2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG38_RD2WR_DR_BLX2=%u", QDYN.rd2wr_dr_blx2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG38_DIFF_RANK_RD_GAP_BLX2=%u", QDYN.diff_rank_rd_gap_blx2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET1TMG38_DIFF_RANK_WR_GAP_BLX2=%u", QDYN.diff_rank_wr_gap_blx2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG0_T_RAS_MIN_2=%u", QDYN.t_ras_min_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG0_T_FAW_2=%u", QDYN.t_faw_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG0_WR2PRE_2=%u", QDYN.wr2pre_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG1_T_RC_2=%u", QDYN.t_rc_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG1_RD2PRE_2=%u", QDYN.rd2pre_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG2_WR2RD_2=%u", QDYN.wr2rd_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG2_RD2WR_2=%u", QDYN.rd2wr_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG3_T_MR_2=%u", QDYN.t_mr_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG4_T_RP_2=%u", QDYN.t_rp_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG4_T_RRD_2=%u", QDYN.t_rrd_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG4_T_RCD_2=%u", QDYN.t_rcd_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG8_T_XS_X32_2=%u", QDYN.t_xs_x32_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG8_T_XS_DLL_X32_2=%u", QDYN.t_xs_dll_x32_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG9_WR2RD_S_2=%u", QDYN.wr2rd_s_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG9_T_RRD_S_2=%u", QDYN.t_rrd_s_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG13_T_PPD_2=%u", QDYN.t_ppd_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG13_T_CCD_W2_2=%u", QDYN.t_ccd_w2_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG16_T_CCD_DLR_2=%u", QDYN.t_ccd_dlr_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG16_T_RRD_DLR_2=%u", QDYN.t_rrd_dlr_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG16_T_FAW_DLR_2=%u", QDYN.t_faw_dlr_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG16_T_RP_CA_PARITY_2=%u", QDYN.t_rp_ca_parity_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG22_T_RD2WR_DPR_2=%u", QDYN.t_rd2wr_dpr_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG22_T_RD2WR_DLR_2=%u", QDYN.t_rd2wr_dlr_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG22_T_WR2RD_DPR_2=%u", QDYN.t_wr2rd_dpr_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG22_T_WR2RD_DLR_2=%u", QDYN.t_wr2rd_dlr_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG26_T_CCD_R_2=%u", QDYN.t_ccd_r_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG26_T_CCD_W_2=%u", QDYN.t_ccd_w_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG26_T_CCD_R_S_2=%u", QDYN.t_ccd_r_s_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG26_T_CCD_W_S_2=%u", QDYN.t_ccd_w_s_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG27_T_MRR2MPC_2=%u", QDYN.t_mrr2mpc_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG31_RFM_RAAIMT_2=%u", QDYN.rfm_raaimt_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG31_RFM_RAA_THR_2=%u", QDYN.rfm_raa_thr_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG31_RFM_RAA_REF_DECR_2=%u", QDYN.rfm_raa_ref_decr_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG33_T_CCD_R_M_2=%u", QDYN.t_ccd_r_m_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG33_T_CCD_W_M_2=%u", QDYN.t_ccd_w_m_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DRAMSET2TMG33_T_WR2RD_M_2=%u", QDYN.t_wr2rd_m_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R0R1=%u", QDYN.t_rd2rd_gap_r0r1[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R1R0=%u", QDYN.t_rd2rd_gap_r1r0[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R0R1=%u", QDYN.t_wr2rd_gap_r0r1[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R1R0=%u", QDYN.t_wr2rd_gap_r1r0[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R0R1=%u", QDYN.t_rd2wr_gap_r0r1[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R1R0=%u", QDYN.t_rd2wr_gap_r1r0[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R0R1=%u", QDYN.t_wr2wr_gap_r0r1[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R1R0=%u", QDYN.t_wr2wr_gap_r1r0[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R0R2=%u", QDYN.t_rd2rd_gap_r0r2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R2R0=%u", QDYN.t_rd2rd_gap_r2r0[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R0R2=%u", QDYN.t_wr2rd_gap_r0r2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R2R0=%u", QDYN.t_wr2rd_gap_r2r0[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R0R2=%u", QDYN.t_rd2wr_gap_r0r2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R2R0=%u", QDYN.t_rd2wr_gap_r2r0[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R0R2=%u", QDYN.t_wr2wr_gap_r0r2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R2R0=%u", QDYN.t_wr2wr_gap_r2r0[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R0R3=%u", QDYN.t_rd2rd_gap_r0r3[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R3R0=%u", QDYN.t_rd2rd_gap_r3r0[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R0R3=%u", QDYN.t_wr2rd_gap_r0r3[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R3R0=%u", QDYN.t_wr2rd_gap_r3r0[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R0R3=%u", QDYN.t_rd2wr_gap_r0r3[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R3R0=%u", QDYN.t_rd2wr_gap_r3r0[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R0R3=%u", QDYN.t_wr2wr_gap_r0r3[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R3R0=%u", QDYN.t_wr2wr_gap_r3r0[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R1R2=%u", QDYN.t_rd2rd_gap_r1r2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R2R1=%u", QDYN.t_rd2rd_gap_r2r1[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R1R2=%u", QDYN.t_wr2rd_gap_r1r2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R2R1=%u", QDYN.t_wr2rd_gap_r2r1[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R1R2=%u", QDYN.t_rd2wr_gap_r1r2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R2R1=%u", QDYN.t_rd2wr_gap_r2r1[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R1R2=%u", QDYN.t_wr2wr_gap_r1r2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R2R1=%u", QDYN.t_wr2wr_gap_r2r1[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R1R3=%u", QDYN.t_rd2rd_gap_r1r3[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R3R1=%u", QDYN.t_rd2rd_gap_r3r1[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R1R3=%u", QDYN.t_wr2rd_gap_r1r3[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R3R1=%u", QDYN.t_wr2rd_gap_r3r1[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R1R3=%u", QDYN.t_rd2wr_gap_r1r3[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R3R1=%u", QDYN.t_rd2wr_gap_r3r1[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R1R3=%u", QDYN.t_wr2wr_gap_r1r3[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R3R1=%u", QDYN.t_wr2wr_gap_r3r1[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R2R3=%u", QDYN.t_rd2rd_gap_r2r3[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R3R2=%u", QDYN.t_rd2rd_gap_r3r2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R2R3=%u", QDYN.t_wr2rd_gap_r2r3[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R3R2=%u", QDYN.t_wr2rd_gap_r3r2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R2R3=%u", QDYN.t_rd2wr_gap_r2r3[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R3R2=%u", QDYN.t_rd2wr_gap_r3r2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R2R3=%u", QDYN.t_wr2wr_gap_r2r3[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R3R2=%u", QDYN.t_wr2wr_gap_r3r2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_MRAMTMG0_T_RAS_MIN_MRAM=%u", QDYN.t_ras_min_mram[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_MRAMTMG0_T_FAW_MRAM=%u", QDYN.t_faw_mram[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_MRAMTMG1_T_RC_MRAM=%u", QDYN.t_rc_mram[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_MRAMTMG2_T_RP_MRAM=%u", QDYN.t_rp_mram[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_MRAMTMG2_T_RRD_MRAM=%u", QDYN.t_rrd_mram[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_MRAMTMG2_T_RCD_MRAM=%u", QDYN.t_rcd_mram[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_MRAMTMG3_T_RRD_S_MRAM=%u", QDYN.t_rrd_s_mram[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_INITMR0_EMR=%u", QDYN.emr[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_INITMR0_MR=%u", QDYN.mr[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_INITMR1_EMR3=%u", QDYN.emr3[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_INITMR1_EMR2=%u", QDYN.emr2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_INITMR2_MR5=%u", QDYN.mr5[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_INITMR2_MR4=%u", QDYN.mr4[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_INITMR3_MR6=%u", QDYN.mr6[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_INITMR3_MR22=%u", QDYN.mr22[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DFITMG0_DFI_TPHY_WRLAT=%u", QDYN.dfi_tphy_wrlat[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DFITMG0_DFI_TPHY_WRDATA=%u", QDYN.dfi_tphy_wrdata[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DFITMG0_DFI_T_RDDATA_EN=%u", QDYN.dfi_t_rddata_en[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DFITMG0_DFI_T_CTRL_DELAY=%u", QDYN.dfi_t_ctrl_delay[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DFITMG1_DFI_T_DRAM_CLK_ENABLE=%u", QDYN.dfi_t_dram_clk_enable[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DFITMG1_DFI_T_DRAM_CLK_DISABLE=%u", QDYN.dfi_t_dram_clk_disable[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DFITMG1_DFI_T_WRDATA_DELAY=%u", QDYN.dfi_t_wrdata_delay[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DFITMG1_DFI_T_PARIN_LAT=%u", QDYN.dfi_t_parin_lat[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DFITMG1_DFI_T_CMD_LAT=%u", QDYN.dfi_t_cmd_lat[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DFITMG2_DFI_TPHY_WRCSLAT=%u", QDYN.dfi_tphy_wrcslat[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DFITMG2_DFI_TPHY_RDCSLAT=%u", QDYN.dfi_tphy_rdcslat[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DFITMG2_DFI_TWCK_DELAY=%u", QDYN.dfi_twck_delay[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DFITMG3_DFI_T_GEARDOWN_DELAY=%u", QDYN.dfi_t_geardown_delay[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DFITMG4_DFI_TWCK_DIS=%u", QDYN.dfi_twck_dis[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DFITMG4_DFI_TWCK_EN_FS=%u", QDYN.dfi_twck_en_fs[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DFITMG4_DFI_TWCK_EN_WR=%u", QDYN.dfi_twck_en_wr[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DFITMG4_DFI_TWCK_EN_RD=%u", QDYN.dfi_twck_en_rd[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DFITMG5_DFI_TWCK_TOGGLE_POST=%u", QDYN.dfi_twck_toggle_post[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DFITMG5_DFI_TWCK_TOGGLE_CS=%u", QDYN.dfi_twck_toggle_cs[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DFITMG5_DFI_TWCK_TOGGLE=%u", QDYN.dfi_twck_toggle[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DFITMG5_DFI_TWCK_FAST_TOGGLE=%u", QDYN.dfi_twck_fast_toggle[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD=%u", QDYN.dfi_twck_toggle_post_rd[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN=%u", QDYN.dfi_twck_toggle_post_rd_en[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN_AUX=%s", QDYN.dfi_twck_toggle_post_rd_en[8][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DFITMG7_DFI_T_2N_MODE_DELAY=%u", QDYN.dfi_t_2n_mode_delay[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DFITMG7_DFI_T_INIT_START=%u", QDYN.dfi_t_init_start[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DFITMG7_DFI_T_INIT_COMPLETE=%u", QDYN.dfi_t_init_complete[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024=%u", STATIC.dfi_t_ctrlupd_interval_max_x1024[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024=%u", STATIC.dfi_t_ctrlupd_interval_min_x1024[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8=%u", STATIC.dfi_t_ctrlupd_burst_interval_x8[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET1TMG0_T_REFI_X1_X32=%u", DYN.t_refi_x1_x32[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET1TMG0_REFRESH_TO_X1_X32=%u", DYN.refresh_to_x1_x32[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET1TMG0_REFRESH_MARGIN=%u", DYN.refresh_margin[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET1TMG0_REFRESH_TO_X1_SEL=%u", DYN.refresh_to_x1_sel[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET1TMG0_REFRESH_TO_X1_SEL_AUX=%s", DYN.refresh_to_x1_sel[8][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET1TMG0_T_REFI_X1_SEL=%u", DYN.t_refi_x1_sel[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET1TMG0_T_REFI_X1_SEL_AUX=%s", DYN.t_refi_x1_sel[8][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET1TMG1_T_RFC_MIN=%u", DYN.t_rfc_min[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET1TMG1_T_RFC_MIN_AB=%u", DYN.t_rfc_min_ab[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET1TMG2_T_RFC_MIN_DLR=%u", DYN.t_rfc_min_dlr[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET1TMG2_T_PBR2PBR=%u", DYN.t_pbr2pbr[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET1TMG2_T_PBR2ACT=%u", DYN.t_pbr2act[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET1TMG3_T_RFCSB=%u", DYN.t_rfcsb[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET1TMG3_T_REFSBRD=%u", DYN.t_refsbrd[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET1TMG3_REFRESH_TO_AB_X32=%u", DYN.refresh_to_ab_x32[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32=%u", DYN.refresh_timer0_start_value_x32[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32=%u", DYN.refresh_timer1_start_value_x32[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET1TMG5_REFRESH_TIMER2_START_VALUE_X32=%u", DYN.refresh_timer2_start_value_x32[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET1TMG5_REFRESH_TIMER3_START_VALUE_X32=%u", DYN.refresh_timer3_start_value_x32[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET1TMG6_REFRESH_TIMER_LR_OFFSET_X32=%u", STATIC.refresh_timer_lr_offset_x32[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET1TMG7_T_RFCSB_DLR=%u", DYN.t_rfcsb_dlr[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET1TMG7_T_REFSBRD_DLR=%u", DYN.t_refsbrd_dlr[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET1TMG8_T_RFC_MIN_HET=%u", DYN.t_rfc_min_het[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET1TMG9_REFAB_HI_SCH_GAP=%u", DYN.refab_hi_sch_gap[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET1TMG9_REFSB_HI_SCH_GAP=%u", DYN.refsb_hi_sch_gap[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET1TMG10_T_WIN_SIZE_1XTREFI=%u", QDYN.t_win_size_1xtrefi[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET1TMG11_T_PBR2PBR_MP=%u", DYN.t_pbr2pbr_mp[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET1TMG12_T_RFC_MIN_MP=%u", DYN.t_rfc_min_mp[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET1TMG12_T_RFC_MIN_AB_MP=%u", DYN.t_rfc_min_ab_mp[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_ECSSET1TMG0_T_ECS_INT_X1024=%u", QDYN.t_ecs_int_x1024[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_ECSSET1TMG0_T_REFI_ECS_OFFSET_X1_X32=%u", DYN.t_refi_ecs_offset_x1_x32[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFMSET1TMG0_T_RFMPB=%u", QDYN.t_rfmpb[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFMSET1TMG1_T_RFMPB_MP=%u", QDYN.t_rfmpb_mp[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET2TMG0_T_REFI_X1_X32_2=%u", DYN.t_refi_x1_x32_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET2TMG0_REFRESH_TO_X1_X32_2=%u", DYN.refresh_to_x1_x32_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET2TMG0_REFRESH_MARGIN_2=%u", DYN.refresh_margin_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET2TMG1_T_RFC_MIN_2=%u", DYN.t_rfc_min_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET2TMG2_T_RFC_MIN_DLR_2=%u", DYN.t_rfc_min_dlr_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET2TMG3_T_RFCSB_2=%u", DYN.t_rfcsb_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET2TMG3_T_REFSBRD_2=%u", DYN.t_refsbrd_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET2TMG6_REFRESH_TIMER_LR_OFFSET_X32_2=%u", STATIC.refresh_timer_lr_offset_x32_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET2TMG7_T_RFCSB_DLR_2=%u", DYN.t_rfcsb_dlr_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET2TMG7_T_REFSBRD_DLR_2=%u", DYN.t_refsbrd_dlr_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET2TMG9_REFAB_HI_SCH_GAP_2=%u", DYN.refab_hi_sch_gap_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET2TMG9_REFSB_HI_SCH_GAP_2=%u", DYN.refsb_hi_sch_gap_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RFSHSET2TMG10_T_WIN_SIZE_1XTREFI_2=%u", QDYN.t_win_size_1xtrefi_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_ECSSET2TMG0_T_ECS_INT_X1024_2=%u", QDYN.t_ecs_int_x1024_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_ECSSET2TMG0_T_REFI_ECS_OFFSET_X1_X32_2=%u", DYN.t_refi_ecs_offset_x1_x32_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_ZQSET1TMG0_T_ZQ_LONG_NOP=%u", STATIC.t_zq_long_nop[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_ZQSET1TMG0_T_ZQ_SHORT_NOP=%u", STATIC.t_zq_short_nop[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024=%u", STATIC.t_zq_short_interval_x1024[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_ZQSET1TMG1_T_ZQ_RESET_NOP=%u", STATIC.t_zq_reset_nop[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_ZQSET1TMG2_T_ZQ_STOP=%u", STATIC.t_zq_stop[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_ZQSET2TMG0_T_ZQ_LONG_NOP_2=%u", STATIC.t_zq_long_nop_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_ZQSET2TMG0_T_ZQ_SHORT_NOP_2=%u", STATIC.t_zq_short_nop_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RCDINIT1_CTRL_WORD_1=%u", QDYN.ctrl_word_1[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RCDINIT1_CTRL_WORD_2=%u", QDYN.ctrl_word_2[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RCDINIT2_CTRL_WORD_3=%u", QDYN.ctrl_word_3[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RCDINIT2_CTRL_WORD_4=%u", QDYN.ctrl_word_4[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RCDINIT3_CTRL_WORD_5=%u", QDYN.ctrl_word_5[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RCDINIT3_CTRL_WORD_6=%u", QDYN.ctrl_word_6[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RCDINIT4_CTRL_WORD_7=%u", QDYN.ctrl_word_7[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RCDINIT4_CTRL_WORD_8=%u", QDYN.ctrl_word_8[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_HWFFCEX_RANK1_RANK1_MR1_RTT_NOM=%u", QDYN.rank1_mr1_rtt_nom[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_HWFFCEX_RANK1_RANK1_MR2_RTT_WR=%u", QDYN.rank1_mr2_rtt_wr[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_HWFFCEX_RANK1_RANK1_MR5_RTT_PARK=%u", QDYN.rank1_mr5_rtt_park[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_VALUE=%u", QDYN.rank1_mr6_vref_value[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE=%u", QDYN.rank1_mr6_vref_range[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE_AUX=%s", QDYN.rank1_mr6_vref_range[8][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_HWFFCEX_RANK2_RANK2_MR1_RTT_NOM=%u", QDYN.rank2_mr1_rtt_nom[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_HWFFCEX_RANK2_RANK2_MR2_RTT_WR=%u", QDYN.rank2_mr2_rtt_wr[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_HWFFCEX_RANK2_RANK2_MR5_RTT_PARK=%u", QDYN.rank2_mr5_rtt_park[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_VALUE=%u", QDYN.rank2_mr6_vref_value[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE=%u", QDYN.rank2_mr6_vref_range[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE_AUX=%s", QDYN.rank2_mr6_vref_range[8][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_HWFFCEX_RANK3_RANK3_MR1_RTT_NOM=%u", QDYN.rank3_mr1_rtt_nom[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_HWFFCEX_RANK3_RANK3_MR2_RTT_WR=%u", QDYN.rank3_mr2_rtt_wr[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_HWFFCEX_RANK3_RANK3_MR5_RTT_PARK=%u", QDYN.rank3_mr5_rtt_park[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_VALUE=%u", QDYN.rank3_mr6_vref_value[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE=%u", QDYN.rank3_mr6_vref_range[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE_AUX=%s", QDYN.rank3_mr6_vref_range[8][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DQSOSCCTL0_DQSOSC_ENABLE=%u", DYN.dqsosc_enable[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DQSOSCCTL0_DQSOSC_ENABLE_AUX=%s", DYN.dqsosc_enable[8][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT=%u", DYN.dqsosc_interval_unit[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT_AUX=%s", DYN.dqsosc_interval_unit[8][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DQSOSCCTL0_DQSOSC_INTERVAL=%u", DYN.dqsosc_interval[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DERATEINT_MR4_READ_INTERVAL=%u", QDYN.mr4_read_interval[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DERATEVAL0_DERATED_T_RRD=%u", QDYN.derated_t_rrd[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DERATEVAL0_DERATED_T_RP=%u", QDYN.derated_t_rp[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DERATEVAL0_DERATED_T_RAS_MIN=%u", QDYN.derated_t_ras_min[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DERATEVAL0_DERATED_T_RCD=%u", QDYN.derated_t_rcd[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DERATEVAL1_DERATED_T_RC=%u", QDYN.derated_t_rc[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DERATEVAL1_DERATED_T_RCD_WRITE=%u", QDYN.derated_t_rcd_write[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_HWLPTMG0_HW_LP_IDLE_X32=%u", QDYN.hw_lp_idle_x32[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DVFSCTL0_DVFSQ_ENABLE=%u", STATIC.dvfsq_enable[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DVFSCTL0_DVFSQ_ENABLE_AUX=%s", STATIC.dvfsq_enable[8][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_SCHEDTMG0_PAGECLOSE_TIMER=%u", STATIC.pageclose_timer[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_SCHEDTMG0_RDWR_IDLE_GAP=%u", STATIC.rdwr_idle_gap[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_PERFHPR1_HPR_MAX_STARVE=%u", QDYN.hpr_max_starve[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_PERFHPR1_HPR_XACT_RUN_LENGTH=%u", QDYN.hpr_xact_run_length[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_PERFLPR1_LPR_MAX_STARVE=%u", QDYN.lpr_max_starve[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_PERFLPR1_LPR_XACT_RUN_LENGTH=%u", QDYN.lpr_xact_run_length[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_PERFWR1_W_MAX_STARVE=%u", QDYN.w_max_starve[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_PERFWR1_W_XACT_RUN_LENGTH=%u", QDYN.w_xact_run_length[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANKTMG0_DIFF_RANK_RD_GAP=%u", QDYN.diff_rank_rd_gap[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANKTMG0_DIFF_RANK_WR_GAP=%u", QDYN.diff_rank_wr_gap[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANKTMG1_WR2RD_DR=%u", QDYN.wr2rd_dr[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RANKTMG1_RD2WR_DR=%u", QDYN.rd2wr_dr[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_PWRTMG_POWERDOWN_TO_X32=%u", QDYN.powerdown_to_x32[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_PWRTMG_SELFREF_TO_X32=%u", QDYN.selfref_to_x32[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_ODTCFG_RD_ODT_DELAY=%u", QDYN.rd_odt_delay[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_ODTCFG_RD_ODT_HOLD=%u", QDYN.rd_odt_hold[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_ODTCFG_WR_ODT_DELAY=%u", QDYN.wr_odt_delay[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_ODTCFG_WR_ODT_HOLD=%u", QDYN.wr_odt_hold[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_CRCPARTMG0_T_WR_CRC_ALERT_PW_MAX=%u", DYN.t_wr_crc_alert_pw_max[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_CRCPARTMG0_T_WR_CRC_ALERT_PW_MIN=%u", DYN.t_wr_crc_alert_pw_min[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_CRCPARTMG1_T_CSALT=%u", QDYN.t_csalt[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RETRYTMG0_CAPAR_RETRY_WINDOW=%u", QDYN.capar_retry_window[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RETRYTMG0_T_WR_CRC_RETRY_WINDOW=%u", QDYN.t_wr_crc_retry_window[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RETRYTMG1_DFI_T_PHY_RDLAT=%u", QDYN.dfi_t_phy_rdlat[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RETRYTMG1_EXTRA_RD_RETRY_WINDOW=%u", QDYN.extra_rd_retry_window[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RETRYTMG1_RETRY_ADD_RD_LAT=%u", QDYN.retry_add_rd_lat[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RETRYTMG1_RETRY_ADD_RD_LAT_EN=%u", QDYN.retry_add_rd_lat_en[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_RETRYTMG1_RETRY_ADD_RD_LAT_EN_AUX=%s", QDYN.retry_add_rd_lat_en[8][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DDR4PPRTMG0_T_PGM_X1_X1024=%u", QDYN.t_pgm_x1_x1024[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DDR4PPRTMG0_T_PGM_X1_SEL=%u", QDYN.t_pgm_x1_sel[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DDR4PPRTMG0_T_PGM_X1_SEL_AUX=%s", QDYN.t_pgm_x1_sel[8][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DDR4PPRTMG1_T_PGMPST_X32=%u", QDYN.t_pgmpst_x32[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_DDR4PPRTMG1_T_PGM_EXIT=%u", QDYN.t_pgm_exit[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_LNKECCCTL0_WR_LINK_ECC_ENABLE=%u", QDYN.wr_link_ecc_enable[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_LNKECCCTL0_WR_LINK_ECC_ENABLE_AUX=%s", QDYN.wr_link_ecc_enable[8][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_LNKECCCTL0_RD_LINK_ECC_ENABLE=%u", QDYN.rd_link_ecc_enable[8][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ8_CH1_LNKECCCTL0_RD_LINK_ECC_ENABLE_AUX=%s", QDYN.rd_link_ecc_enable[8][1] ? "y" : "n");
#endif /* UMCTL2_FREQUENCY_NUM > 8 && DWC_DDRCTL_NUM_CHANNEL > 1 */
#if UMCTL2_FREQUENCY_NUM > 9
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG0_T_RAS_MIN=%u", QDYN.t_ras_min[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG0_T_RAS_MAX=%u", QDYN.t_ras_max[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG0_T_FAW=%u", QDYN.t_faw[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG0_WR2PRE=%u", QDYN.wr2pre[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG1_T_RC=%u", QDYN.t_rc[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG1_RD2PRE=%u", QDYN.rd2pre[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG1_T_XP=%u", QDYN.t_xp[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG1_T_RCD_WRITE=%u", QDYN.t_rcd_write[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG2_WR2RD=%u", QDYN.wr2rd[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG2_RD2WR=%u", QDYN.rd2wr[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG2_READ_LATENCY=%u", QDYN.read_latency[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG2_WRITE_LATENCY=%u", QDYN.write_latency[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG3_WR2MR=%u", QDYN.wr2mr[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG3_RD2MR=%u", QDYN.rd2mr[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG3_T_MR=%u", QDYN.t_mr[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG4_T_RP=%u", QDYN.t_rp[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG4_T_RRD=%u", QDYN.t_rrd[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG4_T_CCD=%u", QDYN.t_ccd[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG4_T_RCD=%u", QDYN.t_rcd[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG5_T_CKE=%u", QDYN.t_cke[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG5_T_CKESR=%u", QDYN.t_ckesr[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG5_T_CKSRE=%u", QDYN.t_cksre[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG5_T_CKSRX=%u", QDYN.t_cksrx[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG6_T_CKCSX=%u", QDYN.t_ckcsx[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG7_T_CSH=%u", QDYN.t_csh[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG7_T_MRW_L=%u", QDYN.t_mrw_l[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG8_T_XS_X32=%u", QDYN.t_xs_x32[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG8_T_XS_DLL_X32=%u", QDYN.t_xs_dll_x32[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG8_T_XS_ABORT_X32=%u", QDYN.t_xs_abort_x32[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG8_T_XS_FAST_X32=%u", QDYN.t_xs_fast_x32[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG9_WR2RD_S=%u", QDYN.wr2rd_s[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG9_T_RRD_S=%u", QDYN.t_rrd_s[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG9_T_CCD_S=%u", QDYN.t_ccd_s[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG9_DDR4_WR_PREAMBLE=%u", QDYN.ddr4_wr_preamble[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG9_DDR4_WR_PREAMBLE_AUX=%s", QDYN.ddr4_wr_preamble[9][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG10_T_GEAR_HOLD=%u", QDYN.t_gear_hold[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG10_T_GEAR_SETUP=%u", QDYN.t_gear_setup[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG10_T_CMD_GEAR=%u", QDYN.t_cmd_gear[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG10_T_SYNC_GEAR=%u", QDYN.t_sync_gear[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG11_T_CKMPE=%u", QDYN.t_ckmpe[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG11_T_MPX_S=%u", QDYN.t_mpx_s[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG11_T_MPX_LH=%u", QDYN.t_mpx_lh[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG11_POST_MPSM_GAP_X32=%u", QDYN.post_mpsm_gap_x32[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG12_T_MRD_PDA=%u", QDYN.t_mrd_pda[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG12_T_CMDCKE=%u", QDYN.t_cmdcke[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG12_T_WR_MPR=%u", QDYN.t_wr_mpr[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG13_T_PPD=%u", QDYN.t_ppd[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG13_T_CCD_W2=%u", QDYN.t_ccd_w2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG13_T_CCD_MW=%u", QDYN.t_ccd_mw[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG13_ODTLOFF=%u", QDYN.odtloff[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG14_T_XSR=%u", QDYN.t_xsr[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG14_T_OSCO=%u", QDYN.t_osco[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG15_T_STAB_X32=%u", QDYN.t_stab_x32[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG15_EN_HWFFC_T_STAB=%u", QDYN.en_hwffc_t_stab[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG15_EN_HWFFC_T_STAB_AUX=%s", QDYN.en_hwffc_t_stab[9][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG15_EN_DFI_LP_T_STAB=%u", QDYN.en_dfi_lp_t_stab[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG15_EN_DFI_LP_T_STAB_AUX=%s", QDYN.en_dfi_lp_t_stab[9][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG16_T_CCD_DLR=%u", QDYN.t_ccd_dlr[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG16_T_RRD_DLR=%u", QDYN.t_rrd_dlr[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG16_T_FAW_DLR=%u", QDYN.t_faw_dlr[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG16_T_RP_CA_PARITY=%u", QDYN.t_rp_ca_parity[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG17_T_VRCG_DISABLE=%u", QDYN.t_vrcg_disable[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG17_T_VRCG_ENABLE=%u", QDYN.t_vrcg_enable[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG18_T_MPSMX=%u", QDYN.t_mpsmx[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG18_T_PD=%u", QDYN.t_pd[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG20_T_CSL_SREXIT=%u", QDYN.t_csl_srexit[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG20_T_CSH_SREXIT=%u", QDYN.t_csh_srexit[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG20_T_CASRX=%u", QDYN.t_casrx[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG20_T_CPDED=%u", QDYN.t_cpded[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG21_T_MPC_HOLD=%u", QDYN.t_mpc_hold[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG21_T_MPC_SETUP=%u", QDYN.t_mpc_setup[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG21_T_MPC_CS=%u", QDYN.t_mpc_cs[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG21_T_CSL=%u", QDYN.t_csl[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG22_T_RD2WR_DPR=%u", QDYN.t_rd2wr_dpr[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG22_T_RD2WR_DLR=%u", QDYN.t_rd2wr_dlr[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG22_T_WR2RD_DPR=%u", QDYN.t_wr2rd_dpr[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG22_T_WR2RD_DLR=%u", QDYN.t_wr2rd_dlr[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG23_T_PDN=%u", DYN.t_pdn[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG23_T_XSR_DSM_X1024=%u", DYN.t_xsr_dsm_x1024[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG24_MAX_WR_SYNC=%u", QDYN.max_wr_sync[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG24_MAX_RD_SYNC=%u", QDYN.max_rd_sync[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG24_RD2WR_S=%u", QDYN.rd2wr_s[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG24_BANK_ORG=%u", QDYN.bank_org[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG25_RDA2PRE=%u", QDYN.rda2pre[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG25_WRA2PRE=%u", QDYN.wra2pre[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE=%u", QDYN.lpddr4_diff_bank_rwa2pre[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG26_T_CCD_R=%u", QDYN.t_ccd_r[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG26_T_CCD_W=%u", QDYN.t_ccd_w[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG26_T_CCD_R_S=%u", QDYN.t_ccd_r_s[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG26_T_CCD_W_S=%u", QDYN.t_ccd_w_s[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG27_T_MRR2MPC=%u", QDYN.t_mrr2mpc[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG27_T_ECSC=%u", QDYN.t_ecsc[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG28_T_SRX2SRX=%u", QDYN.t_srx2srx[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG28_T_CPDED2SRX=%u", QDYN.t_cpded2srx[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG28_T_CSSR=%u", QDYN.t_cssr[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG29_T_CKACT=%u", QDYN.t_ckact[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG29_T_CKOFF=%u", QDYN.t_ckoff[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG30_MRR2RD=%u", QDYN.mrr2rd[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG30_MRR2WR=%u", QDYN.mrr2wr[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG30_MRR2MRW=%u", QDYN.mrr2mrw[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG31_RFM_RAAIMT=%u", QDYN.rfm_raaimt[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG31_RFM_RAA_THR=%u", QDYN.rfm_raa_thr[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG31_RFM_RAA_REF_DECR=%u", QDYN.rfm_raa_ref_decr[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG32_WS_FS2WCK_SUS=%u", QDYN.ws_fs2wck_sus[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG32_T_WCKSUS=%u", QDYN.t_wcksus[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG32_WS_OFF2WS_FS=%u", QDYN.ws_off2ws_fs[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG33_T_CCD_R_M=%u", QDYN.t_ccd_r_m[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG33_T_CCD_W_M=%u", QDYN.t_ccd_w_m[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG33_T_WR2RD_M=%u", QDYN.t_wr2rd_m[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG34_T_CCD_MW_BLX2=%u", QDYN.t_ccd_mw_blx2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG34_RD2WR_BLX2=%u", QDYN.rd2wr_blx2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG34_WR2RD_BLX2=%u", QDYN.wr2rd_blx2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG34_T_CCD_BLX2=%u", QDYN.t_ccd_blx2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG35_RDA2PRE_BLX2=%u", QDYN.rda2pre_blx2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG35_WRA2PRE_BLX2=%u", QDYN.wra2pre_blx2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG35_RD2PRE_BLX2=%u", QDYN.rd2pre_blx2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG35_WR2PRE_BLX2=%u", QDYN.wr2pre_blx2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG36_RD2WR_S_BLX2=%u", QDYN.rd2wr_s_blx2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG36_WR2RD_S_BLX2=%u", QDYN.wr2rd_s_blx2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG36_T_CCD_S_BLX2=%u", QDYN.t_ccd_s_blx2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG37_MAX_WR_SYNC_BLX2=%u", QDYN.max_wr_sync_blx2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG37_MAX_RD_SYNC_BLX2=%u", QDYN.max_rd_sync_blx2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG37_WR2MR_BLX2=%u", QDYN.wr2mr_blx2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG37_RD2MR_BLX2=%u", QDYN.rd2mr_blx2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG38_WR2RD_DR_BLX2=%u", QDYN.wr2rd_dr_blx2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG38_RD2WR_DR_BLX2=%u", QDYN.rd2wr_dr_blx2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG38_DIFF_RANK_RD_GAP_BLX2=%u", QDYN.diff_rank_rd_gap_blx2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET1TMG38_DIFF_RANK_WR_GAP_BLX2=%u", QDYN.diff_rank_wr_gap_blx2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG0_T_RAS_MIN_2=%u", QDYN.t_ras_min_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG0_T_FAW_2=%u", QDYN.t_faw_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG0_WR2PRE_2=%u", QDYN.wr2pre_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG1_T_RC_2=%u", QDYN.t_rc_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG1_RD2PRE_2=%u", QDYN.rd2pre_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG2_WR2RD_2=%u", QDYN.wr2rd_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG2_RD2WR_2=%u", QDYN.rd2wr_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG3_T_MR_2=%u", QDYN.t_mr_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG4_T_RP_2=%u", QDYN.t_rp_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG4_T_RRD_2=%u", QDYN.t_rrd_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG4_T_RCD_2=%u", QDYN.t_rcd_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG8_T_XS_X32_2=%u", QDYN.t_xs_x32_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG8_T_XS_DLL_X32_2=%u", QDYN.t_xs_dll_x32_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG9_WR2RD_S_2=%u", QDYN.wr2rd_s_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG9_T_RRD_S_2=%u", QDYN.t_rrd_s_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG13_T_PPD_2=%u", QDYN.t_ppd_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG13_T_CCD_W2_2=%u", QDYN.t_ccd_w2_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG16_T_CCD_DLR_2=%u", QDYN.t_ccd_dlr_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG16_T_RRD_DLR_2=%u", QDYN.t_rrd_dlr_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG16_T_FAW_DLR_2=%u", QDYN.t_faw_dlr_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG16_T_RP_CA_PARITY_2=%u", QDYN.t_rp_ca_parity_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG22_T_RD2WR_DPR_2=%u", QDYN.t_rd2wr_dpr_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG22_T_RD2WR_DLR_2=%u", QDYN.t_rd2wr_dlr_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG22_T_WR2RD_DPR_2=%u", QDYN.t_wr2rd_dpr_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG22_T_WR2RD_DLR_2=%u", QDYN.t_wr2rd_dlr_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG26_T_CCD_R_2=%u", QDYN.t_ccd_r_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG26_T_CCD_W_2=%u", QDYN.t_ccd_w_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG26_T_CCD_R_S_2=%u", QDYN.t_ccd_r_s_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG26_T_CCD_W_S_2=%u", QDYN.t_ccd_w_s_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG27_T_MRR2MPC_2=%u", QDYN.t_mrr2mpc_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG31_RFM_RAAIMT_2=%u", QDYN.rfm_raaimt_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG31_RFM_RAA_THR_2=%u", QDYN.rfm_raa_thr_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG31_RFM_RAA_REF_DECR_2=%u", QDYN.rfm_raa_ref_decr_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG33_T_CCD_R_M_2=%u", QDYN.t_ccd_r_m_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG33_T_CCD_W_M_2=%u", QDYN.t_ccd_w_m_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DRAMSET2TMG33_T_WR2RD_M_2=%u", QDYN.t_wr2rd_m_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R0R1=%u", QDYN.t_rd2rd_gap_r0r1[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R1R0=%u", QDYN.t_rd2rd_gap_r1r0[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R0R1=%u", QDYN.t_wr2rd_gap_r0r1[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R1R0=%u", QDYN.t_wr2rd_gap_r1r0[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R0R1=%u", QDYN.t_rd2wr_gap_r0r1[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R1R0=%u", QDYN.t_rd2wr_gap_r1r0[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R0R1=%u", QDYN.t_wr2wr_gap_r0r1[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R1R0=%u", QDYN.t_wr2wr_gap_r1r0[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R0R2=%u", QDYN.t_rd2rd_gap_r0r2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R2R0=%u", QDYN.t_rd2rd_gap_r2r0[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R0R2=%u", QDYN.t_wr2rd_gap_r0r2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R2R0=%u", QDYN.t_wr2rd_gap_r2r0[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R0R2=%u", QDYN.t_rd2wr_gap_r0r2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R2R0=%u", QDYN.t_rd2wr_gap_r2r0[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R0R2=%u", QDYN.t_wr2wr_gap_r0r2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R2R0=%u", QDYN.t_wr2wr_gap_r2r0[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R0R3=%u", QDYN.t_rd2rd_gap_r0r3[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R3R0=%u", QDYN.t_rd2rd_gap_r3r0[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R0R3=%u", QDYN.t_wr2rd_gap_r0r3[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R3R0=%u", QDYN.t_wr2rd_gap_r3r0[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R0R3=%u", QDYN.t_rd2wr_gap_r0r3[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R3R0=%u", QDYN.t_rd2wr_gap_r3r0[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R0R3=%u", QDYN.t_wr2wr_gap_r0r3[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R3R0=%u", QDYN.t_wr2wr_gap_r3r0[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R1R2=%u", QDYN.t_rd2rd_gap_r1r2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R2R1=%u", QDYN.t_rd2rd_gap_r2r1[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R1R2=%u", QDYN.t_wr2rd_gap_r1r2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R2R1=%u", QDYN.t_wr2rd_gap_r2r1[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R1R2=%u", QDYN.t_rd2wr_gap_r1r2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R2R1=%u", QDYN.t_rd2wr_gap_r2r1[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R1R2=%u", QDYN.t_wr2wr_gap_r1r2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R2R1=%u", QDYN.t_wr2wr_gap_r2r1[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R1R3=%u", QDYN.t_rd2rd_gap_r1r3[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R3R1=%u", QDYN.t_rd2rd_gap_r3r1[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R1R3=%u", QDYN.t_wr2rd_gap_r1r3[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R3R1=%u", QDYN.t_wr2rd_gap_r3r1[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R1R3=%u", QDYN.t_rd2wr_gap_r1r3[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R3R1=%u", QDYN.t_rd2wr_gap_r3r1[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R1R3=%u", QDYN.t_wr2wr_gap_r1r3[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R3R1=%u", QDYN.t_wr2wr_gap_r3r1[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R2R3=%u", QDYN.t_rd2rd_gap_r2r3[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R3R2=%u", QDYN.t_rd2rd_gap_r3r2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R2R3=%u", QDYN.t_wr2rd_gap_r2r3[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R3R2=%u", QDYN.t_wr2rd_gap_r3r2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R2R3=%u", QDYN.t_rd2wr_gap_r2r3[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R3R2=%u", QDYN.t_rd2wr_gap_r3r2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R2R3=%u", QDYN.t_wr2wr_gap_r2r3[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R3R2=%u", QDYN.t_wr2wr_gap_r3r2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_MRAMTMG0_T_RAS_MIN_MRAM=%u", QDYN.t_ras_min_mram[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_MRAMTMG0_T_FAW_MRAM=%u", QDYN.t_faw_mram[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_MRAMTMG1_T_RC_MRAM=%u", QDYN.t_rc_mram[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_MRAMTMG2_T_RP_MRAM=%u", QDYN.t_rp_mram[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_MRAMTMG2_T_RRD_MRAM=%u", QDYN.t_rrd_mram[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_MRAMTMG2_T_RCD_MRAM=%u", QDYN.t_rcd_mram[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_MRAMTMG3_T_RRD_S_MRAM=%u", QDYN.t_rrd_s_mram[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_INITMR0_EMR=%u", QDYN.emr[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_INITMR0_MR=%u", QDYN.mr[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_INITMR1_EMR3=%u", QDYN.emr3[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_INITMR1_EMR2=%u", QDYN.emr2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_INITMR2_MR5=%u", QDYN.mr5[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_INITMR2_MR4=%u", QDYN.mr4[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_INITMR3_MR6=%u", QDYN.mr6[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_INITMR3_MR22=%u", QDYN.mr22[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFITMG0_DFI_TPHY_WRLAT=%u", QDYN.dfi_tphy_wrlat[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFITMG0_DFI_TPHY_WRDATA=%u", QDYN.dfi_tphy_wrdata[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFITMG0_DFI_T_RDDATA_EN=%u", QDYN.dfi_t_rddata_en[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFITMG0_DFI_T_CTRL_DELAY=%u", QDYN.dfi_t_ctrl_delay[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFITMG1_DFI_T_DRAM_CLK_ENABLE=%u", QDYN.dfi_t_dram_clk_enable[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFITMG1_DFI_T_DRAM_CLK_DISABLE=%u", QDYN.dfi_t_dram_clk_disable[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFITMG1_DFI_T_WRDATA_DELAY=%u", QDYN.dfi_t_wrdata_delay[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFITMG1_DFI_T_PARIN_LAT=%u", QDYN.dfi_t_parin_lat[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFITMG1_DFI_T_CMD_LAT=%u", QDYN.dfi_t_cmd_lat[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFITMG2_DFI_TPHY_WRCSLAT=%u", QDYN.dfi_tphy_wrcslat[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFITMG2_DFI_TPHY_RDCSLAT=%u", QDYN.dfi_tphy_rdcslat[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFITMG2_DFI_TWCK_DELAY=%u", QDYN.dfi_twck_delay[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFITMG3_DFI_T_GEARDOWN_DELAY=%u", QDYN.dfi_t_geardown_delay[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFITMG4_DFI_TWCK_DIS=%u", QDYN.dfi_twck_dis[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFITMG4_DFI_TWCK_EN_FS=%u", QDYN.dfi_twck_en_fs[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFITMG4_DFI_TWCK_EN_WR=%u", QDYN.dfi_twck_en_wr[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFITMG4_DFI_TWCK_EN_RD=%u", QDYN.dfi_twck_en_rd[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFITMG5_DFI_TWCK_TOGGLE_POST=%u", QDYN.dfi_twck_toggle_post[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFITMG5_DFI_TWCK_TOGGLE_CS=%u", QDYN.dfi_twck_toggle_cs[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFITMG5_DFI_TWCK_TOGGLE=%u", QDYN.dfi_twck_toggle[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFITMG5_DFI_TWCK_FAST_TOGGLE=%u", QDYN.dfi_twck_fast_toggle[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD=%u", QDYN.dfi_twck_toggle_post_rd[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN=%u", QDYN.dfi_twck_toggle_post_rd_en[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN_AUX=%s", QDYN.dfi_twck_toggle_post_rd_en[9][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFITMG7_DFI_T_2N_MODE_DELAY=%u", QDYN.dfi_t_2n_mode_delay[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFITMG7_DFI_T_INIT_START=%u", QDYN.dfi_t_init_start[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFITMG7_DFI_T_INIT_COMPLETE=%u", QDYN.dfi_t_init_complete[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024=%u", STATIC.dfi_t_ctrlupd_interval_max_x1024[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024=%u", STATIC.dfi_t_ctrlupd_interval_min_x1024[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1=%u", DYN.dfi_t_ctrlupd_interval_type1[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC=%u", STATIC.ctrlupd_after_dqsosc[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC_AUX=%s", STATIC.ctrlupd_after_dqsosc[9] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFIUPDTMG2_PPT2_OVERRIDE=%u", STATIC.ppt2_override[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFIUPDTMG2_PPT2_OVERRIDE_AUX=%s", STATIC.ppt2_override[9] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFIUPDTMG2_PPT2_EN=%u", DYN.ppt2_en[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFIUPDTMG2_PPT2_EN_AUX=%s", DYN.ppt2_en[9] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT=%u", DYN.dfi_t_ctrlupd_interval_type1_unit[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8=%u", STATIC.dfi_t_ctrlupd_burst_interval_x8[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET1TMG0_T_REFI_X1_X32=%u", DYN.t_refi_x1_x32[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET1TMG0_REFRESH_TO_X1_X32=%u", DYN.refresh_to_x1_x32[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET1TMG0_REFRESH_MARGIN=%u", DYN.refresh_margin[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL=%u", DYN.refresh_to_x1_sel[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL_AUX=%s", DYN.refresh_to_x1_sel[9][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET1TMG0_T_REFI_X1_SEL=%u", DYN.t_refi_x1_sel[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET1TMG0_T_REFI_X1_SEL_AUX=%s", DYN.t_refi_x1_sel[9][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET1TMG1_T_RFC_MIN=%u", DYN.t_rfc_min[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET1TMG1_T_RFC_MIN_AB=%u", DYN.t_rfc_min_ab[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET1TMG2_T_RFC_MIN_DLR=%u", DYN.t_rfc_min_dlr[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET1TMG2_T_PBR2PBR=%u", DYN.t_pbr2pbr[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET1TMG2_T_PBR2ACT=%u", DYN.t_pbr2act[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET1TMG3_T_RFCSB=%u", DYN.t_rfcsb[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET1TMG3_T_REFSBRD=%u", DYN.t_refsbrd[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET1TMG3_REFRESH_TO_AB_X32=%u", DYN.refresh_to_ab_x32[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32=%u", DYN.refresh_timer0_start_value_x32[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32=%u", DYN.refresh_timer1_start_value_x32[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET1TMG5_REFRESH_TIMER2_START_VALUE_X32=%u", DYN.refresh_timer2_start_value_x32[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET1TMG5_REFRESH_TIMER3_START_VALUE_X32=%u", DYN.refresh_timer3_start_value_x32[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET1TMG6_REFRESH_TIMER_LR_OFFSET_X32=%u", STATIC.refresh_timer_lr_offset_x32[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET1TMG7_T_RFCSB_DLR=%u", DYN.t_rfcsb_dlr[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET1TMG7_T_REFSBRD_DLR=%u", DYN.t_refsbrd_dlr[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET1TMG8_T_RFC_MIN_HET=%u", DYN.t_rfc_min_het[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET1TMG9_REFAB_HI_SCH_GAP=%u", DYN.refab_hi_sch_gap[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET1TMG9_REFSB_HI_SCH_GAP=%u", DYN.refsb_hi_sch_gap[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET1TMG10_T_WIN_SIZE_1XTREFI=%u", QDYN.t_win_size_1xtrefi[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET1TMG11_T_PBR2PBR_MP=%u", DYN.t_pbr2pbr_mp[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET1TMG12_T_RFC_MIN_MP=%u", DYN.t_rfc_min_mp[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET1TMG12_T_RFC_MIN_AB_MP=%u", DYN.t_rfc_min_ab_mp[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_ECSSET1TMG0_T_ECS_INT_X1024=%u", QDYN.t_ecs_int_x1024[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_ECSSET1TMG0_T_REFI_ECS_OFFSET_X1_X32=%u", DYN.t_refi_ecs_offset_x1_x32[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFMSET1TMG0_T_RFMPB=%u", QDYN.t_rfmpb[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFMSET1TMG1_T_RFMPB_MP=%u", QDYN.t_rfmpb_mp[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET2TMG0_T_REFI_X1_X32_2=%u", DYN.t_refi_x1_x32_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET2TMG0_REFRESH_TO_X1_X32_2=%u", DYN.refresh_to_x1_x32_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET2TMG0_REFRESH_MARGIN_2=%u", DYN.refresh_margin_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET2TMG1_T_RFC_MIN_2=%u", DYN.t_rfc_min_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET2TMG2_T_RFC_MIN_DLR_2=%u", DYN.t_rfc_min_dlr_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET2TMG3_T_RFCSB_2=%u", DYN.t_rfcsb_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET2TMG3_T_REFSBRD_2=%u", DYN.t_refsbrd_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET2TMG6_REFRESH_TIMER_LR_OFFSET_X32_2=%u", STATIC.refresh_timer_lr_offset_x32_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET2TMG7_T_RFCSB_DLR_2=%u", DYN.t_rfcsb_dlr_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET2TMG7_T_REFSBRD_DLR_2=%u", DYN.t_refsbrd_dlr_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET2TMG9_REFAB_HI_SCH_GAP_2=%u", DYN.refab_hi_sch_gap_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET2TMG9_REFSB_HI_SCH_GAP_2=%u", DYN.refsb_hi_sch_gap_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RFSHSET2TMG10_T_WIN_SIZE_1XTREFI_2=%u", QDYN.t_win_size_1xtrefi_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_ECSSET2TMG0_T_ECS_INT_X1024_2=%u", QDYN.t_ecs_int_x1024_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_ECSSET2TMG0_T_REFI_ECS_OFFSET_X1_X32_2=%u", DYN.t_refi_ecs_offset_x1_x32_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_ZQSET1TMG0_T_ZQ_LONG_NOP=%u", STATIC.t_zq_long_nop[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_ZQSET1TMG0_T_ZQ_SHORT_NOP=%u", STATIC.t_zq_short_nop[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024=%u", STATIC.t_zq_short_interval_x1024[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_ZQSET1TMG1_T_ZQ_RESET_NOP=%u", STATIC.t_zq_reset_nop[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_ZQSET1TMG2_T_ZQ_STOP=%u", STATIC.t_zq_stop[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_ZQSET2TMG0_T_ZQ_LONG_NOP_2=%u", STATIC.t_zq_long_nop_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_ZQSET2TMG0_T_ZQ_SHORT_NOP_2=%u", STATIC.t_zq_short_nop_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RCDINIT1_CTRL_WORD_1=%u", QDYN.ctrl_word_1[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RCDINIT1_CTRL_WORD_2=%u", QDYN.ctrl_word_2[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RCDINIT2_CTRL_WORD_3=%u", QDYN.ctrl_word_3[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RCDINIT2_CTRL_WORD_4=%u", QDYN.ctrl_word_4[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RCDINIT3_CTRL_WORD_5=%u", QDYN.ctrl_word_5[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RCDINIT3_CTRL_WORD_6=%u", QDYN.ctrl_word_6[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RCDINIT4_CTRL_WORD_7=%u", QDYN.ctrl_word_7[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RCDINIT4_CTRL_WORD_8=%u", QDYN.ctrl_word_8[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_HWFFCEX_RANK1_RANK1_MR1_RTT_NOM=%u", QDYN.rank1_mr1_rtt_nom[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_HWFFCEX_RANK1_RANK1_MR2_RTT_WR=%u", QDYN.rank1_mr2_rtt_wr[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_HWFFCEX_RANK1_RANK1_MR5_RTT_PARK=%u", QDYN.rank1_mr5_rtt_park[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_VALUE=%u", QDYN.rank1_mr6_vref_value[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE=%u", QDYN.rank1_mr6_vref_range[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE_AUX=%s", QDYN.rank1_mr6_vref_range[9][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_HWFFCEX_RANK2_RANK2_MR1_RTT_NOM=%u", QDYN.rank2_mr1_rtt_nom[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_HWFFCEX_RANK2_RANK2_MR2_RTT_WR=%u", QDYN.rank2_mr2_rtt_wr[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_HWFFCEX_RANK2_RANK2_MR5_RTT_PARK=%u", QDYN.rank2_mr5_rtt_park[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_VALUE=%u", QDYN.rank2_mr6_vref_value[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE=%u", QDYN.rank2_mr6_vref_range[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE_AUX=%s", QDYN.rank2_mr6_vref_range[9][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_HWFFCEX_RANK3_RANK3_MR1_RTT_NOM=%u", QDYN.rank3_mr1_rtt_nom[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_HWFFCEX_RANK3_RANK3_MR2_RTT_WR=%u", QDYN.rank3_mr2_rtt_wr[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_HWFFCEX_RANK3_RANK3_MR5_RTT_PARK=%u", QDYN.rank3_mr5_rtt_park[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_VALUE=%u", QDYN.rank3_mr6_vref_value[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE=%u", QDYN.rank3_mr6_vref_range[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE_AUX=%s", QDYN.rank3_mr6_vref_range[9][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DQSOSCCTL0_DQSOSC_ENABLE=%u", DYN.dqsosc_enable[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DQSOSCCTL0_DQSOSC_ENABLE_AUX=%s", DYN.dqsosc_enable[9][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT=%u", DYN.dqsosc_interval_unit[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT_AUX=%s", DYN.dqsosc_interval_unit[9][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DQSOSCCTL0_DQSOSC_INTERVAL=%u", DYN.dqsosc_interval[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DERATEINT_MR4_READ_INTERVAL=%u", QDYN.mr4_read_interval[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DERATEVAL0_DERATED_T_RRD=%u", QDYN.derated_t_rrd[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DERATEVAL0_DERATED_T_RP=%u", QDYN.derated_t_rp[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DERATEVAL0_DERATED_T_RAS_MIN=%u", QDYN.derated_t_ras_min[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DERATEVAL0_DERATED_T_RCD=%u", QDYN.derated_t_rcd[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DERATEVAL1_DERATED_T_RC=%u", QDYN.derated_t_rc[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DERATEVAL1_DERATED_T_RCD_WRITE=%u", QDYN.derated_t_rcd_write[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_HWLPTMG0_HW_LP_IDLE_X32=%u", QDYN.hw_lp_idle_x32[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DVFSCTL0_DVFSQ_ENABLE=%u", STATIC.dvfsq_enable[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DVFSCTL0_DVFSQ_ENABLE_AUX=%s", STATIC.dvfsq_enable[9][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_SCHEDTMG0_PAGECLOSE_TIMER=%u", STATIC.pageclose_timer[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_SCHEDTMG0_RDWR_IDLE_GAP=%u", STATIC.rdwr_idle_gap[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_PERFHPR1_HPR_MAX_STARVE=%u", QDYN.hpr_max_starve[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_PERFHPR1_HPR_XACT_RUN_LENGTH=%u", QDYN.hpr_xact_run_length[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_PERFLPR1_LPR_MAX_STARVE=%u", QDYN.lpr_max_starve[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_PERFLPR1_LPR_XACT_RUN_LENGTH=%u", QDYN.lpr_xact_run_length[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_PERFWR1_W_MAX_STARVE=%u", QDYN.w_max_starve[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_PERFWR1_W_XACT_RUN_LENGTH=%u", QDYN.w_xact_run_length[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_TMGCFG_FREQUENCY_RATIO=%u", QDYN.frequency_ratio[9]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_TMGCFG_FREQUENCY_RATIO_AUX=%s", QDYN.frequency_ratio[9] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANKTMG0_DIFF_RANK_RD_GAP=%u", QDYN.diff_rank_rd_gap[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANKTMG0_DIFF_RANK_WR_GAP=%u", QDYN.diff_rank_wr_gap[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANKTMG1_WR2RD_DR=%u", QDYN.wr2rd_dr[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RANKTMG1_RD2WR_DR=%u", QDYN.rd2wr_dr[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_PWRTMG_POWERDOWN_TO_X32=%u", QDYN.powerdown_to_x32[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_PWRTMG_SELFREF_TO_X32=%u", QDYN.selfref_to_x32[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_ODTCFG_RD_ODT_DELAY=%u", QDYN.rd_odt_delay[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_ODTCFG_RD_ODT_HOLD=%u", QDYN.rd_odt_hold[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_ODTCFG_WR_ODT_DELAY=%u", QDYN.wr_odt_delay[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_ODTCFG_WR_ODT_HOLD=%u", QDYN.wr_odt_hold[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_CRCPARTMG0_T_WR_CRC_ALERT_PW_MAX=%u", DYN.t_wr_crc_alert_pw_max[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_CRCPARTMG0_T_WR_CRC_ALERT_PW_MIN=%u", DYN.t_wr_crc_alert_pw_min[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_CRCPARTMG1_T_CSALT=%u", QDYN.t_csalt[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RETRYTMG0_CAPAR_RETRY_WINDOW=%u", QDYN.capar_retry_window[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RETRYTMG0_T_WR_CRC_RETRY_WINDOW=%u", QDYN.t_wr_crc_retry_window[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RETRYTMG1_DFI_T_PHY_RDLAT=%u", QDYN.dfi_t_phy_rdlat[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RETRYTMG1_EXTRA_RD_RETRY_WINDOW=%u", QDYN.extra_rd_retry_window[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RETRYTMG1_RETRY_ADD_RD_LAT=%u", QDYN.retry_add_rd_lat[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RETRYTMG1_RETRY_ADD_RD_LAT_EN=%u", QDYN.retry_add_rd_lat_en[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_RETRYTMG1_RETRY_ADD_RD_LAT_EN_AUX=%s", QDYN.retry_add_rd_lat_en[9][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DDR4PPRTMG0_T_PGM_X1_X1024=%u", QDYN.t_pgm_x1_x1024[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DDR4PPRTMG0_T_PGM_X1_SEL=%u", QDYN.t_pgm_x1_sel[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DDR4PPRTMG0_T_PGM_X1_SEL_AUX=%s", QDYN.t_pgm_x1_sel[9][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DDR4PPRTMG1_T_PGMPST_X32=%u", QDYN.t_pgmpst_x32[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_DDR4PPRTMG1_T_PGM_EXIT=%u", QDYN.t_pgm_exit[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE=%u", QDYN.wr_link_ecc_enable[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE_AUX=%s", QDYN.wr_link_ecc_enable[9][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE=%u", QDYN.rd_link_ecc_enable[9][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE_AUX=%s", QDYN.rd_link_ecc_enable[9][0] ? "y" : "n");
#endif /* UMCTL2_FREQUENCY_NUM > 9 */
#if UMCTL2_FREQUENCY_NUM > 9 && DWC_DDRCTL_NUM_CHANNEL > 1
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG0_T_RAS_MIN=%u", QDYN.t_ras_min[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG0_T_RAS_MAX=%u", QDYN.t_ras_max[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG0_T_FAW=%u", QDYN.t_faw[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG0_WR2PRE=%u", QDYN.wr2pre[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG1_T_RC=%u", QDYN.t_rc[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG1_RD2PRE=%u", QDYN.rd2pre[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG1_T_XP=%u", QDYN.t_xp[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG1_T_RCD_WRITE=%u", QDYN.t_rcd_write[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG2_WR2RD=%u", QDYN.wr2rd[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG2_RD2WR=%u", QDYN.rd2wr[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG2_READ_LATENCY=%u", QDYN.read_latency[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG2_WRITE_LATENCY=%u", QDYN.write_latency[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG3_WR2MR=%u", QDYN.wr2mr[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG3_RD2MR=%u", QDYN.rd2mr[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG3_T_MR=%u", QDYN.t_mr[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG4_T_RP=%u", QDYN.t_rp[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG4_T_RRD=%u", QDYN.t_rrd[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG4_T_CCD=%u", QDYN.t_ccd[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG4_T_RCD=%u", QDYN.t_rcd[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG5_T_CKE=%u", QDYN.t_cke[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG5_T_CKESR=%u", QDYN.t_ckesr[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG5_T_CKSRE=%u", QDYN.t_cksre[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG5_T_CKSRX=%u", QDYN.t_cksrx[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG6_T_CKCSX=%u", QDYN.t_ckcsx[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG7_T_CSH=%u", QDYN.t_csh[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG7_T_MRW_L=%u", QDYN.t_mrw_l[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG8_T_XS_X32=%u", QDYN.t_xs_x32[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG8_T_XS_DLL_X32=%u", QDYN.t_xs_dll_x32[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG8_T_XS_ABORT_X32=%u", QDYN.t_xs_abort_x32[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG8_T_XS_FAST_X32=%u", QDYN.t_xs_fast_x32[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG9_WR2RD_S=%u", QDYN.wr2rd_s[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG9_T_RRD_S=%u", QDYN.t_rrd_s[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG9_T_CCD_S=%u", QDYN.t_ccd_s[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG9_DDR4_WR_PREAMBLE=%u", QDYN.ddr4_wr_preamble[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG9_DDR4_WR_PREAMBLE_AUX=%s", QDYN.ddr4_wr_preamble[9][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG10_T_GEAR_HOLD=%u", QDYN.t_gear_hold[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG10_T_GEAR_SETUP=%u", QDYN.t_gear_setup[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG10_T_CMD_GEAR=%u", QDYN.t_cmd_gear[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG10_T_SYNC_GEAR=%u", QDYN.t_sync_gear[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG11_T_CKMPE=%u", QDYN.t_ckmpe[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG11_T_MPX_S=%u", QDYN.t_mpx_s[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG11_T_MPX_LH=%u", QDYN.t_mpx_lh[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG11_POST_MPSM_GAP_X32=%u", QDYN.post_mpsm_gap_x32[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG12_T_MRD_PDA=%u", QDYN.t_mrd_pda[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG12_T_CMDCKE=%u", QDYN.t_cmdcke[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG12_T_WR_MPR=%u", QDYN.t_wr_mpr[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG13_T_PPD=%u", QDYN.t_ppd[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG13_T_CCD_W2=%u", QDYN.t_ccd_w2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG13_T_CCD_MW=%u", QDYN.t_ccd_mw[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG13_ODTLOFF=%u", QDYN.odtloff[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG14_T_XSR=%u", QDYN.t_xsr[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG14_T_OSCO=%u", QDYN.t_osco[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG15_T_STAB_X32=%u", QDYN.t_stab_x32[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG15_EN_HWFFC_T_STAB=%u", QDYN.en_hwffc_t_stab[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG15_EN_HWFFC_T_STAB_AUX=%s", QDYN.en_hwffc_t_stab[9][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG15_EN_DFI_LP_T_STAB=%u", QDYN.en_dfi_lp_t_stab[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG15_EN_DFI_LP_T_STAB_AUX=%s", QDYN.en_dfi_lp_t_stab[9][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG16_T_CCD_DLR=%u", QDYN.t_ccd_dlr[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG16_T_RRD_DLR=%u", QDYN.t_rrd_dlr[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG16_T_FAW_DLR=%u", QDYN.t_faw_dlr[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG16_T_RP_CA_PARITY=%u", QDYN.t_rp_ca_parity[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG17_T_VRCG_DISABLE=%u", QDYN.t_vrcg_disable[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG17_T_VRCG_ENABLE=%u", QDYN.t_vrcg_enable[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG18_T_MPSMX=%u", QDYN.t_mpsmx[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG18_T_PD=%u", QDYN.t_pd[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG20_T_CSL_SREXIT=%u", QDYN.t_csl_srexit[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG20_T_CSH_SREXIT=%u", QDYN.t_csh_srexit[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG20_T_CASRX=%u", QDYN.t_casrx[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG20_T_CPDED=%u", QDYN.t_cpded[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG21_T_MPC_HOLD=%u", QDYN.t_mpc_hold[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG21_T_MPC_SETUP=%u", QDYN.t_mpc_setup[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG21_T_MPC_CS=%u", QDYN.t_mpc_cs[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG21_T_CSL=%u", QDYN.t_csl[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG22_T_RD2WR_DPR=%u", QDYN.t_rd2wr_dpr[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG22_T_RD2WR_DLR=%u", QDYN.t_rd2wr_dlr[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG22_T_WR2RD_DPR=%u", QDYN.t_wr2rd_dpr[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG22_T_WR2RD_DLR=%u", QDYN.t_wr2rd_dlr[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG23_T_PDN=%u", DYN.t_pdn[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG23_T_XSR_DSM_X1024=%u", DYN.t_xsr_dsm_x1024[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG24_MAX_WR_SYNC=%u", QDYN.max_wr_sync[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG24_MAX_RD_SYNC=%u", QDYN.max_rd_sync[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG24_RD2WR_S=%u", QDYN.rd2wr_s[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG24_BANK_ORG=%u", QDYN.bank_org[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG25_RDA2PRE=%u", QDYN.rda2pre[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG25_WRA2PRE=%u", QDYN.wra2pre[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE=%u", QDYN.lpddr4_diff_bank_rwa2pre[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG26_T_CCD_R=%u", QDYN.t_ccd_r[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG26_T_CCD_W=%u", QDYN.t_ccd_w[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG26_T_CCD_R_S=%u", QDYN.t_ccd_r_s[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG26_T_CCD_W_S=%u", QDYN.t_ccd_w_s[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG27_T_MRR2MPC=%u", QDYN.t_mrr2mpc[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG27_T_ECSC=%u", QDYN.t_ecsc[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG28_T_SRX2SRX=%u", QDYN.t_srx2srx[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG28_T_CPDED2SRX=%u", QDYN.t_cpded2srx[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG28_T_CSSR=%u", QDYN.t_cssr[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG29_T_CKACT=%u", QDYN.t_ckact[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG29_T_CKOFF=%u", QDYN.t_ckoff[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG30_MRR2RD=%u", QDYN.mrr2rd[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG30_MRR2WR=%u", QDYN.mrr2wr[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG30_MRR2MRW=%u", QDYN.mrr2mrw[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG31_RFM_RAAIMT=%u", QDYN.rfm_raaimt[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG31_RFM_RAA_THR=%u", QDYN.rfm_raa_thr[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG31_RFM_RAA_REF_DECR=%u", QDYN.rfm_raa_ref_decr[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG32_WS_FS2WCK_SUS=%u", QDYN.ws_fs2wck_sus[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG32_T_WCKSUS=%u", QDYN.t_wcksus[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG32_WS_OFF2WS_FS=%u", QDYN.ws_off2ws_fs[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG33_T_CCD_R_M=%u", QDYN.t_ccd_r_m[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG33_T_CCD_W_M=%u", QDYN.t_ccd_w_m[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG33_T_WR2RD_M=%u", QDYN.t_wr2rd_m[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG34_T_CCD_MW_BLX2=%u", QDYN.t_ccd_mw_blx2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG34_RD2WR_BLX2=%u", QDYN.rd2wr_blx2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG34_WR2RD_BLX2=%u", QDYN.wr2rd_blx2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG34_T_CCD_BLX2=%u", QDYN.t_ccd_blx2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG35_RDA2PRE_BLX2=%u", QDYN.rda2pre_blx2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG35_WRA2PRE_BLX2=%u", QDYN.wra2pre_blx2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG35_RD2PRE_BLX2=%u", QDYN.rd2pre_blx2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG35_WR2PRE_BLX2=%u", QDYN.wr2pre_blx2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG36_RD2WR_S_BLX2=%u", QDYN.rd2wr_s_blx2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG36_WR2RD_S_BLX2=%u", QDYN.wr2rd_s_blx2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG36_T_CCD_S_BLX2=%u", QDYN.t_ccd_s_blx2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG37_MAX_WR_SYNC_BLX2=%u", QDYN.max_wr_sync_blx2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG37_MAX_RD_SYNC_BLX2=%u", QDYN.max_rd_sync_blx2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG37_WR2MR_BLX2=%u", QDYN.wr2mr_blx2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG37_RD2MR_BLX2=%u", QDYN.rd2mr_blx2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG38_WR2RD_DR_BLX2=%u", QDYN.wr2rd_dr_blx2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG38_RD2WR_DR_BLX2=%u", QDYN.rd2wr_dr_blx2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG38_DIFF_RANK_RD_GAP_BLX2=%u", QDYN.diff_rank_rd_gap_blx2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET1TMG38_DIFF_RANK_WR_GAP_BLX2=%u", QDYN.diff_rank_wr_gap_blx2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG0_T_RAS_MIN_2=%u", QDYN.t_ras_min_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG0_T_FAW_2=%u", QDYN.t_faw_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG0_WR2PRE_2=%u", QDYN.wr2pre_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG1_T_RC_2=%u", QDYN.t_rc_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG1_RD2PRE_2=%u", QDYN.rd2pre_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG2_WR2RD_2=%u", QDYN.wr2rd_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG2_RD2WR_2=%u", QDYN.rd2wr_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG3_T_MR_2=%u", QDYN.t_mr_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG4_T_RP_2=%u", QDYN.t_rp_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG4_T_RRD_2=%u", QDYN.t_rrd_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG4_T_RCD_2=%u", QDYN.t_rcd_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG8_T_XS_X32_2=%u", QDYN.t_xs_x32_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG8_T_XS_DLL_X32_2=%u", QDYN.t_xs_dll_x32_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG9_WR2RD_S_2=%u", QDYN.wr2rd_s_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG9_T_RRD_S_2=%u", QDYN.t_rrd_s_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG13_T_PPD_2=%u", QDYN.t_ppd_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG13_T_CCD_W2_2=%u", QDYN.t_ccd_w2_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG16_T_CCD_DLR_2=%u", QDYN.t_ccd_dlr_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG16_T_RRD_DLR_2=%u", QDYN.t_rrd_dlr_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG16_T_FAW_DLR_2=%u", QDYN.t_faw_dlr_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG16_T_RP_CA_PARITY_2=%u", QDYN.t_rp_ca_parity_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG22_T_RD2WR_DPR_2=%u", QDYN.t_rd2wr_dpr_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG22_T_RD2WR_DLR_2=%u", QDYN.t_rd2wr_dlr_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG22_T_WR2RD_DPR_2=%u", QDYN.t_wr2rd_dpr_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG22_T_WR2RD_DLR_2=%u", QDYN.t_wr2rd_dlr_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG26_T_CCD_R_2=%u", QDYN.t_ccd_r_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG26_T_CCD_W_2=%u", QDYN.t_ccd_w_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG26_T_CCD_R_S_2=%u", QDYN.t_ccd_r_s_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG26_T_CCD_W_S_2=%u", QDYN.t_ccd_w_s_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG27_T_MRR2MPC_2=%u", QDYN.t_mrr2mpc_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG31_RFM_RAAIMT_2=%u", QDYN.rfm_raaimt_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG31_RFM_RAA_THR_2=%u", QDYN.rfm_raa_thr_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG31_RFM_RAA_REF_DECR_2=%u", QDYN.rfm_raa_ref_decr_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG33_T_CCD_R_M_2=%u", QDYN.t_ccd_r_m_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG33_T_CCD_W_M_2=%u", QDYN.t_ccd_w_m_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DRAMSET2TMG33_T_WR2RD_M_2=%u", QDYN.t_wr2rd_m_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R0R1=%u", QDYN.t_rd2rd_gap_r0r1[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R1R0=%u", QDYN.t_rd2rd_gap_r1r0[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R0R1=%u", QDYN.t_wr2rd_gap_r0r1[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R1R0=%u", QDYN.t_wr2rd_gap_r1r0[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R0R1=%u", QDYN.t_rd2wr_gap_r0r1[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R1R0=%u", QDYN.t_rd2wr_gap_r1r0[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R0R1=%u", QDYN.t_wr2wr_gap_r0r1[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R1R0=%u", QDYN.t_wr2wr_gap_r1r0[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R0R2=%u", QDYN.t_rd2rd_gap_r0r2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R2R0=%u", QDYN.t_rd2rd_gap_r2r0[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R0R2=%u", QDYN.t_wr2rd_gap_r0r2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R2R0=%u", QDYN.t_wr2rd_gap_r2r0[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R0R2=%u", QDYN.t_rd2wr_gap_r0r2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R2R0=%u", QDYN.t_rd2wr_gap_r2r0[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R0R2=%u", QDYN.t_wr2wr_gap_r0r2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R2R0=%u", QDYN.t_wr2wr_gap_r2r0[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R0R3=%u", QDYN.t_rd2rd_gap_r0r3[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R3R0=%u", QDYN.t_rd2rd_gap_r3r0[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R0R3=%u", QDYN.t_wr2rd_gap_r0r3[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R3R0=%u", QDYN.t_wr2rd_gap_r3r0[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R0R3=%u", QDYN.t_rd2wr_gap_r0r3[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R3R0=%u", QDYN.t_rd2wr_gap_r3r0[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R0R3=%u", QDYN.t_wr2wr_gap_r0r3[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R3R0=%u", QDYN.t_wr2wr_gap_r3r0[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R1R2=%u", QDYN.t_rd2rd_gap_r1r2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R2R1=%u", QDYN.t_rd2rd_gap_r2r1[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R1R2=%u", QDYN.t_wr2rd_gap_r1r2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R2R1=%u", QDYN.t_wr2rd_gap_r2r1[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R1R2=%u", QDYN.t_rd2wr_gap_r1r2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R2R1=%u", QDYN.t_rd2wr_gap_r2r1[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R1R2=%u", QDYN.t_wr2wr_gap_r1r2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R2R1=%u", QDYN.t_wr2wr_gap_r2r1[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R1R3=%u", QDYN.t_rd2rd_gap_r1r3[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R3R1=%u", QDYN.t_rd2rd_gap_r3r1[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R1R3=%u", QDYN.t_wr2rd_gap_r1r3[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R3R1=%u", QDYN.t_wr2rd_gap_r3r1[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R1R3=%u", QDYN.t_rd2wr_gap_r1r3[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R3R1=%u", QDYN.t_rd2wr_gap_r3r1[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R1R3=%u", QDYN.t_wr2wr_gap_r1r3[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R3R1=%u", QDYN.t_wr2wr_gap_r3r1[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R2R3=%u", QDYN.t_rd2rd_gap_r2r3[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R3R2=%u", QDYN.t_rd2rd_gap_r3r2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R2R3=%u", QDYN.t_wr2rd_gap_r2r3[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R3R2=%u", QDYN.t_wr2rd_gap_r3r2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R2R3=%u", QDYN.t_rd2wr_gap_r2r3[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R3R2=%u", QDYN.t_rd2wr_gap_r3r2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R2R3=%u", QDYN.t_wr2wr_gap_r2r3[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R3R2=%u", QDYN.t_wr2wr_gap_r3r2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_MRAMTMG0_T_RAS_MIN_MRAM=%u", QDYN.t_ras_min_mram[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_MRAMTMG0_T_FAW_MRAM=%u", QDYN.t_faw_mram[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_MRAMTMG1_T_RC_MRAM=%u", QDYN.t_rc_mram[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_MRAMTMG2_T_RP_MRAM=%u", QDYN.t_rp_mram[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_MRAMTMG2_T_RRD_MRAM=%u", QDYN.t_rrd_mram[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_MRAMTMG2_T_RCD_MRAM=%u", QDYN.t_rcd_mram[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_MRAMTMG3_T_RRD_S_MRAM=%u", QDYN.t_rrd_s_mram[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_INITMR0_EMR=%u", QDYN.emr[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_INITMR0_MR=%u", QDYN.mr[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_INITMR1_EMR3=%u", QDYN.emr3[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_INITMR1_EMR2=%u", QDYN.emr2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_INITMR2_MR5=%u", QDYN.mr5[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_INITMR2_MR4=%u", QDYN.mr4[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_INITMR3_MR6=%u", QDYN.mr6[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_INITMR3_MR22=%u", QDYN.mr22[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DFITMG0_DFI_TPHY_WRLAT=%u", QDYN.dfi_tphy_wrlat[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DFITMG0_DFI_TPHY_WRDATA=%u", QDYN.dfi_tphy_wrdata[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DFITMG0_DFI_T_RDDATA_EN=%u", QDYN.dfi_t_rddata_en[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DFITMG0_DFI_T_CTRL_DELAY=%u", QDYN.dfi_t_ctrl_delay[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DFITMG1_DFI_T_DRAM_CLK_ENABLE=%u", QDYN.dfi_t_dram_clk_enable[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DFITMG1_DFI_T_DRAM_CLK_DISABLE=%u", QDYN.dfi_t_dram_clk_disable[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DFITMG1_DFI_T_WRDATA_DELAY=%u", QDYN.dfi_t_wrdata_delay[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DFITMG1_DFI_T_PARIN_LAT=%u", QDYN.dfi_t_parin_lat[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DFITMG1_DFI_T_CMD_LAT=%u", QDYN.dfi_t_cmd_lat[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DFITMG2_DFI_TPHY_WRCSLAT=%u", QDYN.dfi_tphy_wrcslat[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DFITMG2_DFI_TPHY_RDCSLAT=%u", QDYN.dfi_tphy_rdcslat[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DFITMG2_DFI_TWCK_DELAY=%u", QDYN.dfi_twck_delay[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DFITMG3_DFI_T_GEARDOWN_DELAY=%u", QDYN.dfi_t_geardown_delay[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DFITMG4_DFI_TWCK_DIS=%u", QDYN.dfi_twck_dis[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DFITMG4_DFI_TWCK_EN_FS=%u", QDYN.dfi_twck_en_fs[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DFITMG4_DFI_TWCK_EN_WR=%u", QDYN.dfi_twck_en_wr[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DFITMG4_DFI_TWCK_EN_RD=%u", QDYN.dfi_twck_en_rd[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DFITMG5_DFI_TWCK_TOGGLE_POST=%u", QDYN.dfi_twck_toggle_post[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DFITMG5_DFI_TWCK_TOGGLE_CS=%u", QDYN.dfi_twck_toggle_cs[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DFITMG5_DFI_TWCK_TOGGLE=%u", QDYN.dfi_twck_toggle[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DFITMG5_DFI_TWCK_FAST_TOGGLE=%u", QDYN.dfi_twck_fast_toggle[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD=%u", QDYN.dfi_twck_toggle_post_rd[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN=%u", QDYN.dfi_twck_toggle_post_rd_en[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN_AUX=%s", QDYN.dfi_twck_toggle_post_rd_en[9][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DFITMG7_DFI_T_2N_MODE_DELAY=%u", QDYN.dfi_t_2n_mode_delay[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DFITMG7_DFI_T_INIT_START=%u", QDYN.dfi_t_init_start[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DFITMG7_DFI_T_INIT_COMPLETE=%u", QDYN.dfi_t_init_complete[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024=%u", STATIC.dfi_t_ctrlupd_interval_max_x1024[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024=%u", STATIC.dfi_t_ctrlupd_interval_min_x1024[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8=%u", STATIC.dfi_t_ctrlupd_burst_interval_x8[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET1TMG0_T_REFI_X1_X32=%u", DYN.t_refi_x1_x32[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET1TMG0_REFRESH_TO_X1_X32=%u", DYN.refresh_to_x1_x32[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET1TMG0_REFRESH_MARGIN=%u", DYN.refresh_margin[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET1TMG0_REFRESH_TO_X1_SEL=%u", DYN.refresh_to_x1_sel[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET1TMG0_REFRESH_TO_X1_SEL_AUX=%s", DYN.refresh_to_x1_sel[9][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET1TMG0_T_REFI_X1_SEL=%u", DYN.t_refi_x1_sel[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET1TMG0_T_REFI_X1_SEL_AUX=%s", DYN.t_refi_x1_sel[9][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET1TMG1_T_RFC_MIN=%u", DYN.t_rfc_min[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET1TMG1_T_RFC_MIN_AB=%u", DYN.t_rfc_min_ab[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET1TMG2_T_RFC_MIN_DLR=%u", DYN.t_rfc_min_dlr[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET1TMG2_T_PBR2PBR=%u", DYN.t_pbr2pbr[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET1TMG2_T_PBR2ACT=%u", DYN.t_pbr2act[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET1TMG3_T_RFCSB=%u", DYN.t_rfcsb[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET1TMG3_T_REFSBRD=%u", DYN.t_refsbrd[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET1TMG3_REFRESH_TO_AB_X32=%u", DYN.refresh_to_ab_x32[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32=%u", DYN.refresh_timer0_start_value_x32[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32=%u", DYN.refresh_timer1_start_value_x32[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET1TMG5_REFRESH_TIMER2_START_VALUE_X32=%u", DYN.refresh_timer2_start_value_x32[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET1TMG5_REFRESH_TIMER3_START_VALUE_X32=%u", DYN.refresh_timer3_start_value_x32[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET1TMG6_REFRESH_TIMER_LR_OFFSET_X32=%u", STATIC.refresh_timer_lr_offset_x32[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET1TMG7_T_RFCSB_DLR=%u", DYN.t_rfcsb_dlr[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET1TMG7_T_REFSBRD_DLR=%u", DYN.t_refsbrd_dlr[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET1TMG8_T_RFC_MIN_HET=%u", DYN.t_rfc_min_het[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET1TMG9_REFAB_HI_SCH_GAP=%u", DYN.refab_hi_sch_gap[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET1TMG9_REFSB_HI_SCH_GAP=%u", DYN.refsb_hi_sch_gap[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET1TMG10_T_WIN_SIZE_1XTREFI=%u", QDYN.t_win_size_1xtrefi[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET1TMG11_T_PBR2PBR_MP=%u", DYN.t_pbr2pbr_mp[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET1TMG12_T_RFC_MIN_MP=%u", DYN.t_rfc_min_mp[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET1TMG12_T_RFC_MIN_AB_MP=%u", DYN.t_rfc_min_ab_mp[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_ECSSET1TMG0_T_ECS_INT_X1024=%u", QDYN.t_ecs_int_x1024[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_ECSSET1TMG0_T_REFI_ECS_OFFSET_X1_X32=%u", DYN.t_refi_ecs_offset_x1_x32[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFMSET1TMG0_T_RFMPB=%u", QDYN.t_rfmpb[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFMSET1TMG1_T_RFMPB_MP=%u", QDYN.t_rfmpb_mp[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET2TMG0_T_REFI_X1_X32_2=%u", DYN.t_refi_x1_x32_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET2TMG0_REFRESH_TO_X1_X32_2=%u", DYN.refresh_to_x1_x32_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET2TMG0_REFRESH_MARGIN_2=%u", DYN.refresh_margin_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET2TMG1_T_RFC_MIN_2=%u", DYN.t_rfc_min_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET2TMG2_T_RFC_MIN_DLR_2=%u", DYN.t_rfc_min_dlr_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET2TMG3_T_RFCSB_2=%u", DYN.t_rfcsb_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET2TMG3_T_REFSBRD_2=%u", DYN.t_refsbrd_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET2TMG6_REFRESH_TIMER_LR_OFFSET_X32_2=%u", STATIC.refresh_timer_lr_offset_x32_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET2TMG7_T_RFCSB_DLR_2=%u", DYN.t_rfcsb_dlr_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET2TMG7_T_REFSBRD_DLR_2=%u", DYN.t_refsbrd_dlr_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET2TMG9_REFAB_HI_SCH_GAP_2=%u", DYN.refab_hi_sch_gap_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET2TMG9_REFSB_HI_SCH_GAP_2=%u", DYN.refsb_hi_sch_gap_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RFSHSET2TMG10_T_WIN_SIZE_1XTREFI_2=%u", QDYN.t_win_size_1xtrefi_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_ECSSET2TMG0_T_ECS_INT_X1024_2=%u", QDYN.t_ecs_int_x1024_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_ECSSET2TMG0_T_REFI_ECS_OFFSET_X1_X32_2=%u", DYN.t_refi_ecs_offset_x1_x32_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_ZQSET1TMG0_T_ZQ_LONG_NOP=%u", STATIC.t_zq_long_nop[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_ZQSET1TMG0_T_ZQ_SHORT_NOP=%u", STATIC.t_zq_short_nop[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024=%u", STATIC.t_zq_short_interval_x1024[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_ZQSET1TMG1_T_ZQ_RESET_NOP=%u", STATIC.t_zq_reset_nop[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_ZQSET1TMG2_T_ZQ_STOP=%u", STATIC.t_zq_stop[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_ZQSET2TMG0_T_ZQ_LONG_NOP_2=%u", STATIC.t_zq_long_nop_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_ZQSET2TMG0_T_ZQ_SHORT_NOP_2=%u", STATIC.t_zq_short_nop_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RCDINIT1_CTRL_WORD_1=%u", QDYN.ctrl_word_1[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RCDINIT1_CTRL_WORD_2=%u", QDYN.ctrl_word_2[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RCDINIT2_CTRL_WORD_3=%u", QDYN.ctrl_word_3[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RCDINIT2_CTRL_WORD_4=%u", QDYN.ctrl_word_4[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RCDINIT3_CTRL_WORD_5=%u", QDYN.ctrl_word_5[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RCDINIT3_CTRL_WORD_6=%u", QDYN.ctrl_word_6[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RCDINIT4_CTRL_WORD_7=%u", QDYN.ctrl_word_7[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RCDINIT4_CTRL_WORD_8=%u", QDYN.ctrl_word_8[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_HWFFCEX_RANK1_RANK1_MR1_RTT_NOM=%u", QDYN.rank1_mr1_rtt_nom[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_HWFFCEX_RANK1_RANK1_MR2_RTT_WR=%u", QDYN.rank1_mr2_rtt_wr[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_HWFFCEX_RANK1_RANK1_MR5_RTT_PARK=%u", QDYN.rank1_mr5_rtt_park[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_VALUE=%u", QDYN.rank1_mr6_vref_value[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE=%u", QDYN.rank1_mr6_vref_range[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE_AUX=%s", QDYN.rank1_mr6_vref_range[9][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_HWFFCEX_RANK2_RANK2_MR1_RTT_NOM=%u", QDYN.rank2_mr1_rtt_nom[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_HWFFCEX_RANK2_RANK2_MR2_RTT_WR=%u", QDYN.rank2_mr2_rtt_wr[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_HWFFCEX_RANK2_RANK2_MR5_RTT_PARK=%u", QDYN.rank2_mr5_rtt_park[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_VALUE=%u", QDYN.rank2_mr6_vref_value[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE=%u", QDYN.rank2_mr6_vref_range[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE_AUX=%s", QDYN.rank2_mr6_vref_range[9][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_HWFFCEX_RANK3_RANK3_MR1_RTT_NOM=%u", QDYN.rank3_mr1_rtt_nom[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_HWFFCEX_RANK3_RANK3_MR2_RTT_WR=%u", QDYN.rank3_mr2_rtt_wr[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_HWFFCEX_RANK3_RANK3_MR5_RTT_PARK=%u", QDYN.rank3_mr5_rtt_park[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_VALUE=%u", QDYN.rank3_mr6_vref_value[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE=%u", QDYN.rank3_mr6_vref_range[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE_AUX=%s", QDYN.rank3_mr6_vref_range[9][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DQSOSCCTL0_DQSOSC_ENABLE=%u", DYN.dqsosc_enable[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DQSOSCCTL0_DQSOSC_ENABLE_AUX=%s", DYN.dqsosc_enable[9][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT=%u", DYN.dqsosc_interval_unit[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT_AUX=%s", DYN.dqsosc_interval_unit[9][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DQSOSCCTL0_DQSOSC_INTERVAL=%u", DYN.dqsosc_interval[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DERATEINT_MR4_READ_INTERVAL=%u", QDYN.mr4_read_interval[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DERATEVAL0_DERATED_T_RRD=%u", QDYN.derated_t_rrd[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DERATEVAL0_DERATED_T_RP=%u", QDYN.derated_t_rp[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DERATEVAL0_DERATED_T_RAS_MIN=%u", QDYN.derated_t_ras_min[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DERATEVAL0_DERATED_T_RCD=%u", QDYN.derated_t_rcd[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DERATEVAL1_DERATED_T_RC=%u", QDYN.derated_t_rc[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DERATEVAL1_DERATED_T_RCD_WRITE=%u", QDYN.derated_t_rcd_write[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_HWLPTMG0_HW_LP_IDLE_X32=%u", QDYN.hw_lp_idle_x32[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DVFSCTL0_DVFSQ_ENABLE=%u", STATIC.dvfsq_enable[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DVFSCTL0_DVFSQ_ENABLE_AUX=%s", STATIC.dvfsq_enable[9][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_SCHEDTMG0_PAGECLOSE_TIMER=%u", STATIC.pageclose_timer[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_SCHEDTMG0_RDWR_IDLE_GAP=%u", STATIC.rdwr_idle_gap[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_PERFHPR1_HPR_MAX_STARVE=%u", QDYN.hpr_max_starve[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_PERFHPR1_HPR_XACT_RUN_LENGTH=%u", QDYN.hpr_xact_run_length[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_PERFLPR1_LPR_MAX_STARVE=%u", QDYN.lpr_max_starve[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_PERFLPR1_LPR_XACT_RUN_LENGTH=%u", QDYN.lpr_xact_run_length[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_PERFWR1_W_MAX_STARVE=%u", QDYN.w_max_starve[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_PERFWR1_W_XACT_RUN_LENGTH=%u", QDYN.w_xact_run_length[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANKTMG0_DIFF_RANK_RD_GAP=%u", QDYN.diff_rank_rd_gap[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANKTMG0_DIFF_RANK_WR_GAP=%u", QDYN.diff_rank_wr_gap[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANKTMG1_WR2RD_DR=%u", QDYN.wr2rd_dr[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RANKTMG1_RD2WR_DR=%u", QDYN.rd2wr_dr[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_PWRTMG_POWERDOWN_TO_X32=%u", QDYN.powerdown_to_x32[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_PWRTMG_SELFREF_TO_X32=%u", QDYN.selfref_to_x32[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_ODTCFG_RD_ODT_DELAY=%u", QDYN.rd_odt_delay[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_ODTCFG_RD_ODT_HOLD=%u", QDYN.rd_odt_hold[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_ODTCFG_WR_ODT_DELAY=%u", QDYN.wr_odt_delay[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_ODTCFG_WR_ODT_HOLD=%u", QDYN.wr_odt_hold[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_CRCPARTMG0_T_WR_CRC_ALERT_PW_MAX=%u", DYN.t_wr_crc_alert_pw_max[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_CRCPARTMG0_T_WR_CRC_ALERT_PW_MIN=%u", DYN.t_wr_crc_alert_pw_min[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_CRCPARTMG1_T_CSALT=%u", QDYN.t_csalt[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RETRYTMG0_CAPAR_RETRY_WINDOW=%u", QDYN.capar_retry_window[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RETRYTMG0_T_WR_CRC_RETRY_WINDOW=%u", QDYN.t_wr_crc_retry_window[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RETRYTMG1_DFI_T_PHY_RDLAT=%u", QDYN.dfi_t_phy_rdlat[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RETRYTMG1_EXTRA_RD_RETRY_WINDOW=%u", QDYN.extra_rd_retry_window[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RETRYTMG1_RETRY_ADD_RD_LAT=%u", QDYN.retry_add_rd_lat[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RETRYTMG1_RETRY_ADD_RD_LAT_EN=%u", QDYN.retry_add_rd_lat_en[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_RETRYTMG1_RETRY_ADD_RD_LAT_EN_AUX=%s", QDYN.retry_add_rd_lat_en[9][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DDR4PPRTMG0_T_PGM_X1_X1024=%u", QDYN.t_pgm_x1_x1024[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DDR4PPRTMG0_T_PGM_X1_SEL=%u", QDYN.t_pgm_x1_sel[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DDR4PPRTMG0_T_PGM_X1_SEL_AUX=%s", QDYN.t_pgm_x1_sel[9][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DDR4PPRTMG1_T_PGMPST_X32=%u", QDYN.t_pgmpst_x32[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_DDR4PPRTMG1_T_PGM_EXIT=%u", QDYN.t_pgm_exit[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_LNKECCCTL0_WR_LINK_ECC_ENABLE=%u", QDYN.wr_link_ecc_enable[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_LNKECCCTL0_WR_LINK_ECC_ENABLE_AUX=%s", QDYN.wr_link_ecc_enable[9][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_LNKECCCTL0_RD_LINK_ECC_ENABLE=%u", QDYN.rd_link_ecc_enable[9][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ9_CH1_LNKECCCTL0_RD_LINK_ECC_ENABLE_AUX=%s", QDYN.rd_link_ecc_enable[9][1] ? "y" : "n");
#endif /* UMCTL2_FREQUENCY_NUM > 9 && DWC_DDRCTL_NUM_CHANNEL > 1 */
#if UMCTL2_FREQUENCY_NUM > 10
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG0_T_RAS_MIN=%u", QDYN.t_ras_min[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG0_T_RAS_MAX=%u", QDYN.t_ras_max[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG0_T_FAW=%u", QDYN.t_faw[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG0_WR2PRE=%u", QDYN.wr2pre[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG1_T_RC=%u", QDYN.t_rc[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG1_RD2PRE=%u", QDYN.rd2pre[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG1_T_XP=%u", QDYN.t_xp[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG1_T_RCD_WRITE=%u", QDYN.t_rcd_write[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG2_WR2RD=%u", QDYN.wr2rd[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG2_RD2WR=%u", QDYN.rd2wr[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG2_READ_LATENCY=%u", QDYN.read_latency[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG2_WRITE_LATENCY=%u", QDYN.write_latency[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG3_WR2MR=%u", QDYN.wr2mr[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG3_RD2MR=%u", QDYN.rd2mr[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG3_T_MR=%u", QDYN.t_mr[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG4_T_RP=%u", QDYN.t_rp[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG4_T_RRD=%u", QDYN.t_rrd[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG4_T_CCD=%u", QDYN.t_ccd[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG4_T_RCD=%u", QDYN.t_rcd[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG5_T_CKE=%u", QDYN.t_cke[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG5_T_CKESR=%u", QDYN.t_ckesr[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG5_T_CKSRE=%u", QDYN.t_cksre[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG5_T_CKSRX=%u", QDYN.t_cksrx[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG6_T_CKCSX=%u", QDYN.t_ckcsx[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG7_T_CSH=%u", QDYN.t_csh[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG7_T_MRW_L=%u", QDYN.t_mrw_l[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG8_T_XS_X32=%u", QDYN.t_xs_x32[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG8_T_XS_DLL_X32=%u", QDYN.t_xs_dll_x32[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG8_T_XS_ABORT_X32=%u", QDYN.t_xs_abort_x32[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG8_T_XS_FAST_X32=%u", QDYN.t_xs_fast_x32[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG9_WR2RD_S=%u", QDYN.wr2rd_s[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG9_T_RRD_S=%u", QDYN.t_rrd_s[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG9_T_CCD_S=%u", QDYN.t_ccd_s[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG9_DDR4_WR_PREAMBLE=%u", QDYN.ddr4_wr_preamble[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG9_DDR4_WR_PREAMBLE_AUX=%s", QDYN.ddr4_wr_preamble[10][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG10_T_GEAR_HOLD=%u", QDYN.t_gear_hold[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG10_T_GEAR_SETUP=%u", QDYN.t_gear_setup[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG10_T_CMD_GEAR=%u", QDYN.t_cmd_gear[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG10_T_SYNC_GEAR=%u", QDYN.t_sync_gear[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG11_T_CKMPE=%u", QDYN.t_ckmpe[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG11_T_MPX_S=%u", QDYN.t_mpx_s[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG11_T_MPX_LH=%u", QDYN.t_mpx_lh[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG11_POST_MPSM_GAP_X32=%u", QDYN.post_mpsm_gap_x32[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG12_T_MRD_PDA=%u", QDYN.t_mrd_pda[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG12_T_CMDCKE=%u", QDYN.t_cmdcke[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG12_T_WR_MPR=%u", QDYN.t_wr_mpr[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG13_T_PPD=%u", QDYN.t_ppd[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG13_T_CCD_W2=%u", QDYN.t_ccd_w2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG13_T_CCD_MW=%u", QDYN.t_ccd_mw[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG13_ODTLOFF=%u", QDYN.odtloff[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG14_T_XSR=%u", QDYN.t_xsr[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG14_T_OSCO=%u", QDYN.t_osco[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG15_T_STAB_X32=%u", QDYN.t_stab_x32[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG15_EN_HWFFC_T_STAB=%u", QDYN.en_hwffc_t_stab[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG15_EN_HWFFC_T_STAB_AUX=%s", QDYN.en_hwffc_t_stab[10][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG15_EN_DFI_LP_T_STAB=%u", QDYN.en_dfi_lp_t_stab[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG15_EN_DFI_LP_T_STAB_AUX=%s", QDYN.en_dfi_lp_t_stab[10][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG16_T_CCD_DLR=%u", QDYN.t_ccd_dlr[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG16_T_RRD_DLR=%u", QDYN.t_rrd_dlr[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG16_T_FAW_DLR=%u", QDYN.t_faw_dlr[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG16_T_RP_CA_PARITY=%u", QDYN.t_rp_ca_parity[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG17_T_VRCG_DISABLE=%u", QDYN.t_vrcg_disable[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG17_T_VRCG_ENABLE=%u", QDYN.t_vrcg_enable[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG18_T_MPSMX=%u", QDYN.t_mpsmx[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG18_T_PD=%u", QDYN.t_pd[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG20_T_CSL_SREXIT=%u", QDYN.t_csl_srexit[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG20_T_CSH_SREXIT=%u", QDYN.t_csh_srexit[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG20_T_CASRX=%u", QDYN.t_casrx[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG20_T_CPDED=%u", QDYN.t_cpded[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG21_T_MPC_HOLD=%u", QDYN.t_mpc_hold[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG21_T_MPC_SETUP=%u", QDYN.t_mpc_setup[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG21_T_MPC_CS=%u", QDYN.t_mpc_cs[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG21_T_CSL=%u", QDYN.t_csl[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG22_T_RD2WR_DPR=%u", QDYN.t_rd2wr_dpr[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG22_T_RD2WR_DLR=%u", QDYN.t_rd2wr_dlr[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG22_T_WR2RD_DPR=%u", QDYN.t_wr2rd_dpr[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG22_T_WR2RD_DLR=%u", QDYN.t_wr2rd_dlr[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG23_T_PDN=%u", DYN.t_pdn[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG23_T_XSR_DSM_X1024=%u", DYN.t_xsr_dsm_x1024[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG24_MAX_WR_SYNC=%u", QDYN.max_wr_sync[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG24_MAX_RD_SYNC=%u", QDYN.max_rd_sync[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG24_RD2WR_S=%u", QDYN.rd2wr_s[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG24_BANK_ORG=%u", QDYN.bank_org[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG25_RDA2PRE=%u", QDYN.rda2pre[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG25_WRA2PRE=%u", QDYN.wra2pre[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE=%u", QDYN.lpddr4_diff_bank_rwa2pre[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG26_T_CCD_R=%u", QDYN.t_ccd_r[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG26_T_CCD_W=%u", QDYN.t_ccd_w[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG26_T_CCD_R_S=%u", QDYN.t_ccd_r_s[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG26_T_CCD_W_S=%u", QDYN.t_ccd_w_s[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG27_T_MRR2MPC=%u", QDYN.t_mrr2mpc[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG27_T_ECSC=%u", QDYN.t_ecsc[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG28_T_SRX2SRX=%u", QDYN.t_srx2srx[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG28_T_CPDED2SRX=%u", QDYN.t_cpded2srx[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG28_T_CSSR=%u", QDYN.t_cssr[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG29_T_CKACT=%u", QDYN.t_ckact[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG29_T_CKOFF=%u", QDYN.t_ckoff[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG30_MRR2RD=%u", QDYN.mrr2rd[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG30_MRR2WR=%u", QDYN.mrr2wr[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG30_MRR2MRW=%u", QDYN.mrr2mrw[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG31_RFM_RAAIMT=%u", QDYN.rfm_raaimt[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG31_RFM_RAA_THR=%u", QDYN.rfm_raa_thr[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG31_RFM_RAA_REF_DECR=%u", QDYN.rfm_raa_ref_decr[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG32_WS_FS2WCK_SUS=%u", QDYN.ws_fs2wck_sus[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG32_T_WCKSUS=%u", QDYN.t_wcksus[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG32_WS_OFF2WS_FS=%u", QDYN.ws_off2ws_fs[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG33_T_CCD_R_M=%u", QDYN.t_ccd_r_m[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG33_T_CCD_W_M=%u", QDYN.t_ccd_w_m[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG33_T_WR2RD_M=%u", QDYN.t_wr2rd_m[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG34_T_CCD_MW_BLX2=%u", QDYN.t_ccd_mw_blx2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG34_RD2WR_BLX2=%u", QDYN.rd2wr_blx2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG34_WR2RD_BLX2=%u", QDYN.wr2rd_blx2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG34_T_CCD_BLX2=%u", QDYN.t_ccd_blx2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG35_RDA2PRE_BLX2=%u", QDYN.rda2pre_blx2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG35_WRA2PRE_BLX2=%u", QDYN.wra2pre_blx2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG35_RD2PRE_BLX2=%u", QDYN.rd2pre_blx2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG35_WR2PRE_BLX2=%u", QDYN.wr2pre_blx2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG36_RD2WR_S_BLX2=%u", QDYN.rd2wr_s_blx2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG36_WR2RD_S_BLX2=%u", QDYN.wr2rd_s_blx2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG36_T_CCD_S_BLX2=%u", QDYN.t_ccd_s_blx2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG37_MAX_WR_SYNC_BLX2=%u", QDYN.max_wr_sync_blx2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG37_MAX_RD_SYNC_BLX2=%u", QDYN.max_rd_sync_blx2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG37_WR2MR_BLX2=%u", QDYN.wr2mr_blx2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG37_RD2MR_BLX2=%u", QDYN.rd2mr_blx2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG38_WR2RD_DR_BLX2=%u", QDYN.wr2rd_dr_blx2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG38_RD2WR_DR_BLX2=%u", QDYN.rd2wr_dr_blx2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG38_DIFF_RANK_RD_GAP_BLX2=%u", QDYN.diff_rank_rd_gap_blx2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET1TMG38_DIFF_RANK_WR_GAP_BLX2=%u", QDYN.diff_rank_wr_gap_blx2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG0_T_RAS_MIN_2=%u", QDYN.t_ras_min_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG0_T_FAW_2=%u", QDYN.t_faw_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG0_WR2PRE_2=%u", QDYN.wr2pre_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG1_T_RC_2=%u", QDYN.t_rc_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG1_RD2PRE_2=%u", QDYN.rd2pre_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG2_WR2RD_2=%u", QDYN.wr2rd_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG2_RD2WR_2=%u", QDYN.rd2wr_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG3_T_MR_2=%u", QDYN.t_mr_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG4_T_RP_2=%u", QDYN.t_rp_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG4_T_RRD_2=%u", QDYN.t_rrd_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG4_T_RCD_2=%u", QDYN.t_rcd_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG8_T_XS_X32_2=%u", QDYN.t_xs_x32_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG8_T_XS_DLL_X32_2=%u", QDYN.t_xs_dll_x32_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG9_WR2RD_S_2=%u", QDYN.wr2rd_s_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG9_T_RRD_S_2=%u", QDYN.t_rrd_s_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG13_T_PPD_2=%u", QDYN.t_ppd_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG13_T_CCD_W2_2=%u", QDYN.t_ccd_w2_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG16_T_CCD_DLR_2=%u", QDYN.t_ccd_dlr_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG16_T_RRD_DLR_2=%u", QDYN.t_rrd_dlr_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG16_T_FAW_DLR_2=%u", QDYN.t_faw_dlr_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG16_T_RP_CA_PARITY_2=%u", QDYN.t_rp_ca_parity_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG22_T_RD2WR_DPR_2=%u", QDYN.t_rd2wr_dpr_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG22_T_RD2WR_DLR_2=%u", QDYN.t_rd2wr_dlr_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG22_T_WR2RD_DPR_2=%u", QDYN.t_wr2rd_dpr_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG22_T_WR2RD_DLR_2=%u", QDYN.t_wr2rd_dlr_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG26_T_CCD_R_2=%u", QDYN.t_ccd_r_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG26_T_CCD_W_2=%u", QDYN.t_ccd_w_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG26_T_CCD_R_S_2=%u", QDYN.t_ccd_r_s_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG26_T_CCD_W_S_2=%u", QDYN.t_ccd_w_s_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG27_T_MRR2MPC_2=%u", QDYN.t_mrr2mpc_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG31_RFM_RAAIMT_2=%u", QDYN.rfm_raaimt_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG31_RFM_RAA_THR_2=%u", QDYN.rfm_raa_thr_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG31_RFM_RAA_REF_DECR_2=%u", QDYN.rfm_raa_ref_decr_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG33_T_CCD_R_M_2=%u", QDYN.t_ccd_r_m_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG33_T_CCD_W_M_2=%u", QDYN.t_ccd_w_m_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DRAMSET2TMG33_T_WR2RD_M_2=%u", QDYN.t_wr2rd_m_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R0R1=%u", QDYN.t_rd2rd_gap_r0r1[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R1R0=%u", QDYN.t_rd2rd_gap_r1r0[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R0R1=%u", QDYN.t_wr2rd_gap_r0r1[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R1R0=%u", QDYN.t_wr2rd_gap_r1r0[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R0R1=%u", QDYN.t_rd2wr_gap_r0r1[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R1R0=%u", QDYN.t_rd2wr_gap_r1r0[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R0R1=%u", QDYN.t_wr2wr_gap_r0r1[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R1R0=%u", QDYN.t_wr2wr_gap_r1r0[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R0R2=%u", QDYN.t_rd2rd_gap_r0r2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R2R0=%u", QDYN.t_rd2rd_gap_r2r0[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R0R2=%u", QDYN.t_wr2rd_gap_r0r2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R2R0=%u", QDYN.t_wr2rd_gap_r2r0[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R0R2=%u", QDYN.t_rd2wr_gap_r0r2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R2R0=%u", QDYN.t_rd2wr_gap_r2r0[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R0R2=%u", QDYN.t_wr2wr_gap_r0r2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R2R0=%u", QDYN.t_wr2wr_gap_r2r0[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R0R3=%u", QDYN.t_rd2rd_gap_r0r3[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R3R0=%u", QDYN.t_rd2rd_gap_r3r0[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R0R3=%u", QDYN.t_wr2rd_gap_r0r3[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R3R0=%u", QDYN.t_wr2rd_gap_r3r0[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R0R3=%u", QDYN.t_rd2wr_gap_r0r3[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R3R0=%u", QDYN.t_rd2wr_gap_r3r0[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R0R3=%u", QDYN.t_wr2wr_gap_r0r3[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R3R0=%u", QDYN.t_wr2wr_gap_r3r0[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R1R2=%u", QDYN.t_rd2rd_gap_r1r2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R2R1=%u", QDYN.t_rd2rd_gap_r2r1[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R1R2=%u", QDYN.t_wr2rd_gap_r1r2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R2R1=%u", QDYN.t_wr2rd_gap_r2r1[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R1R2=%u", QDYN.t_rd2wr_gap_r1r2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R2R1=%u", QDYN.t_rd2wr_gap_r2r1[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R1R2=%u", QDYN.t_wr2wr_gap_r1r2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R2R1=%u", QDYN.t_wr2wr_gap_r2r1[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R1R3=%u", QDYN.t_rd2rd_gap_r1r3[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R3R1=%u", QDYN.t_rd2rd_gap_r3r1[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R1R3=%u", QDYN.t_wr2rd_gap_r1r3[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R3R1=%u", QDYN.t_wr2rd_gap_r3r1[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R1R3=%u", QDYN.t_rd2wr_gap_r1r3[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R3R1=%u", QDYN.t_rd2wr_gap_r3r1[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R1R3=%u", QDYN.t_wr2wr_gap_r1r3[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R3R1=%u", QDYN.t_wr2wr_gap_r3r1[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R2R3=%u", QDYN.t_rd2rd_gap_r2r3[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R3R2=%u", QDYN.t_rd2rd_gap_r3r2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R2R3=%u", QDYN.t_wr2rd_gap_r2r3[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R3R2=%u", QDYN.t_wr2rd_gap_r3r2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R2R3=%u", QDYN.t_rd2wr_gap_r2r3[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R3R2=%u", QDYN.t_rd2wr_gap_r3r2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R2R3=%u", QDYN.t_wr2wr_gap_r2r3[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R3R2=%u", QDYN.t_wr2wr_gap_r3r2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_MRAMTMG0_T_RAS_MIN_MRAM=%u", QDYN.t_ras_min_mram[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_MRAMTMG0_T_FAW_MRAM=%u", QDYN.t_faw_mram[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_MRAMTMG1_T_RC_MRAM=%u", QDYN.t_rc_mram[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_MRAMTMG2_T_RP_MRAM=%u", QDYN.t_rp_mram[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_MRAMTMG2_T_RRD_MRAM=%u", QDYN.t_rrd_mram[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_MRAMTMG2_T_RCD_MRAM=%u", QDYN.t_rcd_mram[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_MRAMTMG3_T_RRD_S_MRAM=%u", QDYN.t_rrd_s_mram[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_INITMR0_EMR=%u", QDYN.emr[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_INITMR0_MR=%u", QDYN.mr[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_INITMR1_EMR3=%u", QDYN.emr3[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_INITMR1_EMR2=%u", QDYN.emr2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_INITMR2_MR5=%u", QDYN.mr5[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_INITMR2_MR4=%u", QDYN.mr4[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_INITMR3_MR6=%u", QDYN.mr6[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_INITMR3_MR22=%u", QDYN.mr22[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFITMG0_DFI_TPHY_WRLAT=%u", QDYN.dfi_tphy_wrlat[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFITMG0_DFI_TPHY_WRDATA=%u", QDYN.dfi_tphy_wrdata[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFITMG0_DFI_T_RDDATA_EN=%u", QDYN.dfi_t_rddata_en[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFITMG0_DFI_T_CTRL_DELAY=%u", QDYN.dfi_t_ctrl_delay[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFITMG1_DFI_T_DRAM_CLK_ENABLE=%u", QDYN.dfi_t_dram_clk_enable[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFITMG1_DFI_T_DRAM_CLK_DISABLE=%u", QDYN.dfi_t_dram_clk_disable[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFITMG1_DFI_T_WRDATA_DELAY=%u", QDYN.dfi_t_wrdata_delay[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFITMG1_DFI_T_PARIN_LAT=%u", QDYN.dfi_t_parin_lat[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFITMG1_DFI_T_CMD_LAT=%u", QDYN.dfi_t_cmd_lat[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFITMG2_DFI_TPHY_WRCSLAT=%u", QDYN.dfi_tphy_wrcslat[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFITMG2_DFI_TPHY_RDCSLAT=%u", QDYN.dfi_tphy_rdcslat[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFITMG2_DFI_TWCK_DELAY=%u", QDYN.dfi_twck_delay[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFITMG3_DFI_T_GEARDOWN_DELAY=%u", QDYN.dfi_t_geardown_delay[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFITMG4_DFI_TWCK_DIS=%u", QDYN.dfi_twck_dis[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFITMG4_DFI_TWCK_EN_FS=%u", QDYN.dfi_twck_en_fs[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFITMG4_DFI_TWCK_EN_WR=%u", QDYN.dfi_twck_en_wr[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFITMG4_DFI_TWCK_EN_RD=%u", QDYN.dfi_twck_en_rd[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFITMG5_DFI_TWCK_TOGGLE_POST=%u", QDYN.dfi_twck_toggle_post[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFITMG5_DFI_TWCK_TOGGLE_CS=%u", QDYN.dfi_twck_toggle_cs[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFITMG5_DFI_TWCK_TOGGLE=%u", QDYN.dfi_twck_toggle[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFITMG5_DFI_TWCK_FAST_TOGGLE=%u", QDYN.dfi_twck_fast_toggle[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD=%u", QDYN.dfi_twck_toggle_post_rd[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN=%u", QDYN.dfi_twck_toggle_post_rd_en[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN_AUX=%s", QDYN.dfi_twck_toggle_post_rd_en[10][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFITMG7_DFI_T_2N_MODE_DELAY=%u", QDYN.dfi_t_2n_mode_delay[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFITMG7_DFI_T_INIT_START=%u", QDYN.dfi_t_init_start[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFITMG7_DFI_T_INIT_COMPLETE=%u", QDYN.dfi_t_init_complete[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024=%u", STATIC.dfi_t_ctrlupd_interval_max_x1024[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024=%u", STATIC.dfi_t_ctrlupd_interval_min_x1024[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1=%u", DYN.dfi_t_ctrlupd_interval_type1[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC=%u", STATIC.ctrlupd_after_dqsosc[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC_AUX=%s", STATIC.ctrlupd_after_dqsosc[10] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFIUPDTMG2_PPT2_OVERRIDE=%u", STATIC.ppt2_override[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFIUPDTMG2_PPT2_OVERRIDE_AUX=%s", STATIC.ppt2_override[10] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFIUPDTMG2_PPT2_EN=%u", DYN.ppt2_en[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFIUPDTMG2_PPT2_EN_AUX=%s", DYN.ppt2_en[10] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT=%u", DYN.dfi_t_ctrlupd_interval_type1_unit[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8=%u", STATIC.dfi_t_ctrlupd_burst_interval_x8[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET1TMG0_T_REFI_X1_X32=%u", DYN.t_refi_x1_x32[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET1TMG0_REFRESH_TO_X1_X32=%u", DYN.refresh_to_x1_x32[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET1TMG0_REFRESH_MARGIN=%u", DYN.refresh_margin[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL=%u", DYN.refresh_to_x1_sel[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL_AUX=%s", DYN.refresh_to_x1_sel[10][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET1TMG0_T_REFI_X1_SEL=%u", DYN.t_refi_x1_sel[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET1TMG0_T_REFI_X1_SEL_AUX=%s", DYN.t_refi_x1_sel[10][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET1TMG1_T_RFC_MIN=%u", DYN.t_rfc_min[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET1TMG1_T_RFC_MIN_AB=%u", DYN.t_rfc_min_ab[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET1TMG2_T_RFC_MIN_DLR=%u", DYN.t_rfc_min_dlr[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET1TMG2_T_PBR2PBR=%u", DYN.t_pbr2pbr[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET1TMG2_T_PBR2ACT=%u", DYN.t_pbr2act[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET1TMG3_T_RFCSB=%u", DYN.t_rfcsb[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET1TMG3_T_REFSBRD=%u", DYN.t_refsbrd[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET1TMG3_REFRESH_TO_AB_X32=%u", DYN.refresh_to_ab_x32[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32=%u", DYN.refresh_timer0_start_value_x32[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32=%u", DYN.refresh_timer1_start_value_x32[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET1TMG5_REFRESH_TIMER2_START_VALUE_X32=%u", DYN.refresh_timer2_start_value_x32[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET1TMG5_REFRESH_TIMER3_START_VALUE_X32=%u", DYN.refresh_timer3_start_value_x32[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET1TMG6_REFRESH_TIMER_LR_OFFSET_X32=%u", STATIC.refresh_timer_lr_offset_x32[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET1TMG7_T_RFCSB_DLR=%u", DYN.t_rfcsb_dlr[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET1TMG7_T_REFSBRD_DLR=%u", DYN.t_refsbrd_dlr[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET1TMG8_T_RFC_MIN_HET=%u", DYN.t_rfc_min_het[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET1TMG9_REFAB_HI_SCH_GAP=%u", DYN.refab_hi_sch_gap[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET1TMG9_REFSB_HI_SCH_GAP=%u", DYN.refsb_hi_sch_gap[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET1TMG10_T_WIN_SIZE_1XTREFI=%u", QDYN.t_win_size_1xtrefi[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET1TMG11_T_PBR2PBR_MP=%u", DYN.t_pbr2pbr_mp[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET1TMG12_T_RFC_MIN_MP=%u", DYN.t_rfc_min_mp[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET1TMG12_T_RFC_MIN_AB_MP=%u", DYN.t_rfc_min_ab_mp[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_ECSSET1TMG0_T_ECS_INT_X1024=%u", QDYN.t_ecs_int_x1024[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_ECSSET1TMG0_T_REFI_ECS_OFFSET_X1_X32=%u", DYN.t_refi_ecs_offset_x1_x32[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFMSET1TMG0_T_RFMPB=%u", QDYN.t_rfmpb[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFMSET1TMG1_T_RFMPB_MP=%u", QDYN.t_rfmpb_mp[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET2TMG0_T_REFI_X1_X32_2=%u", DYN.t_refi_x1_x32_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET2TMG0_REFRESH_TO_X1_X32_2=%u", DYN.refresh_to_x1_x32_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET2TMG0_REFRESH_MARGIN_2=%u", DYN.refresh_margin_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET2TMG1_T_RFC_MIN_2=%u", DYN.t_rfc_min_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET2TMG2_T_RFC_MIN_DLR_2=%u", DYN.t_rfc_min_dlr_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET2TMG3_T_RFCSB_2=%u", DYN.t_rfcsb_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET2TMG3_T_REFSBRD_2=%u", DYN.t_refsbrd_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET2TMG6_REFRESH_TIMER_LR_OFFSET_X32_2=%u", STATIC.refresh_timer_lr_offset_x32_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET2TMG7_T_RFCSB_DLR_2=%u", DYN.t_rfcsb_dlr_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET2TMG7_T_REFSBRD_DLR_2=%u", DYN.t_refsbrd_dlr_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET2TMG9_REFAB_HI_SCH_GAP_2=%u", DYN.refab_hi_sch_gap_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET2TMG9_REFSB_HI_SCH_GAP_2=%u", DYN.refsb_hi_sch_gap_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RFSHSET2TMG10_T_WIN_SIZE_1XTREFI_2=%u", QDYN.t_win_size_1xtrefi_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_ECSSET2TMG0_T_ECS_INT_X1024_2=%u", QDYN.t_ecs_int_x1024_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_ECSSET2TMG0_T_REFI_ECS_OFFSET_X1_X32_2=%u", DYN.t_refi_ecs_offset_x1_x32_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_ZQSET1TMG0_T_ZQ_LONG_NOP=%u", STATIC.t_zq_long_nop[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_ZQSET1TMG0_T_ZQ_SHORT_NOP=%u", STATIC.t_zq_short_nop[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024=%u", STATIC.t_zq_short_interval_x1024[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_ZQSET1TMG1_T_ZQ_RESET_NOP=%u", STATIC.t_zq_reset_nop[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_ZQSET1TMG2_T_ZQ_STOP=%u", STATIC.t_zq_stop[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_ZQSET2TMG0_T_ZQ_LONG_NOP_2=%u", STATIC.t_zq_long_nop_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_ZQSET2TMG0_T_ZQ_SHORT_NOP_2=%u", STATIC.t_zq_short_nop_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RCDINIT1_CTRL_WORD_1=%u", QDYN.ctrl_word_1[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RCDINIT1_CTRL_WORD_2=%u", QDYN.ctrl_word_2[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RCDINIT2_CTRL_WORD_3=%u", QDYN.ctrl_word_3[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RCDINIT2_CTRL_WORD_4=%u", QDYN.ctrl_word_4[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RCDINIT3_CTRL_WORD_5=%u", QDYN.ctrl_word_5[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RCDINIT3_CTRL_WORD_6=%u", QDYN.ctrl_word_6[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RCDINIT4_CTRL_WORD_7=%u", QDYN.ctrl_word_7[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RCDINIT4_CTRL_WORD_8=%u", QDYN.ctrl_word_8[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_HWFFCEX_RANK1_RANK1_MR1_RTT_NOM=%u", QDYN.rank1_mr1_rtt_nom[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_HWFFCEX_RANK1_RANK1_MR2_RTT_WR=%u", QDYN.rank1_mr2_rtt_wr[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_HWFFCEX_RANK1_RANK1_MR5_RTT_PARK=%u", QDYN.rank1_mr5_rtt_park[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_VALUE=%u", QDYN.rank1_mr6_vref_value[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE=%u", QDYN.rank1_mr6_vref_range[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE_AUX=%s", QDYN.rank1_mr6_vref_range[10][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_HWFFCEX_RANK2_RANK2_MR1_RTT_NOM=%u", QDYN.rank2_mr1_rtt_nom[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_HWFFCEX_RANK2_RANK2_MR2_RTT_WR=%u", QDYN.rank2_mr2_rtt_wr[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_HWFFCEX_RANK2_RANK2_MR5_RTT_PARK=%u", QDYN.rank2_mr5_rtt_park[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_VALUE=%u", QDYN.rank2_mr6_vref_value[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE=%u", QDYN.rank2_mr6_vref_range[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE_AUX=%s", QDYN.rank2_mr6_vref_range[10][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_HWFFCEX_RANK3_RANK3_MR1_RTT_NOM=%u", QDYN.rank3_mr1_rtt_nom[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_HWFFCEX_RANK3_RANK3_MR2_RTT_WR=%u", QDYN.rank3_mr2_rtt_wr[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_HWFFCEX_RANK3_RANK3_MR5_RTT_PARK=%u", QDYN.rank3_mr5_rtt_park[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_VALUE=%u", QDYN.rank3_mr6_vref_value[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE=%u", QDYN.rank3_mr6_vref_range[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE_AUX=%s", QDYN.rank3_mr6_vref_range[10][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DQSOSCCTL0_DQSOSC_ENABLE=%u", DYN.dqsosc_enable[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DQSOSCCTL0_DQSOSC_ENABLE_AUX=%s", DYN.dqsosc_enable[10][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT=%u", DYN.dqsosc_interval_unit[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT_AUX=%s", DYN.dqsosc_interval_unit[10][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DQSOSCCTL0_DQSOSC_INTERVAL=%u", DYN.dqsosc_interval[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DERATEINT_MR4_READ_INTERVAL=%u", QDYN.mr4_read_interval[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DERATEVAL0_DERATED_T_RRD=%u", QDYN.derated_t_rrd[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DERATEVAL0_DERATED_T_RP=%u", QDYN.derated_t_rp[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DERATEVAL0_DERATED_T_RAS_MIN=%u", QDYN.derated_t_ras_min[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DERATEVAL0_DERATED_T_RCD=%u", QDYN.derated_t_rcd[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DERATEVAL1_DERATED_T_RC=%u", QDYN.derated_t_rc[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DERATEVAL1_DERATED_T_RCD_WRITE=%u", QDYN.derated_t_rcd_write[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_HWLPTMG0_HW_LP_IDLE_X32=%u", QDYN.hw_lp_idle_x32[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DVFSCTL0_DVFSQ_ENABLE=%u", STATIC.dvfsq_enable[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DVFSCTL0_DVFSQ_ENABLE_AUX=%s", STATIC.dvfsq_enable[10][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_SCHEDTMG0_PAGECLOSE_TIMER=%u", STATIC.pageclose_timer[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_SCHEDTMG0_RDWR_IDLE_GAP=%u", STATIC.rdwr_idle_gap[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_PERFHPR1_HPR_MAX_STARVE=%u", QDYN.hpr_max_starve[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_PERFHPR1_HPR_XACT_RUN_LENGTH=%u", QDYN.hpr_xact_run_length[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_PERFLPR1_LPR_MAX_STARVE=%u", QDYN.lpr_max_starve[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_PERFLPR1_LPR_XACT_RUN_LENGTH=%u", QDYN.lpr_xact_run_length[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_PERFWR1_W_MAX_STARVE=%u", QDYN.w_max_starve[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_PERFWR1_W_XACT_RUN_LENGTH=%u", QDYN.w_xact_run_length[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_TMGCFG_FREQUENCY_RATIO=%u", QDYN.frequency_ratio[10]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_TMGCFG_FREQUENCY_RATIO_AUX=%s", QDYN.frequency_ratio[10] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANKTMG0_DIFF_RANK_RD_GAP=%u", QDYN.diff_rank_rd_gap[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANKTMG0_DIFF_RANK_WR_GAP=%u", QDYN.diff_rank_wr_gap[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANKTMG1_WR2RD_DR=%u", QDYN.wr2rd_dr[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RANKTMG1_RD2WR_DR=%u", QDYN.rd2wr_dr[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_PWRTMG_POWERDOWN_TO_X32=%u", QDYN.powerdown_to_x32[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_PWRTMG_SELFREF_TO_X32=%u", QDYN.selfref_to_x32[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_ODTCFG_RD_ODT_DELAY=%u", QDYN.rd_odt_delay[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_ODTCFG_RD_ODT_HOLD=%u", QDYN.rd_odt_hold[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_ODTCFG_WR_ODT_DELAY=%u", QDYN.wr_odt_delay[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_ODTCFG_WR_ODT_HOLD=%u", QDYN.wr_odt_hold[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_CRCPARTMG0_T_WR_CRC_ALERT_PW_MAX=%u", DYN.t_wr_crc_alert_pw_max[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_CRCPARTMG0_T_WR_CRC_ALERT_PW_MIN=%u", DYN.t_wr_crc_alert_pw_min[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_CRCPARTMG1_T_CSALT=%u", QDYN.t_csalt[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RETRYTMG0_CAPAR_RETRY_WINDOW=%u", QDYN.capar_retry_window[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RETRYTMG0_T_WR_CRC_RETRY_WINDOW=%u", QDYN.t_wr_crc_retry_window[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RETRYTMG1_DFI_T_PHY_RDLAT=%u", QDYN.dfi_t_phy_rdlat[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RETRYTMG1_EXTRA_RD_RETRY_WINDOW=%u", QDYN.extra_rd_retry_window[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RETRYTMG1_RETRY_ADD_RD_LAT=%u", QDYN.retry_add_rd_lat[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RETRYTMG1_RETRY_ADD_RD_LAT_EN=%u", QDYN.retry_add_rd_lat_en[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_RETRYTMG1_RETRY_ADD_RD_LAT_EN_AUX=%s", QDYN.retry_add_rd_lat_en[10][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DDR4PPRTMG0_T_PGM_X1_X1024=%u", QDYN.t_pgm_x1_x1024[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DDR4PPRTMG0_T_PGM_X1_SEL=%u", QDYN.t_pgm_x1_sel[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DDR4PPRTMG0_T_PGM_X1_SEL_AUX=%s", QDYN.t_pgm_x1_sel[10][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DDR4PPRTMG1_T_PGMPST_X32=%u", QDYN.t_pgmpst_x32[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_DDR4PPRTMG1_T_PGM_EXIT=%u", QDYN.t_pgm_exit[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE=%u", QDYN.wr_link_ecc_enable[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE_AUX=%s", QDYN.wr_link_ecc_enable[10][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE=%u", QDYN.rd_link_ecc_enable[10][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE_AUX=%s", QDYN.rd_link_ecc_enable[10][0] ? "y" : "n");
#endif /* UMCTL2_FREQUENCY_NUM > 10 */
#if UMCTL2_FREQUENCY_NUM > 10 && DWC_DDRCTL_NUM_CHANNEL > 1
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG0_T_RAS_MIN=%u", QDYN.t_ras_min[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG0_T_RAS_MAX=%u", QDYN.t_ras_max[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG0_T_FAW=%u", QDYN.t_faw[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG0_WR2PRE=%u", QDYN.wr2pre[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG1_T_RC=%u", QDYN.t_rc[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG1_RD2PRE=%u", QDYN.rd2pre[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG1_T_XP=%u", QDYN.t_xp[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG1_T_RCD_WRITE=%u", QDYN.t_rcd_write[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG2_WR2RD=%u", QDYN.wr2rd[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG2_RD2WR=%u", QDYN.rd2wr[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG2_READ_LATENCY=%u", QDYN.read_latency[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG2_WRITE_LATENCY=%u", QDYN.write_latency[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG3_WR2MR=%u", QDYN.wr2mr[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG3_RD2MR=%u", QDYN.rd2mr[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG3_T_MR=%u", QDYN.t_mr[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG4_T_RP=%u", QDYN.t_rp[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG4_T_RRD=%u", QDYN.t_rrd[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG4_T_CCD=%u", QDYN.t_ccd[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG4_T_RCD=%u", QDYN.t_rcd[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG5_T_CKE=%u", QDYN.t_cke[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG5_T_CKESR=%u", QDYN.t_ckesr[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG5_T_CKSRE=%u", QDYN.t_cksre[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG5_T_CKSRX=%u", QDYN.t_cksrx[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG6_T_CKCSX=%u", QDYN.t_ckcsx[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG7_T_CSH=%u", QDYN.t_csh[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG7_T_MRW_L=%u", QDYN.t_mrw_l[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG8_T_XS_X32=%u", QDYN.t_xs_x32[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG8_T_XS_DLL_X32=%u", QDYN.t_xs_dll_x32[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG8_T_XS_ABORT_X32=%u", QDYN.t_xs_abort_x32[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG8_T_XS_FAST_X32=%u", QDYN.t_xs_fast_x32[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG9_WR2RD_S=%u", QDYN.wr2rd_s[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG9_T_RRD_S=%u", QDYN.t_rrd_s[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG9_T_CCD_S=%u", QDYN.t_ccd_s[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG9_DDR4_WR_PREAMBLE=%u", QDYN.ddr4_wr_preamble[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG9_DDR4_WR_PREAMBLE_AUX=%s", QDYN.ddr4_wr_preamble[10][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG10_T_GEAR_HOLD=%u", QDYN.t_gear_hold[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG10_T_GEAR_SETUP=%u", QDYN.t_gear_setup[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG10_T_CMD_GEAR=%u", QDYN.t_cmd_gear[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG10_T_SYNC_GEAR=%u", QDYN.t_sync_gear[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG11_T_CKMPE=%u", QDYN.t_ckmpe[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG11_T_MPX_S=%u", QDYN.t_mpx_s[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG11_T_MPX_LH=%u", QDYN.t_mpx_lh[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG11_POST_MPSM_GAP_X32=%u", QDYN.post_mpsm_gap_x32[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG12_T_MRD_PDA=%u", QDYN.t_mrd_pda[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG12_T_CMDCKE=%u", QDYN.t_cmdcke[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG12_T_WR_MPR=%u", QDYN.t_wr_mpr[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG13_T_PPD=%u", QDYN.t_ppd[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG13_T_CCD_W2=%u", QDYN.t_ccd_w2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG13_T_CCD_MW=%u", QDYN.t_ccd_mw[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG13_ODTLOFF=%u", QDYN.odtloff[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG14_T_XSR=%u", QDYN.t_xsr[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG14_T_OSCO=%u", QDYN.t_osco[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG15_T_STAB_X32=%u", QDYN.t_stab_x32[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG15_EN_HWFFC_T_STAB=%u", QDYN.en_hwffc_t_stab[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG15_EN_HWFFC_T_STAB_AUX=%s", QDYN.en_hwffc_t_stab[10][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG15_EN_DFI_LP_T_STAB=%u", QDYN.en_dfi_lp_t_stab[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG15_EN_DFI_LP_T_STAB_AUX=%s", QDYN.en_dfi_lp_t_stab[10][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG16_T_CCD_DLR=%u", QDYN.t_ccd_dlr[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG16_T_RRD_DLR=%u", QDYN.t_rrd_dlr[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG16_T_FAW_DLR=%u", QDYN.t_faw_dlr[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG16_T_RP_CA_PARITY=%u", QDYN.t_rp_ca_parity[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG17_T_VRCG_DISABLE=%u", QDYN.t_vrcg_disable[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG17_T_VRCG_ENABLE=%u", QDYN.t_vrcg_enable[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG18_T_MPSMX=%u", QDYN.t_mpsmx[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG18_T_PD=%u", QDYN.t_pd[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG20_T_CSL_SREXIT=%u", QDYN.t_csl_srexit[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG20_T_CSH_SREXIT=%u", QDYN.t_csh_srexit[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG20_T_CASRX=%u", QDYN.t_casrx[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG20_T_CPDED=%u", QDYN.t_cpded[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG21_T_MPC_HOLD=%u", QDYN.t_mpc_hold[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG21_T_MPC_SETUP=%u", QDYN.t_mpc_setup[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG21_T_MPC_CS=%u", QDYN.t_mpc_cs[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG21_T_CSL=%u", QDYN.t_csl[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG22_T_RD2WR_DPR=%u", QDYN.t_rd2wr_dpr[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG22_T_RD2WR_DLR=%u", QDYN.t_rd2wr_dlr[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG22_T_WR2RD_DPR=%u", QDYN.t_wr2rd_dpr[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG22_T_WR2RD_DLR=%u", QDYN.t_wr2rd_dlr[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG23_T_PDN=%u", DYN.t_pdn[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG23_T_XSR_DSM_X1024=%u", DYN.t_xsr_dsm_x1024[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG24_MAX_WR_SYNC=%u", QDYN.max_wr_sync[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG24_MAX_RD_SYNC=%u", QDYN.max_rd_sync[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG24_RD2WR_S=%u", QDYN.rd2wr_s[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG24_BANK_ORG=%u", QDYN.bank_org[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG25_RDA2PRE=%u", QDYN.rda2pre[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG25_WRA2PRE=%u", QDYN.wra2pre[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE=%u", QDYN.lpddr4_diff_bank_rwa2pre[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG26_T_CCD_R=%u", QDYN.t_ccd_r[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG26_T_CCD_W=%u", QDYN.t_ccd_w[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG26_T_CCD_R_S=%u", QDYN.t_ccd_r_s[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG26_T_CCD_W_S=%u", QDYN.t_ccd_w_s[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG27_T_MRR2MPC=%u", QDYN.t_mrr2mpc[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG27_T_ECSC=%u", QDYN.t_ecsc[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG28_T_SRX2SRX=%u", QDYN.t_srx2srx[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG28_T_CPDED2SRX=%u", QDYN.t_cpded2srx[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG28_T_CSSR=%u", QDYN.t_cssr[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG29_T_CKACT=%u", QDYN.t_ckact[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG29_T_CKOFF=%u", QDYN.t_ckoff[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG30_MRR2RD=%u", QDYN.mrr2rd[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG30_MRR2WR=%u", QDYN.mrr2wr[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG30_MRR2MRW=%u", QDYN.mrr2mrw[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG31_RFM_RAAIMT=%u", QDYN.rfm_raaimt[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG31_RFM_RAA_THR=%u", QDYN.rfm_raa_thr[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG31_RFM_RAA_REF_DECR=%u", QDYN.rfm_raa_ref_decr[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG32_WS_FS2WCK_SUS=%u", QDYN.ws_fs2wck_sus[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG32_T_WCKSUS=%u", QDYN.t_wcksus[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG32_WS_OFF2WS_FS=%u", QDYN.ws_off2ws_fs[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG33_T_CCD_R_M=%u", QDYN.t_ccd_r_m[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG33_T_CCD_W_M=%u", QDYN.t_ccd_w_m[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG33_T_WR2RD_M=%u", QDYN.t_wr2rd_m[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG34_T_CCD_MW_BLX2=%u", QDYN.t_ccd_mw_blx2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG34_RD2WR_BLX2=%u", QDYN.rd2wr_blx2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG34_WR2RD_BLX2=%u", QDYN.wr2rd_blx2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG34_T_CCD_BLX2=%u", QDYN.t_ccd_blx2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG35_RDA2PRE_BLX2=%u", QDYN.rda2pre_blx2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG35_WRA2PRE_BLX2=%u", QDYN.wra2pre_blx2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG35_RD2PRE_BLX2=%u", QDYN.rd2pre_blx2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG35_WR2PRE_BLX2=%u", QDYN.wr2pre_blx2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG36_RD2WR_S_BLX2=%u", QDYN.rd2wr_s_blx2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG36_WR2RD_S_BLX2=%u", QDYN.wr2rd_s_blx2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG36_T_CCD_S_BLX2=%u", QDYN.t_ccd_s_blx2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG37_MAX_WR_SYNC_BLX2=%u", QDYN.max_wr_sync_blx2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG37_MAX_RD_SYNC_BLX2=%u", QDYN.max_rd_sync_blx2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG37_WR2MR_BLX2=%u", QDYN.wr2mr_blx2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG37_RD2MR_BLX2=%u", QDYN.rd2mr_blx2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG38_WR2RD_DR_BLX2=%u", QDYN.wr2rd_dr_blx2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG38_RD2WR_DR_BLX2=%u", QDYN.rd2wr_dr_blx2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG38_DIFF_RANK_RD_GAP_BLX2=%u", QDYN.diff_rank_rd_gap_blx2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET1TMG38_DIFF_RANK_WR_GAP_BLX2=%u", QDYN.diff_rank_wr_gap_blx2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG0_T_RAS_MIN_2=%u", QDYN.t_ras_min_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG0_T_FAW_2=%u", QDYN.t_faw_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG0_WR2PRE_2=%u", QDYN.wr2pre_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG1_T_RC_2=%u", QDYN.t_rc_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG1_RD2PRE_2=%u", QDYN.rd2pre_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG2_WR2RD_2=%u", QDYN.wr2rd_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG2_RD2WR_2=%u", QDYN.rd2wr_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG3_T_MR_2=%u", QDYN.t_mr_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG4_T_RP_2=%u", QDYN.t_rp_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG4_T_RRD_2=%u", QDYN.t_rrd_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG4_T_RCD_2=%u", QDYN.t_rcd_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG8_T_XS_X32_2=%u", QDYN.t_xs_x32_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG8_T_XS_DLL_X32_2=%u", QDYN.t_xs_dll_x32_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG9_WR2RD_S_2=%u", QDYN.wr2rd_s_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG9_T_RRD_S_2=%u", QDYN.t_rrd_s_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG13_T_PPD_2=%u", QDYN.t_ppd_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG13_T_CCD_W2_2=%u", QDYN.t_ccd_w2_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG16_T_CCD_DLR_2=%u", QDYN.t_ccd_dlr_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG16_T_RRD_DLR_2=%u", QDYN.t_rrd_dlr_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG16_T_FAW_DLR_2=%u", QDYN.t_faw_dlr_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG16_T_RP_CA_PARITY_2=%u", QDYN.t_rp_ca_parity_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG22_T_RD2WR_DPR_2=%u", QDYN.t_rd2wr_dpr_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG22_T_RD2WR_DLR_2=%u", QDYN.t_rd2wr_dlr_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG22_T_WR2RD_DPR_2=%u", QDYN.t_wr2rd_dpr_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG22_T_WR2RD_DLR_2=%u", QDYN.t_wr2rd_dlr_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG26_T_CCD_R_2=%u", QDYN.t_ccd_r_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG26_T_CCD_W_2=%u", QDYN.t_ccd_w_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG26_T_CCD_R_S_2=%u", QDYN.t_ccd_r_s_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG26_T_CCD_W_S_2=%u", QDYN.t_ccd_w_s_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG27_T_MRR2MPC_2=%u", QDYN.t_mrr2mpc_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG31_RFM_RAAIMT_2=%u", QDYN.rfm_raaimt_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG31_RFM_RAA_THR_2=%u", QDYN.rfm_raa_thr_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG31_RFM_RAA_REF_DECR_2=%u", QDYN.rfm_raa_ref_decr_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG33_T_CCD_R_M_2=%u", QDYN.t_ccd_r_m_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG33_T_CCD_W_M_2=%u", QDYN.t_ccd_w_m_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DRAMSET2TMG33_T_WR2RD_M_2=%u", QDYN.t_wr2rd_m_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R0R1=%u", QDYN.t_rd2rd_gap_r0r1[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R1R0=%u", QDYN.t_rd2rd_gap_r1r0[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R0R1=%u", QDYN.t_wr2rd_gap_r0r1[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R1R0=%u", QDYN.t_wr2rd_gap_r1r0[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R0R1=%u", QDYN.t_rd2wr_gap_r0r1[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R1R0=%u", QDYN.t_rd2wr_gap_r1r0[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R0R1=%u", QDYN.t_wr2wr_gap_r0r1[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R1R0=%u", QDYN.t_wr2wr_gap_r1r0[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R0R2=%u", QDYN.t_rd2rd_gap_r0r2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R2R0=%u", QDYN.t_rd2rd_gap_r2r0[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R0R2=%u", QDYN.t_wr2rd_gap_r0r2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R2R0=%u", QDYN.t_wr2rd_gap_r2r0[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R0R2=%u", QDYN.t_rd2wr_gap_r0r2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R2R0=%u", QDYN.t_rd2wr_gap_r2r0[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R0R2=%u", QDYN.t_wr2wr_gap_r0r2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R2R0=%u", QDYN.t_wr2wr_gap_r2r0[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R0R3=%u", QDYN.t_rd2rd_gap_r0r3[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R3R0=%u", QDYN.t_rd2rd_gap_r3r0[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R0R3=%u", QDYN.t_wr2rd_gap_r0r3[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R3R0=%u", QDYN.t_wr2rd_gap_r3r0[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R0R3=%u", QDYN.t_rd2wr_gap_r0r3[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R3R0=%u", QDYN.t_rd2wr_gap_r3r0[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R0R3=%u", QDYN.t_wr2wr_gap_r0r3[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R3R0=%u", QDYN.t_wr2wr_gap_r3r0[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R1R2=%u", QDYN.t_rd2rd_gap_r1r2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R2R1=%u", QDYN.t_rd2rd_gap_r2r1[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R1R2=%u", QDYN.t_wr2rd_gap_r1r2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R2R1=%u", QDYN.t_wr2rd_gap_r2r1[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R1R2=%u", QDYN.t_rd2wr_gap_r1r2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R2R1=%u", QDYN.t_rd2wr_gap_r2r1[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R1R2=%u", QDYN.t_wr2wr_gap_r1r2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R2R1=%u", QDYN.t_wr2wr_gap_r2r1[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R1R3=%u", QDYN.t_rd2rd_gap_r1r3[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R3R1=%u", QDYN.t_rd2rd_gap_r3r1[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R1R3=%u", QDYN.t_wr2rd_gap_r1r3[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R3R1=%u", QDYN.t_wr2rd_gap_r3r1[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R1R3=%u", QDYN.t_rd2wr_gap_r1r3[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R3R1=%u", QDYN.t_rd2wr_gap_r3r1[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R1R3=%u", QDYN.t_wr2wr_gap_r1r3[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R3R1=%u", QDYN.t_wr2wr_gap_r3r1[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R2R3=%u", QDYN.t_rd2rd_gap_r2r3[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R3R2=%u", QDYN.t_rd2rd_gap_r3r2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R2R3=%u", QDYN.t_wr2rd_gap_r2r3[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R3R2=%u", QDYN.t_wr2rd_gap_r3r2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R2R3=%u", QDYN.t_rd2wr_gap_r2r3[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R3R2=%u", QDYN.t_rd2wr_gap_r3r2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R2R3=%u", QDYN.t_wr2wr_gap_r2r3[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R3R2=%u", QDYN.t_wr2wr_gap_r3r2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_MRAMTMG0_T_RAS_MIN_MRAM=%u", QDYN.t_ras_min_mram[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_MRAMTMG0_T_FAW_MRAM=%u", QDYN.t_faw_mram[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_MRAMTMG1_T_RC_MRAM=%u", QDYN.t_rc_mram[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_MRAMTMG2_T_RP_MRAM=%u", QDYN.t_rp_mram[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_MRAMTMG2_T_RRD_MRAM=%u", QDYN.t_rrd_mram[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_MRAMTMG2_T_RCD_MRAM=%u", QDYN.t_rcd_mram[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_MRAMTMG3_T_RRD_S_MRAM=%u", QDYN.t_rrd_s_mram[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_INITMR0_EMR=%u", QDYN.emr[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_INITMR0_MR=%u", QDYN.mr[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_INITMR1_EMR3=%u", QDYN.emr3[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_INITMR1_EMR2=%u", QDYN.emr2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_INITMR2_MR5=%u", QDYN.mr5[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_INITMR2_MR4=%u", QDYN.mr4[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_INITMR3_MR6=%u", QDYN.mr6[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_INITMR3_MR22=%u", QDYN.mr22[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DFITMG0_DFI_TPHY_WRLAT=%u", QDYN.dfi_tphy_wrlat[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DFITMG0_DFI_TPHY_WRDATA=%u", QDYN.dfi_tphy_wrdata[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DFITMG0_DFI_T_RDDATA_EN=%u", QDYN.dfi_t_rddata_en[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DFITMG0_DFI_T_CTRL_DELAY=%u", QDYN.dfi_t_ctrl_delay[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DFITMG1_DFI_T_DRAM_CLK_ENABLE=%u", QDYN.dfi_t_dram_clk_enable[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DFITMG1_DFI_T_DRAM_CLK_DISABLE=%u", QDYN.dfi_t_dram_clk_disable[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DFITMG1_DFI_T_WRDATA_DELAY=%u", QDYN.dfi_t_wrdata_delay[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DFITMG1_DFI_T_PARIN_LAT=%u", QDYN.dfi_t_parin_lat[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DFITMG1_DFI_T_CMD_LAT=%u", QDYN.dfi_t_cmd_lat[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DFITMG2_DFI_TPHY_WRCSLAT=%u", QDYN.dfi_tphy_wrcslat[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DFITMG2_DFI_TPHY_RDCSLAT=%u", QDYN.dfi_tphy_rdcslat[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DFITMG2_DFI_TWCK_DELAY=%u", QDYN.dfi_twck_delay[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DFITMG3_DFI_T_GEARDOWN_DELAY=%u", QDYN.dfi_t_geardown_delay[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DFITMG4_DFI_TWCK_DIS=%u", QDYN.dfi_twck_dis[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DFITMG4_DFI_TWCK_EN_FS=%u", QDYN.dfi_twck_en_fs[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DFITMG4_DFI_TWCK_EN_WR=%u", QDYN.dfi_twck_en_wr[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DFITMG4_DFI_TWCK_EN_RD=%u", QDYN.dfi_twck_en_rd[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DFITMG5_DFI_TWCK_TOGGLE_POST=%u", QDYN.dfi_twck_toggle_post[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DFITMG5_DFI_TWCK_TOGGLE_CS=%u", QDYN.dfi_twck_toggle_cs[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DFITMG5_DFI_TWCK_TOGGLE=%u", QDYN.dfi_twck_toggle[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DFITMG5_DFI_TWCK_FAST_TOGGLE=%u", QDYN.dfi_twck_fast_toggle[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD=%u", QDYN.dfi_twck_toggle_post_rd[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN=%u", QDYN.dfi_twck_toggle_post_rd_en[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN_AUX=%s", QDYN.dfi_twck_toggle_post_rd_en[10][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DFITMG7_DFI_T_2N_MODE_DELAY=%u", QDYN.dfi_t_2n_mode_delay[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DFITMG7_DFI_T_INIT_START=%u", QDYN.dfi_t_init_start[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DFITMG7_DFI_T_INIT_COMPLETE=%u", QDYN.dfi_t_init_complete[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024=%u", STATIC.dfi_t_ctrlupd_interval_max_x1024[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024=%u", STATIC.dfi_t_ctrlupd_interval_min_x1024[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8=%u", STATIC.dfi_t_ctrlupd_burst_interval_x8[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET1TMG0_T_REFI_X1_X32=%u", DYN.t_refi_x1_x32[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET1TMG0_REFRESH_TO_X1_X32=%u", DYN.refresh_to_x1_x32[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET1TMG0_REFRESH_MARGIN=%u", DYN.refresh_margin[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET1TMG0_REFRESH_TO_X1_SEL=%u", DYN.refresh_to_x1_sel[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET1TMG0_REFRESH_TO_X1_SEL_AUX=%s", DYN.refresh_to_x1_sel[10][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET1TMG0_T_REFI_X1_SEL=%u", DYN.t_refi_x1_sel[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET1TMG0_T_REFI_X1_SEL_AUX=%s", DYN.t_refi_x1_sel[10][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET1TMG1_T_RFC_MIN=%u", DYN.t_rfc_min[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET1TMG1_T_RFC_MIN_AB=%u", DYN.t_rfc_min_ab[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET1TMG2_T_RFC_MIN_DLR=%u", DYN.t_rfc_min_dlr[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET1TMG2_T_PBR2PBR=%u", DYN.t_pbr2pbr[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET1TMG2_T_PBR2ACT=%u", DYN.t_pbr2act[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET1TMG3_T_RFCSB=%u", DYN.t_rfcsb[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET1TMG3_T_REFSBRD=%u", DYN.t_refsbrd[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET1TMG3_REFRESH_TO_AB_X32=%u", DYN.refresh_to_ab_x32[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32=%u", DYN.refresh_timer0_start_value_x32[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32=%u", DYN.refresh_timer1_start_value_x32[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET1TMG5_REFRESH_TIMER2_START_VALUE_X32=%u", DYN.refresh_timer2_start_value_x32[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET1TMG5_REFRESH_TIMER3_START_VALUE_X32=%u", DYN.refresh_timer3_start_value_x32[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET1TMG6_REFRESH_TIMER_LR_OFFSET_X32=%u", STATIC.refresh_timer_lr_offset_x32[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET1TMG7_T_RFCSB_DLR=%u", DYN.t_rfcsb_dlr[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET1TMG7_T_REFSBRD_DLR=%u", DYN.t_refsbrd_dlr[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET1TMG8_T_RFC_MIN_HET=%u", DYN.t_rfc_min_het[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET1TMG9_REFAB_HI_SCH_GAP=%u", DYN.refab_hi_sch_gap[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET1TMG9_REFSB_HI_SCH_GAP=%u", DYN.refsb_hi_sch_gap[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET1TMG10_T_WIN_SIZE_1XTREFI=%u", QDYN.t_win_size_1xtrefi[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET1TMG11_T_PBR2PBR_MP=%u", DYN.t_pbr2pbr_mp[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET1TMG12_T_RFC_MIN_MP=%u", DYN.t_rfc_min_mp[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET1TMG12_T_RFC_MIN_AB_MP=%u", DYN.t_rfc_min_ab_mp[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_ECSSET1TMG0_T_ECS_INT_X1024=%u", QDYN.t_ecs_int_x1024[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_ECSSET1TMG0_T_REFI_ECS_OFFSET_X1_X32=%u", DYN.t_refi_ecs_offset_x1_x32[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFMSET1TMG0_T_RFMPB=%u", QDYN.t_rfmpb[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFMSET1TMG1_T_RFMPB_MP=%u", QDYN.t_rfmpb_mp[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET2TMG0_T_REFI_X1_X32_2=%u", DYN.t_refi_x1_x32_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET2TMG0_REFRESH_TO_X1_X32_2=%u", DYN.refresh_to_x1_x32_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET2TMG0_REFRESH_MARGIN_2=%u", DYN.refresh_margin_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET2TMG1_T_RFC_MIN_2=%u", DYN.t_rfc_min_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET2TMG2_T_RFC_MIN_DLR_2=%u", DYN.t_rfc_min_dlr_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET2TMG3_T_RFCSB_2=%u", DYN.t_rfcsb_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET2TMG3_T_REFSBRD_2=%u", DYN.t_refsbrd_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET2TMG6_REFRESH_TIMER_LR_OFFSET_X32_2=%u", STATIC.refresh_timer_lr_offset_x32_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET2TMG7_T_RFCSB_DLR_2=%u", DYN.t_rfcsb_dlr_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET2TMG7_T_REFSBRD_DLR_2=%u", DYN.t_refsbrd_dlr_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET2TMG9_REFAB_HI_SCH_GAP_2=%u", DYN.refab_hi_sch_gap_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET2TMG9_REFSB_HI_SCH_GAP_2=%u", DYN.refsb_hi_sch_gap_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RFSHSET2TMG10_T_WIN_SIZE_1XTREFI_2=%u", QDYN.t_win_size_1xtrefi_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_ECSSET2TMG0_T_ECS_INT_X1024_2=%u", QDYN.t_ecs_int_x1024_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_ECSSET2TMG0_T_REFI_ECS_OFFSET_X1_X32_2=%u", DYN.t_refi_ecs_offset_x1_x32_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_ZQSET1TMG0_T_ZQ_LONG_NOP=%u", STATIC.t_zq_long_nop[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_ZQSET1TMG0_T_ZQ_SHORT_NOP=%u", STATIC.t_zq_short_nop[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024=%u", STATIC.t_zq_short_interval_x1024[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_ZQSET1TMG1_T_ZQ_RESET_NOP=%u", STATIC.t_zq_reset_nop[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_ZQSET1TMG2_T_ZQ_STOP=%u", STATIC.t_zq_stop[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_ZQSET2TMG0_T_ZQ_LONG_NOP_2=%u", STATIC.t_zq_long_nop_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_ZQSET2TMG0_T_ZQ_SHORT_NOP_2=%u", STATIC.t_zq_short_nop_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RCDINIT1_CTRL_WORD_1=%u", QDYN.ctrl_word_1[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RCDINIT1_CTRL_WORD_2=%u", QDYN.ctrl_word_2[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RCDINIT2_CTRL_WORD_3=%u", QDYN.ctrl_word_3[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RCDINIT2_CTRL_WORD_4=%u", QDYN.ctrl_word_4[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RCDINIT3_CTRL_WORD_5=%u", QDYN.ctrl_word_5[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RCDINIT3_CTRL_WORD_6=%u", QDYN.ctrl_word_6[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RCDINIT4_CTRL_WORD_7=%u", QDYN.ctrl_word_7[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RCDINIT4_CTRL_WORD_8=%u", QDYN.ctrl_word_8[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_HWFFCEX_RANK1_RANK1_MR1_RTT_NOM=%u", QDYN.rank1_mr1_rtt_nom[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_HWFFCEX_RANK1_RANK1_MR2_RTT_WR=%u", QDYN.rank1_mr2_rtt_wr[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_HWFFCEX_RANK1_RANK1_MR5_RTT_PARK=%u", QDYN.rank1_mr5_rtt_park[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_VALUE=%u", QDYN.rank1_mr6_vref_value[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE=%u", QDYN.rank1_mr6_vref_range[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE_AUX=%s", QDYN.rank1_mr6_vref_range[10][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_HWFFCEX_RANK2_RANK2_MR1_RTT_NOM=%u", QDYN.rank2_mr1_rtt_nom[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_HWFFCEX_RANK2_RANK2_MR2_RTT_WR=%u", QDYN.rank2_mr2_rtt_wr[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_HWFFCEX_RANK2_RANK2_MR5_RTT_PARK=%u", QDYN.rank2_mr5_rtt_park[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_VALUE=%u", QDYN.rank2_mr6_vref_value[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE=%u", QDYN.rank2_mr6_vref_range[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE_AUX=%s", QDYN.rank2_mr6_vref_range[10][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_HWFFCEX_RANK3_RANK3_MR1_RTT_NOM=%u", QDYN.rank3_mr1_rtt_nom[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_HWFFCEX_RANK3_RANK3_MR2_RTT_WR=%u", QDYN.rank3_mr2_rtt_wr[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_HWFFCEX_RANK3_RANK3_MR5_RTT_PARK=%u", QDYN.rank3_mr5_rtt_park[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_VALUE=%u", QDYN.rank3_mr6_vref_value[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE=%u", QDYN.rank3_mr6_vref_range[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE_AUX=%s", QDYN.rank3_mr6_vref_range[10][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DQSOSCCTL0_DQSOSC_ENABLE=%u", DYN.dqsosc_enable[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DQSOSCCTL0_DQSOSC_ENABLE_AUX=%s", DYN.dqsosc_enable[10][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT=%u", DYN.dqsosc_interval_unit[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT_AUX=%s", DYN.dqsosc_interval_unit[10][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DQSOSCCTL0_DQSOSC_INTERVAL=%u", DYN.dqsosc_interval[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DERATEINT_MR4_READ_INTERVAL=%u", QDYN.mr4_read_interval[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DERATEVAL0_DERATED_T_RRD=%u", QDYN.derated_t_rrd[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DERATEVAL0_DERATED_T_RP=%u", QDYN.derated_t_rp[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DERATEVAL0_DERATED_T_RAS_MIN=%u", QDYN.derated_t_ras_min[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DERATEVAL0_DERATED_T_RCD=%u", QDYN.derated_t_rcd[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DERATEVAL1_DERATED_T_RC=%u", QDYN.derated_t_rc[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DERATEVAL1_DERATED_T_RCD_WRITE=%u", QDYN.derated_t_rcd_write[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_HWLPTMG0_HW_LP_IDLE_X32=%u", QDYN.hw_lp_idle_x32[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DVFSCTL0_DVFSQ_ENABLE=%u", STATIC.dvfsq_enable[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DVFSCTL0_DVFSQ_ENABLE_AUX=%s", STATIC.dvfsq_enable[10][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_SCHEDTMG0_PAGECLOSE_TIMER=%u", STATIC.pageclose_timer[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_SCHEDTMG0_RDWR_IDLE_GAP=%u", STATIC.rdwr_idle_gap[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_PERFHPR1_HPR_MAX_STARVE=%u", QDYN.hpr_max_starve[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_PERFHPR1_HPR_XACT_RUN_LENGTH=%u", QDYN.hpr_xact_run_length[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_PERFLPR1_LPR_MAX_STARVE=%u", QDYN.lpr_max_starve[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_PERFLPR1_LPR_XACT_RUN_LENGTH=%u", QDYN.lpr_xact_run_length[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_PERFWR1_W_MAX_STARVE=%u", QDYN.w_max_starve[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_PERFWR1_W_XACT_RUN_LENGTH=%u", QDYN.w_xact_run_length[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANKTMG0_DIFF_RANK_RD_GAP=%u", QDYN.diff_rank_rd_gap[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANKTMG0_DIFF_RANK_WR_GAP=%u", QDYN.diff_rank_wr_gap[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANKTMG1_WR2RD_DR=%u", QDYN.wr2rd_dr[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RANKTMG1_RD2WR_DR=%u", QDYN.rd2wr_dr[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_PWRTMG_POWERDOWN_TO_X32=%u", QDYN.powerdown_to_x32[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_PWRTMG_SELFREF_TO_X32=%u", QDYN.selfref_to_x32[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_ODTCFG_RD_ODT_DELAY=%u", QDYN.rd_odt_delay[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_ODTCFG_RD_ODT_HOLD=%u", QDYN.rd_odt_hold[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_ODTCFG_WR_ODT_DELAY=%u", QDYN.wr_odt_delay[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_ODTCFG_WR_ODT_HOLD=%u", QDYN.wr_odt_hold[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_CRCPARTMG0_T_WR_CRC_ALERT_PW_MAX=%u", DYN.t_wr_crc_alert_pw_max[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_CRCPARTMG0_T_WR_CRC_ALERT_PW_MIN=%u", DYN.t_wr_crc_alert_pw_min[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_CRCPARTMG1_T_CSALT=%u", QDYN.t_csalt[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RETRYTMG0_CAPAR_RETRY_WINDOW=%u", QDYN.capar_retry_window[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RETRYTMG0_T_WR_CRC_RETRY_WINDOW=%u", QDYN.t_wr_crc_retry_window[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RETRYTMG1_DFI_T_PHY_RDLAT=%u", QDYN.dfi_t_phy_rdlat[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RETRYTMG1_EXTRA_RD_RETRY_WINDOW=%u", QDYN.extra_rd_retry_window[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RETRYTMG1_RETRY_ADD_RD_LAT=%u", QDYN.retry_add_rd_lat[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RETRYTMG1_RETRY_ADD_RD_LAT_EN=%u", QDYN.retry_add_rd_lat_en[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_RETRYTMG1_RETRY_ADD_RD_LAT_EN_AUX=%s", QDYN.retry_add_rd_lat_en[10][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DDR4PPRTMG0_T_PGM_X1_X1024=%u", QDYN.t_pgm_x1_x1024[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DDR4PPRTMG0_T_PGM_X1_SEL=%u", QDYN.t_pgm_x1_sel[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DDR4PPRTMG0_T_PGM_X1_SEL_AUX=%s", QDYN.t_pgm_x1_sel[10][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DDR4PPRTMG1_T_PGMPST_X32=%u", QDYN.t_pgmpst_x32[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_DDR4PPRTMG1_T_PGM_EXIT=%u", QDYN.t_pgm_exit[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_LNKECCCTL0_WR_LINK_ECC_ENABLE=%u", QDYN.wr_link_ecc_enable[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_LNKECCCTL0_WR_LINK_ECC_ENABLE_AUX=%s", QDYN.wr_link_ecc_enable[10][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_LNKECCCTL0_RD_LINK_ECC_ENABLE=%u", QDYN.rd_link_ecc_enable[10][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ10_CH1_LNKECCCTL0_RD_LINK_ECC_ENABLE_AUX=%s", QDYN.rd_link_ecc_enable[10][1] ? "y" : "n");
#endif /* UMCTL2_FREQUENCY_NUM > 10 && DWC_DDRCTL_NUM_CHANNEL > 1 */
#if UMCTL2_FREQUENCY_NUM > 11
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG0_T_RAS_MIN=%u", QDYN.t_ras_min[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG0_T_RAS_MAX=%u", QDYN.t_ras_max[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG0_T_FAW=%u", QDYN.t_faw[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG0_WR2PRE=%u", QDYN.wr2pre[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG1_T_RC=%u", QDYN.t_rc[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG1_RD2PRE=%u", QDYN.rd2pre[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG1_T_XP=%u", QDYN.t_xp[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG1_T_RCD_WRITE=%u", QDYN.t_rcd_write[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG2_WR2RD=%u", QDYN.wr2rd[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG2_RD2WR=%u", QDYN.rd2wr[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG2_READ_LATENCY=%u", QDYN.read_latency[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG2_WRITE_LATENCY=%u", QDYN.write_latency[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG3_WR2MR=%u", QDYN.wr2mr[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG3_RD2MR=%u", QDYN.rd2mr[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG3_T_MR=%u", QDYN.t_mr[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG4_T_RP=%u", QDYN.t_rp[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG4_T_RRD=%u", QDYN.t_rrd[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG4_T_CCD=%u", QDYN.t_ccd[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG4_T_RCD=%u", QDYN.t_rcd[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG5_T_CKE=%u", QDYN.t_cke[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG5_T_CKESR=%u", QDYN.t_ckesr[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG5_T_CKSRE=%u", QDYN.t_cksre[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG5_T_CKSRX=%u", QDYN.t_cksrx[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG6_T_CKCSX=%u", QDYN.t_ckcsx[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG7_T_CSH=%u", QDYN.t_csh[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG7_T_MRW_L=%u", QDYN.t_mrw_l[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG8_T_XS_X32=%u", QDYN.t_xs_x32[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG8_T_XS_DLL_X32=%u", QDYN.t_xs_dll_x32[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG8_T_XS_ABORT_X32=%u", QDYN.t_xs_abort_x32[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG8_T_XS_FAST_X32=%u", QDYN.t_xs_fast_x32[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG9_WR2RD_S=%u", QDYN.wr2rd_s[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG9_T_RRD_S=%u", QDYN.t_rrd_s[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG9_T_CCD_S=%u", QDYN.t_ccd_s[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG9_DDR4_WR_PREAMBLE=%u", QDYN.ddr4_wr_preamble[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG9_DDR4_WR_PREAMBLE_AUX=%s", QDYN.ddr4_wr_preamble[11][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG10_T_GEAR_HOLD=%u", QDYN.t_gear_hold[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG10_T_GEAR_SETUP=%u", QDYN.t_gear_setup[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG10_T_CMD_GEAR=%u", QDYN.t_cmd_gear[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG10_T_SYNC_GEAR=%u", QDYN.t_sync_gear[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG11_T_CKMPE=%u", QDYN.t_ckmpe[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG11_T_MPX_S=%u", QDYN.t_mpx_s[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG11_T_MPX_LH=%u", QDYN.t_mpx_lh[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG11_POST_MPSM_GAP_X32=%u", QDYN.post_mpsm_gap_x32[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG12_T_MRD_PDA=%u", QDYN.t_mrd_pda[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG12_T_CMDCKE=%u", QDYN.t_cmdcke[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG12_T_WR_MPR=%u", QDYN.t_wr_mpr[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG13_T_PPD=%u", QDYN.t_ppd[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG13_T_CCD_W2=%u", QDYN.t_ccd_w2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG13_T_CCD_MW=%u", QDYN.t_ccd_mw[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG13_ODTLOFF=%u", QDYN.odtloff[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG14_T_XSR=%u", QDYN.t_xsr[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG14_T_OSCO=%u", QDYN.t_osco[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG15_T_STAB_X32=%u", QDYN.t_stab_x32[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG15_EN_HWFFC_T_STAB=%u", QDYN.en_hwffc_t_stab[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG15_EN_HWFFC_T_STAB_AUX=%s", QDYN.en_hwffc_t_stab[11][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG15_EN_DFI_LP_T_STAB=%u", QDYN.en_dfi_lp_t_stab[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG15_EN_DFI_LP_T_STAB_AUX=%s", QDYN.en_dfi_lp_t_stab[11][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG16_T_CCD_DLR=%u", QDYN.t_ccd_dlr[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG16_T_RRD_DLR=%u", QDYN.t_rrd_dlr[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG16_T_FAW_DLR=%u", QDYN.t_faw_dlr[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG16_T_RP_CA_PARITY=%u", QDYN.t_rp_ca_parity[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG17_T_VRCG_DISABLE=%u", QDYN.t_vrcg_disable[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG17_T_VRCG_ENABLE=%u", QDYN.t_vrcg_enable[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG18_T_MPSMX=%u", QDYN.t_mpsmx[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG18_T_PD=%u", QDYN.t_pd[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG20_T_CSL_SREXIT=%u", QDYN.t_csl_srexit[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG20_T_CSH_SREXIT=%u", QDYN.t_csh_srexit[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG20_T_CASRX=%u", QDYN.t_casrx[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG20_T_CPDED=%u", QDYN.t_cpded[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG21_T_MPC_HOLD=%u", QDYN.t_mpc_hold[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG21_T_MPC_SETUP=%u", QDYN.t_mpc_setup[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG21_T_MPC_CS=%u", QDYN.t_mpc_cs[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG21_T_CSL=%u", QDYN.t_csl[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG22_T_RD2WR_DPR=%u", QDYN.t_rd2wr_dpr[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG22_T_RD2WR_DLR=%u", QDYN.t_rd2wr_dlr[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG22_T_WR2RD_DPR=%u", QDYN.t_wr2rd_dpr[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG22_T_WR2RD_DLR=%u", QDYN.t_wr2rd_dlr[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG23_T_PDN=%u", DYN.t_pdn[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG23_T_XSR_DSM_X1024=%u", DYN.t_xsr_dsm_x1024[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG24_MAX_WR_SYNC=%u", QDYN.max_wr_sync[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG24_MAX_RD_SYNC=%u", QDYN.max_rd_sync[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG24_RD2WR_S=%u", QDYN.rd2wr_s[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG24_BANK_ORG=%u", QDYN.bank_org[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG25_RDA2PRE=%u", QDYN.rda2pre[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG25_WRA2PRE=%u", QDYN.wra2pre[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE=%u", QDYN.lpddr4_diff_bank_rwa2pre[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG26_T_CCD_R=%u", QDYN.t_ccd_r[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG26_T_CCD_W=%u", QDYN.t_ccd_w[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG26_T_CCD_R_S=%u", QDYN.t_ccd_r_s[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG26_T_CCD_W_S=%u", QDYN.t_ccd_w_s[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG27_T_MRR2MPC=%u", QDYN.t_mrr2mpc[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG27_T_ECSC=%u", QDYN.t_ecsc[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG28_T_SRX2SRX=%u", QDYN.t_srx2srx[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG28_T_CPDED2SRX=%u", QDYN.t_cpded2srx[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG28_T_CSSR=%u", QDYN.t_cssr[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG29_T_CKACT=%u", QDYN.t_ckact[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG29_T_CKOFF=%u", QDYN.t_ckoff[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG30_MRR2RD=%u", QDYN.mrr2rd[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG30_MRR2WR=%u", QDYN.mrr2wr[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG30_MRR2MRW=%u", QDYN.mrr2mrw[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG31_RFM_RAAIMT=%u", QDYN.rfm_raaimt[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG31_RFM_RAA_THR=%u", QDYN.rfm_raa_thr[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG31_RFM_RAA_REF_DECR=%u", QDYN.rfm_raa_ref_decr[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG32_WS_FS2WCK_SUS=%u", QDYN.ws_fs2wck_sus[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG32_T_WCKSUS=%u", QDYN.t_wcksus[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG32_WS_OFF2WS_FS=%u", QDYN.ws_off2ws_fs[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG33_T_CCD_R_M=%u", QDYN.t_ccd_r_m[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG33_T_CCD_W_M=%u", QDYN.t_ccd_w_m[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG33_T_WR2RD_M=%u", QDYN.t_wr2rd_m[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG34_T_CCD_MW_BLX2=%u", QDYN.t_ccd_mw_blx2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG34_RD2WR_BLX2=%u", QDYN.rd2wr_blx2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG34_WR2RD_BLX2=%u", QDYN.wr2rd_blx2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG34_T_CCD_BLX2=%u", QDYN.t_ccd_blx2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG35_RDA2PRE_BLX2=%u", QDYN.rda2pre_blx2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG35_WRA2PRE_BLX2=%u", QDYN.wra2pre_blx2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG35_RD2PRE_BLX2=%u", QDYN.rd2pre_blx2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG35_WR2PRE_BLX2=%u", QDYN.wr2pre_blx2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG36_RD2WR_S_BLX2=%u", QDYN.rd2wr_s_blx2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG36_WR2RD_S_BLX2=%u", QDYN.wr2rd_s_blx2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG36_T_CCD_S_BLX2=%u", QDYN.t_ccd_s_blx2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG37_MAX_WR_SYNC_BLX2=%u", QDYN.max_wr_sync_blx2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG37_MAX_RD_SYNC_BLX2=%u", QDYN.max_rd_sync_blx2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG37_WR2MR_BLX2=%u", QDYN.wr2mr_blx2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG37_RD2MR_BLX2=%u", QDYN.rd2mr_blx2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG38_WR2RD_DR_BLX2=%u", QDYN.wr2rd_dr_blx2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG38_RD2WR_DR_BLX2=%u", QDYN.rd2wr_dr_blx2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG38_DIFF_RANK_RD_GAP_BLX2=%u", QDYN.diff_rank_rd_gap_blx2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET1TMG38_DIFF_RANK_WR_GAP_BLX2=%u", QDYN.diff_rank_wr_gap_blx2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG0_T_RAS_MIN_2=%u", QDYN.t_ras_min_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG0_T_FAW_2=%u", QDYN.t_faw_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG0_WR2PRE_2=%u", QDYN.wr2pre_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG1_T_RC_2=%u", QDYN.t_rc_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG1_RD2PRE_2=%u", QDYN.rd2pre_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG2_WR2RD_2=%u", QDYN.wr2rd_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG2_RD2WR_2=%u", QDYN.rd2wr_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG3_T_MR_2=%u", QDYN.t_mr_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG4_T_RP_2=%u", QDYN.t_rp_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG4_T_RRD_2=%u", QDYN.t_rrd_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG4_T_RCD_2=%u", QDYN.t_rcd_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG8_T_XS_X32_2=%u", QDYN.t_xs_x32_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG8_T_XS_DLL_X32_2=%u", QDYN.t_xs_dll_x32_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG9_WR2RD_S_2=%u", QDYN.wr2rd_s_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG9_T_RRD_S_2=%u", QDYN.t_rrd_s_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG13_T_PPD_2=%u", QDYN.t_ppd_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG13_T_CCD_W2_2=%u", QDYN.t_ccd_w2_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG16_T_CCD_DLR_2=%u", QDYN.t_ccd_dlr_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG16_T_RRD_DLR_2=%u", QDYN.t_rrd_dlr_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG16_T_FAW_DLR_2=%u", QDYN.t_faw_dlr_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG16_T_RP_CA_PARITY_2=%u", QDYN.t_rp_ca_parity_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG22_T_RD2WR_DPR_2=%u", QDYN.t_rd2wr_dpr_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG22_T_RD2WR_DLR_2=%u", QDYN.t_rd2wr_dlr_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG22_T_WR2RD_DPR_2=%u", QDYN.t_wr2rd_dpr_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG22_T_WR2RD_DLR_2=%u", QDYN.t_wr2rd_dlr_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG26_T_CCD_R_2=%u", QDYN.t_ccd_r_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG26_T_CCD_W_2=%u", QDYN.t_ccd_w_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG26_T_CCD_R_S_2=%u", QDYN.t_ccd_r_s_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG26_T_CCD_W_S_2=%u", QDYN.t_ccd_w_s_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG27_T_MRR2MPC_2=%u", QDYN.t_mrr2mpc_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG31_RFM_RAAIMT_2=%u", QDYN.rfm_raaimt_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG31_RFM_RAA_THR_2=%u", QDYN.rfm_raa_thr_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG31_RFM_RAA_REF_DECR_2=%u", QDYN.rfm_raa_ref_decr_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG33_T_CCD_R_M_2=%u", QDYN.t_ccd_r_m_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG33_T_CCD_W_M_2=%u", QDYN.t_ccd_w_m_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DRAMSET2TMG33_T_WR2RD_M_2=%u", QDYN.t_wr2rd_m_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R0R1=%u", QDYN.t_rd2rd_gap_r0r1[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R1R0=%u", QDYN.t_rd2rd_gap_r1r0[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R0R1=%u", QDYN.t_wr2rd_gap_r0r1[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R1R0=%u", QDYN.t_wr2rd_gap_r1r0[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R0R1=%u", QDYN.t_rd2wr_gap_r0r1[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R1R0=%u", QDYN.t_rd2wr_gap_r1r0[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R0R1=%u", QDYN.t_wr2wr_gap_r0r1[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R1R0=%u", QDYN.t_wr2wr_gap_r1r0[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R0R2=%u", QDYN.t_rd2rd_gap_r0r2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R2R0=%u", QDYN.t_rd2rd_gap_r2r0[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R0R2=%u", QDYN.t_wr2rd_gap_r0r2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R2R0=%u", QDYN.t_wr2rd_gap_r2r0[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R0R2=%u", QDYN.t_rd2wr_gap_r0r2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R2R0=%u", QDYN.t_rd2wr_gap_r2r0[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R0R2=%u", QDYN.t_wr2wr_gap_r0r2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R2R0=%u", QDYN.t_wr2wr_gap_r2r0[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R0R3=%u", QDYN.t_rd2rd_gap_r0r3[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R3R0=%u", QDYN.t_rd2rd_gap_r3r0[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R0R3=%u", QDYN.t_wr2rd_gap_r0r3[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R3R0=%u", QDYN.t_wr2rd_gap_r3r0[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R0R3=%u", QDYN.t_rd2wr_gap_r0r3[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R3R0=%u", QDYN.t_rd2wr_gap_r3r0[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R0R3=%u", QDYN.t_wr2wr_gap_r0r3[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R3R0=%u", QDYN.t_wr2wr_gap_r3r0[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R1R2=%u", QDYN.t_rd2rd_gap_r1r2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R2R1=%u", QDYN.t_rd2rd_gap_r2r1[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R1R2=%u", QDYN.t_wr2rd_gap_r1r2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R2R1=%u", QDYN.t_wr2rd_gap_r2r1[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R1R2=%u", QDYN.t_rd2wr_gap_r1r2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R2R1=%u", QDYN.t_rd2wr_gap_r2r1[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R1R2=%u", QDYN.t_wr2wr_gap_r1r2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R2R1=%u", QDYN.t_wr2wr_gap_r2r1[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R1R3=%u", QDYN.t_rd2rd_gap_r1r3[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R3R1=%u", QDYN.t_rd2rd_gap_r3r1[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R1R3=%u", QDYN.t_wr2rd_gap_r1r3[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R3R1=%u", QDYN.t_wr2rd_gap_r3r1[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R1R3=%u", QDYN.t_rd2wr_gap_r1r3[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R3R1=%u", QDYN.t_rd2wr_gap_r3r1[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R1R3=%u", QDYN.t_wr2wr_gap_r1r3[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R3R1=%u", QDYN.t_wr2wr_gap_r3r1[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R2R3=%u", QDYN.t_rd2rd_gap_r2r3[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R3R2=%u", QDYN.t_rd2rd_gap_r3r2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R2R3=%u", QDYN.t_wr2rd_gap_r2r3[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R3R2=%u", QDYN.t_wr2rd_gap_r3r2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R2R3=%u", QDYN.t_rd2wr_gap_r2r3[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R3R2=%u", QDYN.t_rd2wr_gap_r3r2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R2R3=%u", QDYN.t_wr2wr_gap_r2r3[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R3R2=%u", QDYN.t_wr2wr_gap_r3r2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_MRAMTMG0_T_RAS_MIN_MRAM=%u", QDYN.t_ras_min_mram[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_MRAMTMG0_T_FAW_MRAM=%u", QDYN.t_faw_mram[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_MRAMTMG1_T_RC_MRAM=%u", QDYN.t_rc_mram[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_MRAMTMG2_T_RP_MRAM=%u", QDYN.t_rp_mram[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_MRAMTMG2_T_RRD_MRAM=%u", QDYN.t_rrd_mram[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_MRAMTMG2_T_RCD_MRAM=%u", QDYN.t_rcd_mram[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_MRAMTMG3_T_RRD_S_MRAM=%u", QDYN.t_rrd_s_mram[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_INITMR0_EMR=%u", QDYN.emr[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_INITMR0_MR=%u", QDYN.mr[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_INITMR1_EMR3=%u", QDYN.emr3[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_INITMR1_EMR2=%u", QDYN.emr2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_INITMR2_MR5=%u", QDYN.mr5[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_INITMR2_MR4=%u", QDYN.mr4[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_INITMR3_MR6=%u", QDYN.mr6[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_INITMR3_MR22=%u", QDYN.mr22[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFITMG0_DFI_TPHY_WRLAT=%u", QDYN.dfi_tphy_wrlat[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFITMG0_DFI_TPHY_WRDATA=%u", QDYN.dfi_tphy_wrdata[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFITMG0_DFI_T_RDDATA_EN=%u", QDYN.dfi_t_rddata_en[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFITMG0_DFI_T_CTRL_DELAY=%u", QDYN.dfi_t_ctrl_delay[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFITMG1_DFI_T_DRAM_CLK_ENABLE=%u", QDYN.dfi_t_dram_clk_enable[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFITMG1_DFI_T_DRAM_CLK_DISABLE=%u", QDYN.dfi_t_dram_clk_disable[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFITMG1_DFI_T_WRDATA_DELAY=%u", QDYN.dfi_t_wrdata_delay[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFITMG1_DFI_T_PARIN_LAT=%u", QDYN.dfi_t_parin_lat[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFITMG1_DFI_T_CMD_LAT=%u", QDYN.dfi_t_cmd_lat[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFITMG2_DFI_TPHY_WRCSLAT=%u", QDYN.dfi_tphy_wrcslat[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFITMG2_DFI_TPHY_RDCSLAT=%u", QDYN.dfi_tphy_rdcslat[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFITMG2_DFI_TWCK_DELAY=%u", QDYN.dfi_twck_delay[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFITMG3_DFI_T_GEARDOWN_DELAY=%u", QDYN.dfi_t_geardown_delay[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFITMG4_DFI_TWCK_DIS=%u", QDYN.dfi_twck_dis[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFITMG4_DFI_TWCK_EN_FS=%u", QDYN.dfi_twck_en_fs[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFITMG4_DFI_TWCK_EN_WR=%u", QDYN.dfi_twck_en_wr[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFITMG4_DFI_TWCK_EN_RD=%u", QDYN.dfi_twck_en_rd[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFITMG5_DFI_TWCK_TOGGLE_POST=%u", QDYN.dfi_twck_toggle_post[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFITMG5_DFI_TWCK_TOGGLE_CS=%u", QDYN.dfi_twck_toggle_cs[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFITMG5_DFI_TWCK_TOGGLE=%u", QDYN.dfi_twck_toggle[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFITMG5_DFI_TWCK_FAST_TOGGLE=%u", QDYN.dfi_twck_fast_toggle[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD=%u", QDYN.dfi_twck_toggle_post_rd[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN=%u", QDYN.dfi_twck_toggle_post_rd_en[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN_AUX=%s", QDYN.dfi_twck_toggle_post_rd_en[11][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFITMG7_DFI_T_2N_MODE_DELAY=%u", QDYN.dfi_t_2n_mode_delay[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFITMG7_DFI_T_INIT_START=%u", QDYN.dfi_t_init_start[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFITMG7_DFI_T_INIT_COMPLETE=%u", QDYN.dfi_t_init_complete[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024=%u", STATIC.dfi_t_ctrlupd_interval_max_x1024[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024=%u", STATIC.dfi_t_ctrlupd_interval_min_x1024[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1=%u", DYN.dfi_t_ctrlupd_interval_type1[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC=%u", STATIC.ctrlupd_after_dqsosc[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC_AUX=%s", STATIC.ctrlupd_after_dqsosc[11] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFIUPDTMG2_PPT2_OVERRIDE=%u", STATIC.ppt2_override[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFIUPDTMG2_PPT2_OVERRIDE_AUX=%s", STATIC.ppt2_override[11] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFIUPDTMG2_PPT2_EN=%u", DYN.ppt2_en[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFIUPDTMG2_PPT2_EN_AUX=%s", DYN.ppt2_en[11] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT=%u", DYN.dfi_t_ctrlupd_interval_type1_unit[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8=%u", STATIC.dfi_t_ctrlupd_burst_interval_x8[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET1TMG0_T_REFI_X1_X32=%u", DYN.t_refi_x1_x32[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET1TMG0_REFRESH_TO_X1_X32=%u", DYN.refresh_to_x1_x32[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET1TMG0_REFRESH_MARGIN=%u", DYN.refresh_margin[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL=%u", DYN.refresh_to_x1_sel[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL_AUX=%s", DYN.refresh_to_x1_sel[11][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET1TMG0_T_REFI_X1_SEL=%u", DYN.t_refi_x1_sel[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET1TMG0_T_REFI_X1_SEL_AUX=%s", DYN.t_refi_x1_sel[11][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET1TMG1_T_RFC_MIN=%u", DYN.t_rfc_min[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET1TMG1_T_RFC_MIN_AB=%u", DYN.t_rfc_min_ab[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET1TMG2_T_RFC_MIN_DLR=%u", DYN.t_rfc_min_dlr[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET1TMG2_T_PBR2PBR=%u", DYN.t_pbr2pbr[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET1TMG2_T_PBR2ACT=%u", DYN.t_pbr2act[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET1TMG3_T_RFCSB=%u", DYN.t_rfcsb[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET1TMG3_T_REFSBRD=%u", DYN.t_refsbrd[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET1TMG3_REFRESH_TO_AB_X32=%u", DYN.refresh_to_ab_x32[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32=%u", DYN.refresh_timer0_start_value_x32[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32=%u", DYN.refresh_timer1_start_value_x32[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET1TMG5_REFRESH_TIMER2_START_VALUE_X32=%u", DYN.refresh_timer2_start_value_x32[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET1TMG5_REFRESH_TIMER3_START_VALUE_X32=%u", DYN.refresh_timer3_start_value_x32[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET1TMG6_REFRESH_TIMER_LR_OFFSET_X32=%u", STATIC.refresh_timer_lr_offset_x32[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET1TMG7_T_RFCSB_DLR=%u", DYN.t_rfcsb_dlr[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET1TMG7_T_REFSBRD_DLR=%u", DYN.t_refsbrd_dlr[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET1TMG8_T_RFC_MIN_HET=%u", DYN.t_rfc_min_het[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET1TMG9_REFAB_HI_SCH_GAP=%u", DYN.refab_hi_sch_gap[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET1TMG9_REFSB_HI_SCH_GAP=%u", DYN.refsb_hi_sch_gap[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET1TMG10_T_WIN_SIZE_1XTREFI=%u", QDYN.t_win_size_1xtrefi[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET1TMG11_T_PBR2PBR_MP=%u", DYN.t_pbr2pbr_mp[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET1TMG12_T_RFC_MIN_MP=%u", DYN.t_rfc_min_mp[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET1TMG12_T_RFC_MIN_AB_MP=%u", DYN.t_rfc_min_ab_mp[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_ECSSET1TMG0_T_ECS_INT_X1024=%u", QDYN.t_ecs_int_x1024[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_ECSSET1TMG0_T_REFI_ECS_OFFSET_X1_X32=%u", DYN.t_refi_ecs_offset_x1_x32[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFMSET1TMG0_T_RFMPB=%u", QDYN.t_rfmpb[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFMSET1TMG1_T_RFMPB_MP=%u", QDYN.t_rfmpb_mp[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET2TMG0_T_REFI_X1_X32_2=%u", DYN.t_refi_x1_x32_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET2TMG0_REFRESH_TO_X1_X32_2=%u", DYN.refresh_to_x1_x32_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET2TMG0_REFRESH_MARGIN_2=%u", DYN.refresh_margin_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET2TMG1_T_RFC_MIN_2=%u", DYN.t_rfc_min_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET2TMG2_T_RFC_MIN_DLR_2=%u", DYN.t_rfc_min_dlr_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET2TMG3_T_RFCSB_2=%u", DYN.t_rfcsb_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET2TMG3_T_REFSBRD_2=%u", DYN.t_refsbrd_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET2TMG6_REFRESH_TIMER_LR_OFFSET_X32_2=%u", STATIC.refresh_timer_lr_offset_x32_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET2TMG7_T_RFCSB_DLR_2=%u", DYN.t_rfcsb_dlr_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET2TMG7_T_REFSBRD_DLR_2=%u", DYN.t_refsbrd_dlr_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET2TMG9_REFAB_HI_SCH_GAP_2=%u", DYN.refab_hi_sch_gap_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET2TMG9_REFSB_HI_SCH_GAP_2=%u", DYN.refsb_hi_sch_gap_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RFSHSET2TMG10_T_WIN_SIZE_1XTREFI_2=%u", QDYN.t_win_size_1xtrefi_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_ECSSET2TMG0_T_ECS_INT_X1024_2=%u", QDYN.t_ecs_int_x1024_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_ECSSET2TMG0_T_REFI_ECS_OFFSET_X1_X32_2=%u", DYN.t_refi_ecs_offset_x1_x32_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_ZQSET1TMG0_T_ZQ_LONG_NOP=%u", STATIC.t_zq_long_nop[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_ZQSET1TMG0_T_ZQ_SHORT_NOP=%u", STATIC.t_zq_short_nop[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024=%u", STATIC.t_zq_short_interval_x1024[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_ZQSET1TMG1_T_ZQ_RESET_NOP=%u", STATIC.t_zq_reset_nop[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_ZQSET1TMG2_T_ZQ_STOP=%u", STATIC.t_zq_stop[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_ZQSET2TMG0_T_ZQ_LONG_NOP_2=%u", STATIC.t_zq_long_nop_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_ZQSET2TMG0_T_ZQ_SHORT_NOP_2=%u", STATIC.t_zq_short_nop_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RCDINIT1_CTRL_WORD_1=%u", QDYN.ctrl_word_1[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RCDINIT1_CTRL_WORD_2=%u", QDYN.ctrl_word_2[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RCDINIT2_CTRL_WORD_3=%u", QDYN.ctrl_word_3[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RCDINIT2_CTRL_WORD_4=%u", QDYN.ctrl_word_4[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RCDINIT3_CTRL_WORD_5=%u", QDYN.ctrl_word_5[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RCDINIT3_CTRL_WORD_6=%u", QDYN.ctrl_word_6[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RCDINIT4_CTRL_WORD_7=%u", QDYN.ctrl_word_7[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RCDINIT4_CTRL_WORD_8=%u", QDYN.ctrl_word_8[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_HWFFCEX_RANK1_RANK1_MR1_RTT_NOM=%u", QDYN.rank1_mr1_rtt_nom[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_HWFFCEX_RANK1_RANK1_MR2_RTT_WR=%u", QDYN.rank1_mr2_rtt_wr[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_HWFFCEX_RANK1_RANK1_MR5_RTT_PARK=%u", QDYN.rank1_mr5_rtt_park[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_VALUE=%u", QDYN.rank1_mr6_vref_value[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE=%u", QDYN.rank1_mr6_vref_range[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE_AUX=%s", QDYN.rank1_mr6_vref_range[11][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_HWFFCEX_RANK2_RANK2_MR1_RTT_NOM=%u", QDYN.rank2_mr1_rtt_nom[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_HWFFCEX_RANK2_RANK2_MR2_RTT_WR=%u", QDYN.rank2_mr2_rtt_wr[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_HWFFCEX_RANK2_RANK2_MR5_RTT_PARK=%u", QDYN.rank2_mr5_rtt_park[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_VALUE=%u", QDYN.rank2_mr6_vref_value[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE=%u", QDYN.rank2_mr6_vref_range[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE_AUX=%s", QDYN.rank2_mr6_vref_range[11][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_HWFFCEX_RANK3_RANK3_MR1_RTT_NOM=%u", QDYN.rank3_mr1_rtt_nom[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_HWFFCEX_RANK3_RANK3_MR2_RTT_WR=%u", QDYN.rank3_mr2_rtt_wr[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_HWFFCEX_RANK3_RANK3_MR5_RTT_PARK=%u", QDYN.rank3_mr5_rtt_park[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_VALUE=%u", QDYN.rank3_mr6_vref_value[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE=%u", QDYN.rank3_mr6_vref_range[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE_AUX=%s", QDYN.rank3_mr6_vref_range[11][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DQSOSCCTL0_DQSOSC_ENABLE=%u", DYN.dqsosc_enable[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DQSOSCCTL0_DQSOSC_ENABLE_AUX=%s", DYN.dqsosc_enable[11][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT=%u", DYN.dqsosc_interval_unit[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT_AUX=%s", DYN.dqsosc_interval_unit[11][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DQSOSCCTL0_DQSOSC_INTERVAL=%u", DYN.dqsosc_interval[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DERATEINT_MR4_READ_INTERVAL=%u", QDYN.mr4_read_interval[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DERATEVAL0_DERATED_T_RRD=%u", QDYN.derated_t_rrd[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DERATEVAL0_DERATED_T_RP=%u", QDYN.derated_t_rp[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DERATEVAL0_DERATED_T_RAS_MIN=%u", QDYN.derated_t_ras_min[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DERATEVAL0_DERATED_T_RCD=%u", QDYN.derated_t_rcd[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DERATEVAL1_DERATED_T_RC=%u", QDYN.derated_t_rc[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DERATEVAL1_DERATED_T_RCD_WRITE=%u", QDYN.derated_t_rcd_write[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_HWLPTMG0_HW_LP_IDLE_X32=%u", QDYN.hw_lp_idle_x32[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DVFSCTL0_DVFSQ_ENABLE=%u", STATIC.dvfsq_enable[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DVFSCTL0_DVFSQ_ENABLE_AUX=%s", STATIC.dvfsq_enable[11][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_SCHEDTMG0_PAGECLOSE_TIMER=%u", STATIC.pageclose_timer[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_SCHEDTMG0_RDWR_IDLE_GAP=%u", STATIC.rdwr_idle_gap[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_PERFHPR1_HPR_MAX_STARVE=%u", QDYN.hpr_max_starve[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_PERFHPR1_HPR_XACT_RUN_LENGTH=%u", QDYN.hpr_xact_run_length[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_PERFLPR1_LPR_MAX_STARVE=%u", QDYN.lpr_max_starve[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_PERFLPR1_LPR_XACT_RUN_LENGTH=%u", QDYN.lpr_xact_run_length[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_PERFWR1_W_MAX_STARVE=%u", QDYN.w_max_starve[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_PERFWR1_W_XACT_RUN_LENGTH=%u", QDYN.w_xact_run_length[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_TMGCFG_FREQUENCY_RATIO=%u", QDYN.frequency_ratio[11]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_TMGCFG_FREQUENCY_RATIO_AUX=%s", QDYN.frequency_ratio[11] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANKTMG0_DIFF_RANK_RD_GAP=%u", QDYN.diff_rank_rd_gap[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANKTMG0_DIFF_RANK_WR_GAP=%u", QDYN.diff_rank_wr_gap[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANKTMG1_WR2RD_DR=%u", QDYN.wr2rd_dr[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RANKTMG1_RD2WR_DR=%u", QDYN.rd2wr_dr[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_PWRTMG_POWERDOWN_TO_X32=%u", QDYN.powerdown_to_x32[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_PWRTMG_SELFREF_TO_X32=%u", QDYN.selfref_to_x32[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_ODTCFG_RD_ODT_DELAY=%u", QDYN.rd_odt_delay[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_ODTCFG_RD_ODT_HOLD=%u", QDYN.rd_odt_hold[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_ODTCFG_WR_ODT_DELAY=%u", QDYN.wr_odt_delay[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_ODTCFG_WR_ODT_HOLD=%u", QDYN.wr_odt_hold[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_CRCPARTMG0_T_WR_CRC_ALERT_PW_MAX=%u", DYN.t_wr_crc_alert_pw_max[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_CRCPARTMG0_T_WR_CRC_ALERT_PW_MIN=%u", DYN.t_wr_crc_alert_pw_min[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_CRCPARTMG1_T_CSALT=%u", QDYN.t_csalt[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RETRYTMG0_CAPAR_RETRY_WINDOW=%u", QDYN.capar_retry_window[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RETRYTMG0_T_WR_CRC_RETRY_WINDOW=%u", QDYN.t_wr_crc_retry_window[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RETRYTMG1_DFI_T_PHY_RDLAT=%u", QDYN.dfi_t_phy_rdlat[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RETRYTMG1_EXTRA_RD_RETRY_WINDOW=%u", QDYN.extra_rd_retry_window[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RETRYTMG1_RETRY_ADD_RD_LAT=%u", QDYN.retry_add_rd_lat[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RETRYTMG1_RETRY_ADD_RD_LAT_EN=%u", QDYN.retry_add_rd_lat_en[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_RETRYTMG1_RETRY_ADD_RD_LAT_EN_AUX=%s", QDYN.retry_add_rd_lat_en[11][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DDR4PPRTMG0_T_PGM_X1_X1024=%u", QDYN.t_pgm_x1_x1024[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DDR4PPRTMG0_T_PGM_X1_SEL=%u", QDYN.t_pgm_x1_sel[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DDR4PPRTMG0_T_PGM_X1_SEL_AUX=%s", QDYN.t_pgm_x1_sel[11][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DDR4PPRTMG1_T_PGMPST_X32=%u", QDYN.t_pgmpst_x32[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_DDR4PPRTMG1_T_PGM_EXIT=%u", QDYN.t_pgm_exit[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE=%u", QDYN.wr_link_ecc_enable[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE_AUX=%s", QDYN.wr_link_ecc_enable[11][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE=%u", QDYN.rd_link_ecc_enable[11][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE_AUX=%s", QDYN.rd_link_ecc_enable[11][0] ? "y" : "n");
#endif /* UMCTL2_FREQUENCY_NUM > 11 */
#if UMCTL2_FREQUENCY_NUM > 11 && DWC_DDRCTL_NUM_CHANNEL > 1
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG0_T_RAS_MIN=%u", QDYN.t_ras_min[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG0_T_RAS_MAX=%u", QDYN.t_ras_max[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG0_T_FAW=%u", QDYN.t_faw[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG0_WR2PRE=%u", QDYN.wr2pre[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG1_T_RC=%u", QDYN.t_rc[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG1_RD2PRE=%u", QDYN.rd2pre[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG1_T_XP=%u", QDYN.t_xp[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG1_T_RCD_WRITE=%u", QDYN.t_rcd_write[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG2_WR2RD=%u", QDYN.wr2rd[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG2_RD2WR=%u", QDYN.rd2wr[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG2_READ_LATENCY=%u", QDYN.read_latency[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG2_WRITE_LATENCY=%u", QDYN.write_latency[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG3_WR2MR=%u", QDYN.wr2mr[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG3_RD2MR=%u", QDYN.rd2mr[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG3_T_MR=%u", QDYN.t_mr[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG4_T_RP=%u", QDYN.t_rp[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG4_T_RRD=%u", QDYN.t_rrd[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG4_T_CCD=%u", QDYN.t_ccd[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG4_T_RCD=%u", QDYN.t_rcd[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG5_T_CKE=%u", QDYN.t_cke[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG5_T_CKESR=%u", QDYN.t_ckesr[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG5_T_CKSRE=%u", QDYN.t_cksre[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG5_T_CKSRX=%u", QDYN.t_cksrx[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG6_T_CKCSX=%u", QDYN.t_ckcsx[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG7_T_CSH=%u", QDYN.t_csh[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG7_T_MRW_L=%u", QDYN.t_mrw_l[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG8_T_XS_X32=%u", QDYN.t_xs_x32[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG8_T_XS_DLL_X32=%u", QDYN.t_xs_dll_x32[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG8_T_XS_ABORT_X32=%u", QDYN.t_xs_abort_x32[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG8_T_XS_FAST_X32=%u", QDYN.t_xs_fast_x32[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG9_WR2RD_S=%u", QDYN.wr2rd_s[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG9_T_RRD_S=%u", QDYN.t_rrd_s[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG9_T_CCD_S=%u", QDYN.t_ccd_s[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG9_DDR4_WR_PREAMBLE=%u", QDYN.ddr4_wr_preamble[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG9_DDR4_WR_PREAMBLE_AUX=%s", QDYN.ddr4_wr_preamble[11][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG10_T_GEAR_HOLD=%u", QDYN.t_gear_hold[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG10_T_GEAR_SETUP=%u", QDYN.t_gear_setup[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG10_T_CMD_GEAR=%u", QDYN.t_cmd_gear[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG10_T_SYNC_GEAR=%u", QDYN.t_sync_gear[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG11_T_CKMPE=%u", QDYN.t_ckmpe[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG11_T_MPX_S=%u", QDYN.t_mpx_s[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG11_T_MPX_LH=%u", QDYN.t_mpx_lh[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG11_POST_MPSM_GAP_X32=%u", QDYN.post_mpsm_gap_x32[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG12_T_MRD_PDA=%u", QDYN.t_mrd_pda[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG12_T_CMDCKE=%u", QDYN.t_cmdcke[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG12_T_WR_MPR=%u", QDYN.t_wr_mpr[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG13_T_PPD=%u", QDYN.t_ppd[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG13_T_CCD_W2=%u", QDYN.t_ccd_w2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG13_T_CCD_MW=%u", QDYN.t_ccd_mw[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG13_ODTLOFF=%u", QDYN.odtloff[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG14_T_XSR=%u", QDYN.t_xsr[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG14_T_OSCO=%u", QDYN.t_osco[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG15_T_STAB_X32=%u", QDYN.t_stab_x32[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG15_EN_HWFFC_T_STAB=%u", QDYN.en_hwffc_t_stab[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG15_EN_HWFFC_T_STAB_AUX=%s", QDYN.en_hwffc_t_stab[11][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG15_EN_DFI_LP_T_STAB=%u", QDYN.en_dfi_lp_t_stab[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG15_EN_DFI_LP_T_STAB_AUX=%s", QDYN.en_dfi_lp_t_stab[11][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG16_T_CCD_DLR=%u", QDYN.t_ccd_dlr[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG16_T_RRD_DLR=%u", QDYN.t_rrd_dlr[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG16_T_FAW_DLR=%u", QDYN.t_faw_dlr[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG16_T_RP_CA_PARITY=%u", QDYN.t_rp_ca_parity[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG17_T_VRCG_DISABLE=%u", QDYN.t_vrcg_disable[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG17_T_VRCG_ENABLE=%u", QDYN.t_vrcg_enable[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG18_T_MPSMX=%u", QDYN.t_mpsmx[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG18_T_PD=%u", QDYN.t_pd[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG20_T_CSL_SREXIT=%u", QDYN.t_csl_srexit[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG20_T_CSH_SREXIT=%u", QDYN.t_csh_srexit[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG20_T_CASRX=%u", QDYN.t_casrx[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG20_T_CPDED=%u", QDYN.t_cpded[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG21_T_MPC_HOLD=%u", QDYN.t_mpc_hold[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG21_T_MPC_SETUP=%u", QDYN.t_mpc_setup[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG21_T_MPC_CS=%u", QDYN.t_mpc_cs[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG21_T_CSL=%u", QDYN.t_csl[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG22_T_RD2WR_DPR=%u", QDYN.t_rd2wr_dpr[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG22_T_RD2WR_DLR=%u", QDYN.t_rd2wr_dlr[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG22_T_WR2RD_DPR=%u", QDYN.t_wr2rd_dpr[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG22_T_WR2RD_DLR=%u", QDYN.t_wr2rd_dlr[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG23_T_PDN=%u", DYN.t_pdn[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG23_T_XSR_DSM_X1024=%u", DYN.t_xsr_dsm_x1024[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG24_MAX_WR_SYNC=%u", QDYN.max_wr_sync[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG24_MAX_RD_SYNC=%u", QDYN.max_rd_sync[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG24_RD2WR_S=%u", QDYN.rd2wr_s[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG24_BANK_ORG=%u", QDYN.bank_org[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG25_RDA2PRE=%u", QDYN.rda2pre[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG25_WRA2PRE=%u", QDYN.wra2pre[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE=%u", QDYN.lpddr4_diff_bank_rwa2pre[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG26_T_CCD_R=%u", QDYN.t_ccd_r[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG26_T_CCD_W=%u", QDYN.t_ccd_w[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG26_T_CCD_R_S=%u", QDYN.t_ccd_r_s[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG26_T_CCD_W_S=%u", QDYN.t_ccd_w_s[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG27_T_MRR2MPC=%u", QDYN.t_mrr2mpc[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG27_T_ECSC=%u", QDYN.t_ecsc[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG28_T_SRX2SRX=%u", QDYN.t_srx2srx[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG28_T_CPDED2SRX=%u", QDYN.t_cpded2srx[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG28_T_CSSR=%u", QDYN.t_cssr[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG29_T_CKACT=%u", QDYN.t_ckact[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG29_T_CKOFF=%u", QDYN.t_ckoff[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG30_MRR2RD=%u", QDYN.mrr2rd[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG30_MRR2WR=%u", QDYN.mrr2wr[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG30_MRR2MRW=%u", QDYN.mrr2mrw[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG31_RFM_RAAIMT=%u", QDYN.rfm_raaimt[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG31_RFM_RAA_THR=%u", QDYN.rfm_raa_thr[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG31_RFM_RAA_REF_DECR=%u", QDYN.rfm_raa_ref_decr[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG32_WS_FS2WCK_SUS=%u", QDYN.ws_fs2wck_sus[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG32_T_WCKSUS=%u", QDYN.t_wcksus[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG32_WS_OFF2WS_FS=%u", QDYN.ws_off2ws_fs[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG33_T_CCD_R_M=%u", QDYN.t_ccd_r_m[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG33_T_CCD_W_M=%u", QDYN.t_ccd_w_m[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG33_T_WR2RD_M=%u", QDYN.t_wr2rd_m[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG34_T_CCD_MW_BLX2=%u", QDYN.t_ccd_mw_blx2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG34_RD2WR_BLX2=%u", QDYN.rd2wr_blx2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG34_WR2RD_BLX2=%u", QDYN.wr2rd_blx2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG34_T_CCD_BLX2=%u", QDYN.t_ccd_blx2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG35_RDA2PRE_BLX2=%u", QDYN.rda2pre_blx2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG35_WRA2PRE_BLX2=%u", QDYN.wra2pre_blx2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG35_RD2PRE_BLX2=%u", QDYN.rd2pre_blx2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG35_WR2PRE_BLX2=%u", QDYN.wr2pre_blx2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG36_RD2WR_S_BLX2=%u", QDYN.rd2wr_s_blx2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG36_WR2RD_S_BLX2=%u", QDYN.wr2rd_s_blx2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG36_T_CCD_S_BLX2=%u", QDYN.t_ccd_s_blx2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG37_MAX_WR_SYNC_BLX2=%u", QDYN.max_wr_sync_blx2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG37_MAX_RD_SYNC_BLX2=%u", QDYN.max_rd_sync_blx2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG37_WR2MR_BLX2=%u", QDYN.wr2mr_blx2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG37_RD2MR_BLX2=%u", QDYN.rd2mr_blx2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG38_WR2RD_DR_BLX2=%u", QDYN.wr2rd_dr_blx2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG38_RD2WR_DR_BLX2=%u", QDYN.rd2wr_dr_blx2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG38_DIFF_RANK_RD_GAP_BLX2=%u", QDYN.diff_rank_rd_gap_blx2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET1TMG38_DIFF_RANK_WR_GAP_BLX2=%u", QDYN.diff_rank_wr_gap_blx2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG0_T_RAS_MIN_2=%u", QDYN.t_ras_min_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG0_T_FAW_2=%u", QDYN.t_faw_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG0_WR2PRE_2=%u", QDYN.wr2pre_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG1_T_RC_2=%u", QDYN.t_rc_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG1_RD2PRE_2=%u", QDYN.rd2pre_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG2_WR2RD_2=%u", QDYN.wr2rd_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG2_RD2WR_2=%u", QDYN.rd2wr_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG3_T_MR_2=%u", QDYN.t_mr_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG4_T_RP_2=%u", QDYN.t_rp_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG4_T_RRD_2=%u", QDYN.t_rrd_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG4_T_RCD_2=%u", QDYN.t_rcd_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG8_T_XS_X32_2=%u", QDYN.t_xs_x32_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG8_T_XS_DLL_X32_2=%u", QDYN.t_xs_dll_x32_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG9_WR2RD_S_2=%u", QDYN.wr2rd_s_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG9_T_RRD_S_2=%u", QDYN.t_rrd_s_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG13_T_PPD_2=%u", QDYN.t_ppd_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG13_T_CCD_W2_2=%u", QDYN.t_ccd_w2_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG16_T_CCD_DLR_2=%u", QDYN.t_ccd_dlr_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG16_T_RRD_DLR_2=%u", QDYN.t_rrd_dlr_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG16_T_FAW_DLR_2=%u", QDYN.t_faw_dlr_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG16_T_RP_CA_PARITY_2=%u", QDYN.t_rp_ca_parity_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG22_T_RD2WR_DPR_2=%u", QDYN.t_rd2wr_dpr_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG22_T_RD2WR_DLR_2=%u", QDYN.t_rd2wr_dlr_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG22_T_WR2RD_DPR_2=%u", QDYN.t_wr2rd_dpr_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG22_T_WR2RD_DLR_2=%u", QDYN.t_wr2rd_dlr_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG26_T_CCD_R_2=%u", QDYN.t_ccd_r_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG26_T_CCD_W_2=%u", QDYN.t_ccd_w_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG26_T_CCD_R_S_2=%u", QDYN.t_ccd_r_s_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG26_T_CCD_W_S_2=%u", QDYN.t_ccd_w_s_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG27_T_MRR2MPC_2=%u", QDYN.t_mrr2mpc_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG31_RFM_RAAIMT_2=%u", QDYN.rfm_raaimt_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG31_RFM_RAA_THR_2=%u", QDYN.rfm_raa_thr_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG31_RFM_RAA_REF_DECR_2=%u", QDYN.rfm_raa_ref_decr_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG33_T_CCD_R_M_2=%u", QDYN.t_ccd_r_m_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG33_T_CCD_W_M_2=%u", QDYN.t_ccd_w_m_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DRAMSET2TMG33_T_WR2RD_M_2=%u", QDYN.t_wr2rd_m_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R0R1=%u", QDYN.t_rd2rd_gap_r0r1[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R1R0=%u", QDYN.t_rd2rd_gap_r1r0[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R0R1=%u", QDYN.t_wr2rd_gap_r0r1[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R1R0=%u", QDYN.t_wr2rd_gap_r1r0[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R0R1=%u", QDYN.t_rd2wr_gap_r0r1[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R1R0=%u", QDYN.t_rd2wr_gap_r1r0[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R0R1=%u", QDYN.t_wr2wr_gap_r0r1[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R1R0=%u", QDYN.t_wr2wr_gap_r1r0[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R0R2=%u", QDYN.t_rd2rd_gap_r0r2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R2R0=%u", QDYN.t_rd2rd_gap_r2r0[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R0R2=%u", QDYN.t_wr2rd_gap_r0r2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R2R0=%u", QDYN.t_wr2rd_gap_r2r0[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R0R2=%u", QDYN.t_rd2wr_gap_r0r2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R2R0=%u", QDYN.t_rd2wr_gap_r2r0[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R0R2=%u", QDYN.t_wr2wr_gap_r0r2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R2R0=%u", QDYN.t_wr2wr_gap_r2r0[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R0R3=%u", QDYN.t_rd2rd_gap_r0r3[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R3R0=%u", QDYN.t_rd2rd_gap_r3r0[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R0R3=%u", QDYN.t_wr2rd_gap_r0r3[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R3R0=%u", QDYN.t_wr2rd_gap_r3r0[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R0R3=%u", QDYN.t_rd2wr_gap_r0r3[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R3R0=%u", QDYN.t_rd2wr_gap_r3r0[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R0R3=%u", QDYN.t_wr2wr_gap_r0r3[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R3R0=%u", QDYN.t_wr2wr_gap_r3r0[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R1R2=%u", QDYN.t_rd2rd_gap_r1r2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R2R1=%u", QDYN.t_rd2rd_gap_r2r1[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R1R2=%u", QDYN.t_wr2rd_gap_r1r2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R2R1=%u", QDYN.t_wr2rd_gap_r2r1[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R1R2=%u", QDYN.t_rd2wr_gap_r1r2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R2R1=%u", QDYN.t_rd2wr_gap_r2r1[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R1R2=%u", QDYN.t_wr2wr_gap_r1r2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R2R1=%u", QDYN.t_wr2wr_gap_r2r1[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R1R3=%u", QDYN.t_rd2rd_gap_r1r3[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R3R1=%u", QDYN.t_rd2rd_gap_r3r1[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R1R3=%u", QDYN.t_wr2rd_gap_r1r3[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R3R1=%u", QDYN.t_wr2rd_gap_r3r1[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R1R3=%u", QDYN.t_rd2wr_gap_r1r3[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R3R1=%u", QDYN.t_rd2wr_gap_r3r1[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R1R3=%u", QDYN.t_wr2wr_gap_r1r3[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R3R1=%u", QDYN.t_wr2wr_gap_r3r1[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R2R3=%u", QDYN.t_rd2rd_gap_r2r3[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R3R2=%u", QDYN.t_rd2rd_gap_r3r2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R2R3=%u", QDYN.t_wr2rd_gap_r2r3[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R3R2=%u", QDYN.t_wr2rd_gap_r3r2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R2R3=%u", QDYN.t_rd2wr_gap_r2r3[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R3R2=%u", QDYN.t_rd2wr_gap_r3r2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R2R3=%u", QDYN.t_wr2wr_gap_r2r3[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R3R2=%u", QDYN.t_wr2wr_gap_r3r2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_MRAMTMG0_T_RAS_MIN_MRAM=%u", QDYN.t_ras_min_mram[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_MRAMTMG0_T_FAW_MRAM=%u", QDYN.t_faw_mram[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_MRAMTMG1_T_RC_MRAM=%u", QDYN.t_rc_mram[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_MRAMTMG2_T_RP_MRAM=%u", QDYN.t_rp_mram[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_MRAMTMG2_T_RRD_MRAM=%u", QDYN.t_rrd_mram[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_MRAMTMG2_T_RCD_MRAM=%u", QDYN.t_rcd_mram[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_MRAMTMG3_T_RRD_S_MRAM=%u", QDYN.t_rrd_s_mram[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_INITMR0_EMR=%u", QDYN.emr[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_INITMR0_MR=%u", QDYN.mr[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_INITMR1_EMR3=%u", QDYN.emr3[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_INITMR1_EMR2=%u", QDYN.emr2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_INITMR2_MR5=%u", QDYN.mr5[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_INITMR2_MR4=%u", QDYN.mr4[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_INITMR3_MR6=%u", QDYN.mr6[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_INITMR3_MR22=%u", QDYN.mr22[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DFITMG0_DFI_TPHY_WRLAT=%u", QDYN.dfi_tphy_wrlat[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DFITMG0_DFI_TPHY_WRDATA=%u", QDYN.dfi_tphy_wrdata[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DFITMG0_DFI_T_RDDATA_EN=%u", QDYN.dfi_t_rddata_en[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DFITMG0_DFI_T_CTRL_DELAY=%u", QDYN.dfi_t_ctrl_delay[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DFITMG1_DFI_T_DRAM_CLK_ENABLE=%u", QDYN.dfi_t_dram_clk_enable[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DFITMG1_DFI_T_DRAM_CLK_DISABLE=%u", QDYN.dfi_t_dram_clk_disable[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DFITMG1_DFI_T_WRDATA_DELAY=%u", QDYN.dfi_t_wrdata_delay[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DFITMG1_DFI_T_PARIN_LAT=%u", QDYN.dfi_t_parin_lat[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DFITMG1_DFI_T_CMD_LAT=%u", QDYN.dfi_t_cmd_lat[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DFITMG2_DFI_TPHY_WRCSLAT=%u", QDYN.dfi_tphy_wrcslat[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DFITMG2_DFI_TPHY_RDCSLAT=%u", QDYN.dfi_tphy_rdcslat[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DFITMG2_DFI_TWCK_DELAY=%u", QDYN.dfi_twck_delay[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DFITMG3_DFI_T_GEARDOWN_DELAY=%u", QDYN.dfi_t_geardown_delay[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DFITMG4_DFI_TWCK_DIS=%u", QDYN.dfi_twck_dis[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DFITMG4_DFI_TWCK_EN_FS=%u", QDYN.dfi_twck_en_fs[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DFITMG4_DFI_TWCK_EN_WR=%u", QDYN.dfi_twck_en_wr[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DFITMG4_DFI_TWCK_EN_RD=%u", QDYN.dfi_twck_en_rd[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DFITMG5_DFI_TWCK_TOGGLE_POST=%u", QDYN.dfi_twck_toggle_post[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DFITMG5_DFI_TWCK_TOGGLE_CS=%u", QDYN.dfi_twck_toggle_cs[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DFITMG5_DFI_TWCK_TOGGLE=%u", QDYN.dfi_twck_toggle[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DFITMG5_DFI_TWCK_FAST_TOGGLE=%u", QDYN.dfi_twck_fast_toggle[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD=%u", QDYN.dfi_twck_toggle_post_rd[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN=%u", QDYN.dfi_twck_toggle_post_rd_en[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN_AUX=%s", QDYN.dfi_twck_toggle_post_rd_en[11][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DFITMG7_DFI_T_2N_MODE_DELAY=%u", QDYN.dfi_t_2n_mode_delay[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DFITMG7_DFI_T_INIT_START=%u", QDYN.dfi_t_init_start[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DFITMG7_DFI_T_INIT_COMPLETE=%u", QDYN.dfi_t_init_complete[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024=%u", STATIC.dfi_t_ctrlupd_interval_max_x1024[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024=%u", STATIC.dfi_t_ctrlupd_interval_min_x1024[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8=%u", STATIC.dfi_t_ctrlupd_burst_interval_x8[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET1TMG0_T_REFI_X1_X32=%u", DYN.t_refi_x1_x32[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET1TMG0_REFRESH_TO_X1_X32=%u", DYN.refresh_to_x1_x32[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET1TMG0_REFRESH_MARGIN=%u", DYN.refresh_margin[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET1TMG0_REFRESH_TO_X1_SEL=%u", DYN.refresh_to_x1_sel[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET1TMG0_REFRESH_TO_X1_SEL_AUX=%s", DYN.refresh_to_x1_sel[11][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET1TMG0_T_REFI_X1_SEL=%u", DYN.t_refi_x1_sel[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET1TMG0_T_REFI_X1_SEL_AUX=%s", DYN.t_refi_x1_sel[11][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET1TMG1_T_RFC_MIN=%u", DYN.t_rfc_min[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET1TMG1_T_RFC_MIN_AB=%u", DYN.t_rfc_min_ab[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET1TMG2_T_RFC_MIN_DLR=%u", DYN.t_rfc_min_dlr[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET1TMG2_T_PBR2PBR=%u", DYN.t_pbr2pbr[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET1TMG2_T_PBR2ACT=%u", DYN.t_pbr2act[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET1TMG3_T_RFCSB=%u", DYN.t_rfcsb[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET1TMG3_T_REFSBRD=%u", DYN.t_refsbrd[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET1TMG3_REFRESH_TO_AB_X32=%u", DYN.refresh_to_ab_x32[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32=%u", DYN.refresh_timer0_start_value_x32[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32=%u", DYN.refresh_timer1_start_value_x32[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET1TMG5_REFRESH_TIMER2_START_VALUE_X32=%u", DYN.refresh_timer2_start_value_x32[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET1TMG5_REFRESH_TIMER3_START_VALUE_X32=%u", DYN.refresh_timer3_start_value_x32[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET1TMG6_REFRESH_TIMER_LR_OFFSET_X32=%u", STATIC.refresh_timer_lr_offset_x32[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET1TMG7_T_RFCSB_DLR=%u", DYN.t_rfcsb_dlr[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET1TMG7_T_REFSBRD_DLR=%u", DYN.t_refsbrd_dlr[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET1TMG8_T_RFC_MIN_HET=%u", DYN.t_rfc_min_het[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET1TMG9_REFAB_HI_SCH_GAP=%u", DYN.refab_hi_sch_gap[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET1TMG9_REFSB_HI_SCH_GAP=%u", DYN.refsb_hi_sch_gap[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET1TMG10_T_WIN_SIZE_1XTREFI=%u", QDYN.t_win_size_1xtrefi[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET1TMG11_T_PBR2PBR_MP=%u", DYN.t_pbr2pbr_mp[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET1TMG12_T_RFC_MIN_MP=%u", DYN.t_rfc_min_mp[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET1TMG12_T_RFC_MIN_AB_MP=%u", DYN.t_rfc_min_ab_mp[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_ECSSET1TMG0_T_ECS_INT_X1024=%u", QDYN.t_ecs_int_x1024[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_ECSSET1TMG0_T_REFI_ECS_OFFSET_X1_X32=%u", DYN.t_refi_ecs_offset_x1_x32[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFMSET1TMG0_T_RFMPB=%u", QDYN.t_rfmpb[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFMSET1TMG1_T_RFMPB_MP=%u", QDYN.t_rfmpb_mp[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET2TMG0_T_REFI_X1_X32_2=%u", DYN.t_refi_x1_x32_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET2TMG0_REFRESH_TO_X1_X32_2=%u", DYN.refresh_to_x1_x32_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET2TMG0_REFRESH_MARGIN_2=%u", DYN.refresh_margin_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET2TMG1_T_RFC_MIN_2=%u", DYN.t_rfc_min_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET2TMG2_T_RFC_MIN_DLR_2=%u", DYN.t_rfc_min_dlr_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET2TMG3_T_RFCSB_2=%u", DYN.t_rfcsb_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET2TMG3_T_REFSBRD_2=%u", DYN.t_refsbrd_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET2TMG6_REFRESH_TIMER_LR_OFFSET_X32_2=%u", STATIC.refresh_timer_lr_offset_x32_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET2TMG7_T_RFCSB_DLR_2=%u", DYN.t_rfcsb_dlr_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET2TMG7_T_REFSBRD_DLR_2=%u", DYN.t_refsbrd_dlr_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET2TMG9_REFAB_HI_SCH_GAP_2=%u", DYN.refab_hi_sch_gap_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET2TMG9_REFSB_HI_SCH_GAP_2=%u", DYN.refsb_hi_sch_gap_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RFSHSET2TMG10_T_WIN_SIZE_1XTREFI_2=%u", QDYN.t_win_size_1xtrefi_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_ECSSET2TMG0_T_ECS_INT_X1024_2=%u", QDYN.t_ecs_int_x1024_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_ECSSET2TMG0_T_REFI_ECS_OFFSET_X1_X32_2=%u", DYN.t_refi_ecs_offset_x1_x32_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_ZQSET1TMG0_T_ZQ_LONG_NOP=%u", STATIC.t_zq_long_nop[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_ZQSET1TMG0_T_ZQ_SHORT_NOP=%u", STATIC.t_zq_short_nop[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024=%u", STATIC.t_zq_short_interval_x1024[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_ZQSET1TMG1_T_ZQ_RESET_NOP=%u", STATIC.t_zq_reset_nop[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_ZQSET1TMG2_T_ZQ_STOP=%u", STATIC.t_zq_stop[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_ZQSET2TMG0_T_ZQ_LONG_NOP_2=%u", STATIC.t_zq_long_nop_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_ZQSET2TMG0_T_ZQ_SHORT_NOP_2=%u", STATIC.t_zq_short_nop_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RCDINIT1_CTRL_WORD_1=%u", QDYN.ctrl_word_1[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RCDINIT1_CTRL_WORD_2=%u", QDYN.ctrl_word_2[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RCDINIT2_CTRL_WORD_3=%u", QDYN.ctrl_word_3[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RCDINIT2_CTRL_WORD_4=%u", QDYN.ctrl_word_4[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RCDINIT3_CTRL_WORD_5=%u", QDYN.ctrl_word_5[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RCDINIT3_CTRL_WORD_6=%u", QDYN.ctrl_word_6[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RCDINIT4_CTRL_WORD_7=%u", QDYN.ctrl_word_7[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RCDINIT4_CTRL_WORD_8=%u", QDYN.ctrl_word_8[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_HWFFCEX_RANK1_RANK1_MR1_RTT_NOM=%u", QDYN.rank1_mr1_rtt_nom[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_HWFFCEX_RANK1_RANK1_MR2_RTT_WR=%u", QDYN.rank1_mr2_rtt_wr[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_HWFFCEX_RANK1_RANK1_MR5_RTT_PARK=%u", QDYN.rank1_mr5_rtt_park[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_VALUE=%u", QDYN.rank1_mr6_vref_value[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE=%u", QDYN.rank1_mr6_vref_range[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE_AUX=%s", QDYN.rank1_mr6_vref_range[11][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_HWFFCEX_RANK2_RANK2_MR1_RTT_NOM=%u", QDYN.rank2_mr1_rtt_nom[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_HWFFCEX_RANK2_RANK2_MR2_RTT_WR=%u", QDYN.rank2_mr2_rtt_wr[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_HWFFCEX_RANK2_RANK2_MR5_RTT_PARK=%u", QDYN.rank2_mr5_rtt_park[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_VALUE=%u", QDYN.rank2_mr6_vref_value[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE=%u", QDYN.rank2_mr6_vref_range[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE_AUX=%s", QDYN.rank2_mr6_vref_range[11][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_HWFFCEX_RANK3_RANK3_MR1_RTT_NOM=%u", QDYN.rank3_mr1_rtt_nom[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_HWFFCEX_RANK3_RANK3_MR2_RTT_WR=%u", QDYN.rank3_mr2_rtt_wr[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_HWFFCEX_RANK3_RANK3_MR5_RTT_PARK=%u", QDYN.rank3_mr5_rtt_park[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_VALUE=%u", QDYN.rank3_mr6_vref_value[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE=%u", QDYN.rank3_mr6_vref_range[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE_AUX=%s", QDYN.rank3_mr6_vref_range[11][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DQSOSCCTL0_DQSOSC_ENABLE=%u", DYN.dqsosc_enable[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DQSOSCCTL0_DQSOSC_ENABLE_AUX=%s", DYN.dqsosc_enable[11][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT=%u", DYN.dqsosc_interval_unit[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT_AUX=%s", DYN.dqsosc_interval_unit[11][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DQSOSCCTL0_DQSOSC_INTERVAL=%u", DYN.dqsosc_interval[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DERATEINT_MR4_READ_INTERVAL=%u", QDYN.mr4_read_interval[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DERATEVAL0_DERATED_T_RRD=%u", QDYN.derated_t_rrd[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DERATEVAL0_DERATED_T_RP=%u", QDYN.derated_t_rp[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DERATEVAL0_DERATED_T_RAS_MIN=%u", QDYN.derated_t_ras_min[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DERATEVAL0_DERATED_T_RCD=%u", QDYN.derated_t_rcd[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DERATEVAL1_DERATED_T_RC=%u", QDYN.derated_t_rc[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DERATEVAL1_DERATED_T_RCD_WRITE=%u", QDYN.derated_t_rcd_write[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_HWLPTMG0_HW_LP_IDLE_X32=%u", QDYN.hw_lp_idle_x32[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DVFSCTL0_DVFSQ_ENABLE=%u", STATIC.dvfsq_enable[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DVFSCTL0_DVFSQ_ENABLE_AUX=%s", STATIC.dvfsq_enable[11][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_SCHEDTMG0_PAGECLOSE_TIMER=%u", STATIC.pageclose_timer[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_SCHEDTMG0_RDWR_IDLE_GAP=%u", STATIC.rdwr_idle_gap[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_PERFHPR1_HPR_MAX_STARVE=%u", QDYN.hpr_max_starve[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_PERFHPR1_HPR_XACT_RUN_LENGTH=%u", QDYN.hpr_xact_run_length[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_PERFLPR1_LPR_MAX_STARVE=%u", QDYN.lpr_max_starve[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_PERFLPR1_LPR_XACT_RUN_LENGTH=%u", QDYN.lpr_xact_run_length[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_PERFWR1_W_MAX_STARVE=%u", QDYN.w_max_starve[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_PERFWR1_W_XACT_RUN_LENGTH=%u", QDYN.w_xact_run_length[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANKTMG0_DIFF_RANK_RD_GAP=%u", QDYN.diff_rank_rd_gap[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANKTMG0_DIFF_RANK_WR_GAP=%u", QDYN.diff_rank_wr_gap[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANKTMG1_WR2RD_DR=%u", QDYN.wr2rd_dr[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RANKTMG1_RD2WR_DR=%u", QDYN.rd2wr_dr[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_PWRTMG_POWERDOWN_TO_X32=%u", QDYN.powerdown_to_x32[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_PWRTMG_SELFREF_TO_X32=%u", QDYN.selfref_to_x32[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_ODTCFG_RD_ODT_DELAY=%u", QDYN.rd_odt_delay[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_ODTCFG_RD_ODT_HOLD=%u", QDYN.rd_odt_hold[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_ODTCFG_WR_ODT_DELAY=%u", QDYN.wr_odt_delay[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_ODTCFG_WR_ODT_HOLD=%u", QDYN.wr_odt_hold[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_CRCPARTMG0_T_WR_CRC_ALERT_PW_MAX=%u", DYN.t_wr_crc_alert_pw_max[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_CRCPARTMG0_T_WR_CRC_ALERT_PW_MIN=%u", DYN.t_wr_crc_alert_pw_min[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_CRCPARTMG1_T_CSALT=%u", QDYN.t_csalt[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RETRYTMG0_CAPAR_RETRY_WINDOW=%u", QDYN.capar_retry_window[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RETRYTMG0_T_WR_CRC_RETRY_WINDOW=%u", QDYN.t_wr_crc_retry_window[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RETRYTMG1_DFI_T_PHY_RDLAT=%u", QDYN.dfi_t_phy_rdlat[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RETRYTMG1_EXTRA_RD_RETRY_WINDOW=%u", QDYN.extra_rd_retry_window[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RETRYTMG1_RETRY_ADD_RD_LAT=%u", QDYN.retry_add_rd_lat[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RETRYTMG1_RETRY_ADD_RD_LAT_EN=%u", QDYN.retry_add_rd_lat_en[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_RETRYTMG1_RETRY_ADD_RD_LAT_EN_AUX=%s", QDYN.retry_add_rd_lat_en[11][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DDR4PPRTMG0_T_PGM_X1_X1024=%u", QDYN.t_pgm_x1_x1024[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DDR4PPRTMG0_T_PGM_X1_SEL=%u", QDYN.t_pgm_x1_sel[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DDR4PPRTMG0_T_PGM_X1_SEL_AUX=%s", QDYN.t_pgm_x1_sel[11][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DDR4PPRTMG1_T_PGMPST_X32=%u", QDYN.t_pgmpst_x32[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_DDR4PPRTMG1_T_PGM_EXIT=%u", QDYN.t_pgm_exit[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_LNKECCCTL0_WR_LINK_ECC_ENABLE=%u", QDYN.wr_link_ecc_enable[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_LNKECCCTL0_WR_LINK_ECC_ENABLE_AUX=%s", QDYN.wr_link_ecc_enable[11][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_LNKECCCTL0_RD_LINK_ECC_ENABLE=%u", QDYN.rd_link_ecc_enable[11][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ11_CH1_LNKECCCTL0_RD_LINK_ECC_ENABLE_AUX=%s", QDYN.rd_link_ecc_enable[11][1] ? "y" : "n");
#endif /* UMCTL2_FREQUENCY_NUM > 11 && DWC_DDRCTL_NUM_CHANNEL > 1 */
#if UMCTL2_FREQUENCY_NUM > 12
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG0_T_RAS_MIN=%u", QDYN.t_ras_min[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG0_T_RAS_MAX=%u", QDYN.t_ras_max[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG0_T_FAW=%u", QDYN.t_faw[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG0_WR2PRE=%u", QDYN.wr2pre[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG1_T_RC=%u", QDYN.t_rc[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG1_RD2PRE=%u", QDYN.rd2pre[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG1_T_XP=%u", QDYN.t_xp[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG1_T_RCD_WRITE=%u", QDYN.t_rcd_write[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG2_WR2RD=%u", QDYN.wr2rd[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG2_RD2WR=%u", QDYN.rd2wr[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG2_READ_LATENCY=%u", QDYN.read_latency[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG2_WRITE_LATENCY=%u", QDYN.write_latency[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG3_WR2MR=%u", QDYN.wr2mr[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG3_RD2MR=%u", QDYN.rd2mr[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG3_T_MR=%u", QDYN.t_mr[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG4_T_RP=%u", QDYN.t_rp[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG4_T_RRD=%u", QDYN.t_rrd[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG4_T_CCD=%u", QDYN.t_ccd[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG4_T_RCD=%u", QDYN.t_rcd[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG5_T_CKE=%u", QDYN.t_cke[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG5_T_CKESR=%u", QDYN.t_ckesr[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG5_T_CKSRE=%u", QDYN.t_cksre[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG5_T_CKSRX=%u", QDYN.t_cksrx[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG6_T_CKCSX=%u", QDYN.t_ckcsx[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG7_T_CSH=%u", QDYN.t_csh[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG7_T_MRW_L=%u", QDYN.t_mrw_l[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG8_T_XS_X32=%u", QDYN.t_xs_x32[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG8_T_XS_DLL_X32=%u", QDYN.t_xs_dll_x32[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG8_T_XS_ABORT_X32=%u", QDYN.t_xs_abort_x32[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG8_T_XS_FAST_X32=%u", QDYN.t_xs_fast_x32[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG9_WR2RD_S=%u", QDYN.wr2rd_s[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG9_T_RRD_S=%u", QDYN.t_rrd_s[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG9_T_CCD_S=%u", QDYN.t_ccd_s[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG9_DDR4_WR_PREAMBLE=%u", QDYN.ddr4_wr_preamble[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG9_DDR4_WR_PREAMBLE_AUX=%s", QDYN.ddr4_wr_preamble[12][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG10_T_GEAR_HOLD=%u", QDYN.t_gear_hold[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG10_T_GEAR_SETUP=%u", QDYN.t_gear_setup[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG10_T_CMD_GEAR=%u", QDYN.t_cmd_gear[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG10_T_SYNC_GEAR=%u", QDYN.t_sync_gear[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG11_T_CKMPE=%u", QDYN.t_ckmpe[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG11_T_MPX_S=%u", QDYN.t_mpx_s[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG11_T_MPX_LH=%u", QDYN.t_mpx_lh[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG11_POST_MPSM_GAP_X32=%u", QDYN.post_mpsm_gap_x32[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG12_T_MRD_PDA=%u", QDYN.t_mrd_pda[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG12_T_CMDCKE=%u", QDYN.t_cmdcke[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG12_T_WR_MPR=%u", QDYN.t_wr_mpr[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG13_T_PPD=%u", QDYN.t_ppd[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG13_T_CCD_W2=%u", QDYN.t_ccd_w2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG13_T_CCD_MW=%u", QDYN.t_ccd_mw[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG13_ODTLOFF=%u", QDYN.odtloff[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG14_T_XSR=%u", QDYN.t_xsr[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG14_T_OSCO=%u", QDYN.t_osco[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG15_T_STAB_X32=%u", QDYN.t_stab_x32[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG15_EN_HWFFC_T_STAB=%u", QDYN.en_hwffc_t_stab[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG15_EN_HWFFC_T_STAB_AUX=%s", QDYN.en_hwffc_t_stab[12][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG15_EN_DFI_LP_T_STAB=%u", QDYN.en_dfi_lp_t_stab[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG15_EN_DFI_LP_T_STAB_AUX=%s", QDYN.en_dfi_lp_t_stab[12][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG16_T_CCD_DLR=%u", QDYN.t_ccd_dlr[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG16_T_RRD_DLR=%u", QDYN.t_rrd_dlr[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG16_T_FAW_DLR=%u", QDYN.t_faw_dlr[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG16_T_RP_CA_PARITY=%u", QDYN.t_rp_ca_parity[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG17_T_VRCG_DISABLE=%u", QDYN.t_vrcg_disable[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG17_T_VRCG_ENABLE=%u", QDYN.t_vrcg_enable[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG18_T_MPSMX=%u", QDYN.t_mpsmx[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG18_T_PD=%u", QDYN.t_pd[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG20_T_CSL_SREXIT=%u", QDYN.t_csl_srexit[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG20_T_CSH_SREXIT=%u", QDYN.t_csh_srexit[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG20_T_CASRX=%u", QDYN.t_casrx[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG20_T_CPDED=%u", QDYN.t_cpded[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG21_T_MPC_HOLD=%u", QDYN.t_mpc_hold[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG21_T_MPC_SETUP=%u", QDYN.t_mpc_setup[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG21_T_MPC_CS=%u", QDYN.t_mpc_cs[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG21_T_CSL=%u", QDYN.t_csl[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG22_T_RD2WR_DPR=%u", QDYN.t_rd2wr_dpr[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG22_T_RD2WR_DLR=%u", QDYN.t_rd2wr_dlr[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG22_T_WR2RD_DPR=%u", QDYN.t_wr2rd_dpr[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG22_T_WR2RD_DLR=%u", QDYN.t_wr2rd_dlr[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG23_T_PDN=%u", DYN.t_pdn[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG23_T_XSR_DSM_X1024=%u", DYN.t_xsr_dsm_x1024[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG24_MAX_WR_SYNC=%u", QDYN.max_wr_sync[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG24_MAX_RD_SYNC=%u", QDYN.max_rd_sync[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG24_RD2WR_S=%u", QDYN.rd2wr_s[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG24_BANK_ORG=%u", QDYN.bank_org[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG25_RDA2PRE=%u", QDYN.rda2pre[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG25_WRA2PRE=%u", QDYN.wra2pre[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE=%u", QDYN.lpddr4_diff_bank_rwa2pre[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG26_T_CCD_R=%u", QDYN.t_ccd_r[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG26_T_CCD_W=%u", QDYN.t_ccd_w[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG26_T_CCD_R_S=%u", QDYN.t_ccd_r_s[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG26_T_CCD_W_S=%u", QDYN.t_ccd_w_s[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG27_T_MRR2MPC=%u", QDYN.t_mrr2mpc[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG27_T_ECSC=%u", QDYN.t_ecsc[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG28_T_SRX2SRX=%u", QDYN.t_srx2srx[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG28_T_CPDED2SRX=%u", QDYN.t_cpded2srx[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG28_T_CSSR=%u", QDYN.t_cssr[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG29_T_CKACT=%u", QDYN.t_ckact[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG29_T_CKOFF=%u", QDYN.t_ckoff[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG30_MRR2RD=%u", QDYN.mrr2rd[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG30_MRR2WR=%u", QDYN.mrr2wr[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG30_MRR2MRW=%u", QDYN.mrr2mrw[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG31_RFM_RAAIMT=%u", QDYN.rfm_raaimt[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG31_RFM_RAA_THR=%u", QDYN.rfm_raa_thr[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG31_RFM_RAA_REF_DECR=%u", QDYN.rfm_raa_ref_decr[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG32_WS_FS2WCK_SUS=%u", QDYN.ws_fs2wck_sus[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG32_T_WCKSUS=%u", QDYN.t_wcksus[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG32_WS_OFF2WS_FS=%u", QDYN.ws_off2ws_fs[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG33_T_CCD_R_M=%u", QDYN.t_ccd_r_m[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG33_T_CCD_W_M=%u", QDYN.t_ccd_w_m[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG33_T_WR2RD_M=%u", QDYN.t_wr2rd_m[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG34_T_CCD_MW_BLX2=%u", QDYN.t_ccd_mw_blx2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG34_RD2WR_BLX2=%u", QDYN.rd2wr_blx2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG34_WR2RD_BLX2=%u", QDYN.wr2rd_blx2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG34_T_CCD_BLX2=%u", QDYN.t_ccd_blx2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG35_RDA2PRE_BLX2=%u", QDYN.rda2pre_blx2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG35_WRA2PRE_BLX2=%u", QDYN.wra2pre_blx2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG35_RD2PRE_BLX2=%u", QDYN.rd2pre_blx2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG35_WR2PRE_BLX2=%u", QDYN.wr2pre_blx2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG36_RD2WR_S_BLX2=%u", QDYN.rd2wr_s_blx2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG36_WR2RD_S_BLX2=%u", QDYN.wr2rd_s_blx2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG36_T_CCD_S_BLX2=%u", QDYN.t_ccd_s_blx2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG37_MAX_WR_SYNC_BLX2=%u", QDYN.max_wr_sync_blx2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG37_MAX_RD_SYNC_BLX2=%u", QDYN.max_rd_sync_blx2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG37_WR2MR_BLX2=%u", QDYN.wr2mr_blx2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG37_RD2MR_BLX2=%u", QDYN.rd2mr_blx2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG38_WR2RD_DR_BLX2=%u", QDYN.wr2rd_dr_blx2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG38_RD2WR_DR_BLX2=%u", QDYN.rd2wr_dr_blx2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG38_DIFF_RANK_RD_GAP_BLX2=%u", QDYN.diff_rank_rd_gap_blx2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET1TMG38_DIFF_RANK_WR_GAP_BLX2=%u", QDYN.diff_rank_wr_gap_blx2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG0_T_RAS_MIN_2=%u", QDYN.t_ras_min_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG0_T_FAW_2=%u", QDYN.t_faw_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG0_WR2PRE_2=%u", QDYN.wr2pre_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG1_T_RC_2=%u", QDYN.t_rc_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG1_RD2PRE_2=%u", QDYN.rd2pre_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG2_WR2RD_2=%u", QDYN.wr2rd_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG2_RD2WR_2=%u", QDYN.rd2wr_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG3_T_MR_2=%u", QDYN.t_mr_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG4_T_RP_2=%u", QDYN.t_rp_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG4_T_RRD_2=%u", QDYN.t_rrd_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG4_T_RCD_2=%u", QDYN.t_rcd_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG8_T_XS_X32_2=%u", QDYN.t_xs_x32_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG8_T_XS_DLL_X32_2=%u", QDYN.t_xs_dll_x32_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG9_WR2RD_S_2=%u", QDYN.wr2rd_s_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG9_T_RRD_S_2=%u", QDYN.t_rrd_s_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG13_T_PPD_2=%u", QDYN.t_ppd_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG13_T_CCD_W2_2=%u", QDYN.t_ccd_w2_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG16_T_CCD_DLR_2=%u", QDYN.t_ccd_dlr_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG16_T_RRD_DLR_2=%u", QDYN.t_rrd_dlr_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG16_T_FAW_DLR_2=%u", QDYN.t_faw_dlr_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG16_T_RP_CA_PARITY_2=%u", QDYN.t_rp_ca_parity_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG22_T_RD2WR_DPR_2=%u", QDYN.t_rd2wr_dpr_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG22_T_RD2WR_DLR_2=%u", QDYN.t_rd2wr_dlr_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG22_T_WR2RD_DPR_2=%u", QDYN.t_wr2rd_dpr_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG22_T_WR2RD_DLR_2=%u", QDYN.t_wr2rd_dlr_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG26_T_CCD_R_2=%u", QDYN.t_ccd_r_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG26_T_CCD_W_2=%u", QDYN.t_ccd_w_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG26_T_CCD_R_S_2=%u", QDYN.t_ccd_r_s_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG26_T_CCD_W_S_2=%u", QDYN.t_ccd_w_s_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG27_T_MRR2MPC_2=%u", QDYN.t_mrr2mpc_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG31_RFM_RAAIMT_2=%u", QDYN.rfm_raaimt_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG31_RFM_RAA_THR_2=%u", QDYN.rfm_raa_thr_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG31_RFM_RAA_REF_DECR_2=%u", QDYN.rfm_raa_ref_decr_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG33_T_CCD_R_M_2=%u", QDYN.t_ccd_r_m_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG33_T_CCD_W_M_2=%u", QDYN.t_ccd_w_m_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DRAMSET2TMG33_T_WR2RD_M_2=%u", QDYN.t_wr2rd_m_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R0R1=%u", QDYN.t_rd2rd_gap_r0r1[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R1R0=%u", QDYN.t_rd2rd_gap_r1r0[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R0R1=%u", QDYN.t_wr2rd_gap_r0r1[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R1R0=%u", QDYN.t_wr2rd_gap_r1r0[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R0R1=%u", QDYN.t_rd2wr_gap_r0r1[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R1R0=%u", QDYN.t_rd2wr_gap_r1r0[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R0R1=%u", QDYN.t_wr2wr_gap_r0r1[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R1R0=%u", QDYN.t_wr2wr_gap_r1r0[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R0R2=%u", QDYN.t_rd2rd_gap_r0r2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R2R0=%u", QDYN.t_rd2rd_gap_r2r0[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R0R2=%u", QDYN.t_wr2rd_gap_r0r2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R2R0=%u", QDYN.t_wr2rd_gap_r2r0[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R0R2=%u", QDYN.t_rd2wr_gap_r0r2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R2R0=%u", QDYN.t_rd2wr_gap_r2r0[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R0R2=%u", QDYN.t_wr2wr_gap_r0r2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R2R0=%u", QDYN.t_wr2wr_gap_r2r0[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R0R3=%u", QDYN.t_rd2rd_gap_r0r3[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R3R0=%u", QDYN.t_rd2rd_gap_r3r0[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R0R3=%u", QDYN.t_wr2rd_gap_r0r3[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R3R0=%u", QDYN.t_wr2rd_gap_r3r0[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R0R3=%u", QDYN.t_rd2wr_gap_r0r3[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R3R0=%u", QDYN.t_rd2wr_gap_r3r0[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R0R3=%u", QDYN.t_wr2wr_gap_r0r3[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R3R0=%u", QDYN.t_wr2wr_gap_r3r0[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R1R2=%u", QDYN.t_rd2rd_gap_r1r2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R2R1=%u", QDYN.t_rd2rd_gap_r2r1[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R1R2=%u", QDYN.t_wr2rd_gap_r1r2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R2R1=%u", QDYN.t_wr2rd_gap_r2r1[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R1R2=%u", QDYN.t_rd2wr_gap_r1r2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R2R1=%u", QDYN.t_rd2wr_gap_r2r1[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R1R2=%u", QDYN.t_wr2wr_gap_r1r2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R2R1=%u", QDYN.t_wr2wr_gap_r2r1[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R1R3=%u", QDYN.t_rd2rd_gap_r1r3[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R3R1=%u", QDYN.t_rd2rd_gap_r3r1[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R1R3=%u", QDYN.t_wr2rd_gap_r1r3[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R3R1=%u", QDYN.t_wr2rd_gap_r3r1[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R1R3=%u", QDYN.t_rd2wr_gap_r1r3[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R3R1=%u", QDYN.t_rd2wr_gap_r3r1[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R1R3=%u", QDYN.t_wr2wr_gap_r1r3[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R3R1=%u", QDYN.t_wr2wr_gap_r3r1[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R2R3=%u", QDYN.t_rd2rd_gap_r2r3[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R3R2=%u", QDYN.t_rd2rd_gap_r3r2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R2R3=%u", QDYN.t_wr2rd_gap_r2r3[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R3R2=%u", QDYN.t_wr2rd_gap_r3r2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R2R3=%u", QDYN.t_rd2wr_gap_r2r3[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R3R2=%u", QDYN.t_rd2wr_gap_r3r2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R2R3=%u", QDYN.t_wr2wr_gap_r2r3[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R3R2=%u", QDYN.t_wr2wr_gap_r3r2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_MRAMTMG0_T_RAS_MIN_MRAM=%u", QDYN.t_ras_min_mram[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_MRAMTMG0_T_FAW_MRAM=%u", QDYN.t_faw_mram[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_MRAMTMG1_T_RC_MRAM=%u", QDYN.t_rc_mram[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_MRAMTMG2_T_RP_MRAM=%u", QDYN.t_rp_mram[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_MRAMTMG2_T_RRD_MRAM=%u", QDYN.t_rrd_mram[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_MRAMTMG2_T_RCD_MRAM=%u", QDYN.t_rcd_mram[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_MRAMTMG3_T_RRD_S_MRAM=%u", QDYN.t_rrd_s_mram[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_INITMR0_EMR=%u", QDYN.emr[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_INITMR0_MR=%u", QDYN.mr[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_INITMR1_EMR3=%u", QDYN.emr3[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_INITMR1_EMR2=%u", QDYN.emr2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_INITMR2_MR5=%u", QDYN.mr5[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_INITMR2_MR4=%u", QDYN.mr4[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_INITMR3_MR6=%u", QDYN.mr6[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_INITMR3_MR22=%u", QDYN.mr22[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFITMG0_DFI_TPHY_WRLAT=%u", QDYN.dfi_tphy_wrlat[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFITMG0_DFI_TPHY_WRDATA=%u", QDYN.dfi_tphy_wrdata[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFITMG0_DFI_T_RDDATA_EN=%u", QDYN.dfi_t_rddata_en[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFITMG0_DFI_T_CTRL_DELAY=%u", QDYN.dfi_t_ctrl_delay[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFITMG1_DFI_T_DRAM_CLK_ENABLE=%u", QDYN.dfi_t_dram_clk_enable[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFITMG1_DFI_T_DRAM_CLK_DISABLE=%u", QDYN.dfi_t_dram_clk_disable[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFITMG1_DFI_T_WRDATA_DELAY=%u", QDYN.dfi_t_wrdata_delay[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFITMG1_DFI_T_PARIN_LAT=%u", QDYN.dfi_t_parin_lat[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFITMG1_DFI_T_CMD_LAT=%u", QDYN.dfi_t_cmd_lat[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFITMG2_DFI_TPHY_WRCSLAT=%u", QDYN.dfi_tphy_wrcslat[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFITMG2_DFI_TPHY_RDCSLAT=%u", QDYN.dfi_tphy_rdcslat[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFITMG2_DFI_TWCK_DELAY=%u", QDYN.dfi_twck_delay[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFITMG3_DFI_T_GEARDOWN_DELAY=%u", QDYN.dfi_t_geardown_delay[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFITMG4_DFI_TWCK_DIS=%u", QDYN.dfi_twck_dis[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFITMG4_DFI_TWCK_EN_FS=%u", QDYN.dfi_twck_en_fs[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFITMG4_DFI_TWCK_EN_WR=%u", QDYN.dfi_twck_en_wr[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFITMG4_DFI_TWCK_EN_RD=%u", QDYN.dfi_twck_en_rd[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFITMG5_DFI_TWCK_TOGGLE_POST=%u", QDYN.dfi_twck_toggle_post[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFITMG5_DFI_TWCK_TOGGLE_CS=%u", QDYN.dfi_twck_toggle_cs[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFITMG5_DFI_TWCK_TOGGLE=%u", QDYN.dfi_twck_toggle[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFITMG5_DFI_TWCK_FAST_TOGGLE=%u", QDYN.dfi_twck_fast_toggle[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD=%u", QDYN.dfi_twck_toggle_post_rd[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN=%u", QDYN.dfi_twck_toggle_post_rd_en[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN_AUX=%s", QDYN.dfi_twck_toggle_post_rd_en[12][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFITMG7_DFI_T_2N_MODE_DELAY=%u", QDYN.dfi_t_2n_mode_delay[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFITMG7_DFI_T_INIT_START=%u", QDYN.dfi_t_init_start[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFITMG7_DFI_T_INIT_COMPLETE=%u", QDYN.dfi_t_init_complete[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024=%u", STATIC.dfi_t_ctrlupd_interval_max_x1024[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024=%u", STATIC.dfi_t_ctrlupd_interval_min_x1024[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1=%u", DYN.dfi_t_ctrlupd_interval_type1[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC=%u", STATIC.ctrlupd_after_dqsosc[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC_AUX=%s", STATIC.ctrlupd_after_dqsosc[12] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFIUPDTMG2_PPT2_OVERRIDE=%u", STATIC.ppt2_override[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFIUPDTMG2_PPT2_OVERRIDE_AUX=%s", STATIC.ppt2_override[12] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFIUPDTMG2_PPT2_EN=%u", DYN.ppt2_en[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFIUPDTMG2_PPT2_EN_AUX=%s", DYN.ppt2_en[12] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT=%u", DYN.dfi_t_ctrlupd_interval_type1_unit[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8=%u", STATIC.dfi_t_ctrlupd_burst_interval_x8[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET1TMG0_T_REFI_X1_X32=%u", DYN.t_refi_x1_x32[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET1TMG0_REFRESH_TO_X1_X32=%u", DYN.refresh_to_x1_x32[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET1TMG0_REFRESH_MARGIN=%u", DYN.refresh_margin[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL=%u", DYN.refresh_to_x1_sel[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL_AUX=%s", DYN.refresh_to_x1_sel[12][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET1TMG0_T_REFI_X1_SEL=%u", DYN.t_refi_x1_sel[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET1TMG0_T_REFI_X1_SEL_AUX=%s", DYN.t_refi_x1_sel[12][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET1TMG1_T_RFC_MIN=%u", DYN.t_rfc_min[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET1TMG1_T_RFC_MIN_AB=%u", DYN.t_rfc_min_ab[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET1TMG2_T_RFC_MIN_DLR=%u", DYN.t_rfc_min_dlr[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET1TMG2_T_PBR2PBR=%u", DYN.t_pbr2pbr[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET1TMG2_T_PBR2ACT=%u", DYN.t_pbr2act[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET1TMG3_T_RFCSB=%u", DYN.t_rfcsb[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET1TMG3_T_REFSBRD=%u", DYN.t_refsbrd[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET1TMG3_REFRESH_TO_AB_X32=%u", DYN.refresh_to_ab_x32[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32=%u", DYN.refresh_timer0_start_value_x32[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32=%u", DYN.refresh_timer1_start_value_x32[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET1TMG5_REFRESH_TIMER2_START_VALUE_X32=%u", DYN.refresh_timer2_start_value_x32[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET1TMG5_REFRESH_TIMER3_START_VALUE_X32=%u", DYN.refresh_timer3_start_value_x32[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET1TMG6_REFRESH_TIMER_LR_OFFSET_X32=%u", STATIC.refresh_timer_lr_offset_x32[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET1TMG7_T_RFCSB_DLR=%u", DYN.t_rfcsb_dlr[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET1TMG7_T_REFSBRD_DLR=%u", DYN.t_refsbrd_dlr[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET1TMG8_T_RFC_MIN_HET=%u", DYN.t_rfc_min_het[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET1TMG9_REFAB_HI_SCH_GAP=%u", DYN.refab_hi_sch_gap[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET1TMG9_REFSB_HI_SCH_GAP=%u", DYN.refsb_hi_sch_gap[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET1TMG10_T_WIN_SIZE_1XTREFI=%u", QDYN.t_win_size_1xtrefi[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET1TMG11_T_PBR2PBR_MP=%u", DYN.t_pbr2pbr_mp[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET1TMG12_T_RFC_MIN_MP=%u", DYN.t_rfc_min_mp[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET1TMG12_T_RFC_MIN_AB_MP=%u", DYN.t_rfc_min_ab_mp[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_ECSSET1TMG0_T_ECS_INT_X1024=%u", QDYN.t_ecs_int_x1024[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_ECSSET1TMG0_T_REFI_ECS_OFFSET_X1_X32=%u", DYN.t_refi_ecs_offset_x1_x32[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFMSET1TMG0_T_RFMPB=%u", QDYN.t_rfmpb[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFMSET1TMG1_T_RFMPB_MP=%u", QDYN.t_rfmpb_mp[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET2TMG0_T_REFI_X1_X32_2=%u", DYN.t_refi_x1_x32_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET2TMG0_REFRESH_TO_X1_X32_2=%u", DYN.refresh_to_x1_x32_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET2TMG0_REFRESH_MARGIN_2=%u", DYN.refresh_margin_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET2TMG1_T_RFC_MIN_2=%u", DYN.t_rfc_min_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET2TMG2_T_RFC_MIN_DLR_2=%u", DYN.t_rfc_min_dlr_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET2TMG3_T_RFCSB_2=%u", DYN.t_rfcsb_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET2TMG3_T_REFSBRD_2=%u", DYN.t_refsbrd_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET2TMG6_REFRESH_TIMER_LR_OFFSET_X32_2=%u", STATIC.refresh_timer_lr_offset_x32_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET2TMG7_T_RFCSB_DLR_2=%u", DYN.t_rfcsb_dlr_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET2TMG7_T_REFSBRD_DLR_2=%u", DYN.t_refsbrd_dlr_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET2TMG9_REFAB_HI_SCH_GAP_2=%u", DYN.refab_hi_sch_gap_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET2TMG9_REFSB_HI_SCH_GAP_2=%u", DYN.refsb_hi_sch_gap_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RFSHSET2TMG10_T_WIN_SIZE_1XTREFI_2=%u", QDYN.t_win_size_1xtrefi_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_ECSSET2TMG0_T_ECS_INT_X1024_2=%u", QDYN.t_ecs_int_x1024_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_ECSSET2TMG0_T_REFI_ECS_OFFSET_X1_X32_2=%u", DYN.t_refi_ecs_offset_x1_x32_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_ZQSET1TMG0_T_ZQ_LONG_NOP=%u", STATIC.t_zq_long_nop[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_ZQSET1TMG0_T_ZQ_SHORT_NOP=%u", STATIC.t_zq_short_nop[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024=%u", STATIC.t_zq_short_interval_x1024[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_ZQSET1TMG1_T_ZQ_RESET_NOP=%u", STATIC.t_zq_reset_nop[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_ZQSET1TMG2_T_ZQ_STOP=%u", STATIC.t_zq_stop[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_ZQSET2TMG0_T_ZQ_LONG_NOP_2=%u", STATIC.t_zq_long_nop_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_ZQSET2TMG0_T_ZQ_SHORT_NOP_2=%u", STATIC.t_zq_short_nop_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RCDINIT1_CTRL_WORD_1=%u", QDYN.ctrl_word_1[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RCDINIT1_CTRL_WORD_2=%u", QDYN.ctrl_word_2[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RCDINIT2_CTRL_WORD_3=%u", QDYN.ctrl_word_3[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RCDINIT2_CTRL_WORD_4=%u", QDYN.ctrl_word_4[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RCDINIT3_CTRL_WORD_5=%u", QDYN.ctrl_word_5[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RCDINIT3_CTRL_WORD_6=%u", QDYN.ctrl_word_6[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RCDINIT4_CTRL_WORD_7=%u", QDYN.ctrl_word_7[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RCDINIT4_CTRL_WORD_8=%u", QDYN.ctrl_word_8[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_HWFFCEX_RANK1_RANK1_MR1_RTT_NOM=%u", QDYN.rank1_mr1_rtt_nom[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_HWFFCEX_RANK1_RANK1_MR2_RTT_WR=%u", QDYN.rank1_mr2_rtt_wr[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_HWFFCEX_RANK1_RANK1_MR5_RTT_PARK=%u", QDYN.rank1_mr5_rtt_park[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_VALUE=%u", QDYN.rank1_mr6_vref_value[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE=%u", QDYN.rank1_mr6_vref_range[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE_AUX=%s", QDYN.rank1_mr6_vref_range[12][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_HWFFCEX_RANK2_RANK2_MR1_RTT_NOM=%u", QDYN.rank2_mr1_rtt_nom[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_HWFFCEX_RANK2_RANK2_MR2_RTT_WR=%u", QDYN.rank2_mr2_rtt_wr[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_HWFFCEX_RANK2_RANK2_MR5_RTT_PARK=%u", QDYN.rank2_mr5_rtt_park[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_VALUE=%u", QDYN.rank2_mr6_vref_value[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE=%u", QDYN.rank2_mr6_vref_range[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE_AUX=%s", QDYN.rank2_mr6_vref_range[12][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_HWFFCEX_RANK3_RANK3_MR1_RTT_NOM=%u", QDYN.rank3_mr1_rtt_nom[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_HWFFCEX_RANK3_RANK3_MR2_RTT_WR=%u", QDYN.rank3_mr2_rtt_wr[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_HWFFCEX_RANK3_RANK3_MR5_RTT_PARK=%u", QDYN.rank3_mr5_rtt_park[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_VALUE=%u", QDYN.rank3_mr6_vref_value[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE=%u", QDYN.rank3_mr6_vref_range[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE_AUX=%s", QDYN.rank3_mr6_vref_range[12][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DQSOSCCTL0_DQSOSC_ENABLE=%u", DYN.dqsosc_enable[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DQSOSCCTL0_DQSOSC_ENABLE_AUX=%s", DYN.dqsosc_enable[12][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT=%u", DYN.dqsosc_interval_unit[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT_AUX=%s", DYN.dqsosc_interval_unit[12][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DQSOSCCTL0_DQSOSC_INTERVAL=%u", DYN.dqsosc_interval[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DERATEINT_MR4_READ_INTERVAL=%u", QDYN.mr4_read_interval[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DERATEVAL0_DERATED_T_RRD=%u", QDYN.derated_t_rrd[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DERATEVAL0_DERATED_T_RP=%u", QDYN.derated_t_rp[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DERATEVAL0_DERATED_T_RAS_MIN=%u", QDYN.derated_t_ras_min[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DERATEVAL0_DERATED_T_RCD=%u", QDYN.derated_t_rcd[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DERATEVAL1_DERATED_T_RC=%u", QDYN.derated_t_rc[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DERATEVAL1_DERATED_T_RCD_WRITE=%u", QDYN.derated_t_rcd_write[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_HWLPTMG0_HW_LP_IDLE_X32=%u", QDYN.hw_lp_idle_x32[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DVFSCTL0_DVFSQ_ENABLE=%u", STATIC.dvfsq_enable[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DVFSCTL0_DVFSQ_ENABLE_AUX=%s", STATIC.dvfsq_enable[12][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_SCHEDTMG0_PAGECLOSE_TIMER=%u", STATIC.pageclose_timer[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_SCHEDTMG0_RDWR_IDLE_GAP=%u", STATIC.rdwr_idle_gap[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_PERFHPR1_HPR_MAX_STARVE=%u", QDYN.hpr_max_starve[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_PERFHPR1_HPR_XACT_RUN_LENGTH=%u", QDYN.hpr_xact_run_length[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_PERFLPR1_LPR_MAX_STARVE=%u", QDYN.lpr_max_starve[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_PERFLPR1_LPR_XACT_RUN_LENGTH=%u", QDYN.lpr_xact_run_length[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_PERFWR1_W_MAX_STARVE=%u", QDYN.w_max_starve[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_PERFWR1_W_XACT_RUN_LENGTH=%u", QDYN.w_xact_run_length[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_TMGCFG_FREQUENCY_RATIO=%u", QDYN.frequency_ratio[12]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_TMGCFG_FREQUENCY_RATIO_AUX=%s", QDYN.frequency_ratio[12] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANKTMG0_DIFF_RANK_RD_GAP=%u", QDYN.diff_rank_rd_gap[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANKTMG0_DIFF_RANK_WR_GAP=%u", QDYN.diff_rank_wr_gap[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANKTMG1_WR2RD_DR=%u", QDYN.wr2rd_dr[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RANKTMG1_RD2WR_DR=%u", QDYN.rd2wr_dr[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_PWRTMG_POWERDOWN_TO_X32=%u", QDYN.powerdown_to_x32[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_PWRTMG_SELFREF_TO_X32=%u", QDYN.selfref_to_x32[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_ODTCFG_RD_ODT_DELAY=%u", QDYN.rd_odt_delay[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_ODTCFG_RD_ODT_HOLD=%u", QDYN.rd_odt_hold[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_ODTCFG_WR_ODT_DELAY=%u", QDYN.wr_odt_delay[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_ODTCFG_WR_ODT_HOLD=%u", QDYN.wr_odt_hold[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_CRCPARTMG0_T_WR_CRC_ALERT_PW_MAX=%u", DYN.t_wr_crc_alert_pw_max[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_CRCPARTMG0_T_WR_CRC_ALERT_PW_MIN=%u", DYN.t_wr_crc_alert_pw_min[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_CRCPARTMG1_T_CSALT=%u", QDYN.t_csalt[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RETRYTMG0_CAPAR_RETRY_WINDOW=%u", QDYN.capar_retry_window[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RETRYTMG0_T_WR_CRC_RETRY_WINDOW=%u", QDYN.t_wr_crc_retry_window[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RETRYTMG1_DFI_T_PHY_RDLAT=%u", QDYN.dfi_t_phy_rdlat[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RETRYTMG1_EXTRA_RD_RETRY_WINDOW=%u", QDYN.extra_rd_retry_window[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RETRYTMG1_RETRY_ADD_RD_LAT=%u", QDYN.retry_add_rd_lat[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RETRYTMG1_RETRY_ADD_RD_LAT_EN=%u", QDYN.retry_add_rd_lat_en[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_RETRYTMG1_RETRY_ADD_RD_LAT_EN_AUX=%s", QDYN.retry_add_rd_lat_en[12][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DDR4PPRTMG0_T_PGM_X1_X1024=%u", QDYN.t_pgm_x1_x1024[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DDR4PPRTMG0_T_PGM_X1_SEL=%u", QDYN.t_pgm_x1_sel[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DDR4PPRTMG0_T_PGM_X1_SEL_AUX=%s", QDYN.t_pgm_x1_sel[12][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DDR4PPRTMG1_T_PGMPST_X32=%u", QDYN.t_pgmpst_x32[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_DDR4PPRTMG1_T_PGM_EXIT=%u", QDYN.t_pgm_exit[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE=%u", QDYN.wr_link_ecc_enable[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE_AUX=%s", QDYN.wr_link_ecc_enable[12][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE=%u", QDYN.rd_link_ecc_enable[12][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE_AUX=%s", QDYN.rd_link_ecc_enable[12][0] ? "y" : "n");
#endif /* UMCTL2_FREQUENCY_NUM > 12 */
#if UMCTL2_FREQUENCY_NUM > 12 && DWC_DDRCTL_NUM_CHANNEL > 1
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG0_T_RAS_MIN=%u", QDYN.t_ras_min[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG0_T_RAS_MAX=%u", QDYN.t_ras_max[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG0_T_FAW=%u", QDYN.t_faw[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG0_WR2PRE=%u", QDYN.wr2pre[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG1_T_RC=%u", QDYN.t_rc[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG1_RD2PRE=%u", QDYN.rd2pre[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG1_T_XP=%u", QDYN.t_xp[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG1_T_RCD_WRITE=%u", QDYN.t_rcd_write[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG2_WR2RD=%u", QDYN.wr2rd[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG2_RD2WR=%u", QDYN.rd2wr[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG2_READ_LATENCY=%u", QDYN.read_latency[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG2_WRITE_LATENCY=%u", QDYN.write_latency[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG3_WR2MR=%u", QDYN.wr2mr[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG3_RD2MR=%u", QDYN.rd2mr[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG3_T_MR=%u", QDYN.t_mr[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG4_T_RP=%u", QDYN.t_rp[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG4_T_RRD=%u", QDYN.t_rrd[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG4_T_CCD=%u", QDYN.t_ccd[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG4_T_RCD=%u", QDYN.t_rcd[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG5_T_CKE=%u", QDYN.t_cke[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG5_T_CKESR=%u", QDYN.t_ckesr[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG5_T_CKSRE=%u", QDYN.t_cksre[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG5_T_CKSRX=%u", QDYN.t_cksrx[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG6_T_CKCSX=%u", QDYN.t_ckcsx[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG7_T_CSH=%u", QDYN.t_csh[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG7_T_MRW_L=%u", QDYN.t_mrw_l[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG8_T_XS_X32=%u", QDYN.t_xs_x32[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG8_T_XS_DLL_X32=%u", QDYN.t_xs_dll_x32[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG8_T_XS_ABORT_X32=%u", QDYN.t_xs_abort_x32[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG8_T_XS_FAST_X32=%u", QDYN.t_xs_fast_x32[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG9_WR2RD_S=%u", QDYN.wr2rd_s[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG9_T_RRD_S=%u", QDYN.t_rrd_s[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG9_T_CCD_S=%u", QDYN.t_ccd_s[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG9_DDR4_WR_PREAMBLE=%u", QDYN.ddr4_wr_preamble[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG9_DDR4_WR_PREAMBLE_AUX=%s", QDYN.ddr4_wr_preamble[12][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG10_T_GEAR_HOLD=%u", QDYN.t_gear_hold[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG10_T_GEAR_SETUP=%u", QDYN.t_gear_setup[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG10_T_CMD_GEAR=%u", QDYN.t_cmd_gear[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG10_T_SYNC_GEAR=%u", QDYN.t_sync_gear[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG11_T_CKMPE=%u", QDYN.t_ckmpe[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG11_T_MPX_S=%u", QDYN.t_mpx_s[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG11_T_MPX_LH=%u", QDYN.t_mpx_lh[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG11_POST_MPSM_GAP_X32=%u", QDYN.post_mpsm_gap_x32[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG12_T_MRD_PDA=%u", QDYN.t_mrd_pda[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG12_T_CMDCKE=%u", QDYN.t_cmdcke[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG12_T_WR_MPR=%u", QDYN.t_wr_mpr[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG13_T_PPD=%u", QDYN.t_ppd[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG13_T_CCD_W2=%u", QDYN.t_ccd_w2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG13_T_CCD_MW=%u", QDYN.t_ccd_mw[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG13_ODTLOFF=%u", QDYN.odtloff[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG14_T_XSR=%u", QDYN.t_xsr[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG14_T_OSCO=%u", QDYN.t_osco[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG15_T_STAB_X32=%u", QDYN.t_stab_x32[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG15_EN_HWFFC_T_STAB=%u", QDYN.en_hwffc_t_stab[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG15_EN_HWFFC_T_STAB_AUX=%s", QDYN.en_hwffc_t_stab[12][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG15_EN_DFI_LP_T_STAB=%u", QDYN.en_dfi_lp_t_stab[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG15_EN_DFI_LP_T_STAB_AUX=%s", QDYN.en_dfi_lp_t_stab[12][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG16_T_CCD_DLR=%u", QDYN.t_ccd_dlr[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG16_T_RRD_DLR=%u", QDYN.t_rrd_dlr[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG16_T_FAW_DLR=%u", QDYN.t_faw_dlr[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG16_T_RP_CA_PARITY=%u", QDYN.t_rp_ca_parity[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG17_T_VRCG_DISABLE=%u", QDYN.t_vrcg_disable[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG17_T_VRCG_ENABLE=%u", QDYN.t_vrcg_enable[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG18_T_MPSMX=%u", QDYN.t_mpsmx[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG18_T_PD=%u", QDYN.t_pd[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG20_T_CSL_SREXIT=%u", QDYN.t_csl_srexit[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG20_T_CSH_SREXIT=%u", QDYN.t_csh_srexit[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG20_T_CASRX=%u", QDYN.t_casrx[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG20_T_CPDED=%u", QDYN.t_cpded[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG21_T_MPC_HOLD=%u", QDYN.t_mpc_hold[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG21_T_MPC_SETUP=%u", QDYN.t_mpc_setup[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG21_T_MPC_CS=%u", QDYN.t_mpc_cs[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG21_T_CSL=%u", QDYN.t_csl[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG22_T_RD2WR_DPR=%u", QDYN.t_rd2wr_dpr[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG22_T_RD2WR_DLR=%u", QDYN.t_rd2wr_dlr[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG22_T_WR2RD_DPR=%u", QDYN.t_wr2rd_dpr[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG22_T_WR2RD_DLR=%u", QDYN.t_wr2rd_dlr[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG23_T_PDN=%u", DYN.t_pdn[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG23_T_XSR_DSM_X1024=%u", DYN.t_xsr_dsm_x1024[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG24_MAX_WR_SYNC=%u", QDYN.max_wr_sync[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG24_MAX_RD_SYNC=%u", QDYN.max_rd_sync[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG24_RD2WR_S=%u", QDYN.rd2wr_s[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG24_BANK_ORG=%u", QDYN.bank_org[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG25_RDA2PRE=%u", QDYN.rda2pre[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG25_WRA2PRE=%u", QDYN.wra2pre[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE=%u", QDYN.lpddr4_diff_bank_rwa2pre[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG26_T_CCD_R=%u", QDYN.t_ccd_r[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG26_T_CCD_W=%u", QDYN.t_ccd_w[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG26_T_CCD_R_S=%u", QDYN.t_ccd_r_s[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG26_T_CCD_W_S=%u", QDYN.t_ccd_w_s[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG27_T_MRR2MPC=%u", QDYN.t_mrr2mpc[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG27_T_ECSC=%u", QDYN.t_ecsc[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG28_T_SRX2SRX=%u", QDYN.t_srx2srx[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG28_T_CPDED2SRX=%u", QDYN.t_cpded2srx[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG28_T_CSSR=%u", QDYN.t_cssr[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG29_T_CKACT=%u", QDYN.t_ckact[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG29_T_CKOFF=%u", QDYN.t_ckoff[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG30_MRR2RD=%u", QDYN.mrr2rd[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG30_MRR2WR=%u", QDYN.mrr2wr[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG30_MRR2MRW=%u", QDYN.mrr2mrw[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG31_RFM_RAAIMT=%u", QDYN.rfm_raaimt[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG31_RFM_RAA_THR=%u", QDYN.rfm_raa_thr[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG31_RFM_RAA_REF_DECR=%u", QDYN.rfm_raa_ref_decr[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG32_WS_FS2WCK_SUS=%u", QDYN.ws_fs2wck_sus[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG32_T_WCKSUS=%u", QDYN.t_wcksus[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG32_WS_OFF2WS_FS=%u", QDYN.ws_off2ws_fs[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG33_T_CCD_R_M=%u", QDYN.t_ccd_r_m[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG33_T_CCD_W_M=%u", QDYN.t_ccd_w_m[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG33_T_WR2RD_M=%u", QDYN.t_wr2rd_m[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG34_T_CCD_MW_BLX2=%u", QDYN.t_ccd_mw_blx2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG34_RD2WR_BLX2=%u", QDYN.rd2wr_blx2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG34_WR2RD_BLX2=%u", QDYN.wr2rd_blx2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG34_T_CCD_BLX2=%u", QDYN.t_ccd_blx2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG35_RDA2PRE_BLX2=%u", QDYN.rda2pre_blx2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG35_WRA2PRE_BLX2=%u", QDYN.wra2pre_blx2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG35_RD2PRE_BLX2=%u", QDYN.rd2pre_blx2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG35_WR2PRE_BLX2=%u", QDYN.wr2pre_blx2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG36_RD2WR_S_BLX2=%u", QDYN.rd2wr_s_blx2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG36_WR2RD_S_BLX2=%u", QDYN.wr2rd_s_blx2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG36_T_CCD_S_BLX2=%u", QDYN.t_ccd_s_blx2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG37_MAX_WR_SYNC_BLX2=%u", QDYN.max_wr_sync_blx2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG37_MAX_RD_SYNC_BLX2=%u", QDYN.max_rd_sync_blx2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG37_WR2MR_BLX2=%u", QDYN.wr2mr_blx2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG37_RD2MR_BLX2=%u", QDYN.rd2mr_blx2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG38_WR2RD_DR_BLX2=%u", QDYN.wr2rd_dr_blx2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG38_RD2WR_DR_BLX2=%u", QDYN.rd2wr_dr_blx2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG38_DIFF_RANK_RD_GAP_BLX2=%u", QDYN.diff_rank_rd_gap_blx2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET1TMG38_DIFF_RANK_WR_GAP_BLX2=%u", QDYN.diff_rank_wr_gap_blx2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG0_T_RAS_MIN_2=%u", QDYN.t_ras_min_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG0_T_FAW_2=%u", QDYN.t_faw_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG0_WR2PRE_2=%u", QDYN.wr2pre_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG1_T_RC_2=%u", QDYN.t_rc_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG1_RD2PRE_2=%u", QDYN.rd2pre_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG2_WR2RD_2=%u", QDYN.wr2rd_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG2_RD2WR_2=%u", QDYN.rd2wr_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG3_T_MR_2=%u", QDYN.t_mr_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG4_T_RP_2=%u", QDYN.t_rp_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG4_T_RRD_2=%u", QDYN.t_rrd_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG4_T_RCD_2=%u", QDYN.t_rcd_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG8_T_XS_X32_2=%u", QDYN.t_xs_x32_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG8_T_XS_DLL_X32_2=%u", QDYN.t_xs_dll_x32_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG9_WR2RD_S_2=%u", QDYN.wr2rd_s_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG9_T_RRD_S_2=%u", QDYN.t_rrd_s_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG13_T_PPD_2=%u", QDYN.t_ppd_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG13_T_CCD_W2_2=%u", QDYN.t_ccd_w2_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG16_T_CCD_DLR_2=%u", QDYN.t_ccd_dlr_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG16_T_RRD_DLR_2=%u", QDYN.t_rrd_dlr_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG16_T_FAW_DLR_2=%u", QDYN.t_faw_dlr_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG16_T_RP_CA_PARITY_2=%u", QDYN.t_rp_ca_parity_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG22_T_RD2WR_DPR_2=%u", QDYN.t_rd2wr_dpr_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG22_T_RD2WR_DLR_2=%u", QDYN.t_rd2wr_dlr_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG22_T_WR2RD_DPR_2=%u", QDYN.t_wr2rd_dpr_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG22_T_WR2RD_DLR_2=%u", QDYN.t_wr2rd_dlr_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG26_T_CCD_R_2=%u", QDYN.t_ccd_r_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG26_T_CCD_W_2=%u", QDYN.t_ccd_w_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG26_T_CCD_R_S_2=%u", QDYN.t_ccd_r_s_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG26_T_CCD_W_S_2=%u", QDYN.t_ccd_w_s_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG27_T_MRR2MPC_2=%u", QDYN.t_mrr2mpc_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG31_RFM_RAAIMT_2=%u", QDYN.rfm_raaimt_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG31_RFM_RAA_THR_2=%u", QDYN.rfm_raa_thr_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG31_RFM_RAA_REF_DECR_2=%u", QDYN.rfm_raa_ref_decr_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG33_T_CCD_R_M_2=%u", QDYN.t_ccd_r_m_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG33_T_CCD_W_M_2=%u", QDYN.t_ccd_w_m_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DRAMSET2TMG33_T_WR2RD_M_2=%u", QDYN.t_wr2rd_m_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R0R1=%u", QDYN.t_rd2rd_gap_r0r1[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R1R0=%u", QDYN.t_rd2rd_gap_r1r0[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R0R1=%u", QDYN.t_wr2rd_gap_r0r1[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R1R0=%u", QDYN.t_wr2rd_gap_r1r0[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R0R1=%u", QDYN.t_rd2wr_gap_r0r1[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R1R0=%u", QDYN.t_rd2wr_gap_r1r0[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R0R1=%u", QDYN.t_wr2wr_gap_r0r1[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R1R0=%u", QDYN.t_wr2wr_gap_r1r0[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R0R2=%u", QDYN.t_rd2rd_gap_r0r2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R2R0=%u", QDYN.t_rd2rd_gap_r2r0[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R0R2=%u", QDYN.t_wr2rd_gap_r0r2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R2R0=%u", QDYN.t_wr2rd_gap_r2r0[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R0R2=%u", QDYN.t_rd2wr_gap_r0r2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R2R0=%u", QDYN.t_rd2wr_gap_r2r0[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R0R2=%u", QDYN.t_wr2wr_gap_r0r2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R2R0=%u", QDYN.t_wr2wr_gap_r2r0[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R0R3=%u", QDYN.t_rd2rd_gap_r0r3[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R3R0=%u", QDYN.t_rd2rd_gap_r3r0[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R0R3=%u", QDYN.t_wr2rd_gap_r0r3[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R3R0=%u", QDYN.t_wr2rd_gap_r3r0[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R0R3=%u", QDYN.t_rd2wr_gap_r0r3[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R3R0=%u", QDYN.t_rd2wr_gap_r3r0[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R0R3=%u", QDYN.t_wr2wr_gap_r0r3[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R3R0=%u", QDYN.t_wr2wr_gap_r3r0[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R1R2=%u", QDYN.t_rd2rd_gap_r1r2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R2R1=%u", QDYN.t_rd2rd_gap_r2r1[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R1R2=%u", QDYN.t_wr2rd_gap_r1r2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R2R1=%u", QDYN.t_wr2rd_gap_r2r1[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R1R2=%u", QDYN.t_rd2wr_gap_r1r2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R2R1=%u", QDYN.t_rd2wr_gap_r2r1[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R1R2=%u", QDYN.t_wr2wr_gap_r1r2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R2R1=%u", QDYN.t_wr2wr_gap_r2r1[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R1R3=%u", QDYN.t_rd2rd_gap_r1r3[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R3R1=%u", QDYN.t_rd2rd_gap_r3r1[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R1R3=%u", QDYN.t_wr2rd_gap_r1r3[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R3R1=%u", QDYN.t_wr2rd_gap_r3r1[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R1R3=%u", QDYN.t_rd2wr_gap_r1r3[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R3R1=%u", QDYN.t_rd2wr_gap_r3r1[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R1R3=%u", QDYN.t_wr2wr_gap_r1r3[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R3R1=%u", QDYN.t_wr2wr_gap_r3r1[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R2R3=%u", QDYN.t_rd2rd_gap_r2r3[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R3R2=%u", QDYN.t_rd2rd_gap_r3r2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R2R3=%u", QDYN.t_wr2rd_gap_r2r3[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R3R2=%u", QDYN.t_wr2rd_gap_r3r2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R2R3=%u", QDYN.t_rd2wr_gap_r2r3[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R3R2=%u", QDYN.t_rd2wr_gap_r3r2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R2R3=%u", QDYN.t_wr2wr_gap_r2r3[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R3R2=%u", QDYN.t_wr2wr_gap_r3r2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_MRAMTMG0_T_RAS_MIN_MRAM=%u", QDYN.t_ras_min_mram[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_MRAMTMG0_T_FAW_MRAM=%u", QDYN.t_faw_mram[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_MRAMTMG1_T_RC_MRAM=%u", QDYN.t_rc_mram[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_MRAMTMG2_T_RP_MRAM=%u", QDYN.t_rp_mram[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_MRAMTMG2_T_RRD_MRAM=%u", QDYN.t_rrd_mram[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_MRAMTMG2_T_RCD_MRAM=%u", QDYN.t_rcd_mram[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_MRAMTMG3_T_RRD_S_MRAM=%u", QDYN.t_rrd_s_mram[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_INITMR0_EMR=%u", QDYN.emr[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_INITMR0_MR=%u", QDYN.mr[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_INITMR1_EMR3=%u", QDYN.emr3[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_INITMR1_EMR2=%u", QDYN.emr2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_INITMR2_MR5=%u", QDYN.mr5[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_INITMR2_MR4=%u", QDYN.mr4[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_INITMR3_MR6=%u", QDYN.mr6[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_INITMR3_MR22=%u", QDYN.mr22[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DFITMG0_DFI_TPHY_WRLAT=%u", QDYN.dfi_tphy_wrlat[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DFITMG0_DFI_TPHY_WRDATA=%u", QDYN.dfi_tphy_wrdata[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DFITMG0_DFI_T_RDDATA_EN=%u", QDYN.dfi_t_rddata_en[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DFITMG0_DFI_T_CTRL_DELAY=%u", QDYN.dfi_t_ctrl_delay[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DFITMG1_DFI_T_DRAM_CLK_ENABLE=%u", QDYN.dfi_t_dram_clk_enable[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DFITMG1_DFI_T_DRAM_CLK_DISABLE=%u", QDYN.dfi_t_dram_clk_disable[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DFITMG1_DFI_T_WRDATA_DELAY=%u", QDYN.dfi_t_wrdata_delay[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DFITMG1_DFI_T_PARIN_LAT=%u", QDYN.dfi_t_parin_lat[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DFITMG1_DFI_T_CMD_LAT=%u", QDYN.dfi_t_cmd_lat[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DFITMG2_DFI_TPHY_WRCSLAT=%u", QDYN.dfi_tphy_wrcslat[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DFITMG2_DFI_TPHY_RDCSLAT=%u", QDYN.dfi_tphy_rdcslat[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DFITMG2_DFI_TWCK_DELAY=%u", QDYN.dfi_twck_delay[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DFITMG3_DFI_T_GEARDOWN_DELAY=%u", QDYN.dfi_t_geardown_delay[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DFITMG4_DFI_TWCK_DIS=%u", QDYN.dfi_twck_dis[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DFITMG4_DFI_TWCK_EN_FS=%u", QDYN.dfi_twck_en_fs[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DFITMG4_DFI_TWCK_EN_WR=%u", QDYN.dfi_twck_en_wr[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DFITMG4_DFI_TWCK_EN_RD=%u", QDYN.dfi_twck_en_rd[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DFITMG5_DFI_TWCK_TOGGLE_POST=%u", QDYN.dfi_twck_toggle_post[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DFITMG5_DFI_TWCK_TOGGLE_CS=%u", QDYN.dfi_twck_toggle_cs[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DFITMG5_DFI_TWCK_TOGGLE=%u", QDYN.dfi_twck_toggle[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DFITMG5_DFI_TWCK_FAST_TOGGLE=%u", QDYN.dfi_twck_fast_toggle[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD=%u", QDYN.dfi_twck_toggle_post_rd[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN=%u", QDYN.dfi_twck_toggle_post_rd_en[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN_AUX=%s", QDYN.dfi_twck_toggle_post_rd_en[12][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DFITMG7_DFI_T_2N_MODE_DELAY=%u", QDYN.dfi_t_2n_mode_delay[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DFITMG7_DFI_T_INIT_START=%u", QDYN.dfi_t_init_start[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DFITMG7_DFI_T_INIT_COMPLETE=%u", QDYN.dfi_t_init_complete[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024=%u", STATIC.dfi_t_ctrlupd_interval_max_x1024[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024=%u", STATIC.dfi_t_ctrlupd_interval_min_x1024[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8=%u", STATIC.dfi_t_ctrlupd_burst_interval_x8[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET1TMG0_T_REFI_X1_X32=%u", DYN.t_refi_x1_x32[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET1TMG0_REFRESH_TO_X1_X32=%u", DYN.refresh_to_x1_x32[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET1TMG0_REFRESH_MARGIN=%u", DYN.refresh_margin[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET1TMG0_REFRESH_TO_X1_SEL=%u", DYN.refresh_to_x1_sel[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET1TMG0_REFRESH_TO_X1_SEL_AUX=%s", DYN.refresh_to_x1_sel[12][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET1TMG0_T_REFI_X1_SEL=%u", DYN.t_refi_x1_sel[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET1TMG0_T_REFI_X1_SEL_AUX=%s", DYN.t_refi_x1_sel[12][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET1TMG1_T_RFC_MIN=%u", DYN.t_rfc_min[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET1TMG1_T_RFC_MIN_AB=%u", DYN.t_rfc_min_ab[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET1TMG2_T_RFC_MIN_DLR=%u", DYN.t_rfc_min_dlr[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET1TMG2_T_PBR2PBR=%u", DYN.t_pbr2pbr[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET1TMG2_T_PBR2ACT=%u", DYN.t_pbr2act[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET1TMG3_T_RFCSB=%u", DYN.t_rfcsb[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET1TMG3_T_REFSBRD=%u", DYN.t_refsbrd[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET1TMG3_REFRESH_TO_AB_X32=%u", DYN.refresh_to_ab_x32[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32=%u", DYN.refresh_timer0_start_value_x32[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32=%u", DYN.refresh_timer1_start_value_x32[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET1TMG5_REFRESH_TIMER2_START_VALUE_X32=%u", DYN.refresh_timer2_start_value_x32[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET1TMG5_REFRESH_TIMER3_START_VALUE_X32=%u", DYN.refresh_timer3_start_value_x32[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET1TMG6_REFRESH_TIMER_LR_OFFSET_X32=%u", STATIC.refresh_timer_lr_offset_x32[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET1TMG7_T_RFCSB_DLR=%u", DYN.t_rfcsb_dlr[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET1TMG7_T_REFSBRD_DLR=%u", DYN.t_refsbrd_dlr[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET1TMG8_T_RFC_MIN_HET=%u", DYN.t_rfc_min_het[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET1TMG9_REFAB_HI_SCH_GAP=%u", DYN.refab_hi_sch_gap[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET1TMG9_REFSB_HI_SCH_GAP=%u", DYN.refsb_hi_sch_gap[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET1TMG10_T_WIN_SIZE_1XTREFI=%u", QDYN.t_win_size_1xtrefi[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET1TMG11_T_PBR2PBR_MP=%u", DYN.t_pbr2pbr_mp[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET1TMG12_T_RFC_MIN_MP=%u", DYN.t_rfc_min_mp[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET1TMG12_T_RFC_MIN_AB_MP=%u", DYN.t_rfc_min_ab_mp[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_ECSSET1TMG0_T_ECS_INT_X1024=%u", QDYN.t_ecs_int_x1024[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_ECSSET1TMG0_T_REFI_ECS_OFFSET_X1_X32=%u", DYN.t_refi_ecs_offset_x1_x32[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFMSET1TMG0_T_RFMPB=%u", QDYN.t_rfmpb[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFMSET1TMG1_T_RFMPB_MP=%u", QDYN.t_rfmpb_mp[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET2TMG0_T_REFI_X1_X32_2=%u", DYN.t_refi_x1_x32_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET2TMG0_REFRESH_TO_X1_X32_2=%u", DYN.refresh_to_x1_x32_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET2TMG0_REFRESH_MARGIN_2=%u", DYN.refresh_margin_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET2TMG1_T_RFC_MIN_2=%u", DYN.t_rfc_min_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET2TMG2_T_RFC_MIN_DLR_2=%u", DYN.t_rfc_min_dlr_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET2TMG3_T_RFCSB_2=%u", DYN.t_rfcsb_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET2TMG3_T_REFSBRD_2=%u", DYN.t_refsbrd_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET2TMG6_REFRESH_TIMER_LR_OFFSET_X32_2=%u", STATIC.refresh_timer_lr_offset_x32_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET2TMG7_T_RFCSB_DLR_2=%u", DYN.t_rfcsb_dlr_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET2TMG7_T_REFSBRD_DLR_2=%u", DYN.t_refsbrd_dlr_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET2TMG9_REFAB_HI_SCH_GAP_2=%u", DYN.refab_hi_sch_gap_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET2TMG9_REFSB_HI_SCH_GAP_2=%u", DYN.refsb_hi_sch_gap_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RFSHSET2TMG10_T_WIN_SIZE_1XTREFI_2=%u", QDYN.t_win_size_1xtrefi_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_ECSSET2TMG0_T_ECS_INT_X1024_2=%u", QDYN.t_ecs_int_x1024_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_ECSSET2TMG0_T_REFI_ECS_OFFSET_X1_X32_2=%u", DYN.t_refi_ecs_offset_x1_x32_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_ZQSET1TMG0_T_ZQ_LONG_NOP=%u", STATIC.t_zq_long_nop[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_ZQSET1TMG0_T_ZQ_SHORT_NOP=%u", STATIC.t_zq_short_nop[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024=%u", STATIC.t_zq_short_interval_x1024[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_ZQSET1TMG1_T_ZQ_RESET_NOP=%u", STATIC.t_zq_reset_nop[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_ZQSET1TMG2_T_ZQ_STOP=%u", STATIC.t_zq_stop[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_ZQSET2TMG0_T_ZQ_LONG_NOP_2=%u", STATIC.t_zq_long_nop_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_ZQSET2TMG0_T_ZQ_SHORT_NOP_2=%u", STATIC.t_zq_short_nop_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RCDINIT1_CTRL_WORD_1=%u", QDYN.ctrl_word_1[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RCDINIT1_CTRL_WORD_2=%u", QDYN.ctrl_word_2[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RCDINIT2_CTRL_WORD_3=%u", QDYN.ctrl_word_3[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RCDINIT2_CTRL_WORD_4=%u", QDYN.ctrl_word_4[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RCDINIT3_CTRL_WORD_5=%u", QDYN.ctrl_word_5[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RCDINIT3_CTRL_WORD_6=%u", QDYN.ctrl_word_6[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RCDINIT4_CTRL_WORD_7=%u", QDYN.ctrl_word_7[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RCDINIT4_CTRL_WORD_8=%u", QDYN.ctrl_word_8[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_HWFFCEX_RANK1_RANK1_MR1_RTT_NOM=%u", QDYN.rank1_mr1_rtt_nom[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_HWFFCEX_RANK1_RANK1_MR2_RTT_WR=%u", QDYN.rank1_mr2_rtt_wr[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_HWFFCEX_RANK1_RANK1_MR5_RTT_PARK=%u", QDYN.rank1_mr5_rtt_park[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_VALUE=%u", QDYN.rank1_mr6_vref_value[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE=%u", QDYN.rank1_mr6_vref_range[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE_AUX=%s", QDYN.rank1_mr6_vref_range[12][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_HWFFCEX_RANK2_RANK2_MR1_RTT_NOM=%u", QDYN.rank2_mr1_rtt_nom[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_HWFFCEX_RANK2_RANK2_MR2_RTT_WR=%u", QDYN.rank2_mr2_rtt_wr[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_HWFFCEX_RANK2_RANK2_MR5_RTT_PARK=%u", QDYN.rank2_mr5_rtt_park[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_VALUE=%u", QDYN.rank2_mr6_vref_value[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE=%u", QDYN.rank2_mr6_vref_range[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE_AUX=%s", QDYN.rank2_mr6_vref_range[12][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_HWFFCEX_RANK3_RANK3_MR1_RTT_NOM=%u", QDYN.rank3_mr1_rtt_nom[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_HWFFCEX_RANK3_RANK3_MR2_RTT_WR=%u", QDYN.rank3_mr2_rtt_wr[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_HWFFCEX_RANK3_RANK3_MR5_RTT_PARK=%u", QDYN.rank3_mr5_rtt_park[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_VALUE=%u", QDYN.rank3_mr6_vref_value[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE=%u", QDYN.rank3_mr6_vref_range[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE_AUX=%s", QDYN.rank3_mr6_vref_range[12][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DQSOSCCTL0_DQSOSC_ENABLE=%u", DYN.dqsosc_enable[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DQSOSCCTL0_DQSOSC_ENABLE_AUX=%s", DYN.dqsosc_enable[12][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT=%u", DYN.dqsosc_interval_unit[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT_AUX=%s", DYN.dqsosc_interval_unit[12][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DQSOSCCTL0_DQSOSC_INTERVAL=%u", DYN.dqsosc_interval[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DERATEINT_MR4_READ_INTERVAL=%u", QDYN.mr4_read_interval[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DERATEVAL0_DERATED_T_RRD=%u", QDYN.derated_t_rrd[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DERATEVAL0_DERATED_T_RP=%u", QDYN.derated_t_rp[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DERATEVAL0_DERATED_T_RAS_MIN=%u", QDYN.derated_t_ras_min[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DERATEVAL0_DERATED_T_RCD=%u", QDYN.derated_t_rcd[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DERATEVAL1_DERATED_T_RC=%u", QDYN.derated_t_rc[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DERATEVAL1_DERATED_T_RCD_WRITE=%u", QDYN.derated_t_rcd_write[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_HWLPTMG0_HW_LP_IDLE_X32=%u", QDYN.hw_lp_idle_x32[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DVFSCTL0_DVFSQ_ENABLE=%u", STATIC.dvfsq_enable[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DVFSCTL0_DVFSQ_ENABLE_AUX=%s", STATIC.dvfsq_enable[12][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_SCHEDTMG0_PAGECLOSE_TIMER=%u", STATIC.pageclose_timer[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_SCHEDTMG0_RDWR_IDLE_GAP=%u", STATIC.rdwr_idle_gap[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_PERFHPR1_HPR_MAX_STARVE=%u", QDYN.hpr_max_starve[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_PERFHPR1_HPR_XACT_RUN_LENGTH=%u", QDYN.hpr_xact_run_length[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_PERFLPR1_LPR_MAX_STARVE=%u", QDYN.lpr_max_starve[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_PERFLPR1_LPR_XACT_RUN_LENGTH=%u", QDYN.lpr_xact_run_length[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_PERFWR1_W_MAX_STARVE=%u", QDYN.w_max_starve[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_PERFWR1_W_XACT_RUN_LENGTH=%u", QDYN.w_xact_run_length[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANKTMG0_DIFF_RANK_RD_GAP=%u", QDYN.diff_rank_rd_gap[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANKTMG0_DIFF_RANK_WR_GAP=%u", QDYN.diff_rank_wr_gap[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANKTMG1_WR2RD_DR=%u", QDYN.wr2rd_dr[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RANKTMG1_RD2WR_DR=%u", QDYN.rd2wr_dr[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_PWRTMG_POWERDOWN_TO_X32=%u", QDYN.powerdown_to_x32[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_PWRTMG_SELFREF_TO_X32=%u", QDYN.selfref_to_x32[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_ODTCFG_RD_ODT_DELAY=%u", QDYN.rd_odt_delay[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_ODTCFG_RD_ODT_HOLD=%u", QDYN.rd_odt_hold[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_ODTCFG_WR_ODT_DELAY=%u", QDYN.wr_odt_delay[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_ODTCFG_WR_ODT_HOLD=%u", QDYN.wr_odt_hold[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_CRCPARTMG0_T_WR_CRC_ALERT_PW_MAX=%u", DYN.t_wr_crc_alert_pw_max[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_CRCPARTMG0_T_WR_CRC_ALERT_PW_MIN=%u", DYN.t_wr_crc_alert_pw_min[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_CRCPARTMG1_T_CSALT=%u", QDYN.t_csalt[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RETRYTMG0_CAPAR_RETRY_WINDOW=%u", QDYN.capar_retry_window[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RETRYTMG0_T_WR_CRC_RETRY_WINDOW=%u", QDYN.t_wr_crc_retry_window[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RETRYTMG1_DFI_T_PHY_RDLAT=%u", QDYN.dfi_t_phy_rdlat[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RETRYTMG1_EXTRA_RD_RETRY_WINDOW=%u", QDYN.extra_rd_retry_window[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RETRYTMG1_RETRY_ADD_RD_LAT=%u", QDYN.retry_add_rd_lat[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RETRYTMG1_RETRY_ADD_RD_LAT_EN=%u", QDYN.retry_add_rd_lat_en[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_RETRYTMG1_RETRY_ADD_RD_LAT_EN_AUX=%s", QDYN.retry_add_rd_lat_en[12][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DDR4PPRTMG0_T_PGM_X1_X1024=%u", QDYN.t_pgm_x1_x1024[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DDR4PPRTMG0_T_PGM_X1_SEL=%u", QDYN.t_pgm_x1_sel[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DDR4PPRTMG0_T_PGM_X1_SEL_AUX=%s", QDYN.t_pgm_x1_sel[12][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DDR4PPRTMG1_T_PGMPST_X32=%u", QDYN.t_pgmpst_x32[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_DDR4PPRTMG1_T_PGM_EXIT=%u", QDYN.t_pgm_exit[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_LNKECCCTL0_WR_LINK_ECC_ENABLE=%u", QDYN.wr_link_ecc_enable[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_LNKECCCTL0_WR_LINK_ECC_ENABLE_AUX=%s", QDYN.wr_link_ecc_enable[12][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_LNKECCCTL0_RD_LINK_ECC_ENABLE=%u", QDYN.rd_link_ecc_enable[12][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ12_CH1_LNKECCCTL0_RD_LINK_ECC_ENABLE_AUX=%s", QDYN.rd_link_ecc_enable[12][1] ? "y" : "n");
#endif /* UMCTL2_FREQUENCY_NUM > 12 && DWC_DDRCTL_NUM_CHANNEL > 1 */
#if UMCTL2_FREQUENCY_NUM > 13
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG0_T_RAS_MIN=%u", QDYN.t_ras_min[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG0_T_RAS_MAX=%u", QDYN.t_ras_max[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG0_T_FAW=%u", QDYN.t_faw[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG0_WR2PRE=%u", QDYN.wr2pre[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG1_T_RC=%u", QDYN.t_rc[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG1_RD2PRE=%u", QDYN.rd2pre[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG1_T_XP=%u", QDYN.t_xp[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG1_T_RCD_WRITE=%u", QDYN.t_rcd_write[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG2_WR2RD=%u", QDYN.wr2rd[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG2_RD2WR=%u", QDYN.rd2wr[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG2_READ_LATENCY=%u", QDYN.read_latency[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG2_WRITE_LATENCY=%u", QDYN.write_latency[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG3_WR2MR=%u", QDYN.wr2mr[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG3_RD2MR=%u", QDYN.rd2mr[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG3_T_MR=%u", QDYN.t_mr[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG4_T_RP=%u", QDYN.t_rp[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG4_T_RRD=%u", QDYN.t_rrd[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG4_T_CCD=%u", QDYN.t_ccd[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG4_T_RCD=%u", QDYN.t_rcd[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG5_T_CKE=%u", QDYN.t_cke[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG5_T_CKESR=%u", QDYN.t_ckesr[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG5_T_CKSRE=%u", QDYN.t_cksre[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG5_T_CKSRX=%u", QDYN.t_cksrx[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG6_T_CKCSX=%u", QDYN.t_ckcsx[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG7_T_CSH=%u", QDYN.t_csh[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG7_T_MRW_L=%u", QDYN.t_mrw_l[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG8_T_XS_X32=%u", QDYN.t_xs_x32[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG8_T_XS_DLL_X32=%u", QDYN.t_xs_dll_x32[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG8_T_XS_ABORT_X32=%u", QDYN.t_xs_abort_x32[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG8_T_XS_FAST_X32=%u", QDYN.t_xs_fast_x32[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG9_WR2RD_S=%u", QDYN.wr2rd_s[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG9_T_RRD_S=%u", QDYN.t_rrd_s[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG9_T_CCD_S=%u", QDYN.t_ccd_s[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG9_DDR4_WR_PREAMBLE=%u", QDYN.ddr4_wr_preamble[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG9_DDR4_WR_PREAMBLE_AUX=%s", QDYN.ddr4_wr_preamble[13][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG10_T_GEAR_HOLD=%u", QDYN.t_gear_hold[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG10_T_GEAR_SETUP=%u", QDYN.t_gear_setup[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG10_T_CMD_GEAR=%u", QDYN.t_cmd_gear[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG10_T_SYNC_GEAR=%u", QDYN.t_sync_gear[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG11_T_CKMPE=%u", QDYN.t_ckmpe[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG11_T_MPX_S=%u", QDYN.t_mpx_s[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG11_T_MPX_LH=%u", QDYN.t_mpx_lh[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG11_POST_MPSM_GAP_X32=%u", QDYN.post_mpsm_gap_x32[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG12_T_MRD_PDA=%u", QDYN.t_mrd_pda[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG12_T_CMDCKE=%u", QDYN.t_cmdcke[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG12_T_WR_MPR=%u", QDYN.t_wr_mpr[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG13_T_PPD=%u", QDYN.t_ppd[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG13_T_CCD_W2=%u", QDYN.t_ccd_w2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG13_T_CCD_MW=%u", QDYN.t_ccd_mw[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG13_ODTLOFF=%u", QDYN.odtloff[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG14_T_XSR=%u", QDYN.t_xsr[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG14_T_OSCO=%u", QDYN.t_osco[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG15_T_STAB_X32=%u", QDYN.t_stab_x32[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG15_EN_HWFFC_T_STAB=%u", QDYN.en_hwffc_t_stab[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG15_EN_HWFFC_T_STAB_AUX=%s", QDYN.en_hwffc_t_stab[13][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG15_EN_DFI_LP_T_STAB=%u", QDYN.en_dfi_lp_t_stab[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG15_EN_DFI_LP_T_STAB_AUX=%s", QDYN.en_dfi_lp_t_stab[13][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG16_T_CCD_DLR=%u", QDYN.t_ccd_dlr[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG16_T_RRD_DLR=%u", QDYN.t_rrd_dlr[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG16_T_FAW_DLR=%u", QDYN.t_faw_dlr[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG16_T_RP_CA_PARITY=%u", QDYN.t_rp_ca_parity[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG17_T_VRCG_DISABLE=%u", QDYN.t_vrcg_disable[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG17_T_VRCG_ENABLE=%u", QDYN.t_vrcg_enable[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG18_T_MPSMX=%u", QDYN.t_mpsmx[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG18_T_PD=%u", QDYN.t_pd[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG20_T_CSL_SREXIT=%u", QDYN.t_csl_srexit[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG20_T_CSH_SREXIT=%u", QDYN.t_csh_srexit[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG20_T_CASRX=%u", QDYN.t_casrx[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG20_T_CPDED=%u", QDYN.t_cpded[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG21_T_MPC_HOLD=%u", QDYN.t_mpc_hold[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG21_T_MPC_SETUP=%u", QDYN.t_mpc_setup[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG21_T_MPC_CS=%u", QDYN.t_mpc_cs[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG21_T_CSL=%u", QDYN.t_csl[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG22_T_RD2WR_DPR=%u", QDYN.t_rd2wr_dpr[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG22_T_RD2WR_DLR=%u", QDYN.t_rd2wr_dlr[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG22_T_WR2RD_DPR=%u", QDYN.t_wr2rd_dpr[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG22_T_WR2RD_DLR=%u", QDYN.t_wr2rd_dlr[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG23_T_PDN=%u", DYN.t_pdn[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG23_T_XSR_DSM_X1024=%u", DYN.t_xsr_dsm_x1024[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG24_MAX_WR_SYNC=%u", QDYN.max_wr_sync[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG24_MAX_RD_SYNC=%u", QDYN.max_rd_sync[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG24_RD2WR_S=%u", QDYN.rd2wr_s[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG24_BANK_ORG=%u", QDYN.bank_org[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG25_RDA2PRE=%u", QDYN.rda2pre[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG25_WRA2PRE=%u", QDYN.wra2pre[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE=%u", QDYN.lpddr4_diff_bank_rwa2pre[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG26_T_CCD_R=%u", QDYN.t_ccd_r[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG26_T_CCD_W=%u", QDYN.t_ccd_w[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG26_T_CCD_R_S=%u", QDYN.t_ccd_r_s[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG26_T_CCD_W_S=%u", QDYN.t_ccd_w_s[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG27_T_MRR2MPC=%u", QDYN.t_mrr2mpc[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG27_T_ECSC=%u", QDYN.t_ecsc[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG28_T_SRX2SRX=%u", QDYN.t_srx2srx[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG28_T_CPDED2SRX=%u", QDYN.t_cpded2srx[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG28_T_CSSR=%u", QDYN.t_cssr[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG29_T_CKACT=%u", QDYN.t_ckact[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG29_T_CKOFF=%u", QDYN.t_ckoff[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG30_MRR2RD=%u", QDYN.mrr2rd[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG30_MRR2WR=%u", QDYN.mrr2wr[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG30_MRR2MRW=%u", QDYN.mrr2mrw[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG31_RFM_RAAIMT=%u", QDYN.rfm_raaimt[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG31_RFM_RAA_THR=%u", QDYN.rfm_raa_thr[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG31_RFM_RAA_REF_DECR=%u", QDYN.rfm_raa_ref_decr[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG32_WS_FS2WCK_SUS=%u", QDYN.ws_fs2wck_sus[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG32_T_WCKSUS=%u", QDYN.t_wcksus[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG32_WS_OFF2WS_FS=%u", QDYN.ws_off2ws_fs[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG33_T_CCD_R_M=%u", QDYN.t_ccd_r_m[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG33_T_CCD_W_M=%u", QDYN.t_ccd_w_m[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG33_T_WR2RD_M=%u", QDYN.t_wr2rd_m[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG34_T_CCD_MW_BLX2=%u", QDYN.t_ccd_mw_blx2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG34_RD2WR_BLX2=%u", QDYN.rd2wr_blx2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG34_WR2RD_BLX2=%u", QDYN.wr2rd_blx2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG34_T_CCD_BLX2=%u", QDYN.t_ccd_blx2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG35_RDA2PRE_BLX2=%u", QDYN.rda2pre_blx2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG35_WRA2PRE_BLX2=%u", QDYN.wra2pre_blx2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG35_RD2PRE_BLX2=%u", QDYN.rd2pre_blx2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG35_WR2PRE_BLX2=%u", QDYN.wr2pre_blx2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG36_RD2WR_S_BLX2=%u", QDYN.rd2wr_s_blx2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG36_WR2RD_S_BLX2=%u", QDYN.wr2rd_s_blx2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG36_T_CCD_S_BLX2=%u", QDYN.t_ccd_s_blx2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG37_MAX_WR_SYNC_BLX2=%u", QDYN.max_wr_sync_blx2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG37_MAX_RD_SYNC_BLX2=%u", QDYN.max_rd_sync_blx2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG37_WR2MR_BLX2=%u", QDYN.wr2mr_blx2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG37_RD2MR_BLX2=%u", QDYN.rd2mr_blx2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG38_WR2RD_DR_BLX2=%u", QDYN.wr2rd_dr_blx2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG38_RD2WR_DR_BLX2=%u", QDYN.rd2wr_dr_blx2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG38_DIFF_RANK_RD_GAP_BLX2=%u", QDYN.diff_rank_rd_gap_blx2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET1TMG38_DIFF_RANK_WR_GAP_BLX2=%u", QDYN.diff_rank_wr_gap_blx2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG0_T_RAS_MIN_2=%u", QDYN.t_ras_min_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG0_T_FAW_2=%u", QDYN.t_faw_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG0_WR2PRE_2=%u", QDYN.wr2pre_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG1_T_RC_2=%u", QDYN.t_rc_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG1_RD2PRE_2=%u", QDYN.rd2pre_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG2_WR2RD_2=%u", QDYN.wr2rd_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG2_RD2WR_2=%u", QDYN.rd2wr_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG3_T_MR_2=%u", QDYN.t_mr_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG4_T_RP_2=%u", QDYN.t_rp_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG4_T_RRD_2=%u", QDYN.t_rrd_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG4_T_RCD_2=%u", QDYN.t_rcd_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG8_T_XS_X32_2=%u", QDYN.t_xs_x32_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG8_T_XS_DLL_X32_2=%u", QDYN.t_xs_dll_x32_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG9_WR2RD_S_2=%u", QDYN.wr2rd_s_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG9_T_RRD_S_2=%u", QDYN.t_rrd_s_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG13_T_PPD_2=%u", QDYN.t_ppd_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG13_T_CCD_W2_2=%u", QDYN.t_ccd_w2_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG16_T_CCD_DLR_2=%u", QDYN.t_ccd_dlr_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG16_T_RRD_DLR_2=%u", QDYN.t_rrd_dlr_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG16_T_FAW_DLR_2=%u", QDYN.t_faw_dlr_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG16_T_RP_CA_PARITY_2=%u", QDYN.t_rp_ca_parity_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG22_T_RD2WR_DPR_2=%u", QDYN.t_rd2wr_dpr_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG22_T_RD2WR_DLR_2=%u", QDYN.t_rd2wr_dlr_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG22_T_WR2RD_DPR_2=%u", QDYN.t_wr2rd_dpr_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG22_T_WR2RD_DLR_2=%u", QDYN.t_wr2rd_dlr_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG26_T_CCD_R_2=%u", QDYN.t_ccd_r_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG26_T_CCD_W_2=%u", QDYN.t_ccd_w_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG26_T_CCD_R_S_2=%u", QDYN.t_ccd_r_s_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG26_T_CCD_W_S_2=%u", QDYN.t_ccd_w_s_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG27_T_MRR2MPC_2=%u", QDYN.t_mrr2mpc_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG31_RFM_RAAIMT_2=%u", QDYN.rfm_raaimt_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG31_RFM_RAA_THR_2=%u", QDYN.rfm_raa_thr_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG31_RFM_RAA_REF_DECR_2=%u", QDYN.rfm_raa_ref_decr_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG33_T_CCD_R_M_2=%u", QDYN.t_ccd_r_m_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG33_T_CCD_W_M_2=%u", QDYN.t_ccd_w_m_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DRAMSET2TMG33_T_WR2RD_M_2=%u", QDYN.t_wr2rd_m_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R0R1=%u", QDYN.t_rd2rd_gap_r0r1[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R1R0=%u", QDYN.t_rd2rd_gap_r1r0[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R0R1=%u", QDYN.t_wr2rd_gap_r0r1[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R1R0=%u", QDYN.t_wr2rd_gap_r1r0[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R0R1=%u", QDYN.t_rd2wr_gap_r0r1[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R1R0=%u", QDYN.t_rd2wr_gap_r1r0[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R0R1=%u", QDYN.t_wr2wr_gap_r0r1[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R1R0=%u", QDYN.t_wr2wr_gap_r1r0[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R0R2=%u", QDYN.t_rd2rd_gap_r0r2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R2R0=%u", QDYN.t_rd2rd_gap_r2r0[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R0R2=%u", QDYN.t_wr2rd_gap_r0r2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R2R0=%u", QDYN.t_wr2rd_gap_r2r0[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R0R2=%u", QDYN.t_rd2wr_gap_r0r2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R2R0=%u", QDYN.t_rd2wr_gap_r2r0[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R0R2=%u", QDYN.t_wr2wr_gap_r0r2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R2R0=%u", QDYN.t_wr2wr_gap_r2r0[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R0R3=%u", QDYN.t_rd2rd_gap_r0r3[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R3R0=%u", QDYN.t_rd2rd_gap_r3r0[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R0R3=%u", QDYN.t_wr2rd_gap_r0r3[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R3R0=%u", QDYN.t_wr2rd_gap_r3r0[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R0R3=%u", QDYN.t_rd2wr_gap_r0r3[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R3R0=%u", QDYN.t_rd2wr_gap_r3r0[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R0R3=%u", QDYN.t_wr2wr_gap_r0r3[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R3R0=%u", QDYN.t_wr2wr_gap_r3r0[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R1R2=%u", QDYN.t_rd2rd_gap_r1r2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R2R1=%u", QDYN.t_rd2rd_gap_r2r1[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R1R2=%u", QDYN.t_wr2rd_gap_r1r2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R2R1=%u", QDYN.t_wr2rd_gap_r2r1[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R1R2=%u", QDYN.t_rd2wr_gap_r1r2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R2R1=%u", QDYN.t_rd2wr_gap_r2r1[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R1R2=%u", QDYN.t_wr2wr_gap_r1r2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R2R1=%u", QDYN.t_wr2wr_gap_r2r1[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R1R3=%u", QDYN.t_rd2rd_gap_r1r3[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R3R1=%u", QDYN.t_rd2rd_gap_r3r1[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R1R3=%u", QDYN.t_wr2rd_gap_r1r3[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R3R1=%u", QDYN.t_wr2rd_gap_r3r1[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R1R3=%u", QDYN.t_rd2wr_gap_r1r3[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R3R1=%u", QDYN.t_rd2wr_gap_r3r1[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R1R3=%u", QDYN.t_wr2wr_gap_r1r3[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R3R1=%u", QDYN.t_wr2wr_gap_r3r1[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R2R3=%u", QDYN.t_rd2rd_gap_r2r3[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R3R2=%u", QDYN.t_rd2rd_gap_r3r2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R2R3=%u", QDYN.t_wr2rd_gap_r2r3[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R3R2=%u", QDYN.t_wr2rd_gap_r3r2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R2R3=%u", QDYN.t_rd2wr_gap_r2r3[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R3R2=%u", QDYN.t_rd2wr_gap_r3r2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R2R3=%u", QDYN.t_wr2wr_gap_r2r3[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R3R2=%u", QDYN.t_wr2wr_gap_r3r2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_MRAMTMG0_T_RAS_MIN_MRAM=%u", QDYN.t_ras_min_mram[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_MRAMTMG0_T_FAW_MRAM=%u", QDYN.t_faw_mram[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_MRAMTMG1_T_RC_MRAM=%u", QDYN.t_rc_mram[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_MRAMTMG2_T_RP_MRAM=%u", QDYN.t_rp_mram[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_MRAMTMG2_T_RRD_MRAM=%u", QDYN.t_rrd_mram[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_MRAMTMG2_T_RCD_MRAM=%u", QDYN.t_rcd_mram[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_MRAMTMG3_T_RRD_S_MRAM=%u", QDYN.t_rrd_s_mram[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_INITMR0_EMR=%u", QDYN.emr[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_INITMR0_MR=%u", QDYN.mr[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_INITMR1_EMR3=%u", QDYN.emr3[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_INITMR1_EMR2=%u", QDYN.emr2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_INITMR2_MR5=%u", QDYN.mr5[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_INITMR2_MR4=%u", QDYN.mr4[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_INITMR3_MR6=%u", QDYN.mr6[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_INITMR3_MR22=%u", QDYN.mr22[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFITMG0_DFI_TPHY_WRLAT=%u", QDYN.dfi_tphy_wrlat[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFITMG0_DFI_TPHY_WRDATA=%u", QDYN.dfi_tphy_wrdata[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFITMG0_DFI_T_RDDATA_EN=%u", QDYN.dfi_t_rddata_en[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFITMG0_DFI_T_CTRL_DELAY=%u", QDYN.dfi_t_ctrl_delay[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFITMG1_DFI_T_DRAM_CLK_ENABLE=%u", QDYN.dfi_t_dram_clk_enable[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFITMG1_DFI_T_DRAM_CLK_DISABLE=%u", QDYN.dfi_t_dram_clk_disable[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFITMG1_DFI_T_WRDATA_DELAY=%u", QDYN.dfi_t_wrdata_delay[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFITMG1_DFI_T_PARIN_LAT=%u", QDYN.dfi_t_parin_lat[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFITMG1_DFI_T_CMD_LAT=%u", QDYN.dfi_t_cmd_lat[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFITMG2_DFI_TPHY_WRCSLAT=%u", QDYN.dfi_tphy_wrcslat[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFITMG2_DFI_TPHY_RDCSLAT=%u", QDYN.dfi_tphy_rdcslat[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFITMG2_DFI_TWCK_DELAY=%u", QDYN.dfi_twck_delay[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFITMG3_DFI_T_GEARDOWN_DELAY=%u", QDYN.dfi_t_geardown_delay[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFITMG4_DFI_TWCK_DIS=%u", QDYN.dfi_twck_dis[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFITMG4_DFI_TWCK_EN_FS=%u", QDYN.dfi_twck_en_fs[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFITMG4_DFI_TWCK_EN_WR=%u", QDYN.dfi_twck_en_wr[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFITMG4_DFI_TWCK_EN_RD=%u", QDYN.dfi_twck_en_rd[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFITMG5_DFI_TWCK_TOGGLE_POST=%u", QDYN.dfi_twck_toggle_post[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFITMG5_DFI_TWCK_TOGGLE_CS=%u", QDYN.dfi_twck_toggle_cs[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFITMG5_DFI_TWCK_TOGGLE=%u", QDYN.dfi_twck_toggle[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFITMG5_DFI_TWCK_FAST_TOGGLE=%u", QDYN.dfi_twck_fast_toggle[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD=%u", QDYN.dfi_twck_toggle_post_rd[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN=%u", QDYN.dfi_twck_toggle_post_rd_en[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN_AUX=%s", QDYN.dfi_twck_toggle_post_rd_en[13][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFITMG7_DFI_T_2N_MODE_DELAY=%u", QDYN.dfi_t_2n_mode_delay[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFITMG7_DFI_T_INIT_START=%u", QDYN.dfi_t_init_start[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFITMG7_DFI_T_INIT_COMPLETE=%u", QDYN.dfi_t_init_complete[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024=%u", STATIC.dfi_t_ctrlupd_interval_max_x1024[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024=%u", STATIC.dfi_t_ctrlupd_interval_min_x1024[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1=%u", DYN.dfi_t_ctrlupd_interval_type1[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC=%u", STATIC.ctrlupd_after_dqsosc[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC_AUX=%s", STATIC.ctrlupd_after_dqsosc[13] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFIUPDTMG2_PPT2_OVERRIDE=%u", STATIC.ppt2_override[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFIUPDTMG2_PPT2_OVERRIDE_AUX=%s", STATIC.ppt2_override[13] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFIUPDTMG2_PPT2_EN=%u", DYN.ppt2_en[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFIUPDTMG2_PPT2_EN_AUX=%s", DYN.ppt2_en[13] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT=%u", DYN.dfi_t_ctrlupd_interval_type1_unit[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8=%u", STATIC.dfi_t_ctrlupd_burst_interval_x8[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET1TMG0_T_REFI_X1_X32=%u", DYN.t_refi_x1_x32[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET1TMG0_REFRESH_TO_X1_X32=%u", DYN.refresh_to_x1_x32[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET1TMG0_REFRESH_MARGIN=%u", DYN.refresh_margin[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL=%u", DYN.refresh_to_x1_sel[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL_AUX=%s", DYN.refresh_to_x1_sel[13][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET1TMG0_T_REFI_X1_SEL=%u", DYN.t_refi_x1_sel[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET1TMG0_T_REFI_X1_SEL_AUX=%s", DYN.t_refi_x1_sel[13][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET1TMG1_T_RFC_MIN=%u", DYN.t_rfc_min[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET1TMG1_T_RFC_MIN_AB=%u", DYN.t_rfc_min_ab[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET1TMG2_T_RFC_MIN_DLR=%u", DYN.t_rfc_min_dlr[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET1TMG2_T_PBR2PBR=%u", DYN.t_pbr2pbr[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET1TMG2_T_PBR2ACT=%u", DYN.t_pbr2act[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET1TMG3_T_RFCSB=%u", DYN.t_rfcsb[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET1TMG3_T_REFSBRD=%u", DYN.t_refsbrd[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET1TMG3_REFRESH_TO_AB_X32=%u", DYN.refresh_to_ab_x32[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32=%u", DYN.refresh_timer0_start_value_x32[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32=%u", DYN.refresh_timer1_start_value_x32[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET1TMG5_REFRESH_TIMER2_START_VALUE_X32=%u", DYN.refresh_timer2_start_value_x32[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET1TMG5_REFRESH_TIMER3_START_VALUE_X32=%u", DYN.refresh_timer3_start_value_x32[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET1TMG6_REFRESH_TIMER_LR_OFFSET_X32=%u", STATIC.refresh_timer_lr_offset_x32[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET1TMG7_T_RFCSB_DLR=%u", DYN.t_rfcsb_dlr[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET1TMG7_T_REFSBRD_DLR=%u", DYN.t_refsbrd_dlr[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET1TMG8_T_RFC_MIN_HET=%u", DYN.t_rfc_min_het[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET1TMG9_REFAB_HI_SCH_GAP=%u", DYN.refab_hi_sch_gap[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET1TMG9_REFSB_HI_SCH_GAP=%u", DYN.refsb_hi_sch_gap[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET1TMG10_T_WIN_SIZE_1XTREFI=%u", QDYN.t_win_size_1xtrefi[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET1TMG11_T_PBR2PBR_MP=%u", DYN.t_pbr2pbr_mp[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET1TMG12_T_RFC_MIN_MP=%u", DYN.t_rfc_min_mp[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET1TMG12_T_RFC_MIN_AB_MP=%u", DYN.t_rfc_min_ab_mp[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_ECSSET1TMG0_T_ECS_INT_X1024=%u", QDYN.t_ecs_int_x1024[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_ECSSET1TMG0_T_REFI_ECS_OFFSET_X1_X32=%u", DYN.t_refi_ecs_offset_x1_x32[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFMSET1TMG0_T_RFMPB=%u", QDYN.t_rfmpb[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFMSET1TMG1_T_RFMPB_MP=%u", QDYN.t_rfmpb_mp[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET2TMG0_T_REFI_X1_X32_2=%u", DYN.t_refi_x1_x32_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET2TMG0_REFRESH_TO_X1_X32_2=%u", DYN.refresh_to_x1_x32_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET2TMG0_REFRESH_MARGIN_2=%u", DYN.refresh_margin_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET2TMG1_T_RFC_MIN_2=%u", DYN.t_rfc_min_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET2TMG2_T_RFC_MIN_DLR_2=%u", DYN.t_rfc_min_dlr_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET2TMG3_T_RFCSB_2=%u", DYN.t_rfcsb_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET2TMG3_T_REFSBRD_2=%u", DYN.t_refsbrd_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET2TMG6_REFRESH_TIMER_LR_OFFSET_X32_2=%u", STATIC.refresh_timer_lr_offset_x32_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET2TMG7_T_RFCSB_DLR_2=%u", DYN.t_rfcsb_dlr_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET2TMG7_T_REFSBRD_DLR_2=%u", DYN.t_refsbrd_dlr_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET2TMG9_REFAB_HI_SCH_GAP_2=%u", DYN.refab_hi_sch_gap_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET2TMG9_REFSB_HI_SCH_GAP_2=%u", DYN.refsb_hi_sch_gap_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RFSHSET2TMG10_T_WIN_SIZE_1XTREFI_2=%u", QDYN.t_win_size_1xtrefi_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_ECSSET2TMG0_T_ECS_INT_X1024_2=%u", QDYN.t_ecs_int_x1024_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_ECSSET2TMG0_T_REFI_ECS_OFFSET_X1_X32_2=%u", DYN.t_refi_ecs_offset_x1_x32_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_ZQSET1TMG0_T_ZQ_LONG_NOP=%u", STATIC.t_zq_long_nop[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_ZQSET1TMG0_T_ZQ_SHORT_NOP=%u", STATIC.t_zq_short_nop[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024=%u", STATIC.t_zq_short_interval_x1024[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_ZQSET1TMG1_T_ZQ_RESET_NOP=%u", STATIC.t_zq_reset_nop[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_ZQSET1TMG2_T_ZQ_STOP=%u", STATIC.t_zq_stop[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_ZQSET2TMG0_T_ZQ_LONG_NOP_2=%u", STATIC.t_zq_long_nop_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_ZQSET2TMG0_T_ZQ_SHORT_NOP_2=%u", STATIC.t_zq_short_nop_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RCDINIT1_CTRL_WORD_1=%u", QDYN.ctrl_word_1[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RCDINIT1_CTRL_WORD_2=%u", QDYN.ctrl_word_2[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RCDINIT2_CTRL_WORD_3=%u", QDYN.ctrl_word_3[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RCDINIT2_CTRL_WORD_4=%u", QDYN.ctrl_word_4[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RCDINIT3_CTRL_WORD_5=%u", QDYN.ctrl_word_5[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RCDINIT3_CTRL_WORD_6=%u", QDYN.ctrl_word_6[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RCDINIT4_CTRL_WORD_7=%u", QDYN.ctrl_word_7[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RCDINIT4_CTRL_WORD_8=%u", QDYN.ctrl_word_8[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_HWFFCEX_RANK1_RANK1_MR1_RTT_NOM=%u", QDYN.rank1_mr1_rtt_nom[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_HWFFCEX_RANK1_RANK1_MR2_RTT_WR=%u", QDYN.rank1_mr2_rtt_wr[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_HWFFCEX_RANK1_RANK1_MR5_RTT_PARK=%u", QDYN.rank1_mr5_rtt_park[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_VALUE=%u", QDYN.rank1_mr6_vref_value[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE=%u", QDYN.rank1_mr6_vref_range[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE_AUX=%s", QDYN.rank1_mr6_vref_range[13][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_HWFFCEX_RANK2_RANK2_MR1_RTT_NOM=%u", QDYN.rank2_mr1_rtt_nom[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_HWFFCEX_RANK2_RANK2_MR2_RTT_WR=%u", QDYN.rank2_mr2_rtt_wr[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_HWFFCEX_RANK2_RANK2_MR5_RTT_PARK=%u", QDYN.rank2_mr5_rtt_park[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_VALUE=%u", QDYN.rank2_mr6_vref_value[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE=%u", QDYN.rank2_mr6_vref_range[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE_AUX=%s", QDYN.rank2_mr6_vref_range[13][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_HWFFCEX_RANK3_RANK3_MR1_RTT_NOM=%u", QDYN.rank3_mr1_rtt_nom[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_HWFFCEX_RANK3_RANK3_MR2_RTT_WR=%u", QDYN.rank3_mr2_rtt_wr[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_HWFFCEX_RANK3_RANK3_MR5_RTT_PARK=%u", QDYN.rank3_mr5_rtt_park[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_VALUE=%u", QDYN.rank3_mr6_vref_value[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE=%u", QDYN.rank3_mr6_vref_range[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE_AUX=%s", QDYN.rank3_mr6_vref_range[13][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DQSOSCCTL0_DQSOSC_ENABLE=%u", DYN.dqsosc_enable[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DQSOSCCTL0_DQSOSC_ENABLE_AUX=%s", DYN.dqsosc_enable[13][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT=%u", DYN.dqsosc_interval_unit[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT_AUX=%s", DYN.dqsosc_interval_unit[13][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DQSOSCCTL0_DQSOSC_INTERVAL=%u", DYN.dqsosc_interval[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DERATEINT_MR4_READ_INTERVAL=%u", QDYN.mr4_read_interval[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DERATEVAL0_DERATED_T_RRD=%u", QDYN.derated_t_rrd[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DERATEVAL0_DERATED_T_RP=%u", QDYN.derated_t_rp[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DERATEVAL0_DERATED_T_RAS_MIN=%u", QDYN.derated_t_ras_min[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DERATEVAL0_DERATED_T_RCD=%u", QDYN.derated_t_rcd[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DERATEVAL1_DERATED_T_RC=%u", QDYN.derated_t_rc[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DERATEVAL1_DERATED_T_RCD_WRITE=%u", QDYN.derated_t_rcd_write[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_HWLPTMG0_HW_LP_IDLE_X32=%u", QDYN.hw_lp_idle_x32[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DVFSCTL0_DVFSQ_ENABLE=%u", STATIC.dvfsq_enable[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DVFSCTL0_DVFSQ_ENABLE_AUX=%s", STATIC.dvfsq_enable[13][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_SCHEDTMG0_PAGECLOSE_TIMER=%u", STATIC.pageclose_timer[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_SCHEDTMG0_RDWR_IDLE_GAP=%u", STATIC.rdwr_idle_gap[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_PERFHPR1_HPR_MAX_STARVE=%u", QDYN.hpr_max_starve[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_PERFHPR1_HPR_XACT_RUN_LENGTH=%u", QDYN.hpr_xact_run_length[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_PERFLPR1_LPR_MAX_STARVE=%u", QDYN.lpr_max_starve[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_PERFLPR1_LPR_XACT_RUN_LENGTH=%u", QDYN.lpr_xact_run_length[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_PERFWR1_W_MAX_STARVE=%u", QDYN.w_max_starve[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_PERFWR1_W_XACT_RUN_LENGTH=%u", QDYN.w_xact_run_length[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_TMGCFG_FREQUENCY_RATIO=%u", QDYN.frequency_ratio[13]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_TMGCFG_FREQUENCY_RATIO_AUX=%s", QDYN.frequency_ratio[13] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANKTMG0_DIFF_RANK_RD_GAP=%u", QDYN.diff_rank_rd_gap[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANKTMG0_DIFF_RANK_WR_GAP=%u", QDYN.diff_rank_wr_gap[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANKTMG1_WR2RD_DR=%u", QDYN.wr2rd_dr[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RANKTMG1_RD2WR_DR=%u", QDYN.rd2wr_dr[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_PWRTMG_POWERDOWN_TO_X32=%u", QDYN.powerdown_to_x32[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_PWRTMG_SELFREF_TO_X32=%u", QDYN.selfref_to_x32[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_ODTCFG_RD_ODT_DELAY=%u", QDYN.rd_odt_delay[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_ODTCFG_RD_ODT_HOLD=%u", QDYN.rd_odt_hold[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_ODTCFG_WR_ODT_DELAY=%u", QDYN.wr_odt_delay[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_ODTCFG_WR_ODT_HOLD=%u", QDYN.wr_odt_hold[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_CRCPARTMG0_T_WR_CRC_ALERT_PW_MAX=%u", DYN.t_wr_crc_alert_pw_max[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_CRCPARTMG0_T_WR_CRC_ALERT_PW_MIN=%u", DYN.t_wr_crc_alert_pw_min[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_CRCPARTMG1_T_CSALT=%u", QDYN.t_csalt[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RETRYTMG0_CAPAR_RETRY_WINDOW=%u", QDYN.capar_retry_window[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RETRYTMG0_T_WR_CRC_RETRY_WINDOW=%u", QDYN.t_wr_crc_retry_window[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RETRYTMG1_DFI_T_PHY_RDLAT=%u", QDYN.dfi_t_phy_rdlat[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RETRYTMG1_EXTRA_RD_RETRY_WINDOW=%u", QDYN.extra_rd_retry_window[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RETRYTMG1_RETRY_ADD_RD_LAT=%u", QDYN.retry_add_rd_lat[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RETRYTMG1_RETRY_ADD_RD_LAT_EN=%u", QDYN.retry_add_rd_lat_en[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_RETRYTMG1_RETRY_ADD_RD_LAT_EN_AUX=%s", QDYN.retry_add_rd_lat_en[13][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DDR4PPRTMG0_T_PGM_X1_X1024=%u", QDYN.t_pgm_x1_x1024[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DDR4PPRTMG0_T_PGM_X1_SEL=%u", QDYN.t_pgm_x1_sel[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DDR4PPRTMG0_T_PGM_X1_SEL_AUX=%s", QDYN.t_pgm_x1_sel[13][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DDR4PPRTMG1_T_PGMPST_X32=%u", QDYN.t_pgmpst_x32[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_DDR4PPRTMG1_T_PGM_EXIT=%u", QDYN.t_pgm_exit[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE=%u", QDYN.wr_link_ecc_enable[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE_AUX=%s", QDYN.wr_link_ecc_enable[13][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE=%u", QDYN.rd_link_ecc_enable[13][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE_AUX=%s", QDYN.rd_link_ecc_enable[13][0] ? "y" : "n");
#endif /* UMCTL2_FREQUENCY_NUM > 13 */
#if UMCTL2_FREQUENCY_NUM > 13 && DWC_DDRCTL_NUM_CHANNEL > 1
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG0_T_RAS_MIN=%u", QDYN.t_ras_min[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG0_T_RAS_MAX=%u", QDYN.t_ras_max[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG0_T_FAW=%u", QDYN.t_faw[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG0_WR2PRE=%u", QDYN.wr2pre[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG1_T_RC=%u", QDYN.t_rc[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG1_RD2PRE=%u", QDYN.rd2pre[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG1_T_XP=%u", QDYN.t_xp[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG1_T_RCD_WRITE=%u", QDYN.t_rcd_write[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG2_WR2RD=%u", QDYN.wr2rd[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG2_RD2WR=%u", QDYN.rd2wr[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG2_READ_LATENCY=%u", QDYN.read_latency[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG2_WRITE_LATENCY=%u", QDYN.write_latency[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG3_WR2MR=%u", QDYN.wr2mr[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG3_RD2MR=%u", QDYN.rd2mr[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG3_T_MR=%u", QDYN.t_mr[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG4_T_RP=%u", QDYN.t_rp[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG4_T_RRD=%u", QDYN.t_rrd[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG4_T_CCD=%u", QDYN.t_ccd[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG4_T_RCD=%u", QDYN.t_rcd[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG5_T_CKE=%u", QDYN.t_cke[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG5_T_CKESR=%u", QDYN.t_ckesr[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG5_T_CKSRE=%u", QDYN.t_cksre[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG5_T_CKSRX=%u", QDYN.t_cksrx[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG6_T_CKCSX=%u", QDYN.t_ckcsx[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG7_T_CSH=%u", QDYN.t_csh[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG7_T_MRW_L=%u", QDYN.t_mrw_l[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG8_T_XS_X32=%u", QDYN.t_xs_x32[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG8_T_XS_DLL_X32=%u", QDYN.t_xs_dll_x32[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG8_T_XS_ABORT_X32=%u", QDYN.t_xs_abort_x32[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG8_T_XS_FAST_X32=%u", QDYN.t_xs_fast_x32[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG9_WR2RD_S=%u", QDYN.wr2rd_s[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG9_T_RRD_S=%u", QDYN.t_rrd_s[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG9_T_CCD_S=%u", QDYN.t_ccd_s[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG9_DDR4_WR_PREAMBLE=%u", QDYN.ddr4_wr_preamble[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG9_DDR4_WR_PREAMBLE_AUX=%s", QDYN.ddr4_wr_preamble[13][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG10_T_GEAR_HOLD=%u", QDYN.t_gear_hold[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG10_T_GEAR_SETUP=%u", QDYN.t_gear_setup[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG10_T_CMD_GEAR=%u", QDYN.t_cmd_gear[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG10_T_SYNC_GEAR=%u", QDYN.t_sync_gear[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG11_T_CKMPE=%u", QDYN.t_ckmpe[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG11_T_MPX_S=%u", QDYN.t_mpx_s[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG11_T_MPX_LH=%u", QDYN.t_mpx_lh[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG11_POST_MPSM_GAP_X32=%u", QDYN.post_mpsm_gap_x32[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG12_T_MRD_PDA=%u", QDYN.t_mrd_pda[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG12_T_CMDCKE=%u", QDYN.t_cmdcke[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG12_T_WR_MPR=%u", QDYN.t_wr_mpr[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG13_T_PPD=%u", QDYN.t_ppd[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG13_T_CCD_W2=%u", QDYN.t_ccd_w2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG13_T_CCD_MW=%u", QDYN.t_ccd_mw[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG13_ODTLOFF=%u", QDYN.odtloff[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG14_T_XSR=%u", QDYN.t_xsr[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG14_T_OSCO=%u", QDYN.t_osco[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG15_T_STAB_X32=%u", QDYN.t_stab_x32[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG15_EN_HWFFC_T_STAB=%u", QDYN.en_hwffc_t_stab[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG15_EN_HWFFC_T_STAB_AUX=%s", QDYN.en_hwffc_t_stab[13][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG15_EN_DFI_LP_T_STAB=%u", QDYN.en_dfi_lp_t_stab[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG15_EN_DFI_LP_T_STAB_AUX=%s", QDYN.en_dfi_lp_t_stab[13][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG16_T_CCD_DLR=%u", QDYN.t_ccd_dlr[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG16_T_RRD_DLR=%u", QDYN.t_rrd_dlr[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG16_T_FAW_DLR=%u", QDYN.t_faw_dlr[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG16_T_RP_CA_PARITY=%u", QDYN.t_rp_ca_parity[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG17_T_VRCG_DISABLE=%u", QDYN.t_vrcg_disable[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG17_T_VRCG_ENABLE=%u", QDYN.t_vrcg_enable[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG18_T_MPSMX=%u", QDYN.t_mpsmx[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG18_T_PD=%u", QDYN.t_pd[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG20_T_CSL_SREXIT=%u", QDYN.t_csl_srexit[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG20_T_CSH_SREXIT=%u", QDYN.t_csh_srexit[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG20_T_CASRX=%u", QDYN.t_casrx[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG20_T_CPDED=%u", QDYN.t_cpded[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG21_T_MPC_HOLD=%u", QDYN.t_mpc_hold[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG21_T_MPC_SETUP=%u", QDYN.t_mpc_setup[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG21_T_MPC_CS=%u", QDYN.t_mpc_cs[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG21_T_CSL=%u", QDYN.t_csl[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG22_T_RD2WR_DPR=%u", QDYN.t_rd2wr_dpr[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG22_T_RD2WR_DLR=%u", QDYN.t_rd2wr_dlr[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG22_T_WR2RD_DPR=%u", QDYN.t_wr2rd_dpr[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG22_T_WR2RD_DLR=%u", QDYN.t_wr2rd_dlr[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG23_T_PDN=%u", DYN.t_pdn[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG23_T_XSR_DSM_X1024=%u", DYN.t_xsr_dsm_x1024[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG24_MAX_WR_SYNC=%u", QDYN.max_wr_sync[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG24_MAX_RD_SYNC=%u", QDYN.max_rd_sync[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG24_RD2WR_S=%u", QDYN.rd2wr_s[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG24_BANK_ORG=%u", QDYN.bank_org[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG25_RDA2PRE=%u", QDYN.rda2pre[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG25_WRA2PRE=%u", QDYN.wra2pre[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE=%u", QDYN.lpddr4_diff_bank_rwa2pre[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG26_T_CCD_R=%u", QDYN.t_ccd_r[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG26_T_CCD_W=%u", QDYN.t_ccd_w[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG26_T_CCD_R_S=%u", QDYN.t_ccd_r_s[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG26_T_CCD_W_S=%u", QDYN.t_ccd_w_s[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG27_T_MRR2MPC=%u", QDYN.t_mrr2mpc[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG27_T_ECSC=%u", QDYN.t_ecsc[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG28_T_SRX2SRX=%u", QDYN.t_srx2srx[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG28_T_CPDED2SRX=%u", QDYN.t_cpded2srx[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG28_T_CSSR=%u", QDYN.t_cssr[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG29_T_CKACT=%u", QDYN.t_ckact[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG29_T_CKOFF=%u", QDYN.t_ckoff[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG30_MRR2RD=%u", QDYN.mrr2rd[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG30_MRR2WR=%u", QDYN.mrr2wr[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG30_MRR2MRW=%u", QDYN.mrr2mrw[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG31_RFM_RAAIMT=%u", QDYN.rfm_raaimt[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG31_RFM_RAA_THR=%u", QDYN.rfm_raa_thr[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG31_RFM_RAA_REF_DECR=%u", QDYN.rfm_raa_ref_decr[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG32_WS_FS2WCK_SUS=%u", QDYN.ws_fs2wck_sus[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG32_T_WCKSUS=%u", QDYN.t_wcksus[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG32_WS_OFF2WS_FS=%u", QDYN.ws_off2ws_fs[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG33_T_CCD_R_M=%u", QDYN.t_ccd_r_m[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG33_T_CCD_W_M=%u", QDYN.t_ccd_w_m[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG33_T_WR2RD_M=%u", QDYN.t_wr2rd_m[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG34_T_CCD_MW_BLX2=%u", QDYN.t_ccd_mw_blx2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG34_RD2WR_BLX2=%u", QDYN.rd2wr_blx2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG34_WR2RD_BLX2=%u", QDYN.wr2rd_blx2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG34_T_CCD_BLX2=%u", QDYN.t_ccd_blx2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG35_RDA2PRE_BLX2=%u", QDYN.rda2pre_blx2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG35_WRA2PRE_BLX2=%u", QDYN.wra2pre_blx2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG35_RD2PRE_BLX2=%u", QDYN.rd2pre_blx2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG35_WR2PRE_BLX2=%u", QDYN.wr2pre_blx2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG36_RD2WR_S_BLX2=%u", QDYN.rd2wr_s_blx2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG36_WR2RD_S_BLX2=%u", QDYN.wr2rd_s_blx2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG36_T_CCD_S_BLX2=%u", QDYN.t_ccd_s_blx2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG37_MAX_WR_SYNC_BLX2=%u", QDYN.max_wr_sync_blx2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG37_MAX_RD_SYNC_BLX2=%u", QDYN.max_rd_sync_blx2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG37_WR2MR_BLX2=%u", QDYN.wr2mr_blx2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG37_RD2MR_BLX2=%u", QDYN.rd2mr_blx2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG38_WR2RD_DR_BLX2=%u", QDYN.wr2rd_dr_blx2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG38_RD2WR_DR_BLX2=%u", QDYN.rd2wr_dr_blx2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG38_DIFF_RANK_RD_GAP_BLX2=%u", QDYN.diff_rank_rd_gap_blx2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET1TMG38_DIFF_RANK_WR_GAP_BLX2=%u", QDYN.diff_rank_wr_gap_blx2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG0_T_RAS_MIN_2=%u", QDYN.t_ras_min_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG0_T_FAW_2=%u", QDYN.t_faw_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG0_WR2PRE_2=%u", QDYN.wr2pre_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG1_T_RC_2=%u", QDYN.t_rc_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG1_RD2PRE_2=%u", QDYN.rd2pre_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG2_WR2RD_2=%u", QDYN.wr2rd_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG2_RD2WR_2=%u", QDYN.rd2wr_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG3_T_MR_2=%u", QDYN.t_mr_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG4_T_RP_2=%u", QDYN.t_rp_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG4_T_RRD_2=%u", QDYN.t_rrd_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG4_T_RCD_2=%u", QDYN.t_rcd_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG8_T_XS_X32_2=%u", QDYN.t_xs_x32_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG8_T_XS_DLL_X32_2=%u", QDYN.t_xs_dll_x32_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG9_WR2RD_S_2=%u", QDYN.wr2rd_s_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG9_T_RRD_S_2=%u", QDYN.t_rrd_s_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG13_T_PPD_2=%u", QDYN.t_ppd_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG13_T_CCD_W2_2=%u", QDYN.t_ccd_w2_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG16_T_CCD_DLR_2=%u", QDYN.t_ccd_dlr_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG16_T_RRD_DLR_2=%u", QDYN.t_rrd_dlr_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG16_T_FAW_DLR_2=%u", QDYN.t_faw_dlr_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG16_T_RP_CA_PARITY_2=%u", QDYN.t_rp_ca_parity_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG22_T_RD2WR_DPR_2=%u", QDYN.t_rd2wr_dpr_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG22_T_RD2WR_DLR_2=%u", QDYN.t_rd2wr_dlr_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG22_T_WR2RD_DPR_2=%u", QDYN.t_wr2rd_dpr_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG22_T_WR2RD_DLR_2=%u", QDYN.t_wr2rd_dlr_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG26_T_CCD_R_2=%u", QDYN.t_ccd_r_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG26_T_CCD_W_2=%u", QDYN.t_ccd_w_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG26_T_CCD_R_S_2=%u", QDYN.t_ccd_r_s_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG26_T_CCD_W_S_2=%u", QDYN.t_ccd_w_s_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG27_T_MRR2MPC_2=%u", QDYN.t_mrr2mpc_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG31_RFM_RAAIMT_2=%u", QDYN.rfm_raaimt_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG31_RFM_RAA_THR_2=%u", QDYN.rfm_raa_thr_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG31_RFM_RAA_REF_DECR_2=%u", QDYN.rfm_raa_ref_decr_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG33_T_CCD_R_M_2=%u", QDYN.t_ccd_r_m_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG33_T_CCD_W_M_2=%u", QDYN.t_ccd_w_m_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DRAMSET2TMG33_T_WR2RD_M_2=%u", QDYN.t_wr2rd_m_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R0R1=%u", QDYN.t_rd2rd_gap_r0r1[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R1R0=%u", QDYN.t_rd2rd_gap_r1r0[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R0R1=%u", QDYN.t_wr2rd_gap_r0r1[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R1R0=%u", QDYN.t_wr2rd_gap_r1r0[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R0R1=%u", QDYN.t_rd2wr_gap_r0r1[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R1R0=%u", QDYN.t_rd2wr_gap_r1r0[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R0R1=%u", QDYN.t_wr2wr_gap_r0r1[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R1R0=%u", QDYN.t_wr2wr_gap_r1r0[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R0R2=%u", QDYN.t_rd2rd_gap_r0r2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R2R0=%u", QDYN.t_rd2rd_gap_r2r0[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R0R2=%u", QDYN.t_wr2rd_gap_r0r2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R2R0=%u", QDYN.t_wr2rd_gap_r2r0[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R0R2=%u", QDYN.t_rd2wr_gap_r0r2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R2R0=%u", QDYN.t_rd2wr_gap_r2r0[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R0R2=%u", QDYN.t_wr2wr_gap_r0r2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R2R0=%u", QDYN.t_wr2wr_gap_r2r0[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R0R3=%u", QDYN.t_rd2rd_gap_r0r3[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R3R0=%u", QDYN.t_rd2rd_gap_r3r0[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R0R3=%u", QDYN.t_wr2rd_gap_r0r3[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R3R0=%u", QDYN.t_wr2rd_gap_r3r0[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R0R3=%u", QDYN.t_rd2wr_gap_r0r3[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R3R0=%u", QDYN.t_rd2wr_gap_r3r0[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R0R3=%u", QDYN.t_wr2wr_gap_r0r3[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R3R0=%u", QDYN.t_wr2wr_gap_r3r0[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R1R2=%u", QDYN.t_rd2rd_gap_r1r2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R2R1=%u", QDYN.t_rd2rd_gap_r2r1[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R1R2=%u", QDYN.t_wr2rd_gap_r1r2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R2R1=%u", QDYN.t_wr2rd_gap_r2r1[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R1R2=%u", QDYN.t_rd2wr_gap_r1r2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R2R1=%u", QDYN.t_rd2wr_gap_r2r1[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R1R2=%u", QDYN.t_wr2wr_gap_r1r2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R2R1=%u", QDYN.t_wr2wr_gap_r2r1[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R1R3=%u", QDYN.t_rd2rd_gap_r1r3[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R3R1=%u", QDYN.t_rd2rd_gap_r3r1[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R1R3=%u", QDYN.t_wr2rd_gap_r1r3[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R3R1=%u", QDYN.t_wr2rd_gap_r3r1[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R1R3=%u", QDYN.t_rd2wr_gap_r1r3[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R3R1=%u", QDYN.t_rd2wr_gap_r3r1[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R1R3=%u", QDYN.t_wr2wr_gap_r1r3[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R3R1=%u", QDYN.t_wr2wr_gap_r3r1[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R2R3=%u", QDYN.t_rd2rd_gap_r2r3[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R3R2=%u", QDYN.t_rd2rd_gap_r3r2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R2R3=%u", QDYN.t_wr2rd_gap_r2r3[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R3R2=%u", QDYN.t_wr2rd_gap_r3r2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R2R3=%u", QDYN.t_rd2wr_gap_r2r3[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R3R2=%u", QDYN.t_rd2wr_gap_r3r2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R2R3=%u", QDYN.t_wr2wr_gap_r2r3[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R3R2=%u", QDYN.t_wr2wr_gap_r3r2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_MRAMTMG0_T_RAS_MIN_MRAM=%u", QDYN.t_ras_min_mram[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_MRAMTMG0_T_FAW_MRAM=%u", QDYN.t_faw_mram[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_MRAMTMG1_T_RC_MRAM=%u", QDYN.t_rc_mram[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_MRAMTMG2_T_RP_MRAM=%u", QDYN.t_rp_mram[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_MRAMTMG2_T_RRD_MRAM=%u", QDYN.t_rrd_mram[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_MRAMTMG2_T_RCD_MRAM=%u", QDYN.t_rcd_mram[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_MRAMTMG3_T_RRD_S_MRAM=%u", QDYN.t_rrd_s_mram[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_INITMR0_EMR=%u", QDYN.emr[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_INITMR0_MR=%u", QDYN.mr[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_INITMR1_EMR3=%u", QDYN.emr3[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_INITMR1_EMR2=%u", QDYN.emr2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_INITMR2_MR5=%u", QDYN.mr5[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_INITMR2_MR4=%u", QDYN.mr4[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_INITMR3_MR6=%u", QDYN.mr6[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_INITMR3_MR22=%u", QDYN.mr22[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DFITMG0_DFI_TPHY_WRLAT=%u", QDYN.dfi_tphy_wrlat[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DFITMG0_DFI_TPHY_WRDATA=%u", QDYN.dfi_tphy_wrdata[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DFITMG0_DFI_T_RDDATA_EN=%u", QDYN.dfi_t_rddata_en[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DFITMG0_DFI_T_CTRL_DELAY=%u", QDYN.dfi_t_ctrl_delay[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DFITMG1_DFI_T_DRAM_CLK_ENABLE=%u", QDYN.dfi_t_dram_clk_enable[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DFITMG1_DFI_T_DRAM_CLK_DISABLE=%u", QDYN.dfi_t_dram_clk_disable[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DFITMG1_DFI_T_WRDATA_DELAY=%u", QDYN.dfi_t_wrdata_delay[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DFITMG1_DFI_T_PARIN_LAT=%u", QDYN.dfi_t_parin_lat[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DFITMG1_DFI_T_CMD_LAT=%u", QDYN.dfi_t_cmd_lat[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DFITMG2_DFI_TPHY_WRCSLAT=%u", QDYN.dfi_tphy_wrcslat[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DFITMG2_DFI_TPHY_RDCSLAT=%u", QDYN.dfi_tphy_rdcslat[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DFITMG2_DFI_TWCK_DELAY=%u", QDYN.dfi_twck_delay[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DFITMG3_DFI_T_GEARDOWN_DELAY=%u", QDYN.dfi_t_geardown_delay[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DFITMG4_DFI_TWCK_DIS=%u", QDYN.dfi_twck_dis[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DFITMG4_DFI_TWCK_EN_FS=%u", QDYN.dfi_twck_en_fs[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DFITMG4_DFI_TWCK_EN_WR=%u", QDYN.dfi_twck_en_wr[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DFITMG4_DFI_TWCK_EN_RD=%u", QDYN.dfi_twck_en_rd[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DFITMG5_DFI_TWCK_TOGGLE_POST=%u", QDYN.dfi_twck_toggle_post[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DFITMG5_DFI_TWCK_TOGGLE_CS=%u", QDYN.dfi_twck_toggle_cs[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DFITMG5_DFI_TWCK_TOGGLE=%u", QDYN.dfi_twck_toggle[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DFITMG5_DFI_TWCK_FAST_TOGGLE=%u", QDYN.dfi_twck_fast_toggle[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD=%u", QDYN.dfi_twck_toggle_post_rd[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN=%u", QDYN.dfi_twck_toggle_post_rd_en[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN_AUX=%s", QDYN.dfi_twck_toggle_post_rd_en[13][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DFITMG7_DFI_T_2N_MODE_DELAY=%u", QDYN.dfi_t_2n_mode_delay[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DFITMG7_DFI_T_INIT_START=%u", QDYN.dfi_t_init_start[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DFITMG7_DFI_T_INIT_COMPLETE=%u", QDYN.dfi_t_init_complete[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024=%u", STATIC.dfi_t_ctrlupd_interval_max_x1024[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024=%u", STATIC.dfi_t_ctrlupd_interval_min_x1024[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8=%u", STATIC.dfi_t_ctrlupd_burst_interval_x8[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET1TMG0_T_REFI_X1_X32=%u", DYN.t_refi_x1_x32[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET1TMG0_REFRESH_TO_X1_X32=%u", DYN.refresh_to_x1_x32[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET1TMG0_REFRESH_MARGIN=%u", DYN.refresh_margin[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET1TMG0_REFRESH_TO_X1_SEL=%u", DYN.refresh_to_x1_sel[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET1TMG0_REFRESH_TO_X1_SEL_AUX=%s", DYN.refresh_to_x1_sel[13][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET1TMG0_T_REFI_X1_SEL=%u", DYN.t_refi_x1_sel[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET1TMG0_T_REFI_X1_SEL_AUX=%s", DYN.t_refi_x1_sel[13][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET1TMG1_T_RFC_MIN=%u", DYN.t_rfc_min[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET1TMG1_T_RFC_MIN_AB=%u", DYN.t_rfc_min_ab[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET1TMG2_T_RFC_MIN_DLR=%u", DYN.t_rfc_min_dlr[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET1TMG2_T_PBR2PBR=%u", DYN.t_pbr2pbr[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET1TMG2_T_PBR2ACT=%u", DYN.t_pbr2act[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET1TMG3_T_RFCSB=%u", DYN.t_rfcsb[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET1TMG3_T_REFSBRD=%u", DYN.t_refsbrd[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET1TMG3_REFRESH_TO_AB_X32=%u", DYN.refresh_to_ab_x32[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32=%u", DYN.refresh_timer0_start_value_x32[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32=%u", DYN.refresh_timer1_start_value_x32[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET1TMG5_REFRESH_TIMER2_START_VALUE_X32=%u", DYN.refresh_timer2_start_value_x32[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET1TMG5_REFRESH_TIMER3_START_VALUE_X32=%u", DYN.refresh_timer3_start_value_x32[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET1TMG6_REFRESH_TIMER_LR_OFFSET_X32=%u", STATIC.refresh_timer_lr_offset_x32[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET1TMG7_T_RFCSB_DLR=%u", DYN.t_rfcsb_dlr[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET1TMG7_T_REFSBRD_DLR=%u", DYN.t_refsbrd_dlr[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET1TMG8_T_RFC_MIN_HET=%u", DYN.t_rfc_min_het[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET1TMG9_REFAB_HI_SCH_GAP=%u", DYN.refab_hi_sch_gap[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET1TMG9_REFSB_HI_SCH_GAP=%u", DYN.refsb_hi_sch_gap[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET1TMG10_T_WIN_SIZE_1XTREFI=%u", QDYN.t_win_size_1xtrefi[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET1TMG11_T_PBR2PBR_MP=%u", DYN.t_pbr2pbr_mp[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET1TMG12_T_RFC_MIN_MP=%u", DYN.t_rfc_min_mp[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET1TMG12_T_RFC_MIN_AB_MP=%u", DYN.t_rfc_min_ab_mp[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_ECSSET1TMG0_T_ECS_INT_X1024=%u", QDYN.t_ecs_int_x1024[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_ECSSET1TMG0_T_REFI_ECS_OFFSET_X1_X32=%u", DYN.t_refi_ecs_offset_x1_x32[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFMSET1TMG0_T_RFMPB=%u", QDYN.t_rfmpb[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFMSET1TMG1_T_RFMPB_MP=%u", QDYN.t_rfmpb_mp[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET2TMG0_T_REFI_X1_X32_2=%u", DYN.t_refi_x1_x32_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET2TMG0_REFRESH_TO_X1_X32_2=%u", DYN.refresh_to_x1_x32_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET2TMG0_REFRESH_MARGIN_2=%u", DYN.refresh_margin_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET2TMG1_T_RFC_MIN_2=%u", DYN.t_rfc_min_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET2TMG2_T_RFC_MIN_DLR_2=%u", DYN.t_rfc_min_dlr_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET2TMG3_T_RFCSB_2=%u", DYN.t_rfcsb_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET2TMG3_T_REFSBRD_2=%u", DYN.t_refsbrd_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET2TMG6_REFRESH_TIMER_LR_OFFSET_X32_2=%u", STATIC.refresh_timer_lr_offset_x32_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET2TMG7_T_RFCSB_DLR_2=%u", DYN.t_rfcsb_dlr_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET2TMG7_T_REFSBRD_DLR_2=%u", DYN.t_refsbrd_dlr_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET2TMG9_REFAB_HI_SCH_GAP_2=%u", DYN.refab_hi_sch_gap_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET2TMG9_REFSB_HI_SCH_GAP_2=%u", DYN.refsb_hi_sch_gap_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RFSHSET2TMG10_T_WIN_SIZE_1XTREFI_2=%u", QDYN.t_win_size_1xtrefi_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_ECSSET2TMG0_T_ECS_INT_X1024_2=%u", QDYN.t_ecs_int_x1024_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_ECSSET2TMG0_T_REFI_ECS_OFFSET_X1_X32_2=%u", DYN.t_refi_ecs_offset_x1_x32_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_ZQSET1TMG0_T_ZQ_LONG_NOP=%u", STATIC.t_zq_long_nop[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_ZQSET1TMG0_T_ZQ_SHORT_NOP=%u", STATIC.t_zq_short_nop[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024=%u", STATIC.t_zq_short_interval_x1024[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_ZQSET1TMG1_T_ZQ_RESET_NOP=%u", STATIC.t_zq_reset_nop[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_ZQSET1TMG2_T_ZQ_STOP=%u", STATIC.t_zq_stop[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_ZQSET2TMG0_T_ZQ_LONG_NOP_2=%u", STATIC.t_zq_long_nop_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_ZQSET2TMG0_T_ZQ_SHORT_NOP_2=%u", STATIC.t_zq_short_nop_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RCDINIT1_CTRL_WORD_1=%u", QDYN.ctrl_word_1[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RCDINIT1_CTRL_WORD_2=%u", QDYN.ctrl_word_2[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RCDINIT2_CTRL_WORD_3=%u", QDYN.ctrl_word_3[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RCDINIT2_CTRL_WORD_4=%u", QDYN.ctrl_word_4[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RCDINIT3_CTRL_WORD_5=%u", QDYN.ctrl_word_5[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RCDINIT3_CTRL_WORD_6=%u", QDYN.ctrl_word_6[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RCDINIT4_CTRL_WORD_7=%u", QDYN.ctrl_word_7[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RCDINIT4_CTRL_WORD_8=%u", QDYN.ctrl_word_8[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_HWFFCEX_RANK1_RANK1_MR1_RTT_NOM=%u", QDYN.rank1_mr1_rtt_nom[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_HWFFCEX_RANK1_RANK1_MR2_RTT_WR=%u", QDYN.rank1_mr2_rtt_wr[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_HWFFCEX_RANK1_RANK1_MR5_RTT_PARK=%u", QDYN.rank1_mr5_rtt_park[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_VALUE=%u", QDYN.rank1_mr6_vref_value[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE=%u", QDYN.rank1_mr6_vref_range[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE_AUX=%s", QDYN.rank1_mr6_vref_range[13][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_HWFFCEX_RANK2_RANK2_MR1_RTT_NOM=%u", QDYN.rank2_mr1_rtt_nom[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_HWFFCEX_RANK2_RANK2_MR2_RTT_WR=%u", QDYN.rank2_mr2_rtt_wr[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_HWFFCEX_RANK2_RANK2_MR5_RTT_PARK=%u", QDYN.rank2_mr5_rtt_park[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_VALUE=%u", QDYN.rank2_mr6_vref_value[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE=%u", QDYN.rank2_mr6_vref_range[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE_AUX=%s", QDYN.rank2_mr6_vref_range[13][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_HWFFCEX_RANK3_RANK3_MR1_RTT_NOM=%u", QDYN.rank3_mr1_rtt_nom[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_HWFFCEX_RANK3_RANK3_MR2_RTT_WR=%u", QDYN.rank3_mr2_rtt_wr[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_HWFFCEX_RANK3_RANK3_MR5_RTT_PARK=%u", QDYN.rank3_mr5_rtt_park[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_VALUE=%u", QDYN.rank3_mr6_vref_value[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE=%u", QDYN.rank3_mr6_vref_range[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE_AUX=%s", QDYN.rank3_mr6_vref_range[13][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DQSOSCCTL0_DQSOSC_ENABLE=%u", DYN.dqsosc_enable[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DQSOSCCTL0_DQSOSC_ENABLE_AUX=%s", DYN.dqsosc_enable[13][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT=%u", DYN.dqsosc_interval_unit[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT_AUX=%s", DYN.dqsosc_interval_unit[13][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DQSOSCCTL0_DQSOSC_INTERVAL=%u", DYN.dqsosc_interval[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DERATEINT_MR4_READ_INTERVAL=%u", QDYN.mr4_read_interval[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DERATEVAL0_DERATED_T_RRD=%u", QDYN.derated_t_rrd[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DERATEVAL0_DERATED_T_RP=%u", QDYN.derated_t_rp[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DERATEVAL0_DERATED_T_RAS_MIN=%u", QDYN.derated_t_ras_min[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DERATEVAL0_DERATED_T_RCD=%u", QDYN.derated_t_rcd[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DERATEVAL1_DERATED_T_RC=%u", QDYN.derated_t_rc[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DERATEVAL1_DERATED_T_RCD_WRITE=%u", QDYN.derated_t_rcd_write[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_HWLPTMG0_HW_LP_IDLE_X32=%u", QDYN.hw_lp_idle_x32[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DVFSCTL0_DVFSQ_ENABLE=%u", STATIC.dvfsq_enable[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DVFSCTL0_DVFSQ_ENABLE_AUX=%s", STATIC.dvfsq_enable[13][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_SCHEDTMG0_PAGECLOSE_TIMER=%u", STATIC.pageclose_timer[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_SCHEDTMG0_RDWR_IDLE_GAP=%u", STATIC.rdwr_idle_gap[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_PERFHPR1_HPR_MAX_STARVE=%u", QDYN.hpr_max_starve[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_PERFHPR1_HPR_XACT_RUN_LENGTH=%u", QDYN.hpr_xact_run_length[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_PERFLPR1_LPR_MAX_STARVE=%u", QDYN.lpr_max_starve[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_PERFLPR1_LPR_XACT_RUN_LENGTH=%u", QDYN.lpr_xact_run_length[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_PERFWR1_W_MAX_STARVE=%u", QDYN.w_max_starve[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_PERFWR1_W_XACT_RUN_LENGTH=%u", QDYN.w_xact_run_length[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANKTMG0_DIFF_RANK_RD_GAP=%u", QDYN.diff_rank_rd_gap[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANKTMG0_DIFF_RANK_WR_GAP=%u", QDYN.diff_rank_wr_gap[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANKTMG1_WR2RD_DR=%u", QDYN.wr2rd_dr[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RANKTMG1_RD2WR_DR=%u", QDYN.rd2wr_dr[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_PWRTMG_POWERDOWN_TO_X32=%u", QDYN.powerdown_to_x32[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_PWRTMG_SELFREF_TO_X32=%u", QDYN.selfref_to_x32[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_ODTCFG_RD_ODT_DELAY=%u", QDYN.rd_odt_delay[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_ODTCFG_RD_ODT_HOLD=%u", QDYN.rd_odt_hold[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_ODTCFG_WR_ODT_DELAY=%u", QDYN.wr_odt_delay[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_ODTCFG_WR_ODT_HOLD=%u", QDYN.wr_odt_hold[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_CRCPARTMG0_T_WR_CRC_ALERT_PW_MAX=%u", DYN.t_wr_crc_alert_pw_max[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_CRCPARTMG0_T_WR_CRC_ALERT_PW_MIN=%u", DYN.t_wr_crc_alert_pw_min[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_CRCPARTMG1_T_CSALT=%u", QDYN.t_csalt[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RETRYTMG0_CAPAR_RETRY_WINDOW=%u", QDYN.capar_retry_window[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RETRYTMG0_T_WR_CRC_RETRY_WINDOW=%u", QDYN.t_wr_crc_retry_window[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RETRYTMG1_DFI_T_PHY_RDLAT=%u", QDYN.dfi_t_phy_rdlat[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RETRYTMG1_EXTRA_RD_RETRY_WINDOW=%u", QDYN.extra_rd_retry_window[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RETRYTMG1_RETRY_ADD_RD_LAT=%u", QDYN.retry_add_rd_lat[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RETRYTMG1_RETRY_ADD_RD_LAT_EN=%u", QDYN.retry_add_rd_lat_en[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_RETRYTMG1_RETRY_ADD_RD_LAT_EN_AUX=%s", QDYN.retry_add_rd_lat_en[13][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DDR4PPRTMG0_T_PGM_X1_X1024=%u", QDYN.t_pgm_x1_x1024[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DDR4PPRTMG0_T_PGM_X1_SEL=%u", QDYN.t_pgm_x1_sel[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DDR4PPRTMG0_T_PGM_X1_SEL_AUX=%s", QDYN.t_pgm_x1_sel[13][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DDR4PPRTMG1_T_PGMPST_X32=%u", QDYN.t_pgmpst_x32[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_DDR4PPRTMG1_T_PGM_EXIT=%u", QDYN.t_pgm_exit[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_LNKECCCTL0_WR_LINK_ECC_ENABLE=%u", QDYN.wr_link_ecc_enable[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_LNKECCCTL0_WR_LINK_ECC_ENABLE_AUX=%s", QDYN.wr_link_ecc_enable[13][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_LNKECCCTL0_RD_LINK_ECC_ENABLE=%u", QDYN.rd_link_ecc_enable[13][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ13_CH1_LNKECCCTL0_RD_LINK_ECC_ENABLE_AUX=%s", QDYN.rd_link_ecc_enable[13][1] ? "y" : "n");
#endif /* UMCTL2_FREQUENCY_NUM > 13 && DWC_DDRCTL_NUM_CHANNEL > 1 */
#if UMCTL2_FREQUENCY_NUM > 14
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG0_T_RAS_MIN=%u", QDYN.t_ras_min[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG0_T_RAS_MAX=%u", QDYN.t_ras_max[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG0_T_FAW=%u", QDYN.t_faw[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG0_WR2PRE=%u", QDYN.wr2pre[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG1_T_RC=%u", QDYN.t_rc[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG1_RD2PRE=%u", QDYN.rd2pre[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG1_T_XP=%u", QDYN.t_xp[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG1_T_RCD_WRITE=%u", QDYN.t_rcd_write[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG2_WR2RD=%u", QDYN.wr2rd[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG2_RD2WR=%u", QDYN.rd2wr[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG2_READ_LATENCY=%u", QDYN.read_latency[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG2_WRITE_LATENCY=%u", QDYN.write_latency[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG3_WR2MR=%u", QDYN.wr2mr[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG3_RD2MR=%u", QDYN.rd2mr[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG3_T_MR=%u", QDYN.t_mr[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG4_T_RP=%u", QDYN.t_rp[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG4_T_RRD=%u", QDYN.t_rrd[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG4_T_CCD=%u", QDYN.t_ccd[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG4_T_RCD=%u", QDYN.t_rcd[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG5_T_CKE=%u", QDYN.t_cke[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG5_T_CKESR=%u", QDYN.t_ckesr[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG5_T_CKSRE=%u", QDYN.t_cksre[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG5_T_CKSRX=%u", QDYN.t_cksrx[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG6_T_CKCSX=%u", QDYN.t_ckcsx[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG7_T_CSH=%u", QDYN.t_csh[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG7_T_MRW_L=%u", QDYN.t_mrw_l[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG8_T_XS_X32=%u", QDYN.t_xs_x32[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG8_T_XS_DLL_X32=%u", QDYN.t_xs_dll_x32[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG8_T_XS_ABORT_X32=%u", QDYN.t_xs_abort_x32[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG8_T_XS_FAST_X32=%u", QDYN.t_xs_fast_x32[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG9_WR2RD_S=%u", QDYN.wr2rd_s[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG9_T_RRD_S=%u", QDYN.t_rrd_s[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG9_T_CCD_S=%u", QDYN.t_ccd_s[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG9_DDR4_WR_PREAMBLE=%u", QDYN.ddr4_wr_preamble[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG9_DDR4_WR_PREAMBLE_AUX=%s", QDYN.ddr4_wr_preamble[14][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG10_T_GEAR_HOLD=%u", QDYN.t_gear_hold[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG10_T_GEAR_SETUP=%u", QDYN.t_gear_setup[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG10_T_CMD_GEAR=%u", QDYN.t_cmd_gear[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG10_T_SYNC_GEAR=%u", QDYN.t_sync_gear[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG11_T_CKMPE=%u", QDYN.t_ckmpe[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG11_T_MPX_S=%u", QDYN.t_mpx_s[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG11_T_MPX_LH=%u", QDYN.t_mpx_lh[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG11_POST_MPSM_GAP_X32=%u", QDYN.post_mpsm_gap_x32[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG12_T_MRD_PDA=%u", QDYN.t_mrd_pda[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG12_T_CMDCKE=%u", QDYN.t_cmdcke[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG12_T_WR_MPR=%u", QDYN.t_wr_mpr[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG13_T_PPD=%u", QDYN.t_ppd[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG13_T_CCD_W2=%u", QDYN.t_ccd_w2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG13_T_CCD_MW=%u", QDYN.t_ccd_mw[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG13_ODTLOFF=%u", QDYN.odtloff[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG14_T_XSR=%u", QDYN.t_xsr[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG14_T_OSCO=%u", QDYN.t_osco[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG15_T_STAB_X32=%u", QDYN.t_stab_x32[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG15_EN_HWFFC_T_STAB=%u", QDYN.en_hwffc_t_stab[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG15_EN_HWFFC_T_STAB_AUX=%s", QDYN.en_hwffc_t_stab[14][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG15_EN_DFI_LP_T_STAB=%u", QDYN.en_dfi_lp_t_stab[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG15_EN_DFI_LP_T_STAB_AUX=%s", QDYN.en_dfi_lp_t_stab[14][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG16_T_CCD_DLR=%u", QDYN.t_ccd_dlr[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG16_T_RRD_DLR=%u", QDYN.t_rrd_dlr[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG16_T_FAW_DLR=%u", QDYN.t_faw_dlr[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG16_T_RP_CA_PARITY=%u", QDYN.t_rp_ca_parity[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG17_T_VRCG_DISABLE=%u", QDYN.t_vrcg_disable[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG17_T_VRCG_ENABLE=%u", QDYN.t_vrcg_enable[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG18_T_MPSMX=%u", QDYN.t_mpsmx[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG18_T_PD=%u", QDYN.t_pd[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG20_T_CSL_SREXIT=%u", QDYN.t_csl_srexit[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG20_T_CSH_SREXIT=%u", QDYN.t_csh_srexit[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG20_T_CASRX=%u", QDYN.t_casrx[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG20_T_CPDED=%u", QDYN.t_cpded[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG21_T_MPC_HOLD=%u", QDYN.t_mpc_hold[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG21_T_MPC_SETUP=%u", QDYN.t_mpc_setup[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG21_T_MPC_CS=%u", QDYN.t_mpc_cs[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG21_T_CSL=%u", QDYN.t_csl[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG22_T_RD2WR_DPR=%u", QDYN.t_rd2wr_dpr[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG22_T_RD2WR_DLR=%u", QDYN.t_rd2wr_dlr[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG22_T_WR2RD_DPR=%u", QDYN.t_wr2rd_dpr[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG22_T_WR2RD_DLR=%u", QDYN.t_wr2rd_dlr[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG23_T_PDN=%u", DYN.t_pdn[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG23_T_XSR_DSM_X1024=%u", DYN.t_xsr_dsm_x1024[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG24_MAX_WR_SYNC=%u", QDYN.max_wr_sync[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG24_MAX_RD_SYNC=%u", QDYN.max_rd_sync[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG24_RD2WR_S=%u", QDYN.rd2wr_s[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG24_BANK_ORG=%u", QDYN.bank_org[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG25_RDA2PRE=%u", QDYN.rda2pre[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG25_WRA2PRE=%u", QDYN.wra2pre[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE=%u", QDYN.lpddr4_diff_bank_rwa2pre[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG26_T_CCD_R=%u", QDYN.t_ccd_r[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG26_T_CCD_W=%u", QDYN.t_ccd_w[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG26_T_CCD_R_S=%u", QDYN.t_ccd_r_s[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG26_T_CCD_W_S=%u", QDYN.t_ccd_w_s[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG27_T_MRR2MPC=%u", QDYN.t_mrr2mpc[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG27_T_ECSC=%u", QDYN.t_ecsc[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG28_T_SRX2SRX=%u", QDYN.t_srx2srx[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG28_T_CPDED2SRX=%u", QDYN.t_cpded2srx[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG28_T_CSSR=%u", QDYN.t_cssr[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG29_T_CKACT=%u", QDYN.t_ckact[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG29_T_CKOFF=%u", QDYN.t_ckoff[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG30_MRR2RD=%u", QDYN.mrr2rd[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG30_MRR2WR=%u", QDYN.mrr2wr[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG30_MRR2MRW=%u", QDYN.mrr2mrw[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG31_RFM_RAAIMT=%u", QDYN.rfm_raaimt[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG31_RFM_RAA_THR=%u", QDYN.rfm_raa_thr[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG31_RFM_RAA_REF_DECR=%u", QDYN.rfm_raa_ref_decr[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG32_WS_FS2WCK_SUS=%u", QDYN.ws_fs2wck_sus[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG32_T_WCKSUS=%u", QDYN.t_wcksus[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG32_WS_OFF2WS_FS=%u", QDYN.ws_off2ws_fs[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG33_T_CCD_R_M=%u", QDYN.t_ccd_r_m[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG33_T_CCD_W_M=%u", QDYN.t_ccd_w_m[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG33_T_WR2RD_M=%u", QDYN.t_wr2rd_m[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG34_T_CCD_MW_BLX2=%u", QDYN.t_ccd_mw_blx2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG34_RD2WR_BLX2=%u", QDYN.rd2wr_blx2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG34_WR2RD_BLX2=%u", QDYN.wr2rd_blx2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG34_T_CCD_BLX2=%u", QDYN.t_ccd_blx2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG35_RDA2PRE_BLX2=%u", QDYN.rda2pre_blx2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG35_WRA2PRE_BLX2=%u", QDYN.wra2pre_blx2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG35_RD2PRE_BLX2=%u", QDYN.rd2pre_blx2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG35_WR2PRE_BLX2=%u", QDYN.wr2pre_blx2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG36_RD2WR_S_BLX2=%u", QDYN.rd2wr_s_blx2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG36_WR2RD_S_BLX2=%u", QDYN.wr2rd_s_blx2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG36_T_CCD_S_BLX2=%u", QDYN.t_ccd_s_blx2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG37_MAX_WR_SYNC_BLX2=%u", QDYN.max_wr_sync_blx2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG37_MAX_RD_SYNC_BLX2=%u", QDYN.max_rd_sync_blx2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG37_WR2MR_BLX2=%u", QDYN.wr2mr_blx2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG37_RD2MR_BLX2=%u", QDYN.rd2mr_blx2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG38_WR2RD_DR_BLX2=%u", QDYN.wr2rd_dr_blx2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG38_RD2WR_DR_BLX2=%u", QDYN.rd2wr_dr_blx2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG38_DIFF_RANK_RD_GAP_BLX2=%u", QDYN.diff_rank_rd_gap_blx2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET1TMG38_DIFF_RANK_WR_GAP_BLX2=%u", QDYN.diff_rank_wr_gap_blx2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG0_T_RAS_MIN_2=%u", QDYN.t_ras_min_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG0_T_FAW_2=%u", QDYN.t_faw_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG0_WR2PRE_2=%u", QDYN.wr2pre_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG1_T_RC_2=%u", QDYN.t_rc_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG1_RD2PRE_2=%u", QDYN.rd2pre_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG2_WR2RD_2=%u", QDYN.wr2rd_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG2_RD2WR_2=%u", QDYN.rd2wr_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG3_T_MR_2=%u", QDYN.t_mr_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG4_T_RP_2=%u", QDYN.t_rp_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG4_T_RRD_2=%u", QDYN.t_rrd_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG4_T_RCD_2=%u", QDYN.t_rcd_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG8_T_XS_X32_2=%u", QDYN.t_xs_x32_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG8_T_XS_DLL_X32_2=%u", QDYN.t_xs_dll_x32_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG9_WR2RD_S_2=%u", QDYN.wr2rd_s_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG9_T_RRD_S_2=%u", QDYN.t_rrd_s_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG13_T_PPD_2=%u", QDYN.t_ppd_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG13_T_CCD_W2_2=%u", QDYN.t_ccd_w2_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG16_T_CCD_DLR_2=%u", QDYN.t_ccd_dlr_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG16_T_RRD_DLR_2=%u", QDYN.t_rrd_dlr_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG16_T_FAW_DLR_2=%u", QDYN.t_faw_dlr_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG16_T_RP_CA_PARITY_2=%u", QDYN.t_rp_ca_parity_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG22_T_RD2WR_DPR_2=%u", QDYN.t_rd2wr_dpr_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG22_T_RD2WR_DLR_2=%u", QDYN.t_rd2wr_dlr_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG22_T_WR2RD_DPR_2=%u", QDYN.t_wr2rd_dpr_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG22_T_WR2RD_DLR_2=%u", QDYN.t_wr2rd_dlr_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG26_T_CCD_R_2=%u", QDYN.t_ccd_r_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG26_T_CCD_W_2=%u", QDYN.t_ccd_w_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG26_T_CCD_R_S_2=%u", QDYN.t_ccd_r_s_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG26_T_CCD_W_S_2=%u", QDYN.t_ccd_w_s_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG27_T_MRR2MPC_2=%u", QDYN.t_mrr2mpc_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG31_RFM_RAAIMT_2=%u", QDYN.rfm_raaimt_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG31_RFM_RAA_THR_2=%u", QDYN.rfm_raa_thr_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG31_RFM_RAA_REF_DECR_2=%u", QDYN.rfm_raa_ref_decr_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG33_T_CCD_R_M_2=%u", QDYN.t_ccd_r_m_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG33_T_CCD_W_M_2=%u", QDYN.t_ccd_w_m_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DRAMSET2TMG33_T_WR2RD_M_2=%u", QDYN.t_wr2rd_m_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R0R1=%u", QDYN.t_rd2rd_gap_r0r1[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R1R0=%u", QDYN.t_rd2rd_gap_r1r0[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R0R1=%u", QDYN.t_wr2rd_gap_r0r1[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R1R0=%u", QDYN.t_wr2rd_gap_r1r0[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R0R1=%u", QDYN.t_rd2wr_gap_r0r1[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R1R0=%u", QDYN.t_rd2wr_gap_r1r0[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R0R1=%u", QDYN.t_wr2wr_gap_r0r1[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R1R0=%u", QDYN.t_wr2wr_gap_r1r0[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R0R2=%u", QDYN.t_rd2rd_gap_r0r2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R2R0=%u", QDYN.t_rd2rd_gap_r2r0[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R0R2=%u", QDYN.t_wr2rd_gap_r0r2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R2R0=%u", QDYN.t_wr2rd_gap_r2r0[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R0R2=%u", QDYN.t_rd2wr_gap_r0r2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R2R0=%u", QDYN.t_rd2wr_gap_r2r0[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R0R2=%u", QDYN.t_wr2wr_gap_r0r2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R2R0=%u", QDYN.t_wr2wr_gap_r2r0[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R0R3=%u", QDYN.t_rd2rd_gap_r0r3[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R3R0=%u", QDYN.t_rd2rd_gap_r3r0[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R0R3=%u", QDYN.t_wr2rd_gap_r0r3[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R3R0=%u", QDYN.t_wr2rd_gap_r3r0[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R0R3=%u", QDYN.t_rd2wr_gap_r0r3[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R3R0=%u", QDYN.t_rd2wr_gap_r3r0[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R0R3=%u", QDYN.t_wr2wr_gap_r0r3[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R3R0=%u", QDYN.t_wr2wr_gap_r3r0[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R1R2=%u", QDYN.t_rd2rd_gap_r1r2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R2R1=%u", QDYN.t_rd2rd_gap_r2r1[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R1R2=%u", QDYN.t_wr2rd_gap_r1r2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R2R1=%u", QDYN.t_wr2rd_gap_r2r1[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R1R2=%u", QDYN.t_rd2wr_gap_r1r2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R2R1=%u", QDYN.t_rd2wr_gap_r2r1[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R1R2=%u", QDYN.t_wr2wr_gap_r1r2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R2R1=%u", QDYN.t_wr2wr_gap_r2r1[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R1R3=%u", QDYN.t_rd2rd_gap_r1r3[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R3R1=%u", QDYN.t_rd2rd_gap_r3r1[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R1R3=%u", QDYN.t_wr2rd_gap_r1r3[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R3R1=%u", QDYN.t_wr2rd_gap_r3r1[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R1R3=%u", QDYN.t_rd2wr_gap_r1r3[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R3R1=%u", QDYN.t_rd2wr_gap_r3r1[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R1R3=%u", QDYN.t_wr2wr_gap_r1r3[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R3R1=%u", QDYN.t_wr2wr_gap_r3r1[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R2R3=%u", QDYN.t_rd2rd_gap_r2r3[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R3R2=%u", QDYN.t_rd2rd_gap_r3r2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R2R3=%u", QDYN.t_wr2rd_gap_r2r3[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R3R2=%u", QDYN.t_wr2rd_gap_r3r2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R2R3=%u", QDYN.t_rd2wr_gap_r2r3[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R3R2=%u", QDYN.t_rd2wr_gap_r3r2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R2R3=%u", QDYN.t_wr2wr_gap_r2r3[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R3R2=%u", QDYN.t_wr2wr_gap_r3r2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_MRAMTMG0_T_RAS_MIN_MRAM=%u", QDYN.t_ras_min_mram[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_MRAMTMG0_T_FAW_MRAM=%u", QDYN.t_faw_mram[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_MRAMTMG1_T_RC_MRAM=%u", QDYN.t_rc_mram[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_MRAMTMG2_T_RP_MRAM=%u", QDYN.t_rp_mram[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_MRAMTMG2_T_RRD_MRAM=%u", QDYN.t_rrd_mram[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_MRAMTMG2_T_RCD_MRAM=%u", QDYN.t_rcd_mram[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_MRAMTMG3_T_RRD_S_MRAM=%u", QDYN.t_rrd_s_mram[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_INITMR0_EMR=%u", QDYN.emr[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_INITMR0_MR=%u", QDYN.mr[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_INITMR1_EMR3=%u", QDYN.emr3[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_INITMR1_EMR2=%u", QDYN.emr2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_INITMR2_MR5=%u", QDYN.mr5[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_INITMR2_MR4=%u", QDYN.mr4[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_INITMR3_MR6=%u", QDYN.mr6[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_INITMR3_MR22=%u", QDYN.mr22[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFITMG0_DFI_TPHY_WRLAT=%u", QDYN.dfi_tphy_wrlat[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFITMG0_DFI_TPHY_WRDATA=%u", QDYN.dfi_tphy_wrdata[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFITMG0_DFI_T_RDDATA_EN=%u", QDYN.dfi_t_rddata_en[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFITMG0_DFI_T_CTRL_DELAY=%u", QDYN.dfi_t_ctrl_delay[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFITMG1_DFI_T_DRAM_CLK_ENABLE=%u", QDYN.dfi_t_dram_clk_enable[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFITMG1_DFI_T_DRAM_CLK_DISABLE=%u", QDYN.dfi_t_dram_clk_disable[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFITMG1_DFI_T_WRDATA_DELAY=%u", QDYN.dfi_t_wrdata_delay[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFITMG1_DFI_T_PARIN_LAT=%u", QDYN.dfi_t_parin_lat[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFITMG1_DFI_T_CMD_LAT=%u", QDYN.dfi_t_cmd_lat[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFITMG2_DFI_TPHY_WRCSLAT=%u", QDYN.dfi_tphy_wrcslat[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFITMG2_DFI_TPHY_RDCSLAT=%u", QDYN.dfi_tphy_rdcslat[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFITMG2_DFI_TWCK_DELAY=%u", QDYN.dfi_twck_delay[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFITMG3_DFI_T_GEARDOWN_DELAY=%u", QDYN.dfi_t_geardown_delay[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFITMG4_DFI_TWCK_DIS=%u", QDYN.dfi_twck_dis[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFITMG4_DFI_TWCK_EN_FS=%u", QDYN.dfi_twck_en_fs[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFITMG4_DFI_TWCK_EN_WR=%u", QDYN.dfi_twck_en_wr[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFITMG4_DFI_TWCK_EN_RD=%u", QDYN.dfi_twck_en_rd[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFITMG5_DFI_TWCK_TOGGLE_POST=%u", QDYN.dfi_twck_toggle_post[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFITMG5_DFI_TWCK_TOGGLE_CS=%u", QDYN.dfi_twck_toggle_cs[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFITMG5_DFI_TWCK_TOGGLE=%u", QDYN.dfi_twck_toggle[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFITMG5_DFI_TWCK_FAST_TOGGLE=%u", QDYN.dfi_twck_fast_toggle[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD=%u", QDYN.dfi_twck_toggle_post_rd[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN=%u", QDYN.dfi_twck_toggle_post_rd_en[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN_AUX=%s", QDYN.dfi_twck_toggle_post_rd_en[14][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFITMG7_DFI_T_2N_MODE_DELAY=%u", QDYN.dfi_t_2n_mode_delay[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFITMG7_DFI_T_INIT_START=%u", QDYN.dfi_t_init_start[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFITMG7_DFI_T_INIT_COMPLETE=%u", QDYN.dfi_t_init_complete[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024=%u", STATIC.dfi_t_ctrlupd_interval_max_x1024[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024=%u", STATIC.dfi_t_ctrlupd_interval_min_x1024[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1=%u", DYN.dfi_t_ctrlupd_interval_type1[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC=%u", STATIC.ctrlupd_after_dqsosc[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC_AUX=%s", STATIC.ctrlupd_after_dqsosc[14] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFIUPDTMG2_PPT2_OVERRIDE=%u", STATIC.ppt2_override[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFIUPDTMG2_PPT2_OVERRIDE_AUX=%s", STATIC.ppt2_override[14] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFIUPDTMG2_PPT2_EN=%u", DYN.ppt2_en[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFIUPDTMG2_PPT2_EN_AUX=%s", DYN.ppt2_en[14] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT=%u", DYN.dfi_t_ctrlupd_interval_type1_unit[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8=%u", STATIC.dfi_t_ctrlupd_burst_interval_x8[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET1TMG0_T_REFI_X1_X32=%u", DYN.t_refi_x1_x32[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET1TMG0_REFRESH_TO_X1_X32=%u", DYN.refresh_to_x1_x32[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET1TMG0_REFRESH_MARGIN=%u", DYN.refresh_margin[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL=%u", DYN.refresh_to_x1_sel[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL_AUX=%s", DYN.refresh_to_x1_sel[14][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET1TMG0_T_REFI_X1_SEL=%u", DYN.t_refi_x1_sel[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET1TMG0_T_REFI_X1_SEL_AUX=%s", DYN.t_refi_x1_sel[14][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET1TMG1_T_RFC_MIN=%u", DYN.t_rfc_min[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET1TMG1_T_RFC_MIN_AB=%u", DYN.t_rfc_min_ab[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET1TMG2_T_RFC_MIN_DLR=%u", DYN.t_rfc_min_dlr[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET1TMG2_T_PBR2PBR=%u", DYN.t_pbr2pbr[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET1TMG2_T_PBR2ACT=%u", DYN.t_pbr2act[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET1TMG3_T_RFCSB=%u", DYN.t_rfcsb[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET1TMG3_T_REFSBRD=%u", DYN.t_refsbrd[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET1TMG3_REFRESH_TO_AB_X32=%u", DYN.refresh_to_ab_x32[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32=%u", DYN.refresh_timer0_start_value_x32[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32=%u", DYN.refresh_timer1_start_value_x32[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET1TMG5_REFRESH_TIMER2_START_VALUE_X32=%u", DYN.refresh_timer2_start_value_x32[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET1TMG5_REFRESH_TIMER3_START_VALUE_X32=%u", DYN.refresh_timer3_start_value_x32[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET1TMG6_REFRESH_TIMER_LR_OFFSET_X32=%u", STATIC.refresh_timer_lr_offset_x32[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET1TMG7_T_RFCSB_DLR=%u", DYN.t_rfcsb_dlr[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET1TMG7_T_REFSBRD_DLR=%u", DYN.t_refsbrd_dlr[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET1TMG8_T_RFC_MIN_HET=%u", DYN.t_rfc_min_het[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET1TMG9_REFAB_HI_SCH_GAP=%u", DYN.refab_hi_sch_gap[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET1TMG9_REFSB_HI_SCH_GAP=%u", DYN.refsb_hi_sch_gap[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET1TMG10_T_WIN_SIZE_1XTREFI=%u", QDYN.t_win_size_1xtrefi[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET1TMG11_T_PBR2PBR_MP=%u", DYN.t_pbr2pbr_mp[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET1TMG12_T_RFC_MIN_MP=%u", DYN.t_rfc_min_mp[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET1TMG12_T_RFC_MIN_AB_MP=%u", DYN.t_rfc_min_ab_mp[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_ECSSET1TMG0_T_ECS_INT_X1024=%u", QDYN.t_ecs_int_x1024[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_ECSSET1TMG0_T_REFI_ECS_OFFSET_X1_X32=%u", DYN.t_refi_ecs_offset_x1_x32[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFMSET1TMG0_T_RFMPB=%u", QDYN.t_rfmpb[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFMSET1TMG1_T_RFMPB_MP=%u", QDYN.t_rfmpb_mp[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET2TMG0_T_REFI_X1_X32_2=%u", DYN.t_refi_x1_x32_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET2TMG0_REFRESH_TO_X1_X32_2=%u", DYN.refresh_to_x1_x32_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET2TMG0_REFRESH_MARGIN_2=%u", DYN.refresh_margin_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET2TMG1_T_RFC_MIN_2=%u", DYN.t_rfc_min_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET2TMG2_T_RFC_MIN_DLR_2=%u", DYN.t_rfc_min_dlr_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET2TMG3_T_RFCSB_2=%u", DYN.t_rfcsb_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET2TMG3_T_REFSBRD_2=%u", DYN.t_refsbrd_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET2TMG6_REFRESH_TIMER_LR_OFFSET_X32_2=%u", STATIC.refresh_timer_lr_offset_x32_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET2TMG7_T_RFCSB_DLR_2=%u", DYN.t_rfcsb_dlr_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET2TMG7_T_REFSBRD_DLR_2=%u", DYN.t_refsbrd_dlr_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET2TMG9_REFAB_HI_SCH_GAP_2=%u", DYN.refab_hi_sch_gap_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET2TMG9_REFSB_HI_SCH_GAP_2=%u", DYN.refsb_hi_sch_gap_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RFSHSET2TMG10_T_WIN_SIZE_1XTREFI_2=%u", QDYN.t_win_size_1xtrefi_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_ECSSET2TMG0_T_ECS_INT_X1024_2=%u", QDYN.t_ecs_int_x1024_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_ECSSET2TMG0_T_REFI_ECS_OFFSET_X1_X32_2=%u", DYN.t_refi_ecs_offset_x1_x32_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_ZQSET1TMG0_T_ZQ_LONG_NOP=%u", STATIC.t_zq_long_nop[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_ZQSET1TMG0_T_ZQ_SHORT_NOP=%u", STATIC.t_zq_short_nop[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024=%u", STATIC.t_zq_short_interval_x1024[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_ZQSET1TMG1_T_ZQ_RESET_NOP=%u", STATIC.t_zq_reset_nop[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_ZQSET1TMG2_T_ZQ_STOP=%u", STATIC.t_zq_stop[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_ZQSET2TMG0_T_ZQ_LONG_NOP_2=%u", STATIC.t_zq_long_nop_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_ZQSET2TMG0_T_ZQ_SHORT_NOP_2=%u", STATIC.t_zq_short_nop_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RCDINIT1_CTRL_WORD_1=%u", QDYN.ctrl_word_1[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RCDINIT1_CTRL_WORD_2=%u", QDYN.ctrl_word_2[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RCDINIT2_CTRL_WORD_3=%u", QDYN.ctrl_word_3[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RCDINIT2_CTRL_WORD_4=%u", QDYN.ctrl_word_4[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RCDINIT3_CTRL_WORD_5=%u", QDYN.ctrl_word_5[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RCDINIT3_CTRL_WORD_6=%u", QDYN.ctrl_word_6[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RCDINIT4_CTRL_WORD_7=%u", QDYN.ctrl_word_7[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RCDINIT4_CTRL_WORD_8=%u", QDYN.ctrl_word_8[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_HWFFCEX_RANK1_RANK1_MR1_RTT_NOM=%u", QDYN.rank1_mr1_rtt_nom[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_HWFFCEX_RANK1_RANK1_MR2_RTT_WR=%u", QDYN.rank1_mr2_rtt_wr[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_HWFFCEX_RANK1_RANK1_MR5_RTT_PARK=%u", QDYN.rank1_mr5_rtt_park[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_VALUE=%u", QDYN.rank1_mr6_vref_value[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE=%u", QDYN.rank1_mr6_vref_range[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE_AUX=%s", QDYN.rank1_mr6_vref_range[14][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_HWFFCEX_RANK2_RANK2_MR1_RTT_NOM=%u", QDYN.rank2_mr1_rtt_nom[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_HWFFCEX_RANK2_RANK2_MR2_RTT_WR=%u", QDYN.rank2_mr2_rtt_wr[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_HWFFCEX_RANK2_RANK2_MR5_RTT_PARK=%u", QDYN.rank2_mr5_rtt_park[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_VALUE=%u", QDYN.rank2_mr6_vref_value[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE=%u", QDYN.rank2_mr6_vref_range[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE_AUX=%s", QDYN.rank2_mr6_vref_range[14][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_HWFFCEX_RANK3_RANK3_MR1_RTT_NOM=%u", QDYN.rank3_mr1_rtt_nom[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_HWFFCEX_RANK3_RANK3_MR2_RTT_WR=%u", QDYN.rank3_mr2_rtt_wr[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_HWFFCEX_RANK3_RANK3_MR5_RTT_PARK=%u", QDYN.rank3_mr5_rtt_park[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_VALUE=%u", QDYN.rank3_mr6_vref_value[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE=%u", QDYN.rank3_mr6_vref_range[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE_AUX=%s", QDYN.rank3_mr6_vref_range[14][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DQSOSCCTL0_DQSOSC_ENABLE=%u", DYN.dqsosc_enable[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DQSOSCCTL0_DQSOSC_ENABLE_AUX=%s", DYN.dqsosc_enable[14][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT=%u", DYN.dqsosc_interval_unit[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT_AUX=%s", DYN.dqsosc_interval_unit[14][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DQSOSCCTL0_DQSOSC_INTERVAL=%u", DYN.dqsosc_interval[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DERATEINT_MR4_READ_INTERVAL=%u", QDYN.mr4_read_interval[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DERATEVAL0_DERATED_T_RRD=%u", QDYN.derated_t_rrd[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DERATEVAL0_DERATED_T_RP=%u", QDYN.derated_t_rp[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DERATEVAL0_DERATED_T_RAS_MIN=%u", QDYN.derated_t_ras_min[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DERATEVAL0_DERATED_T_RCD=%u", QDYN.derated_t_rcd[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DERATEVAL1_DERATED_T_RC=%u", QDYN.derated_t_rc[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DERATEVAL1_DERATED_T_RCD_WRITE=%u", QDYN.derated_t_rcd_write[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_HWLPTMG0_HW_LP_IDLE_X32=%u", QDYN.hw_lp_idle_x32[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DVFSCTL0_DVFSQ_ENABLE=%u", STATIC.dvfsq_enable[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DVFSCTL0_DVFSQ_ENABLE_AUX=%s", STATIC.dvfsq_enable[14][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_SCHEDTMG0_PAGECLOSE_TIMER=%u", STATIC.pageclose_timer[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_SCHEDTMG0_RDWR_IDLE_GAP=%u", STATIC.rdwr_idle_gap[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_PERFHPR1_HPR_MAX_STARVE=%u", QDYN.hpr_max_starve[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_PERFHPR1_HPR_XACT_RUN_LENGTH=%u", QDYN.hpr_xact_run_length[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_PERFLPR1_LPR_MAX_STARVE=%u", QDYN.lpr_max_starve[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_PERFLPR1_LPR_XACT_RUN_LENGTH=%u", QDYN.lpr_xact_run_length[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_PERFWR1_W_MAX_STARVE=%u", QDYN.w_max_starve[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_PERFWR1_W_XACT_RUN_LENGTH=%u", QDYN.w_xact_run_length[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_TMGCFG_FREQUENCY_RATIO=%u", QDYN.frequency_ratio[14]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_TMGCFG_FREQUENCY_RATIO_AUX=%s", QDYN.frequency_ratio[14] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANKTMG0_DIFF_RANK_RD_GAP=%u", QDYN.diff_rank_rd_gap[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANKTMG0_DIFF_RANK_WR_GAP=%u", QDYN.diff_rank_wr_gap[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANKTMG1_WR2RD_DR=%u", QDYN.wr2rd_dr[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RANKTMG1_RD2WR_DR=%u", QDYN.rd2wr_dr[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_PWRTMG_POWERDOWN_TO_X32=%u", QDYN.powerdown_to_x32[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_PWRTMG_SELFREF_TO_X32=%u", QDYN.selfref_to_x32[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_ODTCFG_RD_ODT_DELAY=%u", QDYN.rd_odt_delay[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_ODTCFG_RD_ODT_HOLD=%u", QDYN.rd_odt_hold[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_ODTCFG_WR_ODT_DELAY=%u", QDYN.wr_odt_delay[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_ODTCFG_WR_ODT_HOLD=%u", QDYN.wr_odt_hold[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_CRCPARTMG0_T_WR_CRC_ALERT_PW_MAX=%u", DYN.t_wr_crc_alert_pw_max[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_CRCPARTMG0_T_WR_CRC_ALERT_PW_MIN=%u", DYN.t_wr_crc_alert_pw_min[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_CRCPARTMG1_T_CSALT=%u", QDYN.t_csalt[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RETRYTMG0_CAPAR_RETRY_WINDOW=%u", QDYN.capar_retry_window[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RETRYTMG0_T_WR_CRC_RETRY_WINDOW=%u", QDYN.t_wr_crc_retry_window[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RETRYTMG1_DFI_T_PHY_RDLAT=%u", QDYN.dfi_t_phy_rdlat[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RETRYTMG1_EXTRA_RD_RETRY_WINDOW=%u", QDYN.extra_rd_retry_window[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RETRYTMG1_RETRY_ADD_RD_LAT=%u", QDYN.retry_add_rd_lat[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RETRYTMG1_RETRY_ADD_RD_LAT_EN=%u", QDYN.retry_add_rd_lat_en[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_RETRYTMG1_RETRY_ADD_RD_LAT_EN_AUX=%s", QDYN.retry_add_rd_lat_en[14][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DDR4PPRTMG0_T_PGM_X1_X1024=%u", QDYN.t_pgm_x1_x1024[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DDR4PPRTMG0_T_PGM_X1_SEL=%u", QDYN.t_pgm_x1_sel[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DDR4PPRTMG0_T_PGM_X1_SEL_AUX=%s", QDYN.t_pgm_x1_sel[14][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DDR4PPRTMG1_T_PGMPST_X32=%u", QDYN.t_pgmpst_x32[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_DDR4PPRTMG1_T_PGM_EXIT=%u", QDYN.t_pgm_exit[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE=%u", QDYN.wr_link_ecc_enable[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE_AUX=%s", QDYN.wr_link_ecc_enable[14][0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE=%u", QDYN.rd_link_ecc_enable[14][0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE_AUX=%s", QDYN.rd_link_ecc_enable[14][0] ? "y" : "n");
#endif /* UMCTL2_FREQUENCY_NUM > 14 */
#if UMCTL2_FREQUENCY_NUM > 14 && DWC_DDRCTL_NUM_CHANNEL > 1
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG0_T_RAS_MIN=%u", QDYN.t_ras_min[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG0_T_RAS_MAX=%u", QDYN.t_ras_max[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG0_T_FAW=%u", QDYN.t_faw[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG0_WR2PRE=%u", QDYN.wr2pre[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG1_T_RC=%u", QDYN.t_rc[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG1_RD2PRE=%u", QDYN.rd2pre[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG1_T_XP=%u", QDYN.t_xp[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG1_T_RCD_WRITE=%u", QDYN.t_rcd_write[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG2_WR2RD=%u", QDYN.wr2rd[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG2_RD2WR=%u", QDYN.rd2wr[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG2_READ_LATENCY=%u", QDYN.read_latency[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG2_WRITE_LATENCY=%u", QDYN.write_latency[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG3_WR2MR=%u", QDYN.wr2mr[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG3_RD2MR=%u", QDYN.rd2mr[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG3_T_MR=%u", QDYN.t_mr[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG4_T_RP=%u", QDYN.t_rp[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG4_T_RRD=%u", QDYN.t_rrd[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG4_T_CCD=%u", QDYN.t_ccd[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG4_T_RCD=%u", QDYN.t_rcd[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG5_T_CKE=%u", QDYN.t_cke[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG5_T_CKESR=%u", QDYN.t_ckesr[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG5_T_CKSRE=%u", QDYN.t_cksre[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG5_T_CKSRX=%u", QDYN.t_cksrx[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG6_T_CKCSX=%u", QDYN.t_ckcsx[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG7_T_CSH=%u", QDYN.t_csh[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG7_T_MRW_L=%u", QDYN.t_mrw_l[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG8_T_XS_X32=%u", QDYN.t_xs_x32[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG8_T_XS_DLL_X32=%u", QDYN.t_xs_dll_x32[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG8_T_XS_ABORT_X32=%u", QDYN.t_xs_abort_x32[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG8_T_XS_FAST_X32=%u", QDYN.t_xs_fast_x32[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG9_WR2RD_S=%u", QDYN.wr2rd_s[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG9_T_RRD_S=%u", QDYN.t_rrd_s[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG9_T_CCD_S=%u", QDYN.t_ccd_s[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG9_DDR4_WR_PREAMBLE=%u", QDYN.ddr4_wr_preamble[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG9_DDR4_WR_PREAMBLE_AUX=%s", QDYN.ddr4_wr_preamble[14][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG10_T_GEAR_HOLD=%u", QDYN.t_gear_hold[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG10_T_GEAR_SETUP=%u", QDYN.t_gear_setup[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG10_T_CMD_GEAR=%u", QDYN.t_cmd_gear[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG10_T_SYNC_GEAR=%u", QDYN.t_sync_gear[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG11_T_CKMPE=%u", QDYN.t_ckmpe[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG11_T_MPX_S=%u", QDYN.t_mpx_s[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG11_T_MPX_LH=%u", QDYN.t_mpx_lh[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG11_POST_MPSM_GAP_X32=%u", QDYN.post_mpsm_gap_x32[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG12_T_MRD_PDA=%u", QDYN.t_mrd_pda[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG12_T_CMDCKE=%u", QDYN.t_cmdcke[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG12_T_WR_MPR=%u", QDYN.t_wr_mpr[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG13_T_PPD=%u", QDYN.t_ppd[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG13_T_CCD_W2=%u", QDYN.t_ccd_w2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG13_T_CCD_MW=%u", QDYN.t_ccd_mw[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG13_ODTLOFF=%u", QDYN.odtloff[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG14_T_XSR=%u", QDYN.t_xsr[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG14_T_OSCO=%u", QDYN.t_osco[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG15_T_STAB_X32=%u", QDYN.t_stab_x32[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG15_EN_HWFFC_T_STAB=%u", QDYN.en_hwffc_t_stab[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG15_EN_HWFFC_T_STAB_AUX=%s", QDYN.en_hwffc_t_stab[14][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG15_EN_DFI_LP_T_STAB=%u", QDYN.en_dfi_lp_t_stab[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG15_EN_DFI_LP_T_STAB_AUX=%s", QDYN.en_dfi_lp_t_stab[14][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG16_T_CCD_DLR=%u", QDYN.t_ccd_dlr[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG16_T_RRD_DLR=%u", QDYN.t_rrd_dlr[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG16_T_FAW_DLR=%u", QDYN.t_faw_dlr[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG16_T_RP_CA_PARITY=%u", QDYN.t_rp_ca_parity[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG17_T_VRCG_DISABLE=%u", QDYN.t_vrcg_disable[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG17_T_VRCG_ENABLE=%u", QDYN.t_vrcg_enable[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG18_T_MPSMX=%u", QDYN.t_mpsmx[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG18_T_PD=%u", QDYN.t_pd[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG20_T_CSL_SREXIT=%u", QDYN.t_csl_srexit[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG20_T_CSH_SREXIT=%u", QDYN.t_csh_srexit[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG20_T_CASRX=%u", QDYN.t_casrx[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG20_T_CPDED=%u", QDYN.t_cpded[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG21_T_MPC_HOLD=%u", QDYN.t_mpc_hold[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG21_T_MPC_SETUP=%u", QDYN.t_mpc_setup[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG21_T_MPC_CS=%u", QDYN.t_mpc_cs[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG21_T_CSL=%u", QDYN.t_csl[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG22_T_RD2WR_DPR=%u", QDYN.t_rd2wr_dpr[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG22_T_RD2WR_DLR=%u", QDYN.t_rd2wr_dlr[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG22_T_WR2RD_DPR=%u", QDYN.t_wr2rd_dpr[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG22_T_WR2RD_DLR=%u", QDYN.t_wr2rd_dlr[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG23_T_PDN=%u", DYN.t_pdn[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG23_T_XSR_DSM_X1024=%u", DYN.t_xsr_dsm_x1024[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG24_MAX_WR_SYNC=%u", QDYN.max_wr_sync[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG24_MAX_RD_SYNC=%u", QDYN.max_rd_sync[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG24_RD2WR_S=%u", QDYN.rd2wr_s[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG24_BANK_ORG=%u", QDYN.bank_org[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG25_RDA2PRE=%u", QDYN.rda2pre[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG25_WRA2PRE=%u", QDYN.wra2pre[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG25_LPDDR4_DIFF_BANK_RWA2PRE=%u", QDYN.lpddr4_diff_bank_rwa2pre[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG26_T_CCD_R=%u", QDYN.t_ccd_r[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG26_T_CCD_W=%u", QDYN.t_ccd_w[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG26_T_CCD_R_S=%u", QDYN.t_ccd_r_s[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG26_T_CCD_W_S=%u", QDYN.t_ccd_w_s[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG27_T_MRR2MPC=%u", QDYN.t_mrr2mpc[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG27_T_ECSC=%u", QDYN.t_ecsc[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG28_T_SRX2SRX=%u", QDYN.t_srx2srx[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG28_T_CPDED2SRX=%u", QDYN.t_cpded2srx[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG28_T_CSSR=%u", QDYN.t_cssr[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG29_T_CKACT=%u", QDYN.t_ckact[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG29_T_CKOFF=%u", QDYN.t_ckoff[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG30_MRR2RD=%u", QDYN.mrr2rd[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG30_MRR2WR=%u", QDYN.mrr2wr[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG30_MRR2MRW=%u", QDYN.mrr2mrw[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG31_RFM_RAAIMT=%u", QDYN.rfm_raaimt[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG31_RFM_RAA_THR=%u", QDYN.rfm_raa_thr[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG31_RFM_RAA_REF_DECR=%u", QDYN.rfm_raa_ref_decr[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG32_WS_FS2WCK_SUS=%u", QDYN.ws_fs2wck_sus[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG32_T_WCKSUS=%u", QDYN.t_wcksus[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG32_WS_OFF2WS_FS=%u", QDYN.ws_off2ws_fs[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG33_T_CCD_R_M=%u", QDYN.t_ccd_r_m[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG33_T_CCD_W_M=%u", QDYN.t_ccd_w_m[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG33_T_WR2RD_M=%u", QDYN.t_wr2rd_m[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG34_T_CCD_MW_BLX2=%u", QDYN.t_ccd_mw_blx2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG34_RD2WR_BLX2=%u", QDYN.rd2wr_blx2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG34_WR2RD_BLX2=%u", QDYN.wr2rd_blx2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG34_T_CCD_BLX2=%u", QDYN.t_ccd_blx2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG35_RDA2PRE_BLX2=%u", QDYN.rda2pre_blx2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG35_WRA2PRE_BLX2=%u", QDYN.wra2pre_blx2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG35_RD2PRE_BLX2=%u", QDYN.rd2pre_blx2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG35_WR2PRE_BLX2=%u", QDYN.wr2pre_blx2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG36_RD2WR_S_BLX2=%u", QDYN.rd2wr_s_blx2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG36_WR2RD_S_BLX2=%u", QDYN.wr2rd_s_blx2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG36_T_CCD_S_BLX2=%u", QDYN.t_ccd_s_blx2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG37_MAX_WR_SYNC_BLX2=%u", QDYN.max_wr_sync_blx2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG37_MAX_RD_SYNC_BLX2=%u", QDYN.max_rd_sync_blx2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG37_WR2MR_BLX2=%u", QDYN.wr2mr_blx2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG37_RD2MR_BLX2=%u", QDYN.rd2mr_blx2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG38_WR2RD_DR_BLX2=%u", QDYN.wr2rd_dr_blx2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG38_RD2WR_DR_BLX2=%u", QDYN.rd2wr_dr_blx2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG38_DIFF_RANK_RD_GAP_BLX2=%u", QDYN.diff_rank_rd_gap_blx2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET1TMG38_DIFF_RANK_WR_GAP_BLX2=%u", QDYN.diff_rank_wr_gap_blx2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG0_T_RAS_MIN_2=%u", QDYN.t_ras_min_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG0_T_FAW_2=%u", QDYN.t_faw_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG0_WR2PRE_2=%u", QDYN.wr2pre_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG1_T_RC_2=%u", QDYN.t_rc_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG1_RD2PRE_2=%u", QDYN.rd2pre_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG2_WR2RD_2=%u", QDYN.wr2rd_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG2_RD2WR_2=%u", QDYN.rd2wr_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG3_T_MR_2=%u", QDYN.t_mr_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG4_T_RP_2=%u", QDYN.t_rp_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG4_T_RRD_2=%u", QDYN.t_rrd_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG4_T_RCD_2=%u", QDYN.t_rcd_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG8_T_XS_X32_2=%u", QDYN.t_xs_x32_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG8_T_XS_DLL_X32_2=%u", QDYN.t_xs_dll_x32_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG9_WR2RD_S_2=%u", QDYN.wr2rd_s_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG9_T_RRD_S_2=%u", QDYN.t_rrd_s_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG13_T_PPD_2=%u", QDYN.t_ppd_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG13_T_CCD_W2_2=%u", QDYN.t_ccd_w2_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG16_T_CCD_DLR_2=%u", QDYN.t_ccd_dlr_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG16_T_RRD_DLR_2=%u", QDYN.t_rrd_dlr_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG16_T_FAW_DLR_2=%u", QDYN.t_faw_dlr_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG16_T_RP_CA_PARITY_2=%u", QDYN.t_rp_ca_parity_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG22_T_RD2WR_DPR_2=%u", QDYN.t_rd2wr_dpr_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG22_T_RD2WR_DLR_2=%u", QDYN.t_rd2wr_dlr_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG22_T_WR2RD_DPR_2=%u", QDYN.t_wr2rd_dpr_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG22_T_WR2RD_DLR_2=%u", QDYN.t_wr2rd_dlr_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG26_T_CCD_R_2=%u", QDYN.t_ccd_r_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG26_T_CCD_W_2=%u", QDYN.t_ccd_w_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG26_T_CCD_R_S_2=%u", QDYN.t_ccd_r_s_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG26_T_CCD_W_S_2=%u", QDYN.t_ccd_w_s_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG27_T_MRR2MPC_2=%u", QDYN.t_mrr2mpc_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG31_RFM_RAAIMT_2=%u", QDYN.rfm_raaimt_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG31_RFM_RAA_THR_2=%u", QDYN.rfm_raa_thr_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG31_RFM_RAA_REF_DECR_2=%u", QDYN.rfm_raa_ref_decr_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG33_T_CCD_R_M_2=%u", QDYN.t_ccd_r_m_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG33_T_CCD_W_M_2=%u", QDYN.t_ccd_w_m_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DRAMSET2TMG33_T_WR2RD_M_2=%u", QDYN.t_wr2rd_m_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R0R1=%u", QDYN.t_rd2rd_gap_r0r1[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2RD_GAP_R1R0=%u", QDYN.t_rd2rd_gap_r1r0[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R0R1=%u", QDYN.t_wr2rd_gap_r0r1[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2RD_GAP_R1R0=%u", QDYN.t_wr2rd_gap_r1r0[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R0R1=%u", QDYN.t_rd2wr_gap_r0r1[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL0_T_RD2WR_GAP_R1R0=%u", QDYN.t_rd2wr_gap_r1r0[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R0R1=%u", QDYN.t_wr2wr_gap_r0r1[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL0_T_WR2WR_GAP_R1R0=%u", QDYN.t_wr2wr_gap_r1r0[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R0R2=%u", QDYN.t_rd2rd_gap_r0r2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2RD_GAP_R2R0=%u", QDYN.t_rd2rd_gap_r2r0[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R0R2=%u", QDYN.t_wr2rd_gap_r0r2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2RD_GAP_R2R0=%u", QDYN.t_wr2rd_gap_r2r0[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R0R2=%u", QDYN.t_rd2wr_gap_r0r2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL1_T_RD2WR_GAP_R2R0=%u", QDYN.t_rd2wr_gap_r2r0[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R0R2=%u", QDYN.t_wr2wr_gap_r0r2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL1_T_WR2WR_GAP_R2R0=%u", QDYN.t_wr2wr_gap_r2r0[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R0R3=%u", QDYN.t_rd2rd_gap_r0r3[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2RD_GAP_R3R0=%u", QDYN.t_rd2rd_gap_r3r0[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R0R3=%u", QDYN.t_wr2rd_gap_r0r3[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2RD_GAP_R3R0=%u", QDYN.t_wr2rd_gap_r3r0[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R0R3=%u", QDYN.t_rd2wr_gap_r0r3[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL2_T_RD2WR_GAP_R3R0=%u", QDYN.t_rd2wr_gap_r3r0[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R0R3=%u", QDYN.t_wr2wr_gap_r0r3[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL2_T_WR2WR_GAP_R3R0=%u", QDYN.t_wr2wr_gap_r3r0[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R1R2=%u", QDYN.t_rd2rd_gap_r1r2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2RD_GAP_R2R1=%u", QDYN.t_rd2rd_gap_r2r1[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R1R2=%u", QDYN.t_wr2rd_gap_r1r2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2RD_GAP_R2R1=%u", QDYN.t_wr2rd_gap_r2r1[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R1R2=%u", QDYN.t_rd2wr_gap_r1r2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL3_T_RD2WR_GAP_R2R1=%u", QDYN.t_rd2wr_gap_r2r1[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R1R2=%u", QDYN.t_wr2wr_gap_r1r2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL3_T_WR2WR_GAP_R2R1=%u", QDYN.t_wr2wr_gap_r2r1[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R1R3=%u", QDYN.t_rd2rd_gap_r1r3[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2RD_GAP_R3R1=%u", QDYN.t_rd2rd_gap_r3r1[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R1R3=%u", QDYN.t_wr2rd_gap_r1r3[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2RD_GAP_R3R1=%u", QDYN.t_wr2rd_gap_r3r1[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R1R3=%u", QDYN.t_rd2wr_gap_r1r3[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL4_T_RD2WR_GAP_R3R1=%u", QDYN.t_rd2wr_gap_r3r1[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R1R3=%u", QDYN.t_wr2wr_gap_r1r3[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL4_T_WR2WR_GAP_R3R1=%u", QDYN.t_wr2wr_gap_r3r1[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R2R3=%u", QDYN.t_rd2rd_gap_r2r3[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2RD_GAP_R3R2=%u", QDYN.t_rd2rd_gap_r3r2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R2R3=%u", QDYN.t_wr2rd_gap_r2r3[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2RD_GAP_R3R2=%u", QDYN.t_wr2rd_gap_r3r2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R2R3=%u", QDYN.t_rd2wr_gap_r2r3[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL5_T_RD2WR_GAP_R3R2=%u", QDYN.t_rd2wr_gap_r3r2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R2R3=%u", QDYN.t_wr2wr_gap_r2r3[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANK_SWITCH_TIMING_CONTROL5_T_WR2WR_GAP_R3R2=%u", QDYN.t_wr2wr_gap_r3r2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_MRAMTMG0_T_RAS_MIN_MRAM=%u", QDYN.t_ras_min_mram[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_MRAMTMG0_T_FAW_MRAM=%u", QDYN.t_faw_mram[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_MRAMTMG1_T_RC_MRAM=%u", QDYN.t_rc_mram[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_MRAMTMG2_T_RP_MRAM=%u", QDYN.t_rp_mram[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_MRAMTMG2_T_RRD_MRAM=%u", QDYN.t_rrd_mram[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_MRAMTMG2_T_RCD_MRAM=%u", QDYN.t_rcd_mram[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_MRAMTMG3_T_RRD_S_MRAM=%u", QDYN.t_rrd_s_mram[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_INITMR0_EMR=%u", QDYN.emr[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_INITMR0_MR=%u", QDYN.mr[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_INITMR1_EMR3=%u", QDYN.emr3[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_INITMR1_EMR2=%u", QDYN.emr2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_INITMR2_MR5=%u", QDYN.mr5[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_INITMR2_MR4=%u", QDYN.mr4[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_INITMR3_MR6=%u", QDYN.mr6[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_INITMR3_MR22=%u", QDYN.mr22[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DFITMG0_DFI_TPHY_WRLAT=%u", QDYN.dfi_tphy_wrlat[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DFITMG0_DFI_TPHY_WRDATA=%u", QDYN.dfi_tphy_wrdata[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DFITMG0_DFI_T_RDDATA_EN=%u", QDYN.dfi_t_rddata_en[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DFITMG0_DFI_T_CTRL_DELAY=%u", QDYN.dfi_t_ctrl_delay[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DFITMG1_DFI_T_DRAM_CLK_ENABLE=%u", QDYN.dfi_t_dram_clk_enable[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DFITMG1_DFI_T_DRAM_CLK_DISABLE=%u", QDYN.dfi_t_dram_clk_disable[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DFITMG1_DFI_T_WRDATA_DELAY=%u", QDYN.dfi_t_wrdata_delay[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DFITMG1_DFI_T_PARIN_LAT=%u", QDYN.dfi_t_parin_lat[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DFITMG1_DFI_T_CMD_LAT=%u", QDYN.dfi_t_cmd_lat[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DFITMG2_DFI_TPHY_WRCSLAT=%u", QDYN.dfi_tphy_wrcslat[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DFITMG2_DFI_TPHY_RDCSLAT=%u", QDYN.dfi_tphy_rdcslat[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DFITMG2_DFI_TWCK_DELAY=%u", QDYN.dfi_twck_delay[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DFITMG3_DFI_T_GEARDOWN_DELAY=%u", QDYN.dfi_t_geardown_delay[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DFITMG4_DFI_TWCK_DIS=%u", QDYN.dfi_twck_dis[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DFITMG4_DFI_TWCK_EN_FS=%u", QDYN.dfi_twck_en_fs[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DFITMG4_DFI_TWCK_EN_WR=%u", QDYN.dfi_twck_en_wr[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DFITMG4_DFI_TWCK_EN_RD=%u", QDYN.dfi_twck_en_rd[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DFITMG5_DFI_TWCK_TOGGLE_POST=%u", QDYN.dfi_twck_toggle_post[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DFITMG5_DFI_TWCK_TOGGLE_CS=%u", QDYN.dfi_twck_toggle_cs[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DFITMG5_DFI_TWCK_TOGGLE=%u", QDYN.dfi_twck_toggle[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DFITMG5_DFI_TWCK_FAST_TOGGLE=%u", QDYN.dfi_twck_fast_toggle[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD=%u", QDYN.dfi_twck_toggle_post_rd[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN=%u", QDYN.dfi_twck_toggle_post_rd_en[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DFITMG6_DFI_TWCK_TOGGLE_POST_RD_EN_AUX=%s", QDYN.dfi_twck_toggle_post_rd_en[14][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DFITMG7_DFI_T_2N_MODE_DELAY=%u", QDYN.dfi_t_2n_mode_delay[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DFITMG7_DFI_T_INIT_START=%u", QDYN.dfi_t_init_start[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DFITMG7_DFI_T_INIT_COMPLETE=%u", QDYN.dfi_t_init_complete[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024=%u", STATIC.dfi_t_ctrlupd_interval_max_x1024[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024=%u", STATIC.dfi_t_ctrlupd_interval_min_x1024[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DFIUPDTMG3_DFI_T_CTRLUPD_BURST_INTERVAL_X8=%u", STATIC.dfi_t_ctrlupd_burst_interval_x8[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET1TMG0_T_REFI_X1_X32=%u", DYN.t_refi_x1_x32[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET1TMG0_REFRESH_TO_X1_X32=%u", DYN.refresh_to_x1_x32[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET1TMG0_REFRESH_MARGIN=%u", DYN.refresh_margin[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET1TMG0_REFRESH_TO_X1_SEL=%u", DYN.refresh_to_x1_sel[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET1TMG0_REFRESH_TO_X1_SEL_AUX=%s", DYN.refresh_to_x1_sel[14][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET1TMG0_T_REFI_X1_SEL=%u", DYN.t_refi_x1_sel[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET1TMG0_T_REFI_X1_SEL_AUX=%s", DYN.t_refi_x1_sel[14][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET1TMG1_T_RFC_MIN=%u", DYN.t_rfc_min[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET1TMG1_T_RFC_MIN_AB=%u", DYN.t_rfc_min_ab[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET1TMG2_T_RFC_MIN_DLR=%u", DYN.t_rfc_min_dlr[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET1TMG2_T_PBR2PBR=%u", DYN.t_pbr2pbr[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET1TMG2_T_PBR2ACT=%u", DYN.t_pbr2act[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET1TMG3_T_RFCSB=%u", DYN.t_rfcsb[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET1TMG3_T_REFSBRD=%u", DYN.t_refsbrd[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET1TMG3_REFRESH_TO_AB_X32=%u", DYN.refresh_to_ab_x32[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32=%u", DYN.refresh_timer0_start_value_x32[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32=%u", DYN.refresh_timer1_start_value_x32[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET1TMG5_REFRESH_TIMER2_START_VALUE_X32=%u", DYN.refresh_timer2_start_value_x32[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET1TMG5_REFRESH_TIMER3_START_VALUE_X32=%u", DYN.refresh_timer3_start_value_x32[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET1TMG6_REFRESH_TIMER_LR_OFFSET_X32=%u", STATIC.refresh_timer_lr_offset_x32[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET1TMG7_T_RFCSB_DLR=%u", DYN.t_rfcsb_dlr[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET1TMG7_T_REFSBRD_DLR=%u", DYN.t_refsbrd_dlr[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET1TMG8_T_RFC_MIN_HET=%u", DYN.t_rfc_min_het[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET1TMG9_REFAB_HI_SCH_GAP=%u", DYN.refab_hi_sch_gap[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET1TMG9_REFSB_HI_SCH_GAP=%u", DYN.refsb_hi_sch_gap[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET1TMG10_T_WIN_SIZE_1XTREFI=%u", QDYN.t_win_size_1xtrefi[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET1TMG11_T_PBR2PBR_MP=%u", DYN.t_pbr2pbr_mp[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET1TMG12_T_RFC_MIN_MP=%u", DYN.t_rfc_min_mp[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET1TMG12_T_RFC_MIN_AB_MP=%u", DYN.t_rfc_min_ab_mp[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_ECSSET1TMG0_T_ECS_INT_X1024=%u", QDYN.t_ecs_int_x1024[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_ECSSET1TMG0_T_REFI_ECS_OFFSET_X1_X32=%u", DYN.t_refi_ecs_offset_x1_x32[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFMSET1TMG0_T_RFMPB=%u", QDYN.t_rfmpb[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFMSET1TMG1_T_RFMPB_MP=%u", QDYN.t_rfmpb_mp[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET2TMG0_T_REFI_X1_X32_2=%u", DYN.t_refi_x1_x32_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET2TMG0_REFRESH_TO_X1_X32_2=%u", DYN.refresh_to_x1_x32_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET2TMG0_REFRESH_MARGIN_2=%u", DYN.refresh_margin_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET2TMG1_T_RFC_MIN_2=%u", DYN.t_rfc_min_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET2TMG2_T_RFC_MIN_DLR_2=%u", DYN.t_rfc_min_dlr_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET2TMG3_T_RFCSB_2=%u", DYN.t_rfcsb_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET2TMG3_T_REFSBRD_2=%u", DYN.t_refsbrd_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET2TMG6_REFRESH_TIMER_LR_OFFSET_X32_2=%u", STATIC.refresh_timer_lr_offset_x32_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET2TMG7_T_RFCSB_DLR_2=%u", DYN.t_rfcsb_dlr_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET2TMG7_T_REFSBRD_DLR_2=%u", DYN.t_refsbrd_dlr_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET2TMG9_REFAB_HI_SCH_GAP_2=%u", DYN.refab_hi_sch_gap_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET2TMG9_REFSB_HI_SCH_GAP_2=%u", DYN.refsb_hi_sch_gap_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RFSHSET2TMG10_T_WIN_SIZE_1XTREFI_2=%u", QDYN.t_win_size_1xtrefi_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_ECSSET2TMG0_T_ECS_INT_X1024_2=%u", QDYN.t_ecs_int_x1024_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_ECSSET2TMG0_T_REFI_ECS_OFFSET_X1_X32_2=%u", DYN.t_refi_ecs_offset_x1_x32_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_ZQSET1TMG0_T_ZQ_LONG_NOP=%u", STATIC.t_zq_long_nop[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_ZQSET1TMG0_T_ZQ_SHORT_NOP=%u", STATIC.t_zq_short_nop[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024=%u", STATIC.t_zq_short_interval_x1024[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_ZQSET1TMG1_T_ZQ_RESET_NOP=%u", STATIC.t_zq_reset_nop[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_ZQSET1TMG2_T_ZQ_STOP=%u", STATIC.t_zq_stop[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_ZQSET2TMG0_T_ZQ_LONG_NOP_2=%u", STATIC.t_zq_long_nop_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_ZQSET2TMG0_T_ZQ_SHORT_NOP_2=%u", STATIC.t_zq_short_nop_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RCDINIT1_CTRL_WORD_1=%u", QDYN.ctrl_word_1[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RCDINIT1_CTRL_WORD_2=%u", QDYN.ctrl_word_2[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RCDINIT2_CTRL_WORD_3=%u", QDYN.ctrl_word_3[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RCDINIT2_CTRL_WORD_4=%u", QDYN.ctrl_word_4[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RCDINIT3_CTRL_WORD_5=%u", QDYN.ctrl_word_5[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RCDINIT3_CTRL_WORD_6=%u", QDYN.ctrl_word_6[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RCDINIT4_CTRL_WORD_7=%u", QDYN.ctrl_word_7[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RCDINIT4_CTRL_WORD_8=%u", QDYN.ctrl_word_8[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_HWFFCEX_RANK1_RANK1_MR1_RTT_NOM=%u", QDYN.rank1_mr1_rtt_nom[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_HWFFCEX_RANK1_RANK1_MR2_RTT_WR=%u", QDYN.rank1_mr2_rtt_wr[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_HWFFCEX_RANK1_RANK1_MR5_RTT_PARK=%u", QDYN.rank1_mr5_rtt_park[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_VALUE=%u", QDYN.rank1_mr6_vref_value[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE=%u", QDYN.rank1_mr6_vref_range[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_HWFFCEX_RANK1_RANK1_MR6_VREF_RANGE_AUX=%s", QDYN.rank1_mr6_vref_range[14][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_HWFFCEX_RANK2_RANK2_MR1_RTT_NOM=%u", QDYN.rank2_mr1_rtt_nom[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_HWFFCEX_RANK2_RANK2_MR2_RTT_WR=%u", QDYN.rank2_mr2_rtt_wr[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_HWFFCEX_RANK2_RANK2_MR5_RTT_PARK=%u", QDYN.rank2_mr5_rtt_park[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_VALUE=%u", QDYN.rank2_mr6_vref_value[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE=%u", QDYN.rank2_mr6_vref_range[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_HWFFCEX_RANK2_RANK2_MR6_VREF_RANGE_AUX=%s", QDYN.rank2_mr6_vref_range[14][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_HWFFCEX_RANK3_RANK3_MR1_RTT_NOM=%u", QDYN.rank3_mr1_rtt_nom[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_HWFFCEX_RANK3_RANK3_MR2_RTT_WR=%u", QDYN.rank3_mr2_rtt_wr[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_HWFFCEX_RANK3_RANK3_MR5_RTT_PARK=%u", QDYN.rank3_mr5_rtt_park[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_VALUE=%u", QDYN.rank3_mr6_vref_value[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE=%u", QDYN.rank3_mr6_vref_range[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_HWFFCEX_RANK3_RANK3_MR6_VREF_RANGE_AUX=%s", QDYN.rank3_mr6_vref_range[14][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DQSOSCCTL0_DQSOSC_ENABLE=%u", DYN.dqsosc_enable[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DQSOSCCTL0_DQSOSC_ENABLE_AUX=%s", DYN.dqsosc_enable[14][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT=%u", DYN.dqsosc_interval_unit[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT_AUX=%s", DYN.dqsosc_interval_unit[14][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DQSOSCCTL0_DQSOSC_INTERVAL=%u", DYN.dqsosc_interval[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DERATEINT_MR4_READ_INTERVAL=%u", QDYN.mr4_read_interval[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DERATEVAL0_DERATED_T_RRD=%u", QDYN.derated_t_rrd[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DERATEVAL0_DERATED_T_RP=%u", QDYN.derated_t_rp[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DERATEVAL0_DERATED_T_RAS_MIN=%u", QDYN.derated_t_ras_min[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DERATEVAL0_DERATED_T_RCD=%u", QDYN.derated_t_rcd[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DERATEVAL1_DERATED_T_RC=%u", QDYN.derated_t_rc[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DERATEVAL1_DERATED_T_RCD_WRITE=%u", QDYN.derated_t_rcd_write[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_HWLPTMG0_HW_LP_IDLE_X32=%u", QDYN.hw_lp_idle_x32[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DVFSCTL0_DVFSQ_ENABLE=%u", STATIC.dvfsq_enable[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DVFSCTL0_DVFSQ_ENABLE_AUX=%s", STATIC.dvfsq_enable[14][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_SCHEDTMG0_PAGECLOSE_TIMER=%u", STATIC.pageclose_timer[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_SCHEDTMG0_RDWR_IDLE_GAP=%u", STATIC.rdwr_idle_gap[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_PERFHPR1_HPR_MAX_STARVE=%u", QDYN.hpr_max_starve[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_PERFHPR1_HPR_XACT_RUN_LENGTH=%u", QDYN.hpr_xact_run_length[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_PERFLPR1_LPR_MAX_STARVE=%u", QDYN.lpr_max_starve[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_PERFLPR1_LPR_XACT_RUN_LENGTH=%u", QDYN.lpr_xact_run_length[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_PERFWR1_W_MAX_STARVE=%u", QDYN.w_max_starve[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_PERFWR1_W_XACT_RUN_LENGTH=%u", QDYN.w_xact_run_length[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANKTMG0_DIFF_RANK_RD_GAP=%u", QDYN.diff_rank_rd_gap[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANKTMG0_DIFF_RANK_WR_GAP=%u", QDYN.diff_rank_wr_gap[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANKTMG1_WR2RD_DR=%u", QDYN.wr2rd_dr[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RANKTMG1_RD2WR_DR=%u", QDYN.rd2wr_dr[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_PWRTMG_POWERDOWN_TO_X32=%u", QDYN.powerdown_to_x32[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_PWRTMG_SELFREF_TO_X32=%u", QDYN.selfref_to_x32[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_ODTCFG_RD_ODT_DELAY=%u", QDYN.rd_odt_delay[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_ODTCFG_RD_ODT_HOLD=%u", QDYN.rd_odt_hold[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_ODTCFG_WR_ODT_DELAY=%u", QDYN.wr_odt_delay[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_ODTCFG_WR_ODT_HOLD=%u", QDYN.wr_odt_hold[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_CRCPARTMG0_T_WR_CRC_ALERT_PW_MAX=%u", DYN.t_wr_crc_alert_pw_max[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_CRCPARTMG0_T_WR_CRC_ALERT_PW_MIN=%u", DYN.t_wr_crc_alert_pw_min[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_CRCPARTMG1_T_CSALT=%u", QDYN.t_csalt[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RETRYTMG0_CAPAR_RETRY_WINDOW=%u", QDYN.capar_retry_window[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RETRYTMG0_T_WR_CRC_RETRY_WINDOW=%u", QDYN.t_wr_crc_retry_window[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RETRYTMG1_DFI_T_PHY_RDLAT=%u", QDYN.dfi_t_phy_rdlat[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RETRYTMG1_EXTRA_RD_RETRY_WINDOW=%u", QDYN.extra_rd_retry_window[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RETRYTMG1_RETRY_ADD_RD_LAT=%u", QDYN.retry_add_rd_lat[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RETRYTMG1_RETRY_ADD_RD_LAT_EN=%u", QDYN.retry_add_rd_lat_en[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_RETRYTMG1_RETRY_ADD_RD_LAT_EN_AUX=%s", QDYN.retry_add_rd_lat_en[14][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DDR4PPRTMG0_T_PGM_X1_X1024=%u", QDYN.t_pgm_x1_x1024[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DDR4PPRTMG0_T_PGM_X1_SEL=%u", QDYN.t_pgm_x1_sel[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DDR4PPRTMG0_T_PGM_X1_SEL_AUX=%s", QDYN.t_pgm_x1_sel[14][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DDR4PPRTMG1_T_PGMPST_X32=%u", QDYN.t_pgmpst_x32[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_DDR4PPRTMG1_T_PGM_EXIT=%u", QDYN.t_pgm_exit[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_LNKECCCTL0_WR_LINK_ECC_ENABLE=%u", QDYN.wr_link_ecc_enable[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_LNKECCCTL0_WR_LINK_ECC_ENABLE_AUX=%s", QDYN.wr_link_ecc_enable[14][1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_LNKECCCTL0_RD_LINK_ECC_ENABLE=%u", QDYN.rd_link_ecc_enable[14][1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_FREQ14_CH1_LNKECCCTL0_RD_LINK_ECC_ENABLE_AUX=%s", QDYN.rd_link_ecc_enable[14][1] ? "y" : "n");
#endif /* UMCTL2_FREQUENCY_NUM > 14 && DWC_DDRCTL_NUM_CHANNEL > 1 */
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_IRQ_EN_KEY_DONE_EN=%u", STATIC.key_done_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_IRQ_EN_KEY_DONE_EN_AUX=%s", STATIC.key_done_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_IRQ_EN_KEY_MISS_ERR_EN=%u", STATIC.key_miss_err_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_IRQ_EN_KEY_MISS_ERR_EN_AUX=%s", STATIC.key_miss_err_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_IRQ_EN_KEY_COLLISION_ERR_EN=%u", STATIC.key_collision_err_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_IRQ_EN_KEY_COLLISION_ERR_EN_AUX=%s", STATIC.key_collision_err_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_IRQ_EN_APB_TIMING_ERR_EN=%u", STATIC.apb_timing_err_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_IRQ_EN_APB_TIMING_ERR_EN_AUX=%s", STATIC.apb_timing_err_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_IRQ_EN_KEY_SIZE_ERR_EN=%u", STATIC.key_size_err_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_IRQ_EN_KEY_SIZE_ERR_EN_AUX=%s", STATIC.key_size_err_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_IRQ_EN_REG_PARITY_ERR_EN=%u", STATIC.reg_parity_err_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_IRQ_EN_REG_PARITY_ERR_EN_AUX=%s", STATIC.reg_parity_err_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_IRQ_EN_GLBL=%u", STATIC.glbl[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_IRQ_EN_GLBL_AUX=%s", STATIC.glbl[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_IRQ_STAT_KEY_DONE=%u", DYN.key_done[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_IRQ_STAT_KEY_DONE_AUX=%s", DYN.key_done[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_IRQ_STAT_KEY_MISS_ERR=%u", DYN.key_miss_err[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_IRQ_STAT_KEY_MISS_ERR_AUX=%s", DYN.key_miss_err[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_IRQ_STAT_KEY_COLLISION_ERR=%u", DYN.key_collision_err[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_IRQ_STAT_KEY_COLLISION_ERR_AUX=%s", DYN.key_collision_err[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_IRQ_STAT_APB_TIMING_ERR=%u", DYN.apb_timing_err[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_IRQ_STAT_APB_TIMING_ERR_AUX=%s", DYN.apb_timing_err[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_IRQ_STAT_KEY_SIZE_ERR=%u", DYN.key_size_err[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_IRQ_STAT_KEY_SIZE_ERR_AUX=%s", DYN.key_size_err[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_IRQ_STAT_REG_PARITY_ERR=%u", DYN.reg_parity_err[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_IRQ_STAT_REG_PARITY_ERR_AUX=%s", DYN.reg_parity_err[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY0_USAGE_HIT_EN=%u", STATIC.key0_usage_hit_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY0_USAGE_HIT_EN_AUX=%s", STATIC.key0_usage_hit_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY1_USAGE_HIT_EN=%u", STATIC.key1_usage_hit_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY1_USAGE_HIT_EN_AUX=%s", STATIC.key1_usage_hit_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY2_USAGE_HIT_EN=%u", STATIC.key2_usage_hit_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY2_USAGE_HIT_EN_AUX=%s", STATIC.key2_usage_hit_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY3_USAGE_HIT_EN=%u", STATIC.key3_usage_hit_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY3_USAGE_HIT_EN_AUX=%s", STATIC.key3_usage_hit_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY4_USAGE_HIT_EN=%u", STATIC.key4_usage_hit_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY4_USAGE_HIT_EN_AUX=%s", STATIC.key4_usage_hit_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY5_USAGE_HIT_EN=%u", STATIC.key5_usage_hit_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY5_USAGE_HIT_EN_AUX=%s", STATIC.key5_usage_hit_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY6_USAGE_HIT_EN=%u", STATIC.key6_usage_hit_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY6_USAGE_HIT_EN_AUX=%s", STATIC.key6_usage_hit_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY7_USAGE_HIT_EN=%u", STATIC.key7_usage_hit_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY7_USAGE_HIT_EN_AUX=%s", STATIC.key7_usage_hit_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY8_USAGE_HIT_EN=%u", STATIC.key8_usage_hit_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY8_USAGE_HIT_EN_AUX=%s", STATIC.key8_usage_hit_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY9_USAGE_HIT_EN=%u", STATIC.key9_usage_hit_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY9_USAGE_HIT_EN_AUX=%s", STATIC.key9_usage_hit_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY10_USAGE_HIT_EN=%u", STATIC.key10_usage_hit_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY10_USAGE_HIT_EN_AUX=%s", STATIC.key10_usage_hit_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY11_USAGE_HIT_EN=%u", STATIC.key11_usage_hit_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY11_USAGE_HIT_EN_AUX=%s", STATIC.key11_usage_hit_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY12_USAGE_HIT_EN=%u", STATIC.key12_usage_hit_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY12_USAGE_HIT_EN_AUX=%s", STATIC.key12_usage_hit_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY13_USAGE_HIT_EN=%u", STATIC.key13_usage_hit_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY13_USAGE_HIT_EN_AUX=%s", STATIC.key13_usage_hit_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY14_USAGE_HIT_EN=%u", STATIC.key14_usage_hit_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY14_USAGE_HIT_EN_AUX=%s", STATIC.key14_usage_hit_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY15_USAGE_HIT_EN=%u", STATIC.key15_usage_hit_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY15_USAGE_HIT_EN_AUX=%s", STATIC.key15_usage_hit_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY0_SWAPPED_EN=%u", STATIC.key0_swapped_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY0_SWAPPED_EN_AUX=%s", STATIC.key0_swapped_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY1_SWAPPED_EN=%u", STATIC.key1_swapped_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY1_SWAPPED_EN_AUX=%s", STATIC.key1_swapped_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY2_SWAPPED_EN=%u", STATIC.key2_swapped_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY2_SWAPPED_EN_AUX=%s", STATIC.key2_swapped_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY3_SWAPPED_EN=%u", STATIC.key3_swapped_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY3_SWAPPED_EN_AUX=%s", STATIC.key3_swapped_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY4_SWAPPED_EN=%u", STATIC.key4_swapped_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY4_SWAPPED_EN_AUX=%s", STATIC.key4_swapped_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY5_SWAPPED_EN=%u", STATIC.key5_swapped_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY5_SWAPPED_EN_AUX=%s", STATIC.key5_swapped_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY6_SWAPPED_EN=%u", STATIC.key6_swapped_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY6_SWAPPED_EN_AUX=%s", STATIC.key6_swapped_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY7_SWAPPED_EN=%u", STATIC.key7_swapped_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY7_SWAPPED_EN_AUX=%s", STATIC.key7_swapped_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY8_SWAPPED_EN=%u", STATIC.key8_swapped_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY8_SWAPPED_EN_AUX=%s", STATIC.key8_swapped_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY9_SWAPPED_EN=%u", STATIC.key9_swapped_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY9_SWAPPED_EN_AUX=%s", STATIC.key9_swapped_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY10_SWAPPED_EN=%u", STATIC.key10_swapped_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY10_SWAPPED_EN_AUX=%s", STATIC.key10_swapped_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY11_SWAPPED_EN=%u", STATIC.key11_swapped_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY11_SWAPPED_EN_AUX=%s", STATIC.key11_swapped_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY12_SWAPPED_EN=%u", STATIC.key12_swapped_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY12_SWAPPED_EN_AUX=%s", STATIC.key12_swapped_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY13_SWAPPED_EN=%u", STATIC.key13_swapped_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY13_SWAPPED_EN_AUX=%s", STATIC.key13_swapped_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY14_SWAPPED_EN=%u", STATIC.key14_swapped_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY14_SWAPPED_EN_AUX=%s", STATIC.key14_swapped_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY15_SWAPPED_EN=%u", STATIC.key15_swapped_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_EN_KEY15_SWAPPED_EN_AUX=%s", STATIC.key15_swapped_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY0_USAGE_HIT=%u", DYN.key0_usage_hit[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY0_USAGE_HIT_AUX=%s", DYN.key0_usage_hit[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY1_USAGE_HIT=%u", DYN.key1_usage_hit[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY1_USAGE_HIT_AUX=%s", DYN.key1_usage_hit[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY2_USAGE_HIT=%u", DYN.key2_usage_hit[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY2_USAGE_HIT_AUX=%s", DYN.key2_usage_hit[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY3_USAGE_HIT=%u", DYN.key3_usage_hit[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY3_USAGE_HIT_AUX=%s", DYN.key3_usage_hit[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY4_USAGE_HIT=%u", DYN.key4_usage_hit[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY4_USAGE_HIT_AUX=%s", DYN.key4_usage_hit[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY5_USAGE_HIT=%u", DYN.key5_usage_hit[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY5_USAGE_HIT_AUX=%s", DYN.key5_usage_hit[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY6_USAGE_HIT=%u", DYN.key6_usage_hit[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY6_USAGE_HIT_AUX=%s", DYN.key6_usage_hit[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY7_USAGE_HIT=%u", DYN.key7_usage_hit[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY7_USAGE_HIT_AUX=%s", DYN.key7_usage_hit[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY8_USAGE_HIT=%u", DYN.key8_usage_hit[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY8_USAGE_HIT_AUX=%s", DYN.key8_usage_hit[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY9_USAGE_HIT=%u", DYN.key9_usage_hit[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY9_USAGE_HIT_AUX=%s", DYN.key9_usage_hit[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY10_USAGE_HIT=%u", DYN.key10_usage_hit[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY10_USAGE_HIT_AUX=%s", DYN.key10_usage_hit[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY11_USAGE_HIT=%u", DYN.key11_usage_hit[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY11_USAGE_HIT_AUX=%s", DYN.key11_usage_hit[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY12_USAGE_HIT=%u", DYN.key12_usage_hit[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY12_USAGE_HIT_AUX=%s", DYN.key12_usage_hit[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY13_USAGE_HIT=%u", DYN.key13_usage_hit[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY13_USAGE_HIT_AUX=%s", DYN.key13_usage_hit[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY14_USAGE_HIT=%u", DYN.key14_usage_hit[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY14_USAGE_HIT_AUX=%s", DYN.key14_usage_hit[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY15_USAGE_HIT=%u", DYN.key15_usage_hit[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY15_USAGE_HIT_AUX=%s", DYN.key15_usage_hit[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY0_SWAPPED=%u", DYN.key0_swapped[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY0_SWAPPED_AUX=%s", DYN.key0_swapped[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY1_SWAPPED=%u", DYN.key1_swapped[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY1_SWAPPED_AUX=%s", DYN.key1_swapped[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY2_SWAPPED=%u", DYN.key2_swapped[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY2_SWAPPED_AUX=%s", DYN.key2_swapped[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY3_SWAPPED=%u", DYN.key3_swapped[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY3_SWAPPED_AUX=%s", DYN.key3_swapped[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY4_SWAPPED=%u", DYN.key4_swapped[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY4_SWAPPED_AUX=%s", DYN.key4_swapped[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY5_SWAPPED=%u", DYN.key5_swapped[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY5_SWAPPED_AUX=%s", DYN.key5_swapped[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY6_SWAPPED=%u", DYN.key6_swapped[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY6_SWAPPED_AUX=%s", DYN.key6_swapped[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY7_SWAPPED=%u", DYN.key7_swapped[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY7_SWAPPED_AUX=%s", DYN.key7_swapped[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY8_SWAPPED=%u", DYN.key8_swapped[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY8_SWAPPED_AUX=%s", DYN.key8_swapped[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY9_SWAPPED=%u", DYN.key9_swapped[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY9_SWAPPED_AUX=%s", DYN.key9_swapped[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY10_SWAPPED=%u", DYN.key10_swapped[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY10_SWAPPED_AUX=%s", DYN.key10_swapped[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY11_SWAPPED=%u", DYN.key11_swapped[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY11_SWAPPED_AUX=%s", DYN.key11_swapped[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY12_SWAPPED=%u", DYN.key12_swapped[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY12_SWAPPED_AUX=%s", DYN.key12_swapped[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY13_SWAPPED=%u", DYN.key13_swapped[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY13_SWAPPED_AUX=%s", DYN.key13_swapped[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY14_SWAPPED=%u", DYN.key14_swapped[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY14_SWAPPED_AUX=%s", DYN.key14_swapped[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY15_SWAPPED=%u", DYN.key15_swapped[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_IRQ_STAT_KEY15_SWAPPED_AUX=%s", DYN.key15_swapped[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION0_ADDR_LOW_31_0_REGION0_ADDR_LOW_31_0=%u", STATIC.region0_addr_low_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION0_ADDR_LOW_63_32_REGION0_ADDR_LOW_63_32=%u", STATIC.region0_addr_low_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION0_ADDR_HIGH_31_0_REGION0_ADDR_HIGH_31_0=%u", STATIC.region0_addr_high_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION0_ADDR_HIGH_63_32_REGION0_ADDR_HIGH_63_32=%u", STATIC.region0_addr_high_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION1_ADDR_LOW_31_0_REGION1_ADDR_LOW_31_0=%u", STATIC.region1_addr_low_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION1_ADDR_LOW_63_32_REGION1_ADDR_LOW_63_32=%u", STATIC.region1_addr_low_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION1_ADDR_HIGH_31_0_REGION1_ADDR_HIGH_31_0=%u", STATIC.region1_addr_high_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION1_ADDR_HIGH_63_32_REGION1_ADDR_HIGH_63_32=%u", STATIC.region1_addr_high_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION2_ADDR_LOW_31_0_REGION2_ADDR_LOW_31_0=%u", STATIC.region2_addr_low_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION2_ADDR_LOW_63_32_REGION2_ADDR_LOW_63_32=%u", STATIC.region2_addr_low_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION2_ADDR_HIGH_31_0_REGION2_ADDR_HIGH_31_0=%u", STATIC.region2_addr_high_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION2_ADDR_HIGH_63_32_REGION2_ADDR_HIGH_63_32=%u", STATIC.region2_addr_high_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION3_ADDR_LOW_31_0_REGION3_ADDR_LOW_31_0=%u", STATIC.region3_addr_low_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION3_ADDR_LOW_63_32_REGION3_ADDR_LOW_63_32=%u", STATIC.region3_addr_low_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION3_ADDR_HIGH_31_0_REGION3_ADDR_HIGH_31_0=%u", STATIC.region3_addr_high_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION3_ADDR_HIGH_63_32_REGION3_ADDR_HIGH_63_32=%u", STATIC.region3_addr_high_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION4_ADDR_LOW_31_0_REGION4_ADDR_LOW_31_0=%u", STATIC.region4_addr_low_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION4_ADDR_LOW_63_32_REGION4_ADDR_LOW_63_32=%u", STATIC.region4_addr_low_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION4_ADDR_HIGH_31_0_REGION4_ADDR_HIGH_31_0=%u", STATIC.region4_addr_high_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION4_ADDR_HIGH_63_32_REGION4_ADDR_HIGH_63_32=%u", STATIC.region4_addr_high_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION5_ADDR_LOW_31_0_REGION5_ADDR_LOW_31_0=%u", STATIC.region5_addr_low_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION5_ADDR_LOW_63_32_REGION5_ADDR_LOW_63_32=%u", STATIC.region5_addr_low_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION5_ADDR_HIGH_31_0_REGION5_ADDR_HIGH_31_0=%u", STATIC.region5_addr_high_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION5_ADDR_HIGH_63_32_REGION5_ADDR_HIGH_63_32=%u", STATIC.region5_addr_high_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION6_ADDR_LOW_31_0_REGION6_ADDR_LOW_31_0=%u", STATIC.region6_addr_low_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION6_ADDR_LOW_63_32_REGION6_ADDR_LOW_63_32=%u", STATIC.region6_addr_low_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION6_ADDR_HIGH_31_0_REGION6_ADDR_HIGH_31_0=%u", STATIC.region6_addr_high_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION6_ADDR_HIGH_63_32_REGION6_ADDR_HIGH_63_32=%u", STATIC.region6_addr_high_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION7_ADDR_LOW_31_0_REGION7_ADDR_LOW_31_0=%u", STATIC.region7_addr_low_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION7_ADDR_LOW_63_32_REGION7_ADDR_LOW_63_32=%u", STATIC.region7_addr_low_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION7_ADDR_HIGH_31_0_REGION7_ADDR_HIGH_31_0=%u", STATIC.region7_addr_high_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION7_ADDR_HIGH_63_32_REGION7_ADDR_HIGH_63_32=%u", STATIC.region7_addr_high_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION8_ADDR_LOW_31_0_REGION8_ADDR_LOW_31_0=%u", STATIC.region8_addr_low_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION8_ADDR_LOW_63_32_REGION8_ADDR_LOW_63_32=%u", STATIC.region8_addr_low_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION8_ADDR_HIGH_31_0_REGION8_ADDR_HIGH_31_0=%u", STATIC.region8_addr_high_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION8_ADDR_HIGH_63_32_REGION8_ADDR_HIGH_63_32=%u", STATIC.region8_addr_high_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION9_ADDR_LOW_31_0_REGION9_ADDR_LOW_31_0=%u", STATIC.region9_addr_low_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION9_ADDR_LOW_63_32_REGION9_ADDR_LOW_63_32=%u", STATIC.region9_addr_low_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION9_ADDR_HIGH_31_0_REGION9_ADDR_HIGH_31_0=%u", STATIC.region9_addr_high_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION9_ADDR_HIGH_63_32_REGION9_ADDR_HIGH_63_32=%u", STATIC.region9_addr_high_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION10_ADDR_LOW_31_0_REGION10_ADDR_LOW_31_0=%u", STATIC.region10_addr_low_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION10_ADDR_LOW_63_32_REGION10_ADDR_LOW_63_32=%u", STATIC.region10_addr_low_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION10_ADDR_HIGH_31_0_REGION10_ADDR_HIGH_31_0=%u", STATIC.region10_addr_high_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION10_ADDR_HIGH_63_32_REGION10_ADDR_HIGH_63_32=%u", STATIC.region10_addr_high_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION11_ADDR_LOW_31_0_REGION11_ADDR_LOW_31_0=%u", STATIC.region11_addr_low_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION11_ADDR_LOW_63_32_REGION11_ADDR_LOW_63_32=%u", STATIC.region11_addr_low_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION11_ADDR_HIGH_31_0_REGION11_ADDR_HIGH_31_0=%u", STATIC.region11_addr_high_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION11_ADDR_HIGH_63_32_REGION11_ADDR_HIGH_63_32=%u", STATIC.region11_addr_high_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION12_ADDR_LOW_31_0_REGION12_ADDR_LOW_31_0=%u", STATIC.region12_addr_low_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION12_ADDR_LOW_63_32_REGION12_ADDR_LOW_63_32=%u", STATIC.region12_addr_low_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION12_ADDR_HIGH_31_0_REGION12_ADDR_HIGH_31_0=%u", STATIC.region12_addr_high_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION12_ADDR_HIGH_63_32_REGION12_ADDR_HIGH_63_32=%u", STATIC.region12_addr_high_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION13_ADDR_LOW_31_0_REGION13_ADDR_LOW_31_0=%u", STATIC.region13_addr_low_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION13_ADDR_LOW_63_32_REGION13_ADDR_LOW_63_32=%u", STATIC.region13_addr_low_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION13_ADDR_HIGH_31_0_REGION13_ADDR_HIGH_31_0=%u", STATIC.region13_addr_high_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION13_ADDR_HIGH_63_32_REGION13_ADDR_HIGH_63_32=%u", STATIC.region13_addr_high_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION14_ADDR_LOW_31_0_REGION14_ADDR_LOW_31_0=%u", STATIC.region14_addr_low_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION14_ADDR_LOW_63_32_REGION14_ADDR_LOW_63_32=%u", STATIC.region14_addr_low_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION14_ADDR_HIGH_31_0_REGION14_ADDR_HIGH_31_0=%u", STATIC.region14_addr_high_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION14_ADDR_HIGH_63_32_REGION14_ADDR_HIGH_63_32=%u", STATIC.region14_addr_high_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION15_ADDR_LOW_31_0_REGION15_ADDR_LOW_31_0=%u", STATIC.region15_addr_low_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION15_ADDR_LOW_63_32_REGION15_ADDR_LOW_63_32=%u", STATIC.region15_addr_low_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION15_ADDR_HIGH_31_0_REGION15_ADDR_HIGH_31_0=%u", STATIC.region15_addr_high_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_REGION15_ADDR_HIGH_63_32_REGION15_ADDR_HIGH_63_32=%u", STATIC.region15_addr_high_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY0_USAGE_THR_31_0_KEY0_USAGE_THR_31_0=%u", STATIC.key0_usage_thr_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY0_USAGE_THR_63_32_KEY0_USAGE_THR_63_32=%u", STATIC.key0_usage_thr_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY1_USAGE_THR_31_0_KEY1_USAGE_THR_31_0=%u", STATIC.key1_usage_thr_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY1_USAGE_THR_63_32_KEY1_USAGE_THR_63_32=%u", STATIC.key1_usage_thr_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY2_USAGE_THR_31_0_KEY2_USAGE_THR_31_0=%u", STATIC.key2_usage_thr_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY2_USAGE_THR_63_32_KEY2_USAGE_THR_63_32=%u", STATIC.key2_usage_thr_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY3_USAGE_THR_31_0_KEY3_USAGE_THR_31_0=%u", STATIC.key3_usage_thr_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY3_USAGE_THR_63_32_KEY3_USAGE_THR_63_32=%u", STATIC.key3_usage_thr_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY4_USAGE_THR_31_0_KEY4_USAGE_THR_31_0=%u", STATIC.key4_usage_thr_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY4_USAGE_THR_63_32_KEY4_USAGE_THR_63_32=%u", STATIC.key4_usage_thr_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY5_USAGE_THR_31_0_KEY5_USAGE_THR_31_0=%u", STATIC.key5_usage_thr_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY5_USAGE_THR_63_32_KEY5_USAGE_THR_63_32=%u", STATIC.key5_usage_thr_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY6_USAGE_THR_31_0_KEY6_USAGE_THR_31_0=%u", STATIC.key6_usage_thr_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY6_USAGE_THR_63_32_KEY6_USAGE_THR_63_32=%u", STATIC.key6_usage_thr_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY7_USAGE_THR_31_0_KEY7_USAGE_THR_31_0=%u", STATIC.key7_usage_thr_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY7_USAGE_THR_63_32_KEY7_USAGE_THR_63_32=%u", STATIC.key7_usage_thr_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY8_USAGE_THR_31_0_KEY8_USAGE_THR_31_0=%u", STATIC.key8_usage_thr_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY8_USAGE_THR_63_32_KEY8_USAGE_THR_63_32=%u", STATIC.key8_usage_thr_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY9_USAGE_THR_31_0_KEY9_USAGE_THR_31_0=%u", STATIC.key9_usage_thr_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY9_USAGE_THR_63_32_KEY9_USAGE_THR_63_32=%u", STATIC.key9_usage_thr_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY10_USAGE_THR_31_0_KEY10_USAGE_THR_31_0=%u", STATIC.key10_usage_thr_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY10_USAGE_THR_63_32_KEY10_USAGE_THR_63_32=%u", STATIC.key10_usage_thr_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY11_USAGE_THR_31_0_KEY11_USAGE_THR_31_0=%u", STATIC.key11_usage_thr_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY11_USAGE_THR_63_32_KEY11_USAGE_THR_63_32=%u", STATIC.key11_usage_thr_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY12_USAGE_THR_31_0_KEY12_USAGE_THR_31_0=%u", STATIC.key12_usage_thr_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY12_USAGE_THR_63_32_KEY12_USAGE_THR_63_32=%u", STATIC.key12_usage_thr_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY13_USAGE_THR_31_0_KEY13_USAGE_THR_31_0=%u", STATIC.key13_usage_thr_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY13_USAGE_THR_63_32_KEY13_USAGE_THR_63_32=%u", STATIC.key13_usage_thr_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY14_USAGE_THR_31_0_KEY14_USAGE_THR_31_0=%u", STATIC.key14_usage_thr_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY14_USAGE_THR_63_32_KEY14_USAGE_THR_63_32=%u", STATIC.key14_usage_thr_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY15_USAGE_THR_31_0_KEY15_USAGE_THR_31_0=%u", STATIC.key15_usage_thr_31_0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY15_USAGE_THR_63_32_KEY15_USAGE_THR_63_32=%u", STATIC.key15_usage_thr_63_32[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_AUTO_CLEAR_KEY0_USAGE_AUTO_CLEAR=%u", STATIC.key0_usage_auto_clear[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_AUTO_CLEAR_KEY0_USAGE_AUTO_CLEAR_AUX=%s", STATIC.key0_usage_auto_clear[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_AUTO_CLEAR_KEY1_USAGE_AUTO_CLEAR=%u", STATIC.key1_usage_auto_clear[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_AUTO_CLEAR_KEY1_USAGE_AUTO_CLEAR_AUX=%s", STATIC.key1_usage_auto_clear[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_AUTO_CLEAR_KEY2_USAGE_AUTO_CLEAR=%u", STATIC.key2_usage_auto_clear[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_AUTO_CLEAR_KEY2_USAGE_AUTO_CLEAR_AUX=%s", STATIC.key2_usage_auto_clear[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_AUTO_CLEAR_KEY3_USAGE_AUTO_CLEAR=%u", STATIC.key3_usage_auto_clear[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_AUTO_CLEAR_KEY3_USAGE_AUTO_CLEAR_AUX=%s", STATIC.key3_usage_auto_clear[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_AUTO_CLEAR_KEY4_USAGE_AUTO_CLEAR=%u", STATIC.key4_usage_auto_clear[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_AUTO_CLEAR_KEY4_USAGE_AUTO_CLEAR_AUX=%s", STATIC.key4_usage_auto_clear[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_AUTO_CLEAR_KEY5_USAGE_AUTO_CLEAR=%u", STATIC.key5_usage_auto_clear[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_AUTO_CLEAR_KEY5_USAGE_AUTO_CLEAR_AUX=%s", STATIC.key5_usage_auto_clear[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_AUTO_CLEAR_KEY6_USAGE_AUTO_CLEAR=%u", STATIC.key6_usage_auto_clear[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_AUTO_CLEAR_KEY6_USAGE_AUTO_CLEAR_AUX=%s", STATIC.key6_usage_auto_clear[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_AUTO_CLEAR_KEY7_USAGE_AUTO_CLEAR=%u", STATIC.key7_usage_auto_clear[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_AUTO_CLEAR_KEY7_USAGE_AUTO_CLEAR_AUX=%s", STATIC.key7_usage_auto_clear[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_AUTO_CLEAR_KEY8_USAGE_AUTO_CLEAR=%u", STATIC.key8_usage_auto_clear[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_AUTO_CLEAR_KEY8_USAGE_AUTO_CLEAR_AUX=%s", STATIC.key8_usage_auto_clear[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_AUTO_CLEAR_KEY9_USAGE_AUTO_CLEAR=%u", STATIC.key9_usage_auto_clear[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_AUTO_CLEAR_KEY9_USAGE_AUTO_CLEAR_AUX=%s", STATIC.key9_usage_auto_clear[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_AUTO_CLEAR_KEY10_USAGE_AUTO_CLEAR=%u", STATIC.key10_usage_auto_clear[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_AUTO_CLEAR_KEY10_USAGE_AUTO_CLEAR_AUX=%s", STATIC.key10_usage_auto_clear[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_AUTO_CLEAR_KEY11_USAGE_AUTO_CLEAR=%u", STATIC.key11_usage_auto_clear[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_AUTO_CLEAR_KEY11_USAGE_AUTO_CLEAR_AUX=%s", STATIC.key11_usage_auto_clear[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_AUTO_CLEAR_KEY12_USAGE_AUTO_CLEAR=%u", STATIC.key12_usage_auto_clear[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_AUTO_CLEAR_KEY12_USAGE_AUTO_CLEAR_AUX=%s", STATIC.key12_usage_auto_clear[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_AUTO_CLEAR_KEY13_USAGE_AUTO_CLEAR=%u", STATIC.key13_usage_auto_clear[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_AUTO_CLEAR_KEY13_USAGE_AUTO_CLEAR_AUX=%s", STATIC.key13_usage_auto_clear[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_AUTO_CLEAR_KEY14_USAGE_AUTO_CLEAR=%u", STATIC.key14_usage_auto_clear[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_AUTO_CLEAR_KEY14_USAGE_AUTO_CLEAR_AUX=%s", STATIC.key14_usage_auto_clear[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_AUTO_CLEAR_KEY15_USAGE_AUTO_CLEAR=%u", STATIC.key15_usage_auto_clear[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_AUTO_CLEAR_KEY15_USAGE_AUTO_CLEAR_AUX=%s", STATIC.key15_usage_auto_clear[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_EN_KEY0_USAGE_EN=%u", STATIC.key0_usage_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_EN_KEY0_USAGE_EN_AUX=%s", STATIC.key0_usage_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_EN_KEY1_USAGE_EN=%u", STATIC.key1_usage_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_EN_KEY1_USAGE_EN_AUX=%s", STATIC.key1_usage_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_EN_KEY2_USAGE_EN=%u", STATIC.key2_usage_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_EN_KEY2_USAGE_EN_AUX=%s", STATIC.key2_usage_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_EN_KEY3_USAGE_EN=%u", STATIC.key3_usage_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_EN_KEY3_USAGE_EN_AUX=%s", STATIC.key3_usage_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_EN_KEY4_USAGE_EN=%u", STATIC.key4_usage_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_EN_KEY4_USAGE_EN_AUX=%s", STATIC.key4_usage_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_EN_KEY5_USAGE_EN=%u", STATIC.key5_usage_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_EN_KEY5_USAGE_EN_AUX=%s", STATIC.key5_usage_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_EN_KEY6_USAGE_EN=%u", STATIC.key6_usage_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_EN_KEY6_USAGE_EN_AUX=%s", STATIC.key6_usage_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_EN_KEY7_USAGE_EN=%u", STATIC.key7_usage_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_EN_KEY7_USAGE_EN_AUX=%s", STATIC.key7_usage_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_EN_KEY8_USAGE_EN=%u", STATIC.key8_usage_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_EN_KEY8_USAGE_EN_AUX=%s", STATIC.key8_usage_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_EN_KEY9_USAGE_EN=%u", STATIC.key9_usage_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_EN_KEY9_USAGE_EN_AUX=%s", STATIC.key9_usage_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_EN_KEY10_USAGE_EN=%u", STATIC.key10_usage_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_EN_KEY10_USAGE_EN_AUX=%s", STATIC.key10_usage_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_EN_KEY11_USAGE_EN=%u", STATIC.key11_usage_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_EN_KEY11_USAGE_EN_AUX=%s", STATIC.key11_usage_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_EN_KEY12_USAGE_EN=%u", STATIC.key12_usage_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_EN_KEY12_USAGE_EN_AUX=%s", STATIC.key12_usage_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_EN_KEY13_USAGE_EN=%u", STATIC.key13_usage_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_EN_KEY13_USAGE_EN_AUX=%s", STATIC.key13_usage_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_EN_KEY14_USAGE_EN=%u", STATIC.key14_usage_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_EN_KEY14_USAGE_EN_AUX=%s", STATIC.key14_usage_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_EN_KEY15_USAGE_EN=%u", STATIC.key15_usage_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_USAGE_EN_KEY15_USAGE_EN_AUX=%s", STATIC.key15_usage_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_CTRL_KEY_IDX=%u", QDYN.key_idx[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_CTRL_KEY_SLOT_SEL=%u", QDYN.key_slot_sel[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_CTRL_KEY_SLOT_SEL_AUX=%s", QDYN.key_slot_sel[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_CTRL_KEY_INVALIDATE=%u", QDYN.key_invalidate[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_CTRL_KEY_INVALIDATE_AUX=%s", QDYN.key_invalidate[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_CTRL_KEY_SZ=%u", QDYN.key_sz[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_CTRL_KEY_SZ_AUX=%s", QDYN.key_sz[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_CTRL_BYPASS_SEL=%u", QDYN.bypass_sel[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_LOAD_CTRL_BYPASS_SEL_AUX=%s", QDYN.bypass_sel[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_SWAP_FORCE_CTRL_KEY0_SWAP_FORCE=%u", DYN.key0_swap_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_SWAP_FORCE_CTRL_KEY0_SWAP_FORCE_AUX=%s", DYN.key0_swap_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_SWAP_FORCE_CTRL_KEY1_SWAP_FORCE=%u", DYN.key1_swap_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_SWAP_FORCE_CTRL_KEY1_SWAP_FORCE_AUX=%s", DYN.key1_swap_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_SWAP_FORCE_CTRL_KEY2_SWAP_FORCE=%u", DYN.key2_swap_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_SWAP_FORCE_CTRL_KEY2_SWAP_FORCE_AUX=%s", DYN.key2_swap_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_SWAP_FORCE_CTRL_KEY3_SWAP_FORCE=%u", DYN.key3_swap_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_SWAP_FORCE_CTRL_KEY3_SWAP_FORCE_AUX=%s", DYN.key3_swap_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_SWAP_FORCE_CTRL_KEY4_SWAP_FORCE=%u", DYN.key4_swap_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_SWAP_FORCE_CTRL_KEY4_SWAP_FORCE_AUX=%s", DYN.key4_swap_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_SWAP_FORCE_CTRL_KEY5_SWAP_FORCE=%u", DYN.key5_swap_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_SWAP_FORCE_CTRL_KEY5_SWAP_FORCE_AUX=%s", DYN.key5_swap_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_SWAP_FORCE_CTRL_KEY6_SWAP_FORCE=%u", DYN.key6_swap_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_SWAP_FORCE_CTRL_KEY6_SWAP_FORCE_AUX=%s", DYN.key6_swap_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_SWAP_FORCE_CTRL_KEY7_SWAP_FORCE=%u", DYN.key7_swap_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_SWAP_FORCE_CTRL_KEY7_SWAP_FORCE_AUX=%s", DYN.key7_swap_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_SWAP_FORCE_CTRL_KEY8_SWAP_FORCE=%u", DYN.key8_swap_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_SWAP_FORCE_CTRL_KEY8_SWAP_FORCE_AUX=%s", DYN.key8_swap_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_SWAP_FORCE_CTRL_KEY9_SWAP_FORCE=%u", DYN.key9_swap_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_SWAP_FORCE_CTRL_KEY9_SWAP_FORCE_AUX=%s", DYN.key9_swap_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_SWAP_FORCE_CTRL_KEY10_SWAP_FORCE=%u", DYN.key10_swap_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_SWAP_FORCE_CTRL_KEY10_SWAP_FORCE_AUX=%s", DYN.key10_swap_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_SWAP_FORCE_CTRL_KEY11_SWAP_FORCE=%u", DYN.key11_swap_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_SWAP_FORCE_CTRL_KEY11_SWAP_FORCE_AUX=%s", DYN.key11_swap_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_SWAP_FORCE_CTRL_KEY12_SWAP_FORCE=%u", DYN.key12_swap_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_SWAP_FORCE_CTRL_KEY12_SWAP_FORCE_AUX=%s", DYN.key12_swap_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_SWAP_FORCE_CTRL_KEY13_SWAP_FORCE=%u", DYN.key13_swap_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_SWAP_FORCE_CTRL_KEY13_SWAP_FORCE_AUX=%s", DYN.key13_swap_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_SWAP_FORCE_CTRL_KEY14_SWAP_FORCE=%u", DYN.key14_swap_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_SWAP_FORCE_CTRL_KEY14_SWAP_FORCE_AUX=%s", DYN.key14_swap_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_SWAP_FORCE_CTRL_KEY15_SWAP_FORCE=%u", DYN.key15_swap_force[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_SWAP_FORCE_CTRL_KEY15_SWAP_FORCE_AUX=%s", DYN.key15_swap_force[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_RMW_SWAP_EN_KEY0_RMW_SWAP_EN=%u", STATIC.key0_rmw_swap_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_RMW_SWAP_EN_KEY0_RMW_SWAP_EN_AUX=%s", STATIC.key0_rmw_swap_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_RMW_SWAP_EN_KEY1_RMW_SWAP_EN=%u", STATIC.key1_rmw_swap_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_RMW_SWAP_EN_KEY1_RMW_SWAP_EN_AUX=%s", STATIC.key1_rmw_swap_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_RMW_SWAP_EN_KEY2_RMW_SWAP_EN=%u", STATIC.key2_rmw_swap_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_RMW_SWAP_EN_KEY2_RMW_SWAP_EN_AUX=%s", STATIC.key2_rmw_swap_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_RMW_SWAP_EN_KEY3_RMW_SWAP_EN=%u", STATIC.key3_rmw_swap_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_RMW_SWAP_EN_KEY3_RMW_SWAP_EN_AUX=%s", STATIC.key3_rmw_swap_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_RMW_SWAP_EN_KEY4_RMW_SWAP_EN=%u", STATIC.key4_rmw_swap_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_RMW_SWAP_EN_KEY4_RMW_SWAP_EN_AUX=%s", STATIC.key4_rmw_swap_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_RMW_SWAP_EN_KEY5_RMW_SWAP_EN=%u", STATIC.key5_rmw_swap_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_RMW_SWAP_EN_KEY5_RMW_SWAP_EN_AUX=%s", STATIC.key5_rmw_swap_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_RMW_SWAP_EN_KEY6_RMW_SWAP_EN=%u", STATIC.key6_rmw_swap_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_RMW_SWAP_EN_KEY6_RMW_SWAP_EN_AUX=%s", STATIC.key6_rmw_swap_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_RMW_SWAP_EN_KEY7_RMW_SWAP_EN=%u", STATIC.key7_rmw_swap_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_RMW_SWAP_EN_KEY7_RMW_SWAP_EN_AUX=%s", STATIC.key7_rmw_swap_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_RMW_SWAP_EN_KEY8_RMW_SWAP_EN=%u", STATIC.key8_rmw_swap_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_RMW_SWAP_EN_KEY8_RMW_SWAP_EN_AUX=%s", STATIC.key8_rmw_swap_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_RMW_SWAP_EN_KEY9_RMW_SWAP_EN=%u", STATIC.key9_rmw_swap_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_RMW_SWAP_EN_KEY9_RMW_SWAP_EN_AUX=%s", STATIC.key9_rmw_swap_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_RMW_SWAP_EN_KEY10_RMW_SWAP_EN=%u", STATIC.key10_rmw_swap_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_RMW_SWAP_EN_KEY10_RMW_SWAP_EN_AUX=%s", STATIC.key10_rmw_swap_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_RMW_SWAP_EN_KEY11_RMW_SWAP_EN=%u", STATIC.key11_rmw_swap_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_RMW_SWAP_EN_KEY11_RMW_SWAP_EN_AUX=%s", STATIC.key11_rmw_swap_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_RMW_SWAP_EN_KEY12_RMW_SWAP_EN=%u", STATIC.key12_rmw_swap_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_RMW_SWAP_EN_KEY12_RMW_SWAP_EN_AUX=%s", STATIC.key12_rmw_swap_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_RMW_SWAP_EN_KEY13_RMW_SWAP_EN=%u", STATIC.key13_rmw_swap_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_RMW_SWAP_EN_KEY13_RMW_SWAP_EN_AUX=%s", STATIC.key13_rmw_swap_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_RMW_SWAP_EN_KEY14_RMW_SWAP_EN=%u", STATIC.key14_rmw_swap_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_RMW_SWAP_EN_KEY14_RMW_SWAP_EN_AUX=%s", STATIC.key14_rmw_swap_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_RMW_SWAP_EN_KEY15_RMW_SWAP_EN=%u", STATIC.key15_rmw_swap_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_KEY_RMW_SWAP_EN_KEY15_RMW_SWAP_EN_AUX=%s", STATIC.key15_rmw_swap_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_POISON_CFG_WRCH_TKEY_POISON_EN=%u", DYN.wrch_tkey_poison_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_POISON_CFG_WRCH_TKEY_POISON_EN_AUX=%s", DYN.wrch_tkey_poison_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_POISON_CFG_WRCH_CKEY_POISON_EN=%u", DYN.wrch_ckey_poison_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_POISON_CFG_WRCH_CKEY_POISON_EN_AUX=%s", DYN.wrch_ckey_poison_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_POISON_CFG_WRCH_TVAL_POISON_EN=%u", DYN.wrch_tval_poison_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_POISON_CFG_WRCH_TVAL_POISON_EN_AUX=%s", DYN.wrch_tval_poison_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_POISON_CFG_RDCH_TKEY_POISON_EN=%u", DYN.rdch_tkey_poison_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_POISON_CFG_RDCH_TKEY_POISON_EN_AUX=%s", DYN.rdch_tkey_poison_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_POISON_CFG_RDCH_CKEY_POISON_EN=%u", DYN.rdch_ckey_poison_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_POISON_CFG_RDCH_CKEY_POISON_EN_AUX=%s", DYN.rdch_ckey_poison_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_POISON_CFG_RDCH_TVAL_POISON_EN=%u", DYN.rdch_tval_poison_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_POISON_CFG_RDCH_TVAL_POISON_EN_AUX=%s", DYN.rdch_tval_poison_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_POISON_CFG_WRCH_TKEY_POISON_BIT=%u", DYN.wrch_tkey_poison_bit[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_POISON_CFG_WRCH_TKEY_POISON_BIT_AUX=%s", DYN.wrch_tkey_poison_bit[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_POISON_CFG_WRCH_CKEY_POISON_BIT=%u", DYN.wrch_ckey_poison_bit[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_POISON_CFG_WRCH_CKEY_POISON_BIT_AUX=%s", DYN.wrch_ckey_poison_bit[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_POISON_CFG_WRCH_TVAL_POISON_BIT=%u", DYN.wrch_tval_poison_bit[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_POISON_CFG_WRCH_TVAL_POISON_BIT_AUX=%s", DYN.wrch_tval_poison_bit[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_POISON_CFG_RDCH_TKEY_POISON_BIT=%u", DYN.rdch_tkey_poison_bit[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_POISON_CFG_RDCH_TKEY_POISON_BIT_AUX=%s", DYN.rdch_tkey_poison_bit[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_POISON_CFG_RDCH_CKEY_POISON_BIT=%u", DYN.rdch_ckey_poison_bit[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_POISON_CFG_RDCH_CKEY_POISON_BIT_AUX=%s", DYN.rdch_ckey_poison_bit[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_POISON_CFG_RDCH_TVAL_POISON_BIT=%u", DYN.rdch_tval_poison_bit[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_POISON_CFG_RDCH_TVAL_POISON_BIT_AUX=%s", DYN.rdch_tval_poison_bit[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_TKEY_FLIP_BIT_POS_WRCH_TKEY_FLIP_BIT_POS0=%u", DYN.wrch_tkey_flip_bit_pos0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_TKEY_FLIP_BIT_POS_WRCH_TKEY_FLIP_BIT_POS1=%u", DYN.wrch_tkey_flip_bit_pos1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_CKEY_FLIP_BIT_POS_WRCH_CKEY_FLIP_BIT_POS0=%u", DYN.wrch_ckey_flip_bit_pos0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_CKEY_FLIP_BIT_POS_WRCH_CKEY_FLIP_BIT_POS1=%u", DYN.wrch_ckey_flip_bit_pos1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_TVAL_FLIP_BIT_POS_WRCH_TVAL_FLIP_BIT_POS0=%u", DYN.wrch_tval_flip_bit_pos0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_TVAL_FLIP_BIT_POS_WRCH_TVAL_FLIP_BIT_POS1=%u", DYN.wrch_tval_flip_bit_pos1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_TKEY_FLIP_BIT_POS_RDCH_TKEY_FLIP_BIT_POS0=%u", DYN.rdch_tkey_flip_bit_pos0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_TKEY_FLIP_BIT_POS_RDCH_TKEY_FLIP_BIT_POS1=%u", DYN.rdch_tkey_flip_bit_pos1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_CKEY_FLIP_BIT_POS_RDCH_CKEY_FLIP_BIT_POS0=%u", DYN.rdch_ckey_flip_bit_pos0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_CKEY_FLIP_BIT_POS_RDCH_CKEY_FLIP_BIT_POS1=%u", DYN.rdch_ckey_flip_bit_pos1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_TVAL_FLIP_BIT_POS_RDCH_TVAL_FLIP_BIT_POS0=%u", DYN.rdch_tval_flip_bit_pos0[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_TVAL_FLIP_BIT_POS_RDCH_TVAL_FLIP_BIT_POS1=%u", DYN.rdch_tval_flip_bit_pos1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_TKEY_POISON_ADDR_WRCH_TKEY_POISON_ADDR=%u", DYN.wrch_tkey_poison_addr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_CKEY_POISON_ADDR_WRCH_CKEY_POISON_ADDR=%u", DYN.wrch_ckey_poison_addr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_TVAL_POISON_ADDR_WRCH_TVAL_POISON_ADDR=%u", DYN.wrch_tval_poison_addr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_TKEY_POISON_ADDR_RDCH_TKEY_POISON_ADDR=%u", DYN.rdch_tkey_poison_addr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_CKEY_POISON_ADDR_RDCH_CKEY_POISON_ADDR=%u", DYN.rdch_ckey_poison_addr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_TVAL_POISON_ADDR_RDCH_TVAL_POISON_ADDR=%u", DYN.rdch_tval_poison_addr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_EN_WRCH_TKEY_ECCC_IRQ_EN=%u", STATIC.wrch_tkey_eccc_irq_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_EN_WRCH_TKEY_ECCC_IRQ_EN_AUX=%s", STATIC.wrch_tkey_eccc_irq_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_EN_WRCH_TKEY_ECCU_IRQ_EN=%u", STATIC.wrch_tkey_eccu_irq_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_EN_WRCH_TKEY_ECCU_IRQ_EN_AUX=%s", STATIC.wrch_tkey_eccu_irq_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_EN_WRCH_CKEY_ECCC_IRQ_EN=%u", STATIC.wrch_ckey_eccc_irq_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_EN_WRCH_CKEY_ECCC_IRQ_EN_AUX=%s", STATIC.wrch_ckey_eccc_irq_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_EN_WRCH_CKEY_ECCU_IRQ_EN=%u", STATIC.wrch_ckey_eccu_irq_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_EN_WRCH_CKEY_ECCU_IRQ_EN_AUX=%s", STATIC.wrch_ckey_eccu_irq_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_EN_WRCH_TVAL_ECCC_IRQ_EN=%u", STATIC.wrch_tval_eccc_irq_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_EN_WRCH_TVAL_ECCC_IRQ_EN_AUX=%s", STATIC.wrch_tval_eccc_irq_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_EN_WRCH_TVAL_ECCU_IRQ_EN=%u", STATIC.wrch_tval_eccu_irq_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_EN_WRCH_TVAL_ECCU_IRQ_EN_AUX=%s", STATIC.wrch_tval_eccu_irq_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_EN_RDCH_TKEY_ECCC_IRQ_EN=%u", STATIC.rdch_tkey_eccc_irq_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_EN_RDCH_TKEY_ECCC_IRQ_EN_AUX=%s", STATIC.rdch_tkey_eccc_irq_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_EN_RDCH_TKEY_ECCU_IRQ_EN=%u", STATIC.rdch_tkey_eccu_irq_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_EN_RDCH_TKEY_ECCU_IRQ_EN_AUX=%s", STATIC.rdch_tkey_eccu_irq_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_EN_RDCH_CKEY_ECCC_IRQ_EN=%u", STATIC.rdch_ckey_eccc_irq_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_EN_RDCH_CKEY_ECCC_IRQ_EN_AUX=%s", STATIC.rdch_ckey_eccc_irq_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_EN_RDCH_CKEY_ECCU_IRQ_EN=%u", STATIC.rdch_ckey_eccu_irq_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_EN_RDCH_CKEY_ECCU_IRQ_EN_AUX=%s", STATIC.rdch_ckey_eccu_irq_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_EN_RDCH_TVAL_ECCC_IRQ_EN=%u", STATIC.rdch_tval_eccc_irq_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_EN_RDCH_TVAL_ECCC_IRQ_EN_AUX=%s", STATIC.rdch_tval_eccc_irq_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_EN_RDCH_TVAL_ECCU_IRQ_EN=%u", STATIC.rdch_tval_eccu_irq_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_EN_RDCH_TVAL_ECCU_IRQ_EN_AUX=%s", STATIC.rdch_tval_eccu_irq_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_STAT_WRCH_TKEY_ECCC_IRQ_STAT=%u", DYN.wrch_tkey_eccc_irq_stat[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_STAT_WRCH_TKEY_ECCC_IRQ_STAT_AUX=%s", DYN.wrch_tkey_eccc_irq_stat[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_STAT_WRCH_TKEY_ECCU_IRQ_STAT=%u", DYN.wrch_tkey_eccu_irq_stat[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_STAT_WRCH_TKEY_ECCU_IRQ_STAT_AUX=%s", DYN.wrch_tkey_eccu_irq_stat[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_STAT_WRCH_CKEY_ECCC_IRQ_STAT=%u", DYN.wrch_ckey_eccc_irq_stat[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_STAT_WRCH_CKEY_ECCC_IRQ_STAT_AUX=%s", DYN.wrch_ckey_eccc_irq_stat[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_STAT_WRCH_CKEY_ECCU_IRQ_STAT=%u", DYN.wrch_ckey_eccu_irq_stat[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_STAT_WRCH_CKEY_ECCU_IRQ_STAT_AUX=%s", DYN.wrch_ckey_eccu_irq_stat[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_STAT_WRCH_TVAL_ECCC_IRQ_STAT=%u", DYN.wrch_tval_eccc_irq_stat[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_STAT_WRCH_TVAL_ECCC_IRQ_STAT_AUX=%s", DYN.wrch_tval_eccc_irq_stat[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_STAT_WRCH_TVAL_ECCU_IRQ_STAT=%u", DYN.wrch_tval_eccu_irq_stat[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_STAT_WRCH_TVAL_ECCU_IRQ_STAT_AUX=%s", DYN.wrch_tval_eccu_irq_stat[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_STAT_RDCH_TKEY_ECCC_IRQ_STAT=%u", DYN.rdch_tkey_eccc_irq_stat[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_STAT_RDCH_TKEY_ECCC_IRQ_STAT_AUX=%s", DYN.rdch_tkey_eccc_irq_stat[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_STAT_RDCH_TKEY_ECCU_IRQ_STAT=%u", DYN.rdch_tkey_eccu_irq_stat[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_STAT_RDCH_TKEY_ECCU_IRQ_STAT_AUX=%s", DYN.rdch_tkey_eccu_irq_stat[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_STAT_RDCH_CKEY_ECCC_IRQ_STAT=%u", DYN.rdch_ckey_eccc_irq_stat[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_STAT_RDCH_CKEY_ECCC_IRQ_STAT_AUX=%s", DYN.rdch_ckey_eccc_irq_stat[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_STAT_RDCH_CKEY_ECCU_IRQ_STAT=%u", DYN.rdch_ckey_eccu_irq_stat[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_STAT_RDCH_CKEY_ECCU_IRQ_STAT_AUX=%s", DYN.rdch_ckey_eccu_irq_stat[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_STAT_RDCH_TVAL_ECCC_IRQ_STAT=%u", DYN.rdch_tval_eccc_irq_stat[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_STAT_RDCH_TVAL_ECCC_IRQ_STAT_AUX=%s", DYN.rdch_tval_eccc_irq_stat[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_STAT_RDCH_TVAL_ECCU_IRQ_STAT=%u", DYN.rdch_tval_eccu_irq_stat[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_IRQ_STAT_RDCH_TVAL_ECCU_IRQ_STAT_AUX=%s", DYN.rdch_tval_eccu_irq_stat[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_TKEY_ECC_ERR_THR_WRCH_TKEY_ECCC_ERR_THR=%u", STATIC.wrch_tkey_eccc_err_thr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_TKEY_ECC_ERR_THR_WRCH_TKEY_ECCU_ERR_THR=%u", STATIC.wrch_tkey_eccu_err_thr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_CKEY_ECC_ERR_THR_WRCH_CKEY_ECCC_ERR_THR=%u", STATIC.wrch_ckey_eccc_err_thr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_CKEY_ECC_ERR_THR_WRCH_CKEY_ECCU_ERR_THR=%u", STATIC.wrch_ckey_eccu_err_thr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_TVAL_ECC_ERR_THR_WRCH_TVAL_ECCC_ERR_THR=%u", STATIC.wrch_tval_eccc_err_thr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_TVAL_ECC_ERR_THR_WRCH_TVAL_ECCU_ERR_THR=%u", STATIC.wrch_tval_eccu_err_thr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_TKEY_ECC_ERR_THR_RDCH_TKEY_ECCC_ERR_THR=%u", STATIC.rdch_tkey_eccc_err_thr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_TKEY_ECC_ERR_THR_RDCH_TKEY_ECCU_ERR_THR=%u", STATIC.rdch_tkey_eccu_err_thr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_CKEY_ECC_ERR_THR_RDCH_CKEY_ECCC_ERR_THR=%u", STATIC.rdch_ckey_eccc_err_thr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_CKEY_ECC_ERR_THR_RDCH_CKEY_ECCU_ERR_THR=%u", STATIC.rdch_ckey_eccu_err_thr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_TVAL_ECC_ERR_THR_RDCH_TVAL_ECCC_ERR_THR=%u", STATIC.rdch_tval_eccc_err_thr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_TVAL_ECC_ERR_THR_RDCH_TVAL_ECCU_ERR_THR=%u", STATIC.rdch_tval_eccu_err_thr[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_CLR_WRCH_TKEY_ECCC_CLR=%u", DYN.wrch_tkey_eccc_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_CLR_WRCH_TKEY_ECCC_CLR_AUX=%s", DYN.wrch_tkey_eccc_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_CLR_WRCH_TKEY_ECCU_CLR=%u", DYN.wrch_tkey_eccu_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_CLR_WRCH_TKEY_ECCU_CLR_AUX=%s", DYN.wrch_tkey_eccu_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_CLR_WRCH_CKEY_ECCC_CLR=%u", DYN.wrch_ckey_eccc_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_CLR_WRCH_CKEY_ECCC_CLR_AUX=%s", DYN.wrch_ckey_eccc_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_CLR_WRCH_CKEY_ECCU_CLR=%u", DYN.wrch_ckey_eccu_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_CLR_WRCH_CKEY_ECCU_CLR_AUX=%s", DYN.wrch_ckey_eccu_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_CLR_WRCH_TVAL_ECCC_CLR=%u", DYN.wrch_tval_eccc_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_CLR_WRCH_TVAL_ECCC_CLR_AUX=%s", DYN.wrch_tval_eccc_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_CLR_WRCH_TVAL_ECCU_CLR=%u", DYN.wrch_tval_eccu_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_CLR_WRCH_TVAL_ECCU_CLR_AUX=%s", DYN.wrch_tval_eccu_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_CLR_RDCH_TKEY_ECCC_CLR=%u", DYN.rdch_tkey_eccc_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_CLR_RDCH_TKEY_ECCC_CLR_AUX=%s", DYN.rdch_tkey_eccc_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_CLR_RDCH_TKEY_ECCU_CLR=%u", DYN.rdch_tkey_eccu_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_CLR_RDCH_TKEY_ECCU_CLR_AUX=%s", DYN.rdch_tkey_eccu_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_CLR_RDCH_CKEY_ECCC_CLR=%u", DYN.rdch_ckey_eccc_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_CLR_RDCH_CKEY_ECCC_CLR_AUX=%s", DYN.rdch_ckey_eccc_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_CLR_RDCH_CKEY_ECCU_CLR=%u", DYN.rdch_ckey_eccu_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_CLR_RDCH_CKEY_ECCU_CLR_AUX=%s", DYN.rdch_ckey_eccu_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_CLR_RDCH_TVAL_ECCC_CLR=%u", DYN.rdch_tval_eccc_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_CLR_RDCH_TVAL_ECCC_CLR_AUX=%s", DYN.rdch_tval_eccc_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_CLR_RDCH_TVAL_ECCU_CLR=%u", DYN.rdch_tval_eccu_clr[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_ECC_CLR_RDCH_TVAL_ECCU_CLR_AUX=%s", DYN.rdch_tval_eccu_clr[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_FIFO_WARN_IRQ_EN_WRCH_ENC_FIFO_WARN_EN=%u", STATIC.wrch_enc_fifo_warn_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_FIFO_WARN_IRQ_EN_WRCH_ENC_FIFO_WARN_EN_AUX=%s", STATIC.wrch_enc_fifo_warn_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_FIFO_WARN_IRQ_EN_WRCH_DATA_FIFO_WARN_EN=%u", STATIC.wrch_data_fifo_warn_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_FIFO_WARN_IRQ_EN_WRCH_DATA_FIFO_WARN_EN_AUX=%s", STATIC.wrch_data_fifo_warn_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_FIFO_WARN_IRQ_EN_RDCH_DEC_FIFO_WARN_EN=%u", STATIC.rdch_dec_fifo_warn_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_FIFO_WARN_IRQ_EN_RDCH_DEC_FIFO_WARN_EN_AUX=%s", STATIC.rdch_dec_fifo_warn_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_FIFO_WARN_IRQ_EN_RDCH_DATA_FIFO_WARN_EN=%u", STATIC.rdch_data_fifo_warn_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_FIFO_WARN_IRQ_EN_RDCH_DATA_FIFO_WARN_EN_AUX=%s", STATIC.rdch_data_fifo_warn_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_FIFO_WARN_IRQ_STAT_WRCH_ENC_FIFO_WARN_STAT=%u", DYN.wrch_enc_fifo_warn_stat[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_FIFO_WARN_IRQ_STAT_WRCH_ENC_FIFO_WARN_STAT_AUX=%s", DYN.wrch_enc_fifo_warn_stat[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_FIFO_WARN_IRQ_STAT_WRCH_DATA_FIFO_WARN_STAT=%u", DYN.wrch_data_fifo_warn_stat[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_FIFO_WARN_IRQ_STAT_WRCH_DATA_FIFO_WARN_STAT_AUX=%s", DYN.wrch_data_fifo_warn_stat[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_FIFO_WARN_IRQ_STAT_RDCH_DEC_FIFO_WARN_STAT=%u", DYN.rdch_dec_fifo_warn_stat[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_FIFO_WARN_IRQ_STAT_RDCH_DEC_FIFO_WARN_STAT_AUX=%s", DYN.rdch_dec_fifo_warn_stat[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_FIFO_WARN_IRQ_STAT_RDCH_DATA_FIFO_WARN_STAT=%u", DYN.rdch_data_fifo_warn_stat[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_FIFO_WARN_IRQ_STAT_RDCH_DATA_FIFO_WARN_STAT_AUX=%s", DYN.rdch_data_fifo_warn_stat[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_CFG_LOCK_OVERRIDE_CFG_LOCK_OVERRIDE=%u", STATIC.cfg_lock_override[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_CFG_LOCK_OVERRIDE_CFG_LOCK_OVERRIDE_AUX=%s", STATIC.cfg_lock_override[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_GLOBAL_KEY_SIZE_GLOBAL_KEY_SIZE=%u", STATIC.global_key_size[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_GLOBAL_KEY_SIZE_GLOBAL_KEY_SIZE_AUX=%s", STATIC.global_key_size[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_IRQ_EN_WRCH_CTX_IDX_ERR_EN=%u", STATIC.wrch_ctx_idx_err_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_IRQ_EN_WRCH_CTX_IDX_ERR_EN_AUX=%s", STATIC.wrch_ctx_idx_err_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_IRQ_EN_WRCH_REG_PAR_ERR_EN=%u", STATIC.wrch_reg_par_err_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_IRQ_EN_WRCH_REG_PAR_ERR_EN_AUX=%s", STATIC.wrch_reg_par_err_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_IRQ_EN_WRCH_FSM_PAR_ERR_EN=%u", STATIC.wrch_fsm_par_err_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_IRQ_EN_WRCH_FSM_PAR_ERR_EN_AUX=%s", STATIC.wrch_fsm_par_err_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_IRQ_EN_WRCH_KEY_ERR_EN=%u", STATIC.wrch_key_err_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_IRQ_EN_WRCH_KEY_ERR_EN_AUX=%s", STATIC.wrch_key_err_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_IRQ_EN_WRCH_KEY_IDX_ERR_EN=%u", STATIC.wrch_key_idx_err_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_IRQ_EN_WRCH_KEY_IDX_ERR_EN_AUX=%s", STATIC.wrch_key_idx_err_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_IRQ_EN_WRCH_UXTS_IRQ_EN=%u", STATIC.wrch_uxts_irq_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_IRQ_EN_WRCH_UXTS_IRQ_EN_AUX=%s", STATIC.wrch_uxts_irq_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_IRQ_STAT_WRCH_CTX_IDX_ERR=%u", DYN.wrch_ctx_idx_err[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_IRQ_STAT_WRCH_CTX_IDX_ERR_AUX=%s", DYN.wrch_ctx_idx_err[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_IRQ_STAT_WRCH_REG_PAR_ERR=%u", DYN.wrch_reg_par_err[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_IRQ_STAT_WRCH_REG_PAR_ERR_AUX=%s", DYN.wrch_reg_par_err[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_IRQ_STAT_WRCH_FSM_PAR_ERR=%u", DYN.wrch_fsm_par_err[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_IRQ_STAT_WRCH_FSM_PAR_ERR_AUX=%s", DYN.wrch_fsm_par_err[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_IRQ_STAT_WRCH_KEY_ERR=%u", DYN.wrch_key_err[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_IRQ_STAT_WRCH_KEY_ERR_AUX=%s", DYN.wrch_key_err[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_IRQ_STAT_WRCH_KEY_IDX_ERR=%u", DYN.wrch_key_idx_err[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_IRQ_STAT_WRCH_KEY_IDX_ERR_AUX=%s", DYN.wrch_key_idx_err[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_MISC_CONFIG_REG_WRCH_SELF_TEST_FAIL_ACT=%u", STATIC.wrch_self_test_fail_act[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_MISC_CONFIG_REG_WRCH_SELF_TEST_FAIL_ACT_AUX=%s", STATIC.wrch_self_test_fail_act[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_MISC_CONFIG_REG_WRCH_CLR_SSP=%u", STATIC.wrch_clr_ssp[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_MISC_CONFIG_REG_WRCH_CLR_SSP_AUX=%s", STATIC.wrch_clr_ssp[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_HW_INIT_CTRL_WRCH_HW_INIT_GO=%u", STATIC.wrch_hw_init_go[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_HW_INIT_CTRL_WRCH_HW_INIT_GO_AUX=%s", STATIC.wrch_hw_init_go[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_SELF_TEST_CTL_WRCH_PIPE_NUM=%u", STATIC.wrch_pipe_num[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_SELF_TEST_CTL_WRCH_CHK_DISABLE=%u", STATIC.wrch_chk_disable[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_SELF_TEST_CTL_WRCH_CHK_DISABLE_AUX=%s", STATIC.wrch_chk_disable[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_SELF_TEST_CTL_WRCH_ENC_BYPASS_1=%u", STATIC.wrch_enc_bypass_1[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_SELF_TEST_CTL_WRCH_ENC_BYPASS_1_AUX=%s", STATIC.wrch_enc_bypass_1[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_SELF_TEST_ATTRIB_WRCH_DU_START=%u", STATIC.wrch_du_start[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_SELF_TEST_ATTRIB_WRCH_DU_START_AUX=%s", STATIC.wrch_du_start[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_SELF_TEST_ATTRIB_WRCH_DU_END=%u", STATIC.wrch_du_end[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_SELF_TEST_ATTRIB_WRCH_DU_END_AUX=%s", STATIC.wrch_du_end[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_SELF_TEST_ATTRIB_WRCH_ECB=%u", STATIC.wrch_ecb[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_SELF_TEST_ATTRIB_WRCH_ECB_AUX=%s", STATIC.wrch_ecb[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_SELF_TEST_BSEQ_WRCH_VAL=%u", STATIC.wrch_val[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_SELF_TEST_STAT_WRCH_ST_DONE=%u", STATIC.wrch_st_done[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_SELF_TEST_STAT_WRCH_ST_DONE_AUX=%s", STATIC.wrch_st_done[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_SELF_TEST_STAT_WRCH_ST_FAIL=%u", STATIC.wrch_st_fail[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_SELF_TEST_STAT_WRCH_ST_FAIL_AUX=%s", STATIC.wrch_st_fail[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_SELF_TEST_STAT_WRCH_FAIL_CAUSE_1=%u", STATIC.wrch_fail_cause_1[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_SELF_TEST_STAT_WRCH_FAIL_CAUSE_1_AUX=%s", STATIC.wrch_fail_cause_1[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_SELF_TEST_VECT_PT_0_WRCH_PT=%u", DYN.wrch_pt[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_SELF_TEST_VECT_PT_1_WRCH_PT_1=%u", DYN.wrch_pt_1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_SELF_TEST_VECT_PT_2_WRCH_PT_2=%u", DYN.wrch_pt_2[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_SELF_TEST_VECT_PT_3_WRCH_PT_3=%u", DYN.wrch_pt_3[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_SELF_TEST_VECT_CT_0_WRCH_CT=%u", DYN.wrch_ct[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_SELF_TEST_VECT_CT_1_WRCH_CT_1=%u", DYN.wrch_ct_1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_SELF_TEST_VECT_CT_2_WRCH_CT_2=%u", DYN.wrch_ct_2[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_SELF_TEST_VECT_CT_3_WRCH_CT_3=%u", DYN.wrch_ct_3[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_SELF_TEST_VECT_TWK_0_WRCH_DSEQ=%u", DYN.wrch_dseq[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_SELF_TEST_VECT_TWK_1_WRCH_DSEQ_1=%u", DYN.wrch_dseq_1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_SELF_TEST_VECT_TWK_2_WRCH_DSEQ_2=%u", DYN.wrch_dseq_2[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_SELF_TEST_VECT_TWK_3_WRCH_DSEQ_3=%u", DYN.wrch_dseq_3[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_SELF_TEST_VECT_CTL_WRCH_GO=%u", QDYN.wrch_go[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_SELF_TEST_VECT_CTL_WRCH_GO_AUX=%s", QDYN.wrch_go[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_BIST_VECT_MODE_WRCH_FUNCT=%u", STATIC.wrch_funct[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_BIST_VECT_MODE_WRCH_KEY_SIZE=%u", STATIC.wrch_key_size[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_BIST_VECT_MODE_WRCH_KEY_SIZE_AUX=%s", STATIC.wrch_key_size[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_BIST_VECT_ERR_INJ_WRCH_BYP_ERR_INJ=%u", DYN.wrch_byp_err_inj[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_BIST_VECT_ERR_INJ_WRCH_BYP_ERR_INJ_AUX=%s", DYN.wrch_byp_err_inj[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_BIST_VECT_ERR_INJ_WRCH_ECB_ERR_INJ=%u", DYN.wrch_ecb_err_inj[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_BIST_VECT_ERR_INJ_WRCH_ECB_ERR_INJ_AUX=%s", DYN.wrch_ecb_err_inj[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_BIST_VECT_ERR_INJ_WRCH_XTS_ERR_INJ=%u", DYN.wrch_xts_err_inj[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_BIST_VECT_ERR_INJ_WRCH_XTS_ERR_INJ_AUX=%s", DYN.wrch_xts_err_inj[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_BIST_VECT_ERR_INJ_WRCH_CTS_ERR_INJ=%u", DYN.wrch_cts_err_inj[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_BIST_VECT_ERR_INJ_WRCH_CTS_ERR_INJ_AUX=%s", DYN.wrch_cts_err_inj[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_BIST_VECT_CTL_WRCH_BIST_GO=%u", DYN.wrch_bist_go[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_WRCH_UXTS_BIST_VECT_CTL_WRCH_BIST_GO_AUX=%s", DYN.wrch_bist_go[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_IRQ_EN_RDCH_CTX_IDX_ERR_EN=%u", STATIC.rdch_ctx_idx_err_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_IRQ_EN_RDCH_CTX_IDX_ERR_EN_AUX=%s", STATIC.rdch_ctx_idx_err_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_IRQ_EN_RDCH_REG_PAR_ERR_EN=%u", STATIC.rdch_reg_par_err_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_IRQ_EN_RDCH_REG_PAR_ERR_EN_AUX=%s", STATIC.rdch_reg_par_err_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_IRQ_EN_RDCH_FSM_PAR_ERR_EN=%u", STATIC.rdch_fsm_par_err_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_IRQ_EN_RDCH_FSM_PAR_ERR_EN_AUX=%s", STATIC.rdch_fsm_par_err_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_IRQ_EN_RDCH_KEY_ERR_EN=%u", STATIC.rdch_key_err_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_IRQ_EN_RDCH_KEY_ERR_EN_AUX=%s", STATIC.rdch_key_err_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_IRQ_EN_RDCH_KEY_IDX_ERR_EN=%u", STATIC.rdch_key_idx_err_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_IRQ_EN_RDCH_KEY_IDX_ERR_EN_AUX=%s", STATIC.rdch_key_idx_err_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_IRQ_EN_RDCH_UXTS_IRQ_EN=%u", STATIC.rdch_uxts_irq_en[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_IRQ_EN_RDCH_UXTS_IRQ_EN_AUX=%s", STATIC.rdch_uxts_irq_en[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_IRQ_STAT_RDCH_CTX_IDX_ERR=%u", DYN.rdch_ctx_idx_err[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_IRQ_STAT_RDCH_CTX_IDX_ERR_AUX=%s", DYN.rdch_ctx_idx_err[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_IRQ_STAT_RDCH_REG_PAR_ERR=%u", DYN.rdch_reg_par_err[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_IRQ_STAT_RDCH_REG_PAR_ERR_AUX=%s", DYN.rdch_reg_par_err[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_IRQ_STAT_RDCH_FSM_PAR_ERR=%u", DYN.rdch_fsm_par_err[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_IRQ_STAT_RDCH_FSM_PAR_ERR_AUX=%s", DYN.rdch_fsm_par_err[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_IRQ_STAT_RDCH_KEY_ERR=%u", DYN.rdch_key_err[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_IRQ_STAT_RDCH_KEY_ERR_AUX=%s", DYN.rdch_key_err[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_IRQ_STAT_RDCH_KEY_IDX_ERR=%u", DYN.rdch_key_idx_err[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_IRQ_STAT_RDCH_KEY_IDX_ERR_AUX=%s", DYN.rdch_key_idx_err[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_MISC_CONFIG_REG_RDCH_SELF_TEST_FAIL_ACT=%u", STATIC.rdch_self_test_fail_act[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_MISC_CONFIG_REG_RDCH_SELF_TEST_FAIL_ACT_AUX=%s", STATIC.rdch_self_test_fail_act[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_MISC_CONFIG_REG_RDCH_CLR_SSP=%u", STATIC.rdch_clr_ssp[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_MISC_CONFIG_REG_RDCH_CLR_SSP_AUX=%s", STATIC.rdch_clr_ssp[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_HW_INIT_CTRL_RDCH_HW_INIT_GO=%u", STATIC.rdch_hw_init_go[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_HW_INIT_CTRL_RDCH_HW_INIT_GO_AUX=%s", STATIC.rdch_hw_init_go[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_SELF_TEST_CTL_RDCH_PIPE_NUM=%u", STATIC.rdch_pipe_num[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_SELF_TEST_CTL_RDCH_CHK_DISABLE=%u", STATIC.rdch_chk_disable[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_SELF_TEST_CTL_RDCH_CHK_DISABLE_AUX=%s", STATIC.rdch_chk_disable[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_SELF_TEST_CTL_RDCH_ENC_BYPASS_1=%u", STATIC.rdch_enc_bypass_1[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_SELF_TEST_CTL_RDCH_ENC_BYPASS_1_AUX=%s", STATIC.rdch_enc_bypass_1[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_SELF_TEST_ATTRIB_RDCH_DU_START=%u", STATIC.rdch_du_start[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_SELF_TEST_ATTRIB_RDCH_DU_START_AUX=%s", STATIC.rdch_du_start[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_SELF_TEST_ATTRIB_RDCH_DU_END=%u", STATIC.rdch_du_end[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_SELF_TEST_ATTRIB_RDCH_DU_END_AUX=%s", STATIC.rdch_du_end[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_SELF_TEST_ATTRIB_RDCH_ECB=%u", STATIC.rdch_ecb[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_SELF_TEST_ATTRIB_RDCH_ECB_AUX=%s", STATIC.rdch_ecb[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_SELF_TEST_BSEQ_RDCH_VAL=%u", STATIC.rdch_val[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_SELF_TEST_STAT_RDCH_ST_DONE=%u", STATIC.rdch_st_done[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_SELF_TEST_STAT_RDCH_ST_DONE_AUX=%s", STATIC.rdch_st_done[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_SELF_TEST_STAT_RDCH_ST_FAIL=%u", STATIC.rdch_st_fail[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_SELF_TEST_STAT_RDCH_ST_FAIL_AUX=%s", STATIC.rdch_st_fail[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_SELF_TEST_STAT_RDCH_FAIL_CAUSE_1=%u", STATIC.rdch_fail_cause_1[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_SELF_TEST_STAT_RDCH_FAIL_CAUSE_1_AUX=%s", STATIC.rdch_fail_cause_1[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_SELF_TEST_VECT_PT_0_RDCH_PT=%u", DYN.rdch_pt[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_SELF_TEST_VECT_PT_1_RDCH_PT_1=%u", DYN.rdch_pt_1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_SELF_TEST_VECT_PT_2_RDCH_PT_2=%u", DYN.rdch_pt_2[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_SELF_TEST_VECT_PT_3_RDCH_PT_3=%u", DYN.rdch_pt_3[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_SELF_TEST_VECT_CT_0_RDCH_CT=%u", DYN.rdch_ct[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_SELF_TEST_VECT_CT_1_RDCH_CT_1=%u", DYN.rdch_ct_1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_SELF_TEST_VECT_CT_2_RDCH_CT_2=%u", DYN.rdch_ct_2[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_SELF_TEST_VECT_CT_3_RDCH_CT_3=%u", DYN.rdch_ct_3[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_SELF_TEST_VECT_TWK_0_RDCH_DSEQ=%u", DYN.rdch_dseq[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_SELF_TEST_VECT_TWK_1_RDCH_DSEQ_1=%u", DYN.rdch_dseq_1[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_SELF_TEST_VECT_TWK_2_RDCH_DSEQ_2=%u", DYN.rdch_dseq_2[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_SELF_TEST_VECT_TWK_3_RDCH_DSEQ_3=%u", DYN.rdch_dseq_3[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_SELF_TEST_VECT_CTL_RDCH_GO=%u", QDYN.rdch_go[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_SELF_TEST_VECT_CTL_RDCH_GO_AUX=%s", QDYN.rdch_go[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_BIST_VECT_MODE_RDCH_FUNCT=%u", STATIC.rdch_funct[0]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_BIST_VECT_MODE_RDCH_KEY_SIZE=%u", STATIC.rdch_key_size[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_BIST_VECT_MODE_RDCH_KEY_SIZE_AUX=%s", STATIC.rdch_key_size[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_BIST_VECT_ERR_INJ_RDCH_BYP_ERR_INJ=%u", DYN.rdch_byp_err_inj[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_BIST_VECT_ERR_INJ_RDCH_BYP_ERR_INJ_AUX=%s", DYN.rdch_byp_err_inj[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_BIST_VECT_ERR_INJ_RDCH_ECB_ERR_INJ=%u", DYN.rdch_ecb_err_inj[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_BIST_VECT_ERR_INJ_RDCH_ECB_ERR_INJ_AUX=%s", DYN.rdch_ecb_err_inj[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_BIST_VECT_ERR_INJ_RDCH_XTS_ERR_INJ=%u", DYN.rdch_xts_err_inj[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_BIST_VECT_ERR_INJ_RDCH_XTS_ERR_INJ_AUX=%s", DYN.rdch_xts_err_inj[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_BIST_VECT_ERR_INJ_RDCH_CTS_ERR_INJ=%u", DYN.rdch_cts_err_inj[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_BIST_VECT_ERR_INJ_RDCH_CTS_ERR_INJ_AUX=%s", DYN.rdch_cts_err_inj[0] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_BIST_VECT_CTL_RDCH_BIST_GO=%u", DYN.rdch_bist_go[0]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH0_IME_RDCH_UXTS_BIST_VECT_CTL_RDCH_BIST_GO_AUX=%s", DYN.rdch_bist_go[0] ? "y" : "n");
#if DWC_DDRCTL_NUM_CHANNEL > 1
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_IRQ_EN_KEY_DONE_EN=%u", STATIC.key_done_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_IRQ_EN_KEY_DONE_EN_AUX=%s", STATIC.key_done_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_IRQ_EN_KEY_MISS_ERR_EN=%u", STATIC.key_miss_err_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_IRQ_EN_KEY_MISS_ERR_EN_AUX=%s", STATIC.key_miss_err_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_IRQ_EN_KEY_COLLISION_ERR_EN=%u", STATIC.key_collision_err_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_IRQ_EN_KEY_COLLISION_ERR_EN_AUX=%s", STATIC.key_collision_err_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_IRQ_EN_APB_TIMING_ERR_EN=%u", STATIC.apb_timing_err_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_IRQ_EN_APB_TIMING_ERR_EN_AUX=%s", STATIC.apb_timing_err_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_IRQ_EN_KEY_SIZE_ERR_EN=%u", STATIC.key_size_err_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_IRQ_EN_KEY_SIZE_ERR_EN_AUX=%s", STATIC.key_size_err_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_IRQ_EN_REG_PARITY_ERR_EN=%u", STATIC.reg_parity_err_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_IRQ_EN_REG_PARITY_ERR_EN_AUX=%s", STATIC.reg_parity_err_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_IRQ_EN_GLBL=%u", STATIC.glbl[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_IRQ_EN_GLBL_AUX=%s", STATIC.glbl[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_IRQ_STAT_KEY_DONE=%u", DYN.key_done[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_IRQ_STAT_KEY_DONE_AUX=%s", DYN.key_done[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_IRQ_STAT_KEY_MISS_ERR=%u", DYN.key_miss_err[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_IRQ_STAT_KEY_MISS_ERR_AUX=%s", DYN.key_miss_err[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_IRQ_STAT_KEY_COLLISION_ERR=%u", DYN.key_collision_err[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_IRQ_STAT_KEY_COLLISION_ERR_AUX=%s", DYN.key_collision_err[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_IRQ_STAT_APB_TIMING_ERR=%u", DYN.apb_timing_err[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_IRQ_STAT_APB_TIMING_ERR_AUX=%s", DYN.apb_timing_err[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_IRQ_STAT_KEY_SIZE_ERR=%u", DYN.key_size_err[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_IRQ_STAT_KEY_SIZE_ERR_AUX=%s", DYN.key_size_err[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_IRQ_STAT_REG_PARITY_ERR=%u", DYN.reg_parity_err[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_IRQ_STAT_REG_PARITY_ERR_AUX=%s", DYN.reg_parity_err[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY0_USAGE_HIT_EN=%u", STATIC.key0_usage_hit_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY0_USAGE_HIT_EN_AUX=%s", STATIC.key0_usage_hit_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY1_USAGE_HIT_EN=%u", STATIC.key1_usage_hit_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY1_USAGE_HIT_EN_AUX=%s", STATIC.key1_usage_hit_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY2_USAGE_HIT_EN=%u", STATIC.key2_usage_hit_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY2_USAGE_HIT_EN_AUX=%s", STATIC.key2_usage_hit_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY3_USAGE_HIT_EN=%u", STATIC.key3_usage_hit_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY3_USAGE_HIT_EN_AUX=%s", STATIC.key3_usage_hit_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY4_USAGE_HIT_EN=%u", STATIC.key4_usage_hit_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY4_USAGE_HIT_EN_AUX=%s", STATIC.key4_usage_hit_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY5_USAGE_HIT_EN=%u", STATIC.key5_usage_hit_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY5_USAGE_HIT_EN_AUX=%s", STATIC.key5_usage_hit_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY6_USAGE_HIT_EN=%u", STATIC.key6_usage_hit_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY6_USAGE_HIT_EN_AUX=%s", STATIC.key6_usage_hit_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY7_USAGE_HIT_EN=%u", STATIC.key7_usage_hit_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY7_USAGE_HIT_EN_AUX=%s", STATIC.key7_usage_hit_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY8_USAGE_HIT_EN=%u", STATIC.key8_usage_hit_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY8_USAGE_HIT_EN_AUX=%s", STATIC.key8_usage_hit_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY9_USAGE_HIT_EN=%u", STATIC.key9_usage_hit_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY9_USAGE_HIT_EN_AUX=%s", STATIC.key9_usage_hit_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY10_USAGE_HIT_EN=%u", STATIC.key10_usage_hit_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY10_USAGE_HIT_EN_AUX=%s", STATIC.key10_usage_hit_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY11_USAGE_HIT_EN=%u", STATIC.key11_usage_hit_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY11_USAGE_HIT_EN_AUX=%s", STATIC.key11_usage_hit_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY12_USAGE_HIT_EN=%u", STATIC.key12_usage_hit_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY12_USAGE_HIT_EN_AUX=%s", STATIC.key12_usage_hit_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY13_USAGE_HIT_EN=%u", STATIC.key13_usage_hit_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY13_USAGE_HIT_EN_AUX=%s", STATIC.key13_usage_hit_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY14_USAGE_HIT_EN=%u", STATIC.key14_usage_hit_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY14_USAGE_HIT_EN_AUX=%s", STATIC.key14_usage_hit_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY15_USAGE_HIT_EN=%u", STATIC.key15_usage_hit_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY15_USAGE_HIT_EN_AUX=%s", STATIC.key15_usage_hit_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY0_SWAPPED_EN=%u", STATIC.key0_swapped_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY0_SWAPPED_EN_AUX=%s", STATIC.key0_swapped_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY1_SWAPPED_EN=%u", STATIC.key1_swapped_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY1_SWAPPED_EN_AUX=%s", STATIC.key1_swapped_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY2_SWAPPED_EN=%u", STATIC.key2_swapped_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY2_SWAPPED_EN_AUX=%s", STATIC.key2_swapped_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY3_SWAPPED_EN=%u", STATIC.key3_swapped_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY3_SWAPPED_EN_AUX=%s", STATIC.key3_swapped_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY4_SWAPPED_EN=%u", STATIC.key4_swapped_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY4_SWAPPED_EN_AUX=%s", STATIC.key4_swapped_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY5_SWAPPED_EN=%u", STATIC.key5_swapped_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY5_SWAPPED_EN_AUX=%s", STATIC.key5_swapped_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY6_SWAPPED_EN=%u", STATIC.key6_swapped_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY6_SWAPPED_EN_AUX=%s", STATIC.key6_swapped_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY7_SWAPPED_EN=%u", STATIC.key7_swapped_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY7_SWAPPED_EN_AUX=%s", STATIC.key7_swapped_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY8_SWAPPED_EN=%u", STATIC.key8_swapped_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY8_SWAPPED_EN_AUX=%s", STATIC.key8_swapped_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY9_SWAPPED_EN=%u", STATIC.key9_swapped_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY9_SWAPPED_EN_AUX=%s", STATIC.key9_swapped_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY10_SWAPPED_EN=%u", STATIC.key10_swapped_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY10_SWAPPED_EN_AUX=%s", STATIC.key10_swapped_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY11_SWAPPED_EN=%u", STATIC.key11_swapped_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY11_SWAPPED_EN_AUX=%s", STATIC.key11_swapped_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY12_SWAPPED_EN=%u", STATIC.key12_swapped_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY12_SWAPPED_EN_AUX=%s", STATIC.key12_swapped_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY13_SWAPPED_EN=%u", STATIC.key13_swapped_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY13_SWAPPED_EN_AUX=%s", STATIC.key13_swapped_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY14_SWAPPED_EN=%u", STATIC.key14_swapped_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY14_SWAPPED_EN_AUX=%s", STATIC.key14_swapped_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY15_SWAPPED_EN=%u", STATIC.key15_swapped_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_EN_KEY15_SWAPPED_EN_AUX=%s", STATIC.key15_swapped_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY0_USAGE_HIT=%u", DYN.key0_usage_hit[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY0_USAGE_HIT_AUX=%s", DYN.key0_usage_hit[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY1_USAGE_HIT=%u", DYN.key1_usage_hit[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY1_USAGE_HIT_AUX=%s", DYN.key1_usage_hit[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY2_USAGE_HIT=%u", DYN.key2_usage_hit[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY2_USAGE_HIT_AUX=%s", DYN.key2_usage_hit[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY3_USAGE_HIT=%u", DYN.key3_usage_hit[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY3_USAGE_HIT_AUX=%s", DYN.key3_usage_hit[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY4_USAGE_HIT=%u", DYN.key4_usage_hit[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY4_USAGE_HIT_AUX=%s", DYN.key4_usage_hit[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY5_USAGE_HIT=%u", DYN.key5_usage_hit[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY5_USAGE_HIT_AUX=%s", DYN.key5_usage_hit[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY6_USAGE_HIT=%u", DYN.key6_usage_hit[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY6_USAGE_HIT_AUX=%s", DYN.key6_usage_hit[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY7_USAGE_HIT=%u", DYN.key7_usage_hit[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY7_USAGE_HIT_AUX=%s", DYN.key7_usage_hit[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY8_USAGE_HIT=%u", DYN.key8_usage_hit[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY8_USAGE_HIT_AUX=%s", DYN.key8_usage_hit[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY9_USAGE_HIT=%u", DYN.key9_usage_hit[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY9_USAGE_HIT_AUX=%s", DYN.key9_usage_hit[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY10_USAGE_HIT=%u", DYN.key10_usage_hit[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY10_USAGE_HIT_AUX=%s", DYN.key10_usage_hit[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY11_USAGE_HIT=%u", DYN.key11_usage_hit[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY11_USAGE_HIT_AUX=%s", DYN.key11_usage_hit[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY12_USAGE_HIT=%u", DYN.key12_usage_hit[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY12_USAGE_HIT_AUX=%s", DYN.key12_usage_hit[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY13_USAGE_HIT=%u", DYN.key13_usage_hit[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY13_USAGE_HIT_AUX=%s", DYN.key13_usage_hit[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY14_USAGE_HIT=%u", DYN.key14_usage_hit[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY14_USAGE_HIT_AUX=%s", DYN.key14_usage_hit[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY15_USAGE_HIT=%u", DYN.key15_usage_hit[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY15_USAGE_HIT_AUX=%s", DYN.key15_usage_hit[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY0_SWAPPED=%u", DYN.key0_swapped[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY0_SWAPPED_AUX=%s", DYN.key0_swapped[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY1_SWAPPED=%u", DYN.key1_swapped[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY1_SWAPPED_AUX=%s", DYN.key1_swapped[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY2_SWAPPED=%u", DYN.key2_swapped[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY2_SWAPPED_AUX=%s", DYN.key2_swapped[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY3_SWAPPED=%u", DYN.key3_swapped[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY3_SWAPPED_AUX=%s", DYN.key3_swapped[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY4_SWAPPED=%u", DYN.key4_swapped[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY4_SWAPPED_AUX=%s", DYN.key4_swapped[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY5_SWAPPED=%u", DYN.key5_swapped[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY5_SWAPPED_AUX=%s", DYN.key5_swapped[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY6_SWAPPED=%u", DYN.key6_swapped[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY6_SWAPPED_AUX=%s", DYN.key6_swapped[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY7_SWAPPED=%u", DYN.key7_swapped[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY7_SWAPPED_AUX=%s", DYN.key7_swapped[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY8_SWAPPED=%u", DYN.key8_swapped[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY8_SWAPPED_AUX=%s", DYN.key8_swapped[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY9_SWAPPED=%u", DYN.key9_swapped[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY9_SWAPPED_AUX=%s", DYN.key9_swapped[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY10_SWAPPED=%u", DYN.key10_swapped[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY10_SWAPPED_AUX=%s", DYN.key10_swapped[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY11_SWAPPED=%u", DYN.key11_swapped[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY11_SWAPPED_AUX=%s", DYN.key11_swapped[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY12_SWAPPED=%u", DYN.key12_swapped[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY12_SWAPPED_AUX=%s", DYN.key12_swapped[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY13_SWAPPED=%u", DYN.key13_swapped[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY13_SWAPPED_AUX=%s", DYN.key13_swapped[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY14_SWAPPED=%u", DYN.key14_swapped[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY14_SWAPPED_AUX=%s", DYN.key14_swapped[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY15_SWAPPED=%u", DYN.key15_swapped[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_IRQ_STAT_KEY15_SWAPPED_AUX=%s", DYN.key15_swapped[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION0_ADDR_LOW_31_0_REGION0_ADDR_LOW_31_0=%u", STATIC.region0_addr_low_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION0_ADDR_LOW_63_32_REGION0_ADDR_LOW_63_32=%u", STATIC.region0_addr_low_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION0_ADDR_HIGH_31_0_REGION0_ADDR_HIGH_31_0=%u", STATIC.region0_addr_high_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION0_ADDR_HIGH_63_32_REGION0_ADDR_HIGH_63_32=%u", STATIC.region0_addr_high_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION1_ADDR_LOW_31_0_REGION1_ADDR_LOW_31_0=%u", STATIC.region1_addr_low_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION1_ADDR_LOW_63_32_REGION1_ADDR_LOW_63_32=%u", STATIC.region1_addr_low_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION1_ADDR_HIGH_31_0_REGION1_ADDR_HIGH_31_0=%u", STATIC.region1_addr_high_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION1_ADDR_HIGH_63_32_REGION1_ADDR_HIGH_63_32=%u", STATIC.region1_addr_high_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION2_ADDR_LOW_31_0_REGION2_ADDR_LOW_31_0=%u", STATIC.region2_addr_low_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION2_ADDR_LOW_63_32_REGION2_ADDR_LOW_63_32=%u", STATIC.region2_addr_low_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION2_ADDR_HIGH_31_0_REGION2_ADDR_HIGH_31_0=%u", STATIC.region2_addr_high_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION2_ADDR_HIGH_63_32_REGION2_ADDR_HIGH_63_32=%u", STATIC.region2_addr_high_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION3_ADDR_LOW_31_0_REGION3_ADDR_LOW_31_0=%u", STATIC.region3_addr_low_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION3_ADDR_LOW_63_32_REGION3_ADDR_LOW_63_32=%u", STATIC.region3_addr_low_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION3_ADDR_HIGH_31_0_REGION3_ADDR_HIGH_31_0=%u", STATIC.region3_addr_high_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION3_ADDR_HIGH_63_32_REGION3_ADDR_HIGH_63_32=%u", STATIC.region3_addr_high_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION4_ADDR_LOW_31_0_REGION4_ADDR_LOW_31_0=%u", STATIC.region4_addr_low_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION4_ADDR_LOW_63_32_REGION4_ADDR_LOW_63_32=%u", STATIC.region4_addr_low_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION4_ADDR_HIGH_31_0_REGION4_ADDR_HIGH_31_0=%u", STATIC.region4_addr_high_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION4_ADDR_HIGH_63_32_REGION4_ADDR_HIGH_63_32=%u", STATIC.region4_addr_high_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION5_ADDR_LOW_31_0_REGION5_ADDR_LOW_31_0=%u", STATIC.region5_addr_low_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION5_ADDR_LOW_63_32_REGION5_ADDR_LOW_63_32=%u", STATIC.region5_addr_low_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION5_ADDR_HIGH_31_0_REGION5_ADDR_HIGH_31_0=%u", STATIC.region5_addr_high_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION5_ADDR_HIGH_63_32_REGION5_ADDR_HIGH_63_32=%u", STATIC.region5_addr_high_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION6_ADDR_LOW_31_0_REGION6_ADDR_LOW_31_0=%u", STATIC.region6_addr_low_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION6_ADDR_LOW_63_32_REGION6_ADDR_LOW_63_32=%u", STATIC.region6_addr_low_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION6_ADDR_HIGH_31_0_REGION6_ADDR_HIGH_31_0=%u", STATIC.region6_addr_high_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION6_ADDR_HIGH_63_32_REGION6_ADDR_HIGH_63_32=%u", STATIC.region6_addr_high_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION7_ADDR_LOW_31_0_REGION7_ADDR_LOW_31_0=%u", STATIC.region7_addr_low_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION7_ADDR_LOW_63_32_REGION7_ADDR_LOW_63_32=%u", STATIC.region7_addr_low_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION7_ADDR_HIGH_31_0_REGION7_ADDR_HIGH_31_0=%u", STATIC.region7_addr_high_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION7_ADDR_HIGH_63_32_REGION7_ADDR_HIGH_63_32=%u", STATIC.region7_addr_high_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION8_ADDR_LOW_31_0_REGION8_ADDR_LOW_31_0=%u", STATIC.region8_addr_low_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION8_ADDR_LOW_63_32_REGION8_ADDR_LOW_63_32=%u", STATIC.region8_addr_low_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION8_ADDR_HIGH_31_0_REGION8_ADDR_HIGH_31_0=%u", STATIC.region8_addr_high_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION8_ADDR_HIGH_63_32_REGION8_ADDR_HIGH_63_32=%u", STATIC.region8_addr_high_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION9_ADDR_LOW_31_0_REGION9_ADDR_LOW_31_0=%u", STATIC.region9_addr_low_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION9_ADDR_LOW_63_32_REGION9_ADDR_LOW_63_32=%u", STATIC.region9_addr_low_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION9_ADDR_HIGH_31_0_REGION9_ADDR_HIGH_31_0=%u", STATIC.region9_addr_high_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION9_ADDR_HIGH_63_32_REGION9_ADDR_HIGH_63_32=%u", STATIC.region9_addr_high_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION10_ADDR_LOW_31_0_REGION10_ADDR_LOW_31_0=%u", STATIC.region10_addr_low_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION10_ADDR_LOW_63_32_REGION10_ADDR_LOW_63_32=%u", STATIC.region10_addr_low_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION10_ADDR_HIGH_31_0_REGION10_ADDR_HIGH_31_0=%u", STATIC.region10_addr_high_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION10_ADDR_HIGH_63_32_REGION10_ADDR_HIGH_63_32=%u", STATIC.region10_addr_high_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION11_ADDR_LOW_31_0_REGION11_ADDR_LOW_31_0=%u", STATIC.region11_addr_low_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION11_ADDR_LOW_63_32_REGION11_ADDR_LOW_63_32=%u", STATIC.region11_addr_low_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION11_ADDR_HIGH_31_0_REGION11_ADDR_HIGH_31_0=%u", STATIC.region11_addr_high_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION11_ADDR_HIGH_63_32_REGION11_ADDR_HIGH_63_32=%u", STATIC.region11_addr_high_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION12_ADDR_LOW_31_0_REGION12_ADDR_LOW_31_0=%u", STATIC.region12_addr_low_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION12_ADDR_LOW_63_32_REGION12_ADDR_LOW_63_32=%u", STATIC.region12_addr_low_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION12_ADDR_HIGH_31_0_REGION12_ADDR_HIGH_31_0=%u", STATIC.region12_addr_high_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION12_ADDR_HIGH_63_32_REGION12_ADDR_HIGH_63_32=%u", STATIC.region12_addr_high_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION13_ADDR_LOW_31_0_REGION13_ADDR_LOW_31_0=%u", STATIC.region13_addr_low_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION13_ADDR_LOW_63_32_REGION13_ADDR_LOW_63_32=%u", STATIC.region13_addr_low_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION13_ADDR_HIGH_31_0_REGION13_ADDR_HIGH_31_0=%u", STATIC.region13_addr_high_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION13_ADDR_HIGH_63_32_REGION13_ADDR_HIGH_63_32=%u", STATIC.region13_addr_high_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION14_ADDR_LOW_31_0_REGION14_ADDR_LOW_31_0=%u", STATIC.region14_addr_low_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION14_ADDR_LOW_63_32_REGION14_ADDR_LOW_63_32=%u", STATIC.region14_addr_low_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION14_ADDR_HIGH_31_0_REGION14_ADDR_HIGH_31_0=%u", STATIC.region14_addr_high_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION14_ADDR_HIGH_63_32_REGION14_ADDR_HIGH_63_32=%u", STATIC.region14_addr_high_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION15_ADDR_LOW_31_0_REGION15_ADDR_LOW_31_0=%u", STATIC.region15_addr_low_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION15_ADDR_LOW_63_32_REGION15_ADDR_LOW_63_32=%u", STATIC.region15_addr_low_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION15_ADDR_HIGH_31_0_REGION15_ADDR_HIGH_31_0=%u", STATIC.region15_addr_high_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_REGION15_ADDR_HIGH_63_32_REGION15_ADDR_HIGH_63_32=%u", STATIC.region15_addr_high_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY0_USAGE_THR_31_0_KEY0_USAGE_THR_31_0=%u", STATIC.key0_usage_thr_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY0_USAGE_THR_63_32_KEY0_USAGE_THR_63_32=%u", STATIC.key0_usage_thr_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY1_USAGE_THR_31_0_KEY1_USAGE_THR_31_0=%u", STATIC.key1_usage_thr_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY1_USAGE_THR_63_32_KEY1_USAGE_THR_63_32=%u", STATIC.key1_usage_thr_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY2_USAGE_THR_31_0_KEY2_USAGE_THR_31_0=%u", STATIC.key2_usage_thr_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY2_USAGE_THR_63_32_KEY2_USAGE_THR_63_32=%u", STATIC.key2_usage_thr_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY3_USAGE_THR_31_0_KEY3_USAGE_THR_31_0=%u", STATIC.key3_usage_thr_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY3_USAGE_THR_63_32_KEY3_USAGE_THR_63_32=%u", STATIC.key3_usage_thr_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY4_USAGE_THR_31_0_KEY4_USAGE_THR_31_0=%u", STATIC.key4_usage_thr_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY4_USAGE_THR_63_32_KEY4_USAGE_THR_63_32=%u", STATIC.key4_usage_thr_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY5_USAGE_THR_31_0_KEY5_USAGE_THR_31_0=%u", STATIC.key5_usage_thr_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY5_USAGE_THR_63_32_KEY5_USAGE_THR_63_32=%u", STATIC.key5_usage_thr_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY6_USAGE_THR_31_0_KEY6_USAGE_THR_31_0=%u", STATIC.key6_usage_thr_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY6_USAGE_THR_63_32_KEY6_USAGE_THR_63_32=%u", STATIC.key6_usage_thr_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY7_USAGE_THR_31_0_KEY7_USAGE_THR_31_0=%u", STATIC.key7_usage_thr_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY7_USAGE_THR_63_32_KEY7_USAGE_THR_63_32=%u", STATIC.key7_usage_thr_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY8_USAGE_THR_31_0_KEY8_USAGE_THR_31_0=%u", STATIC.key8_usage_thr_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY8_USAGE_THR_63_32_KEY8_USAGE_THR_63_32=%u", STATIC.key8_usage_thr_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY9_USAGE_THR_31_0_KEY9_USAGE_THR_31_0=%u", STATIC.key9_usage_thr_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY9_USAGE_THR_63_32_KEY9_USAGE_THR_63_32=%u", STATIC.key9_usage_thr_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY10_USAGE_THR_31_0_KEY10_USAGE_THR_31_0=%u", STATIC.key10_usage_thr_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY10_USAGE_THR_63_32_KEY10_USAGE_THR_63_32=%u", STATIC.key10_usage_thr_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY11_USAGE_THR_31_0_KEY11_USAGE_THR_31_0=%u", STATIC.key11_usage_thr_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY11_USAGE_THR_63_32_KEY11_USAGE_THR_63_32=%u", STATIC.key11_usage_thr_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY12_USAGE_THR_31_0_KEY12_USAGE_THR_31_0=%u", STATIC.key12_usage_thr_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY12_USAGE_THR_63_32_KEY12_USAGE_THR_63_32=%u", STATIC.key12_usage_thr_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY13_USAGE_THR_31_0_KEY13_USAGE_THR_31_0=%u", STATIC.key13_usage_thr_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY13_USAGE_THR_63_32_KEY13_USAGE_THR_63_32=%u", STATIC.key13_usage_thr_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY14_USAGE_THR_31_0_KEY14_USAGE_THR_31_0=%u", STATIC.key14_usage_thr_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY14_USAGE_THR_63_32_KEY14_USAGE_THR_63_32=%u", STATIC.key14_usage_thr_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY15_USAGE_THR_31_0_KEY15_USAGE_THR_31_0=%u", STATIC.key15_usage_thr_31_0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY15_USAGE_THR_63_32_KEY15_USAGE_THR_63_32=%u", STATIC.key15_usage_thr_63_32[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_AUTO_CLEAR_KEY0_USAGE_AUTO_CLEAR=%u", STATIC.key0_usage_auto_clear[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_AUTO_CLEAR_KEY0_USAGE_AUTO_CLEAR_AUX=%s", STATIC.key0_usage_auto_clear[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_AUTO_CLEAR_KEY1_USAGE_AUTO_CLEAR=%u", STATIC.key1_usage_auto_clear[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_AUTO_CLEAR_KEY1_USAGE_AUTO_CLEAR_AUX=%s", STATIC.key1_usage_auto_clear[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_AUTO_CLEAR_KEY2_USAGE_AUTO_CLEAR=%u", STATIC.key2_usage_auto_clear[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_AUTO_CLEAR_KEY2_USAGE_AUTO_CLEAR_AUX=%s", STATIC.key2_usage_auto_clear[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_AUTO_CLEAR_KEY3_USAGE_AUTO_CLEAR=%u", STATIC.key3_usage_auto_clear[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_AUTO_CLEAR_KEY3_USAGE_AUTO_CLEAR_AUX=%s", STATIC.key3_usage_auto_clear[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_AUTO_CLEAR_KEY4_USAGE_AUTO_CLEAR=%u", STATIC.key4_usage_auto_clear[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_AUTO_CLEAR_KEY4_USAGE_AUTO_CLEAR_AUX=%s", STATIC.key4_usage_auto_clear[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_AUTO_CLEAR_KEY5_USAGE_AUTO_CLEAR=%u", STATIC.key5_usage_auto_clear[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_AUTO_CLEAR_KEY5_USAGE_AUTO_CLEAR_AUX=%s", STATIC.key5_usage_auto_clear[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_AUTO_CLEAR_KEY6_USAGE_AUTO_CLEAR=%u", STATIC.key6_usage_auto_clear[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_AUTO_CLEAR_KEY6_USAGE_AUTO_CLEAR_AUX=%s", STATIC.key6_usage_auto_clear[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_AUTO_CLEAR_KEY7_USAGE_AUTO_CLEAR=%u", STATIC.key7_usage_auto_clear[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_AUTO_CLEAR_KEY7_USAGE_AUTO_CLEAR_AUX=%s", STATIC.key7_usage_auto_clear[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_AUTO_CLEAR_KEY8_USAGE_AUTO_CLEAR=%u", STATIC.key8_usage_auto_clear[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_AUTO_CLEAR_KEY8_USAGE_AUTO_CLEAR_AUX=%s", STATIC.key8_usage_auto_clear[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_AUTO_CLEAR_KEY9_USAGE_AUTO_CLEAR=%u", STATIC.key9_usage_auto_clear[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_AUTO_CLEAR_KEY9_USAGE_AUTO_CLEAR_AUX=%s", STATIC.key9_usage_auto_clear[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_AUTO_CLEAR_KEY10_USAGE_AUTO_CLEAR=%u", STATIC.key10_usage_auto_clear[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_AUTO_CLEAR_KEY10_USAGE_AUTO_CLEAR_AUX=%s", STATIC.key10_usage_auto_clear[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_AUTO_CLEAR_KEY11_USAGE_AUTO_CLEAR=%u", STATIC.key11_usage_auto_clear[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_AUTO_CLEAR_KEY11_USAGE_AUTO_CLEAR_AUX=%s", STATIC.key11_usage_auto_clear[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_AUTO_CLEAR_KEY12_USAGE_AUTO_CLEAR=%u", STATIC.key12_usage_auto_clear[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_AUTO_CLEAR_KEY12_USAGE_AUTO_CLEAR_AUX=%s", STATIC.key12_usage_auto_clear[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_AUTO_CLEAR_KEY13_USAGE_AUTO_CLEAR=%u", STATIC.key13_usage_auto_clear[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_AUTO_CLEAR_KEY13_USAGE_AUTO_CLEAR_AUX=%s", STATIC.key13_usage_auto_clear[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_AUTO_CLEAR_KEY14_USAGE_AUTO_CLEAR=%u", STATIC.key14_usage_auto_clear[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_AUTO_CLEAR_KEY14_USAGE_AUTO_CLEAR_AUX=%s", STATIC.key14_usage_auto_clear[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_AUTO_CLEAR_KEY15_USAGE_AUTO_CLEAR=%u", STATIC.key15_usage_auto_clear[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_AUTO_CLEAR_KEY15_USAGE_AUTO_CLEAR_AUX=%s", STATIC.key15_usage_auto_clear[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_EN_KEY0_USAGE_EN=%u", STATIC.key0_usage_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_EN_KEY0_USAGE_EN_AUX=%s", STATIC.key0_usage_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_EN_KEY1_USAGE_EN=%u", STATIC.key1_usage_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_EN_KEY1_USAGE_EN_AUX=%s", STATIC.key1_usage_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_EN_KEY2_USAGE_EN=%u", STATIC.key2_usage_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_EN_KEY2_USAGE_EN_AUX=%s", STATIC.key2_usage_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_EN_KEY3_USAGE_EN=%u", STATIC.key3_usage_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_EN_KEY3_USAGE_EN_AUX=%s", STATIC.key3_usage_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_EN_KEY4_USAGE_EN=%u", STATIC.key4_usage_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_EN_KEY4_USAGE_EN_AUX=%s", STATIC.key4_usage_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_EN_KEY5_USAGE_EN=%u", STATIC.key5_usage_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_EN_KEY5_USAGE_EN_AUX=%s", STATIC.key5_usage_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_EN_KEY6_USAGE_EN=%u", STATIC.key6_usage_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_EN_KEY6_USAGE_EN_AUX=%s", STATIC.key6_usage_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_EN_KEY7_USAGE_EN=%u", STATIC.key7_usage_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_EN_KEY7_USAGE_EN_AUX=%s", STATIC.key7_usage_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_EN_KEY8_USAGE_EN=%u", STATIC.key8_usage_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_EN_KEY8_USAGE_EN_AUX=%s", STATIC.key8_usage_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_EN_KEY9_USAGE_EN=%u", STATIC.key9_usage_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_EN_KEY9_USAGE_EN_AUX=%s", STATIC.key9_usage_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_EN_KEY10_USAGE_EN=%u", STATIC.key10_usage_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_EN_KEY10_USAGE_EN_AUX=%s", STATIC.key10_usage_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_EN_KEY11_USAGE_EN=%u", STATIC.key11_usage_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_EN_KEY11_USAGE_EN_AUX=%s", STATIC.key11_usage_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_EN_KEY12_USAGE_EN=%u", STATIC.key12_usage_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_EN_KEY12_USAGE_EN_AUX=%s", STATIC.key12_usage_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_EN_KEY13_USAGE_EN=%u", STATIC.key13_usage_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_EN_KEY13_USAGE_EN_AUX=%s", STATIC.key13_usage_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_EN_KEY14_USAGE_EN=%u", STATIC.key14_usage_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_EN_KEY14_USAGE_EN_AUX=%s", STATIC.key14_usage_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_EN_KEY15_USAGE_EN=%u", STATIC.key15_usage_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_USAGE_EN_KEY15_USAGE_EN_AUX=%s", STATIC.key15_usage_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_CTRL_KEY_IDX=%u", QDYN.key_idx[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_CTRL_KEY_SLOT_SEL=%u", QDYN.key_slot_sel[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_CTRL_KEY_SLOT_SEL_AUX=%s", QDYN.key_slot_sel[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_CTRL_KEY_INVALIDATE=%u", QDYN.key_invalidate[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_CTRL_KEY_INVALIDATE_AUX=%s", QDYN.key_invalidate[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_CTRL_KEY_SZ=%u", QDYN.key_sz[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_CTRL_KEY_SZ_AUX=%s", QDYN.key_sz[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_CTRL_BYPASS_SEL=%u", QDYN.bypass_sel[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_LOAD_CTRL_BYPASS_SEL_AUX=%s", QDYN.bypass_sel[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_SWAP_FORCE_CTRL_KEY0_SWAP_FORCE=%u", DYN.key0_swap_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_SWAP_FORCE_CTRL_KEY0_SWAP_FORCE_AUX=%s", DYN.key0_swap_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_SWAP_FORCE_CTRL_KEY1_SWAP_FORCE=%u", DYN.key1_swap_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_SWAP_FORCE_CTRL_KEY1_SWAP_FORCE_AUX=%s", DYN.key1_swap_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_SWAP_FORCE_CTRL_KEY2_SWAP_FORCE=%u", DYN.key2_swap_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_SWAP_FORCE_CTRL_KEY2_SWAP_FORCE_AUX=%s", DYN.key2_swap_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_SWAP_FORCE_CTRL_KEY3_SWAP_FORCE=%u", DYN.key3_swap_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_SWAP_FORCE_CTRL_KEY3_SWAP_FORCE_AUX=%s", DYN.key3_swap_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_SWAP_FORCE_CTRL_KEY4_SWAP_FORCE=%u", DYN.key4_swap_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_SWAP_FORCE_CTRL_KEY4_SWAP_FORCE_AUX=%s", DYN.key4_swap_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_SWAP_FORCE_CTRL_KEY5_SWAP_FORCE=%u", DYN.key5_swap_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_SWAP_FORCE_CTRL_KEY5_SWAP_FORCE_AUX=%s", DYN.key5_swap_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_SWAP_FORCE_CTRL_KEY6_SWAP_FORCE=%u", DYN.key6_swap_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_SWAP_FORCE_CTRL_KEY6_SWAP_FORCE_AUX=%s", DYN.key6_swap_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_SWAP_FORCE_CTRL_KEY7_SWAP_FORCE=%u", DYN.key7_swap_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_SWAP_FORCE_CTRL_KEY7_SWAP_FORCE_AUX=%s", DYN.key7_swap_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_SWAP_FORCE_CTRL_KEY8_SWAP_FORCE=%u", DYN.key8_swap_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_SWAP_FORCE_CTRL_KEY8_SWAP_FORCE_AUX=%s", DYN.key8_swap_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_SWAP_FORCE_CTRL_KEY9_SWAP_FORCE=%u", DYN.key9_swap_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_SWAP_FORCE_CTRL_KEY9_SWAP_FORCE_AUX=%s", DYN.key9_swap_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_SWAP_FORCE_CTRL_KEY10_SWAP_FORCE=%u", DYN.key10_swap_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_SWAP_FORCE_CTRL_KEY10_SWAP_FORCE_AUX=%s", DYN.key10_swap_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_SWAP_FORCE_CTRL_KEY11_SWAP_FORCE=%u", DYN.key11_swap_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_SWAP_FORCE_CTRL_KEY11_SWAP_FORCE_AUX=%s", DYN.key11_swap_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_SWAP_FORCE_CTRL_KEY12_SWAP_FORCE=%u", DYN.key12_swap_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_SWAP_FORCE_CTRL_KEY12_SWAP_FORCE_AUX=%s", DYN.key12_swap_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_SWAP_FORCE_CTRL_KEY13_SWAP_FORCE=%u", DYN.key13_swap_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_SWAP_FORCE_CTRL_KEY13_SWAP_FORCE_AUX=%s", DYN.key13_swap_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_SWAP_FORCE_CTRL_KEY14_SWAP_FORCE=%u", DYN.key14_swap_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_SWAP_FORCE_CTRL_KEY14_SWAP_FORCE_AUX=%s", DYN.key14_swap_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_SWAP_FORCE_CTRL_KEY15_SWAP_FORCE=%u", DYN.key15_swap_force[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_SWAP_FORCE_CTRL_KEY15_SWAP_FORCE_AUX=%s", DYN.key15_swap_force[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_RMW_SWAP_EN_KEY0_RMW_SWAP_EN=%u", STATIC.key0_rmw_swap_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_RMW_SWAP_EN_KEY0_RMW_SWAP_EN_AUX=%s", STATIC.key0_rmw_swap_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_RMW_SWAP_EN_KEY1_RMW_SWAP_EN=%u", STATIC.key1_rmw_swap_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_RMW_SWAP_EN_KEY1_RMW_SWAP_EN_AUX=%s", STATIC.key1_rmw_swap_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_RMW_SWAP_EN_KEY2_RMW_SWAP_EN=%u", STATIC.key2_rmw_swap_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_RMW_SWAP_EN_KEY2_RMW_SWAP_EN_AUX=%s", STATIC.key2_rmw_swap_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_RMW_SWAP_EN_KEY3_RMW_SWAP_EN=%u", STATIC.key3_rmw_swap_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_RMW_SWAP_EN_KEY3_RMW_SWAP_EN_AUX=%s", STATIC.key3_rmw_swap_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_RMW_SWAP_EN_KEY4_RMW_SWAP_EN=%u", STATIC.key4_rmw_swap_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_RMW_SWAP_EN_KEY4_RMW_SWAP_EN_AUX=%s", STATIC.key4_rmw_swap_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_RMW_SWAP_EN_KEY5_RMW_SWAP_EN=%u", STATIC.key5_rmw_swap_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_RMW_SWAP_EN_KEY5_RMW_SWAP_EN_AUX=%s", STATIC.key5_rmw_swap_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_RMW_SWAP_EN_KEY6_RMW_SWAP_EN=%u", STATIC.key6_rmw_swap_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_RMW_SWAP_EN_KEY6_RMW_SWAP_EN_AUX=%s", STATIC.key6_rmw_swap_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_RMW_SWAP_EN_KEY7_RMW_SWAP_EN=%u", STATIC.key7_rmw_swap_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_RMW_SWAP_EN_KEY7_RMW_SWAP_EN_AUX=%s", STATIC.key7_rmw_swap_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_RMW_SWAP_EN_KEY8_RMW_SWAP_EN=%u", STATIC.key8_rmw_swap_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_RMW_SWAP_EN_KEY8_RMW_SWAP_EN_AUX=%s", STATIC.key8_rmw_swap_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_RMW_SWAP_EN_KEY9_RMW_SWAP_EN=%u", STATIC.key9_rmw_swap_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_RMW_SWAP_EN_KEY9_RMW_SWAP_EN_AUX=%s", STATIC.key9_rmw_swap_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_RMW_SWAP_EN_KEY10_RMW_SWAP_EN=%u", STATIC.key10_rmw_swap_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_RMW_SWAP_EN_KEY10_RMW_SWAP_EN_AUX=%s", STATIC.key10_rmw_swap_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_RMW_SWAP_EN_KEY11_RMW_SWAP_EN=%u", STATIC.key11_rmw_swap_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_RMW_SWAP_EN_KEY11_RMW_SWAP_EN_AUX=%s", STATIC.key11_rmw_swap_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_RMW_SWAP_EN_KEY12_RMW_SWAP_EN=%u", STATIC.key12_rmw_swap_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_RMW_SWAP_EN_KEY12_RMW_SWAP_EN_AUX=%s", STATIC.key12_rmw_swap_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_RMW_SWAP_EN_KEY13_RMW_SWAP_EN=%u", STATIC.key13_rmw_swap_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_RMW_SWAP_EN_KEY13_RMW_SWAP_EN_AUX=%s", STATIC.key13_rmw_swap_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_RMW_SWAP_EN_KEY14_RMW_SWAP_EN=%u", STATIC.key14_rmw_swap_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_RMW_SWAP_EN_KEY14_RMW_SWAP_EN_AUX=%s", STATIC.key14_rmw_swap_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_RMW_SWAP_EN_KEY15_RMW_SWAP_EN=%u", STATIC.key15_rmw_swap_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_KEY_RMW_SWAP_EN_KEY15_RMW_SWAP_EN_AUX=%s", STATIC.key15_rmw_swap_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_POISON_CFG_WRCH_TKEY_POISON_EN=%u", DYN.wrch_tkey_poison_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_POISON_CFG_WRCH_TKEY_POISON_EN_AUX=%s", DYN.wrch_tkey_poison_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_POISON_CFG_WRCH_CKEY_POISON_EN=%u", DYN.wrch_ckey_poison_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_POISON_CFG_WRCH_CKEY_POISON_EN_AUX=%s", DYN.wrch_ckey_poison_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_POISON_CFG_WRCH_TVAL_POISON_EN=%u", DYN.wrch_tval_poison_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_POISON_CFG_WRCH_TVAL_POISON_EN_AUX=%s", DYN.wrch_tval_poison_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_POISON_CFG_RDCH_TKEY_POISON_EN=%u", DYN.rdch_tkey_poison_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_POISON_CFG_RDCH_TKEY_POISON_EN_AUX=%s", DYN.rdch_tkey_poison_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_POISON_CFG_RDCH_CKEY_POISON_EN=%u", DYN.rdch_ckey_poison_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_POISON_CFG_RDCH_CKEY_POISON_EN_AUX=%s", DYN.rdch_ckey_poison_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_POISON_CFG_RDCH_TVAL_POISON_EN=%u", DYN.rdch_tval_poison_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_POISON_CFG_RDCH_TVAL_POISON_EN_AUX=%s", DYN.rdch_tval_poison_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_POISON_CFG_WRCH_TKEY_POISON_BIT=%u", DYN.wrch_tkey_poison_bit[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_POISON_CFG_WRCH_TKEY_POISON_BIT_AUX=%s", DYN.wrch_tkey_poison_bit[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_POISON_CFG_WRCH_CKEY_POISON_BIT=%u", DYN.wrch_ckey_poison_bit[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_POISON_CFG_WRCH_CKEY_POISON_BIT_AUX=%s", DYN.wrch_ckey_poison_bit[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_POISON_CFG_WRCH_TVAL_POISON_BIT=%u", DYN.wrch_tval_poison_bit[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_POISON_CFG_WRCH_TVAL_POISON_BIT_AUX=%s", DYN.wrch_tval_poison_bit[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_POISON_CFG_RDCH_TKEY_POISON_BIT=%u", DYN.rdch_tkey_poison_bit[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_POISON_CFG_RDCH_TKEY_POISON_BIT_AUX=%s", DYN.rdch_tkey_poison_bit[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_POISON_CFG_RDCH_CKEY_POISON_BIT=%u", DYN.rdch_ckey_poison_bit[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_POISON_CFG_RDCH_CKEY_POISON_BIT_AUX=%s", DYN.rdch_ckey_poison_bit[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_POISON_CFG_RDCH_TVAL_POISON_BIT=%u", DYN.rdch_tval_poison_bit[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_POISON_CFG_RDCH_TVAL_POISON_BIT_AUX=%s", DYN.rdch_tval_poison_bit[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_TKEY_FLIP_BIT_POS_WRCH_TKEY_FLIP_BIT_POS0=%u", DYN.wrch_tkey_flip_bit_pos0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_TKEY_FLIP_BIT_POS_WRCH_TKEY_FLIP_BIT_POS1=%u", DYN.wrch_tkey_flip_bit_pos1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_CKEY_FLIP_BIT_POS_WRCH_CKEY_FLIP_BIT_POS0=%u", DYN.wrch_ckey_flip_bit_pos0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_CKEY_FLIP_BIT_POS_WRCH_CKEY_FLIP_BIT_POS1=%u", DYN.wrch_ckey_flip_bit_pos1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_TVAL_FLIP_BIT_POS_WRCH_TVAL_FLIP_BIT_POS0=%u", DYN.wrch_tval_flip_bit_pos0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_TVAL_FLIP_BIT_POS_WRCH_TVAL_FLIP_BIT_POS1=%u", DYN.wrch_tval_flip_bit_pos1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_TKEY_FLIP_BIT_POS_RDCH_TKEY_FLIP_BIT_POS0=%u", DYN.rdch_tkey_flip_bit_pos0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_TKEY_FLIP_BIT_POS_RDCH_TKEY_FLIP_BIT_POS1=%u", DYN.rdch_tkey_flip_bit_pos1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_CKEY_FLIP_BIT_POS_RDCH_CKEY_FLIP_BIT_POS0=%u", DYN.rdch_ckey_flip_bit_pos0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_CKEY_FLIP_BIT_POS_RDCH_CKEY_FLIP_BIT_POS1=%u", DYN.rdch_ckey_flip_bit_pos1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_TVAL_FLIP_BIT_POS_RDCH_TVAL_FLIP_BIT_POS0=%u", DYN.rdch_tval_flip_bit_pos0[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_TVAL_FLIP_BIT_POS_RDCH_TVAL_FLIP_BIT_POS1=%u", DYN.rdch_tval_flip_bit_pos1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_TKEY_POISON_ADDR_WRCH_TKEY_POISON_ADDR=%u", DYN.wrch_tkey_poison_addr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_CKEY_POISON_ADDR_WRCH_CKEY_POISON_ADDR=%u", DYN.wrch_ckey_poison_addr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_TVAL_POISON_ADDR_WRCH_TVAL_POISON_ADDR=%u", DYN.wrch_tval_poison_addr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_TKEY_POISON_ADDR_RDCH_TKEY_POISON_ADDR=%u", DYN.rdch_tkey_poison_addr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_CKEY_POISON_ADDR_RDCH_CKEY_POISON_ADDR=%u", DYN.rdch_ckey_poison_addr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_TVAL_POISON_ADDR_RDCH_TVAL_POISON_ADDR=%u", DYN.rdch_tval_poison_addr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_EN_WRCH_TKEY_ECCC_IRQ_EN=%u", STATIC.wrch_tkey_eccc_irq_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_EN_WRCH_TKEY_ECCC_IRQ_EN_AUX=%s", STATIC.wrch_tkey_eccc_irq_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_EN_WRCH_TKEY_ECCU_IRQ_EN=%u", STATIC.wrch_tkey_eccu_irq_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_EN_WRCH_TKEY_ECCU_IRQ_EN_AUX=%s", STATIC.wrch_tkey_eccu_irq_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_EN_WRCH_CKEY_ECCC_IRQ_EN=%u", STATIC.wrch_ckey_eccc_irq_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_EN_WRCH_CKEY_ECCC_IRQ_EN_AUX=%s", STATIC.wrch_ckey_eccc_irq_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_EN_WRCH_CKEY_ECCU_IRQ_EN=%u", STATIC.wrch_ckey_eccu_irq_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_EN_WRCH_CKEY_ECCU_IRQ_EN_AUX=%s", STATIC.wrch_ckey_eccu_irq_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_EN_WRCH_TVAL_ECCC_IRQ_EN=%u", STATIC.wrch_tval_eccc_irq_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_EN_WRCH_TVAL_ECCC_IRQ_EN_AUX=%s", STATIC.wrch_tval_eccc_irq_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_EN_WRCH_TVAL_ECCU_IRQ_EN=%u", STATIC.wrch_tval_eccu_irq_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_EN_WRCH_TVAL_ECCU_IRQ_EN_AUX=%s", STATIC.wrch_tval_eccu_irq_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_EN_RDCH_TKEY_ECCC_IRQ_EN=%u", STATIC.rdch_tkey_eccc_irq_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_EN_RDCH_TKEY_ECCC_IRQ_EN_AUX=%s", STATIC.rdch_tkey_eccc_irq_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_EN_RDCH_TKEY_ECCU_IRQ_EN=%u", STATIC.rdch_tkey_eccu_irq_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_EN_RDCH_TKEY_ECCU_IRQ_EN_AUX=%s", STATIC.rdch_tkey_eccu_irq_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_EN_RDCH_CKEY_ECCC_IRQ_EN=%u", STATIC.rdch_ckey_eccc_irq_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_EN_RDCH_CKEY_ECCC_IRQ_EN_AUX=%s", STATIC.rdch_ckey_eccc_irq_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_EN_RDCH_CKEY_ECCU_IRQ_EN=%u", STATIC.rdch_ckey_eccu_irq_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_EN_RDCH_CKEY_ECCU_IRQ_EN_AUX=%s", STATIC.rdch_ckey_eccu_irq_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_EN_RDCH_TVAL_ECCC_IRQ_EN=%u", STATIC.rdch_tval_eccc_irq_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_EN_RDCH_TVAL_ECCC_IRQ_EN_AUX=%s", STATIC.rdch_tval_eccc_irq_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_EN_RDCH_TVAL_ECCU_IRQ_EN=%u", STATIC.rdch_tval_eccu_irq_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_EN_RDCH_TVAL_ECCU_IRQ_EN_AUX=%s", STATIC.rdch_tval_eccu_irq_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_STAT_WRCH_TKEY_ECCC_IRQ_STAT=%u", DYN.wrch_tkey_eccc_irq_stat[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_STAT_WRCH_TKEY_ECCC_IRQ_STAT_AUX=%s", DYN.wrch_tkey_eccc_irq_stat[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_STAT_WRCH_TKEY_ECCU_IRQ_STAT=%u", DYN.wrch_tkey_eccu_irq_stat[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_STAT_WRCH_TKEY_ECCU_IRQ_STAT_AUX=%s", DYN.wrch_tkey_eccu_irq_stat[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_STAT_WRCH_CKEY_ECCC_IRQ_STAT=%u", DYN.wrch_ckey_eccc_irq_stat[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_STAT_WRCH_CKEY_ECCC_IRQ_STAT_AUX=%s", DYN.wrch_ckey_eccc_irq_stat[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_STAT_WRCH_CKEY_ECCU_IRQ_STAT=%u", DYN.wrch_ckey_eccu_irq_stat[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_STAT_WRCH_CKEY_ECCU_IRQ_STAT_AUX=%s", DYN.wrch_ckey_eccu_irq_stat[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_STAT_WRCH_TVAL_ECCC_IRQ_STAT=%u", DYN.wrch_tval_eccc_irq_stat[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_STAT_WRCH_TVAL_ECCC_IRQ_STAT_AUX=%s", DYN.wrch_tval_eccc_irq_stat[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_STAT_WRCH_TVAL_ECCU_IRQ_STAT=%u", DYN.wrch_tval_eccu_irq_stat[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_STAT_WRCH_TVAL_ECCU_IRQ_STAT_AUX=%s", DYN.wrch_tval_eccu_irq_stat[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_STAT_RDCH_TKEY_ECCC_IRQ_STAT=%u", DYN.rdch_tkey_eccc_irq_stat[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_STAT_RDCH_TKEY_ECCC_IRQ_STAT_AUX=%s", DYN.rdch_tkey_eccc_irq_stat[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_STAT_RDCH_TKEY_ECCU_IRQ_STAT=%u", DYN.rdch_tkey_eccu_irq_stat[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_STAT_RDCH_TKEY_ECCU_IRQ_STAT_AUX=%s", DYN.rdch_tkey_eccu_irq_stat[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_STAT_RDCH_CKEY_ECCC_IRQ_STAT=%u", DYN.rdch_ckey_eccc_irq_stat[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_STAT_RDCH_CKEY_ECCC_IRQ_STAT_AUX=%s", DYN.rdch_ckey_eccc_irq_stat[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_STAT_RDCH_CKEY_ECCU_IRQ_STAT=%u", DYN.rdch_ckey_eccu_irq_stat[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_STAT_RDCH_CKEY_ECCU_IRQ_STAT_AUX=%s", DYN.rdch_ckey_eccu_irq_stat[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_STAT_RDCH_TVAL_ECCC_IRQ_STAT=%u", DYN.rdch_tval_eccc_irq_stat[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_STAT_RDCH_TVAL_ECCC_IRQ_STAT_AUX=%s", DYN.rdch_tval_eccc_irq_stat[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_STAT_RDCH_TVAL_ECCU_IRQ_STAT=%u", DYN.rdch_tval_eccu_irq_stat[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_IRQ_STAT_RDCH_TVAL_ECCU_IRQ_STAT_AUX=%s", DYN.rdch_tval_eccu_irq_stat[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_TKEY_ECC_ERR_THR_WRCH_TKEY_ECCC_ERR_THR=%u", STATIC.wrch_tkey_eccc_err_thr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_TKEY_ECC_ERR_THR_WRCH_TKEY_ECCU_ERR_THR=%u", STATIC.wrch_tkey_eccu_err_thr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_CKEY_ECC_ERR_THR_WRCH_CKEY_ECCC_ERR_THR=%u", STATIC.wrch_ckey_eccc_err_thr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_CKEY_ECC_ERR_THR_WRCH_CKEY_ECCU_ERR_THR=%u", STATIC.wrch_ckey_eccu_err_thr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_TVAL_ECC_ERR_THR_WRCH_TVAL_ECCC_ERR_THR=%u", STATIC.wrch_tval_eccc_err_thr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_TVAL_ECC_ERR_THR_WRCH_TVAL_ECCU_ERR_THR=%u", STATIC.wrch_tval_eccu_err_thr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_TKEY_ECC_ERR_THR_RDCH_TKEY_ECCC_ERR_THR=%u", STATIC.rdch_tkey_eccc_err_thr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_TKEY_ECC_ERR_THR_RDCH_TKEY_ECCU_ERR_THR=%u", STATIC.rdch_tkey_eccu_err_thr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_CKEY_ECC_ERR_THR_RDCH_CKEY_ECCC_ERR_THR=%u", STATIC.rdch_ckey_eccc_err_thr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_CKEY_ECC_ERR_THR_RDCH_CKEY_ECCU_ERR_THR=%u", STATIC.rdch_ckey_eccu_err_thr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_TVAL_ECC_ERR_THR_RDCH_TVAL_ECCC_ERR_THR=%u", STATIC.rdch_tval_eccc_err_thr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_TVAL_ECC_ERR_THR_RDCH_TVAL_ECCU_ERR_THR=%u", STATIC.rdch_tval_eccu_err_thr[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_CLR_WRCH_TKEY_ECCC_CLR=%u", DYN.wrch_tkey_eccc_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_CLR_WRCH_TKEY_ECCC_CLR_AUX=%s", DYN.wrch_tkey_eccc_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_CLR_WRCH_TKEY_ECCU_CLR=%u", DYN.wrch_tkey_eccu_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_CLR_WRCH_TKEY_ECCU_CLR_AUX=%s", DYN.wrch_tkey_eccu_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_CLR_WRCH_CKEY_ECCC_CLR=%u", DYN.wrch_ckey_eccc_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_CLR_WRCH_CKEY_ECCC_CLR_AUX=%s", DYN.wrch_ckey_eccc_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_CLR_WRCH_CKEY_ECCU_CLR=%u", DYN.wrch_ckey_eccu_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_CLR_WRCH_CKEY_ECCU_CLR_AUX=%s", DYN.wrch_ckey_eccu_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_CLR_WRCH_TVAL_ECCC_CLR=%u", DYN.wrch_tval_eccc_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_CLR_WRCH_TVAL_ECCC_CLR_AUX=%s", DYN.wrch_tval_eccc_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_CLR_WRCH_TVAL_ECCU_CLR=%u", DYN.wrch_tval_eccu_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_CLR_WRCH_TVAL_ECCU_CLR_AUX=%s", DYN.wrch_tval_eccu_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_CLR_RDCH_TKEY_ECCC_CLR=%u", DYN.rdch_tkey_eccc_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_CLR_RDCH_TKEY_ECCC_CLR_AUX=%s", DYN.rdch_tkey_eccc_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_CLR_RDCH_TKEY_ECCU_CLR=%u", DYN.rdch_tkey_eccu_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_CLR_RDCH_TKEY_ECCU_CLR_AUX=%s", DYN.rdch_tkey_eccu_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_CLR_RDCH_CKEY_ECCC_CLR=%u", DYN.rdch_ckey_eccc_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_CLR_RDCH_CKEY_ECCC_CLR_AUX=%s", DYN.rdch_ckey_eccc_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_CLR_RDCH_CKEY_ECCU_CLR=%u", DYN.rdch_ckey_eccu_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_CLR_RDCH_CKEY_ECCU_CLR_AUX=%s", DYN.rdch_ckey_eccu_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_CLR_RDCH_TVAL_ECCC_CLR=%u", DYN.rdch_tval_eccc_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_CLR_RDCH_TVAL_ECCC_CLR_AUX=%s", DYN.rdch_tval_eccc_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_CLR_RDCH_TVAL_ECCU_CLR=%u", DYN.rdch_tval_eccu_clr[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_ECC_CLR_RDCH_TVAL_ECCU_CLR_AUX=%s", DYN.rdch_tval_eccu_clr[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_FIFO_WARN_IRQ_EN_WRCH_ENC_FIFO_WARN_EN=%u", STATIC.wrch_enc_fifo_warn_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_FIFO_WARN_IRQ_EN_WRCH_ENC_FIFO_WARN_EN_AUX=%s", STATIC.wrch_enc_fifo_warn_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_FIFO_WARN_IRQ_EN_WRCH_DATA_FIFO_WARN_EN=%u", STATIC.wrch_data_fifo_warn_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_FIFO_WARN_IRQ_EN_WRCH_DATA_FIFO_WARN_EN_AUX=%s", STATIC.wrch_data_fifo_warn_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_FIFO_WARN_IRQ_EN_RDCH_DEC_FIFO_WARN_EN=%u", STATIC.rdch_dec_fifo_warn_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_FIFO_WARN_IRQ_EN_RDCH_DEC_FIFO_WARN_EN_AUX=%s", STATIC.rdch_dec_fifo_warn_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_FIFO_WARN_IRQ_EN_RDCH_DATA_FIFO_WARN_EN=%u", STATIC.rdch_data_fifo_warn_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_FIFO_WARN_IRQ_EN_RDCH_DATA_FIFO_WARN_EN_AUX=%s", STATIC.rdch_data_fifo_warn_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_FIFO_WARN_IRQ_STAT_WRCH_ENC_FIFO_WARN_STAT=%u", DYN.wrch_enc_fifo_warn_stat[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_FIFO_WARN_IRQ_STAT_WRCH_ENC_FIFO_WARN_STAT_AUX=%s", DYN.wrch_enc_fifo_warn_stat[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_FIFO_WARN_IRQ_STAT_WRCH_DATA_FIFO_WARN_STAT=%u", DYN.wrch_data_fifo_warn_stat[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_FIFO_WARN_IRQ_STAT_WRCH_DATA_FIFO_WARN_STAT_AUX=%s", DYN.wrch_data_fifo_warn_stat[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_FIFO_WARN_IRQ_STAT_RDCH_DEC_FIFO_WARN_STAT=%u", DYN.rdch_dec_fifo_warn_stat[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_FIFO_WARN_IRQ_STAT_RDCH_DEC_FIFO_WARN_STAT_AUX=%s", DYN.rdch_dec_fifo_warn_stat[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_FIFO_WARN_IRQ_STAT_RDCH_DATA_FIFO_WARN_STAT=%u", DYN.rdch_data_fifo_warn_stat[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_FIFO_WARN_IRQ_STAT_RDCH_DATA_FIFO_WARN_STAT_AUX=%s", DYN.rdch_data_fifo_warn_stat[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_CFG_LOCK_OVERRIDE_CFG_LOCK_OVERRIDE=%u", STATIC.cfg_lock_override[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_CFG_LOCK_OVERRIDE_CFG_LOCK_OVERRIDE_AUX=%s", STATIC.cfg_lock_override[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_GLOBAL_KEY_SIZE_GLOBAL_KEY_SIZE=%u", STATIC.global_key_size[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_GLOBAL_KEY_SIZE_GLOBAL_KEY_SIZE_AUX=%s", STATIC.global_key_size[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_IRQ_EN_WRCH_CTX_IDX_ERR_EN=%u", STATIC.wrch_ctx_idx_err_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_IRQ_EN_WRCH_CTX_IDX_ERR_EN_AUX=%s", STATIC.wrch_ctx_idx_err_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_IRQ_EN_WRCH_REG_PAR_ERR_EN=%u", STATIC.wrch_reg_par_err_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_IRQ_EN_WRCH_REG_PAR_ERR_EN_AUX=%s", STATIC.wrch_reg_par_err_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_IRQ_EN_WRCH_FSM_PAR_ERR_EN=%u", STATIC.wrch_fsm_par_err_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_IRQ_EN_WRCH_FSM_PAR_ERR_EN_AUX=%s", STATIC.wrch_fsm_par_err_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_IRQ_EN_WRCH_KEY_ERR_EN=%u", STATIC.wrch_key_err_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_IRQ_EN_WRCH_KEY_ERR_EN_AUX=%s", STATIC.wrch_key_err_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_IRQ_EN_WRCH_KEY_IDX_ERR_EN=%u", STATIC.wrch_key_idx_err_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_IRQ_EN_WRCH_KEY_IDX_ERR_EN_AUX=%s", STATIC.wrch_key_idx_err_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_IRQ_EN_WRCH_UXTS_IRQ_EN=%u", STATIC.wrch_uxts_irq_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_IRQ_EN_WRCH_UXTS_IRQ_EN_AUX=%s", STATIC.wrch_uxts_irq_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_IRQ_STAT_WRCH_CTX_IDX_ERR=%u", DYN.wrch_ctx_idx_err[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_IRQ_STAT_WRCH_CTX_IDX_ERR_AUX=%s", DYN.wrch_ctx_idx_err[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_IRQ_STAT_WRCH_REG_PAR_ERR=%u", DYN.wrch_reg_par_err[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_IRQ_STAT_WRCH_REG_PAR_ERR_AUX=%s", DYN.wrch_reg_par_err[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_IRQ_STAT_WRCH_FSM_PAR_ERR=%u", DYN.wrch_fsm_par_err[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_IRQ_STAT_WRCH_FSM_PAR_ERR_AUX=%s", DYN.wrch_fsm_par_err[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_IRQ_STAT_WRCH_KEY_ERR=%u", DYN.wrch_key_err[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_IRQ_STAT_WRCH_KEY_ERR_AUX=%s", DYN.wrch_key_err[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_IRQ_STAT_WRCH_KEY_IDX_ERR=%u", DYN.wrch_key_idx_err[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_IRQ_STAT_WRCH_KEY_IDX_ERR_AUX=%s", DYN.wrch_key_idx_err[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_MISC_CONFIG_REG_WRCH_SELF_TEST_FAIL_ACT=%u", STATIC.wrch_self_test_fail_act[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_MISC_CONFIG_REG_WRCH_SELF_TEST_FAIL_ACT_AUX=%s", STATIC.wrch_self_test_fail_act[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_MISC_CONFIG_REG_WRCH_CLR_SSP=%u", STATIC.wrch_clr_ssp[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_MISC_CONFIG_REG_WRCH_CLR_SSP_AUX=%s", STATIC.wrch_clr_ssp[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_HW_INIT_CTRL_WRCH_HW_INIT_GO=%u", STATIC.wrch_hw_init_go[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_HW_INIT_CTRL_WRCH_HW_INIT_GO_AUX=%s", STATIC.wrch_hw_init_go[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_SELF_TEST_CTL_WRCH_PIPE_NUM=%u", STATIC.wrch_pipe_num[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_SELF_TEST_CTL_WRCH_CHK_DISABLE=%u", STATIC.wrch_chk_disable[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_SELF_TEST_CTL_WRCH_CHK_DISABLE_AUX=%s", STATIC.wrch_chk_disable[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_SELF_TEST_CTL_WRCH_ENC_BYPASS_1=%u", STATIC.wrch_enc_bypass_1[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_SELF_TEST_CTL_WRCH_ENC_BYPASS_1_AUX=%s", STATIC.wrch_enc_bypass_1[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_SELF_TEST_ATTRIB_WRCH_DU_START=%u", STATIC.wrch_du_start[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_SELF_TEST_ATTRIB_WRCH_DU_START_AUX=%s", STATIC.wrch_du_start[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_SELF_TEST_ATTRIB_WRCH_DU_END=%u", STATIC.wrch_du_end[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_SELF_TEST_ATTRIB_WRCH_DU_END_AUX=%s", STATIC.wrch_du_end[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_SELF_TEST_ATTRIB_WRCH_ECB=%u", STATIC.wrch_ecb[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_SELF_TEST_ATTRIB_WRCH_ECB_AUX=%s", STATIC.wrch_ecb[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_SELF_TEST_BSEQ_WRCH_VAL=%u", STATIC.wrch_val[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_SELF_TEST_STAT_WRCH_ST_DONE=%u", STATIC.wrch_st_done[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_SELF_TEST_STAT_WRCH_ST_DONE_AUX=%s", STATIC.wrch_st_done[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_SELF_TEST_STAT_WRCH_ST_FAIL=%u", STATIC.wrch_st_fail[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_SELF_TEST_STAT_WRCH_ST_FAIL_AUX=%s", STATIC.wrch_st_fail[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_SELF_TEST_STAT_WRCH_FAIL_CAUSE_1=%u", STATIC.wrch_fail_cause_1[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_SELF_TEST_STAT_WRCH_FAIL_CAUSE_1_AUX=%s", STATIC.wrch_fail_cause_1[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_SELF_TEST_VECT_PT_0_WRCH_PT=%u", DYN.wrch_pt[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_SELF_TEST_VECT_PT_1_WRCH_PT_1=%u", DYN.wrch_pt_1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_SELF_TEST_VECT_PT_2_WRCH_PT_2=%u", DYN.wrch_pt_2[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_SELF_TEST_VECT_PT_3_WRCH_PT_3=%u", DYN.wrch_pt_3[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_SELF_TEST_VECT_CT_0_WRCH_CT=%u", DYN.wrch_ct[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_SELF_TEST_VECT_CT_1_WRCH_CT_1=%u", DYN.wrch_ct_1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_SELF_TEST_VECT_CT_2_WRCH_CT_2=%u", DYN.wrch_ct_2[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_SELF_TEST_VECT_CT_3_WRCH_CT_3=%u", DYN.wrch_ct_3[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_SELF_TEST_VECT_TWK_0_WRCH_DSEQ=%u", DYN.wrch_dseq[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_SELF_TEST_VECT_TWK_1_WRCH_DSEQ_1=%u", DYN.wrch_dseq_1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_SELF_TEST_VECT_TWK_2_WRCH_DSEQ_2=%u", DYN.wrch_dseq_2[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_SELF_TEST_VECT_TWK_3_WRCH_DSEQ_3=%u", DYN.wrch_dseq_3[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_SELF_TEST_VECT_CTL_WRCH_GO=%u", QDYN.wrch_go[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_SELF_TEST_VECT_CTL_WRCH_GO_AUX=%s", QDYN.wrch_go[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_BIST_VECT_MODE_WRCH_FUNCT=%u", STATIC.wrch_funct[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_BIST_VECT_MODE_WRCH_KEY_SIZE=%u", STATIC.wrch_key_size[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_BIST_VECT_MODE_WRCH_KEY_SIZE_AUX=%s", STATIC.wrch_key_size[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_BIST_VECT_ERR_INJ_WRCH_BYP_ERR_INJ=%u", DYN.wrch_byp_err_inj[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_BIST_VECT_ERR_INJ_WRCH_BYP_ERR_INJ_AUX=%s", DYN.wrch_byp_err_inj[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_BIST_VECT_ERR_INJ_WRCH_ECB_ERR_INJ=%u", DYN.wrch_ecb_err_inj[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_BIST_VECT_ERR_INJ_WRCH_ECB_ERR_INJ_AUX=%s", DYN.wrch_ecb_err_inj[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_BIST_VECT_ERR_INJ_WRCH_XTS_ERR_INJ=%u", DYN.wrch_xts_err_inj[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_BIST_VECT_ERR_INJ_WRCH_XTS_ERR_INJ_AUX=%s", DYN.wrch_xts_err_inj[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_BIST_VECT_ERR_INJ_WRCH_CTS_ERR_INJ=%u", DYN.wrch_cts_err_inj[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_BIST_VECT_ERR_INJ_WRCH_CTS_ERR_INJ_AUX=%s", DYN.wrch_cts_err_inj[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_BIST_VECT_CTL_WRCH_BIST_GO=%u", DYN.wrch_bist_go[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_WRCH_UXTS_BIST_VECT_CTL_WRCH_BIST_GO_AUX=%s", DYN.wrch_bist_go[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_IRQ_EN_RDCH_CTX_IDX_ERR_EN=%u", STATIC.rdch_ctx_idx_err_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_IRQ_EN_RDCH_CTX_IDX_ERR_EN_AUX=%s", STATIC.rdch_ctx_idx_err_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_IRQ_EN_RDCH_REG_PAR_ERR_EN=%u", STATIC.rdch_reg_par_err_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_IRQ_EN_RDCH_REG_PAR_ERR_EN_AUX=%s", STATIC.rdch_reg_par_err_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_IRQ_EN_RDCH_FSM_PAR_ERR_EN=%u", STATIC.rdch_fsm_par_err_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_IRQ_EN_RDCH_FSM_PAR_ERR_EN_AUX=%s", STATIC.rdch_fsm_par_err_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_IRQ_EN_RDCH_KEY_ERR_EN=%u", STATIC.rdch_key_err_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_IRQ_EN_RDCH_KEY_ERR_EN_AUX=%s", STATIC.rdch_key_err_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_IRQ_EN_RDCH_KEY_IDX_ERR_EN=%u", STATIC.rdch_key_idx_err_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_IRQ_EN_RDCH_KEY_IDX_ERR_EN_AUX=%s", STATIC.rdch_key_idx_err_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_IRQ_EN_RDCH_UXTS_IRQ_EN=%u", STATIC.rdch_uxts_irq_en[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_IRQ_EN_RDCH_UXTS_IRQ_EN_AUX=%s", STATIC.rdch_uxts_irq_en[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_IRQ_STAT_RDCH_CTX_IDX_ERR=%u", DYN.rdch_ctx_idx_err[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_IRQ_STAT_RDCH_CTX_IDX_ERR_AUX=%s", DYN.rdch_ctx_idx_err[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_IRQ_STAT_RDCH_REG_PAR_ERR=%u", DYN.rdch_reg_par_err[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_IRQ_STAT_RDCH_REG_PAR_ERR_AUX=%s", DYN.rdch_reg_par_err[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_IRQ_STAT_RDCH_FSM_PAR_ERR=%u", DYN.rdch_fsm_par_err[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_IRQ_STAT_RDCH_FSM_PAR_ERR_AUX=%s", DYN.rdch_fsm_par_err[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_IRQ_STAT_RDCH_KEY_ERR=%u", DYN.rdch_key_err[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_IRQ_STAT_RDCH_KEY_ERR_AUX=%s", DYN.rdch_key_err[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_IRQ_STAT_RDCH_KEY_IDX_ERR=%u", DYN.rdch_key_idx_err[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_IRQ_STAT_RDCH_KEY_IDX_ERR_AUX=%s", DYN.rdch_key_idx_err[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_MISC_CONFIG_REG_RDCH_SELF_TEST_FAIL_ACT=%u", STATIC.rdch_self_test_fail_act[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_MISC_CONFIG_REG_RDCH_SELF_TEST_FAIL_ACT_AUX=%s", STATIC.rdch_self_test_fail_act[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_MISC_CONFIG_REG_RDCH_CLR_SSP=%u", STATIC.rdch_clr_ssp[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_MISC_CONFIG_REG_RDCH_CLR_SSP_AUX=%s", STATIC.rdch_clr_ssp[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_HW_INIT_CTRL_RDCH_HW_INIT_GO=%u", STATIC.rdch_hw_init_go[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_HW_INIT_CTRL_RDCH_HW_INIT_GO_AUX=%s", STATIC.rdch_hw_init_go[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_SELF_TEST_CTL_RDCH_PIPE_NUM=%u", STATIC.rdch_pipe_num[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_SELF_TEST_CTL_RDCH_CHK_DISABLE=%u", STATIC.rdch_chk_disable[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_SELF_TEST_CTL_RDCH_CHK_DISABLE_AUX=%s", STATIC.rdch_chk_disable[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_SELF_TEST_CTL_RDCH_ENC_BYPASS_1=%u", STATIC.rdch_enc_bypass_1[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_SELF_TEST_CTL_RDCH_ENC_BYPASS_1_AUX=%s", STATIC.rdch_enc_bypass_1[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_SELF_TEST_ATTRIB_RDCH_DU_START=%u", STATIC.rdch_du_start[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_SELF_TEST_ATTRIB_RDCH_DU_START_AUX=%s", STATIC.rdch_du_start[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_SELF_TEST_ATTRIB_RDCH_DU_END=%u", STATIC.rdch_du_end[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_SELF_TEST_ATTRIB_RDCH_DU_END_AUX=%s", STATIC.rdch_du_end[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_SELF_TEST_ATTRIB_RDCH_ECB=%u", STATIC.rdch_ecb[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_SELF_TEST_ATTRIB_RDCH_ECB_AUX=%s", STATIC.rdch_ecb[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_SELF_TEST_BSEQ_RDCH_VAL=%u", STATIC.rdch_val[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_SELF_TEST_STAT_RDCH_ST_DONE=%u", STATIC.rdch_st_done[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_SELF_TEST_STAT_RDCH_ST_DONE_AUX=%s", STATIC.rdch_st_done[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_SELF_TEST_STAT_RDCH_ST_FAIL=%u", STATIC.rdch_st_fail[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_SELF_TEST_STAT_RDCH_ST_FAIL_AUX=%s", STATIC.rdch_st_fail[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_SELF_TEST_STAT_RDCH_FAIL_CAUSE_1=%u", STATIC.rdch_fail_cause_1[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_SELF_TEST_STAT_RDCH_FAIL_CAUSE_1_AUX=%s", STATIC.rdch_fail_cause_1[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_SELF_TEST_VECT_PT_0_RDCH_PT=%u", DYN.rdch_pt[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_SELF_TEST_VECT_PT_1_RDCH_PT_1=%u", DYN.rdch_pt_1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_SELF_TEST_VECT_PT_2_RDCH_PT_2=%u", DYN.rdch_pt_2[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_SELF_TEST_VECT_PT_3_RDCH_PT_3=%u", DYN.rdch_pt_3[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_SELF_TEST_VECT_CT_0_RDCH_CT=%u", DYN.rdch_ct[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_SELF_TEST_VECT_CT_1_RDCH_CT_1=%u", DYN.rdch_ct_1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_SELF_TEST_VECT_CT_2_RDCH_CT_2=%u", DYN.rdch_ct_2[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_SELF_TEST_VECT_CT_3_RDCH_CT_3=%u", DYN.rdch_ct_3[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_SELF_TEST_VECT_TWK_0_RDCH_DSEQ=%u", DYN.rdch_dseq[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_SELF_TEST_VECT_TWK_1_RDCH_DSEQ_1=%u", DYN.rdch_dseq_1[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_SELF_TEST_VECT_TWK_2_RDCH_DSEQ_2=%u", DYN.rdch_dseq_2[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_SELF_TEST_VECT_TWK_3_RDCH_DSEQ_3=%u", DYN.rdch_dseq_3[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_SELF_TEST_VECT_CTL_RDCH_GO=%u", QDYN.rdch_go[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_SELF_TEST_VECT_CTL_RDCH_GO_AUX=%s", QDYN.rdch_go[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_BIST_VECT_MODE_RDCH_FUNCT=%u", STATIC.rdch_funct[1]);
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_BIST_VECT_MODE_RDCH_KEY_SIZE=%u", STATIC.rdch_key_size[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_BIST_VECT_MODE_RDCH_KEY_SIZE_AUX=%s", STATIC.rdch_key_size[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_BIST_VECT_ERR_INJ_RDCH_BYP_ERR_INJ=%u", DYN.rdch_byp_err_inj[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_BIST_VECT_ERR_INJ_RDCH_BYP_ERR_INJ_AUX=%s", DYN.rdch_byp_err_inj[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_BIST_VECT_ERR_INJ_RDCH_ECB_ERR_INJ=%u", DYN.rdch_ecb_err_inj[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_BIST_VECT_ERR_INJ_RDCH_ECB_ERR_INJ_AUX=%s", DYN.rdch_ecb_err_inj[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_BIST_VECT_ERR_INJ_RDCH_XTS_ERR_INJ=%u", DYN.rdch_xts_err_inj[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_BIST_VECT_ERR_INJ_RDCH_XTS_ERR_INJ_AUX=%s", DYN.rdch_xts_err_inj[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_BIST_VECT_ERR_INJ_RDCH_CTS_ERR_INJ=%u", DYN.rdch_cts_err_inj[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_BIST_VECT_ERR_INJ_RDCH_CTS_ERR_INJ_AUX=%s", DYN.rdch_cts_err_inj[1] ? "y" : "n");
	SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_BIST_VECT_CTL_RDCH_BIST_GO=%u", DYN.rdch_bist_go[1]);
		SNPS_INPUT("CONFIG_DWC_DDRCTL_CINIT_REGB_IME_CH1_IME_RDCH_UXTS_BIST_VECT_CTL_RDCH_BIST_GO_AUX=%s", DYN.rdch_bist_go[1] ? "y" : "n");
#endif /* DWC_DDRCTL_NUM_CHANNEL > 1 */

	SNPS_TRACE("Leaving");
}

