$date
	Sat Oct 22 22:02:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#868761
b10101 !
1"
#868762
b10101 &
b10101 %
1$
#868763
0"
#868766
b1000000 &
b1000000 %
#868770
b100000 &
b100000 %
#868774
b10000 &
b10000 %
#868778
b1000 &
b1000 %
#868782
b100 &
b100 %
#868786
b10 &
b10 %
#868790
b1 &
1#
b1 %
#868794
b0 &
b0 %
0#
0$
#1853862
b10000 &
b10000 %
1$
b10000 !
1"
#1853863
0"
#1853866
b1000 &
b1000 %
#1853870
b100 &
b100 %
#1853874
b10 &
b10 %
#1853878
b1 &
1#
b1 %
#1853882
b0 &
b0 %
0#
0$
#2793761
b1101 !
1"
#2793762
b1101 &
b1101 %
1$
#2793763
0"
#2793766
b101000 &
b101000 %
#2793770
b10100 &
b10100 %
#2793774
b1010 &
b1010 %
#2793778
b101 &
b101 %
#2793782
b10000 &
b10000 %
#2793786
b1000 &
b1000 %
#2793790
b100 &
b100 %
#2793794
b10 &
b10 %
#2793798
b1 &
1#
b1 %
#2793802
b0 &
b0 %
0#
0$
#4500012
