// Seed: 248746313
macromodule module_0 (
    input  wor  id_0,
    output tri0 id_1
);
  wire id_3;
  assign module_1.type_16 = 0;
endmodule
module module_1 (
    input logic id_0,
    input wor id_1,
    input wire id_2,
    output wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    output supply0 id_6
);
  assign id_6 = 1;
  assign id_6 = 1;
  supply0 id_8 = id_1;
  module_0 modCall_1 (
      id_2,
      id_6
  );
  assign id_6 = 1;
  reg id_9;
  assign id_8 = id_4;
  always
  fork
    id_6 = id_8;
    id_9 <= id_0;
  join
  always #1 begin : LABEL_0
    id_3 = id_2;
  end
endmodule
