{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1610862066943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610862066944 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 17 13:41:06 2021 " "Processing started: Sun Jan 17 13:41:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610862066944 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1610862066944 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 68k_glue -c 68k_glue " "Command: quartus_map --read_settings_files=on --write_settings_files=off 68k_glue -c 68k_glue" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1610862066944 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1610862067053 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "68k_glue.v(121) " "Verilog HDL warning at 68k_glue.v(121): extended using \"x\" or \"z\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1610862067093 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "68k_glue.v(124) " "Verilog HDL information at 68k_glue.v(124): always construct contains both blocking and non-blocking assignments" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 124 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1610862067093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "68k_glue.v 1 1 " "Found 1 design units, including 1 entities, in source file 68k_glue.v" { { "Info" "ISGN_ENTITY_NAME" "1 glue " "Found entity 1: glue" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610862067095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610862067095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.v 1 1 " "Found 1 design units, including 1 entities, in source file spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_Master_With_Single_CS " "Found entity 1: SPI_Master_With_Single_CS" {  } { { "spi.v" "" { Text "/home/eddie/work/68000/hardware/cpld/spi.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610862067096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610862067096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SPI_Master.v 1 1 " "Found 1 design units, including 1 entities, in source file SPI_Master.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_Master " "Found entity 1: SPI_Master" {  } { { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610862067096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610862067096 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "glue " "Elaborating entity \"glue\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1610862067147 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 68k_glue.v(59) " "Verilog HDL assignment warning at 68k_glue.v(59): truncated value with size 32 to match size of target (21)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610862067149 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rw 68k_glue.v(125) " "Verilog HDL Always Construct warning at 68k_glue.v(125): variable \"rw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610862067149 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rw 68k_glue.v(126) " "Verilog HDL Always Construct warning at 68k_glue.v(126): variable \"rw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610862067149 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rw 68k_glue.v(127) " "Verilog HDL Always Construct warning at 68k_glue.v(127): variable \"rw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610862067149 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rw 68k_glue.v(128) " "Verilog HDL Always Construct warning at 68k_glue.v(128): variable \"rw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610862067149 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr 68k_glue.v(129) " "Verilog HDL Always Construct warning at 68k_glue.v(129): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610862067149 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rw 68k_glue.v(129) " "Verilog HDL Always Construct warning at 68k_glue.v(129): variable \"rw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr 68k_glue.v(130) " "Verilog HDL Always Construct warning at 68k_glue.v(130): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr 68k_glue.v(131) " "Verilog HDL Always Construct warning at 68k_glue.v(131): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr 68k_glue.v(132) " "Verilog HDL Always Construct warning at 68k_glue.v(132): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr 68k_glue.v(133) " "Verilog HDL Always Construct warning at 68k_glue.v(133): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr 68k_glue.v(134) " "Verilog HDL Always Construct warning at 68k_glue.v(134): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr 68k_glue.v(147) " "Verilog HDL Always Construct warning at 68k_glue.v(147): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr 68k_glue.v(149) " "Verilog HDL Always Construct warning at 68k_glue.v(149): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "status 68k_glue.v(151) " "Verilog HDL Always Construct warning at 68k_glue.v(151): variable \"status\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain 68k_glue.v(155) " "Verilog HDL Always Construct warning at 68k_glue.v(155): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataout 68k_glue.v(160) " "Verilog HDL Always Construct warning at 68k_glue.v(160): variable \"dataout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "68k_glue.v(149) " "Verilog HDL Case Statement warning at 68k_glue.v(149): incomplete case statement has no default case item" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 149 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr 68k_glue.v(166) " "Verilog HDL Always Construct warning at 68k_glue.v(166): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data 68k_glue.v(168) " "Verilog HDL Always Construct warning at 68k_glue.v(168): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data 68k_glue.v(171) " "Verilog HDL Always Construct warning at 68k_glue.v(171): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "68k_glue.v(166) " "Verilog HDL Case Statement warning at 68k_glue.v(166): incomplete case statement has no default case item" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 166 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "w_Master_RX_Byte 68k_glue.v(178) " "Verilog HDL Always Construct warning at 68k_glue.v(178): variable \"w_Master_RX_Byte\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "buffer 68k_glue.v(124) " "Verilog HDL Always Construct warning at 68k_glue.v(124): inferring latch(es) for variable \"buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 124 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "status 68k_glue.v(124) " "Verilog HDL Always Construct warning at 68k_glue.v(124): inferring latch(es) for variable \"status\", which holds its previous value in one or more paths through the always construct" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 124 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataout 68k_glue.v(124) " "Verilog HDL Always Construct warning at 68k_glue.v(124): inferring latch(es) for variable \"dataout\", which holds its previous value in one or more paths through the always construct" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 124 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_Master_TX_DV 68k_glue.v(124) " "Verilog HDL Always Construct warning at 68k_glue.v(124): inferring latch(es) for variable \"r_Master_TX_DV\", which holds its previous value in one or more paths through the always construct" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 124 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "datain 68k_glue.v(124) " "Verilog HDL Always Construct warning at 68k_glue.v(124): inferring latch(es) for variable \"datain\", which holds its previous value in one or more paths through the always construct" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 124 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ss2 68k_glue.v(31) " "Output port \"ss2\" at 68k_glue.v(31) has no driver" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[0\] 68k_glue.v(124) " "Inferred latch for \"datain\[0\]\" at 68k_glue.v(124)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[1\] 68k_glue.v(124) " "Inferred latch for \"datain\[1\]\" at 68k_glue.v(124)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[2\] 68k_glue.v(124) " "Inferred latch for \"datain\[2\]\" at 68k_glue.v(124)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[3\] 68k_glue.v(124) " "Inferred latch for \"datain\[3\]\" at 68k_glue.v(124)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[4\] 68k_glue.v(124) " "Inferred latch for \"datain\[4\]\" at 68k_glue.v(124)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[5\] 68k_glue.v(124) " "Inferred latch for \"datain\[5\]\" at 68k_glue.v(124)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[6\] 68k_glue.v(124) " "Inferred latch for \"datain\[6\]\" at 68k_glue.v(124)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[7\] 68k_glue.v(124) " "Inferred latch for \"datain\[7\]\" at 68k_glue.v(124)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_Master_TX_DV 68k_glue.v(124) " "Inferred latch for \"r_Master_TX_DV\" at 68k_glue.v(124)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status\[1\] 68k_glue.v(177) " "Inferred latch for \"status\[1\]\" at 68k_glue.v(177)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[0\] 68k_glue.v(147) " "Inferred latch for \"dataout\[0\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[1\] 68k_glue.v(147) " "Inferred latch for \"dataout\[1\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610862067150 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[2\] 68k_glue.v(147) " "Inferred latch for \"dataout\[2\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610862067151 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[3\] 68k_glue.v(147) " "Inferred latch for \"dataout\[3\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610862067151 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[4\] 68k_glue.v(147) " "Inferred latch for \"dataout\[4\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610862067151 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[5\] 68k_glue.v(147) " "Inferred latch for \"dataout\[5\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610862067151 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[6\] 68k_glue.v(147) " "Inferred latch for \"dataout\[6\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610862067151 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[7\] 68k_glue.v(147) " "Inferred latch for \"dataout\[7\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610862067151 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status\[2\] 68k_glue.v(147) " "Inferred latch for \"status\[2\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610862067151 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status\[3\] 68k_glue.v(147) " "Inferred latch for \"status\[3\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610862067151 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[0\] 68k_glue.v(147) " "Inferred latch for \"buffer\[0\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610862067151 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[1\] 68k_glue.v(147) " "Inferred latch for \"buffer\[1\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610862067151 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[2\] 68k_glue.v(147) " "Inferred latch for \"buffer\[2\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610862067151 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[3\] 68k_glue.v(147) " "Inferred latch for \"buffer\[3\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610862067151 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[4\] 68k_glue.v(147) " "Inferred latch for \"buffer\[4\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610862067151 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[5\] 68k_glue.v(147) " "Inferred latch for \"buffer\[5\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610862067151 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[6\] 68k_glue.v(147) " "Inferred latch for \"buffer\[6\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610862067151 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[7\] 68k_glue.v(147) " "Inferred latch for \"buffer\[7\]\" at 68k_glue.v(147)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610862067151 "|glue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Master_With_Single_CS SPI_Master_With_Single_CS:UUT " "Elaborating entity \"SPI_Master_With_Single_CS\" for hierarchy \"SPI_Master_With_Single_CS:UUT\"" {  } { { "68k_glue.v" "UUT" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610862067152 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi.v(109) " "Verilog HDL assignment warning at spi.v(109): truncated value with size 32 to match size of target (4)" {  } { { "spi.v" "" { Text "/home/eddie/work/68000/hardware/cpld/spi.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610862067153 "|glue|SPI_Master_With_Single_CS:UUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 spi.v(119) " "Verilog HDL assignment warning at spi.v(119): truncated value with size 32 to match size of target (2)" {  } { { "spi.v" "" { Text "/home/eddie/work/68000/hardware/cpld/spi.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610862067153 "|glue|SPI_Master_With_Single_CS:UUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 spi.v(134) " "Verilog HDL assignment warning at spi.v(134): truncated value with size 32 to match size of target (2)" {  } { { "spi.v" "" { Text "/home/eddie/work/68000/hardware/cpld/spi.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610862067153 "|glue|SPI_Master_With_Single_CS:UUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi.v(140) " "Verilog HDL assignment warning at spi.v(140): truncated value with size 32 to match size of target (4)" {  } { { "spi.v" "" { Text "/home/eddie/work/68000/hardware/cpld/spi.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610862067153 "|glue|SPI_Master_With_Single_CS:UUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Master SPI_Master_With_Single_CS:UUT\|SPI_Master:SPI_Master_Inst " "Elaborating entity \"SPI_Master\" for hierarchy \"SPI_Master_With_Single_CS:UUT\|SPI_Master:SPI_Master_Inst\"" {  } { { "spi.v" "SPI_Master_Inst" { Text "/home/eddie/work/68000/hardware/cpld/spi.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610862067154 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_Master.v(115) " "Verilog HDL assignment warning at SPI_Master.v(115): truncated value with size 32 to match size of target (5)" {  } { { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610862067154 "|glue|SPI_Master_With_Single_CS:UUT|SPI_Master:SPI_Master_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_Master.v(122) " "Verilog HDL assignment warning at SPI_Master.v(122): truncated value with size 32 to match size of target (5)" {  } { { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610862067154 "|glue|SPI_Master_With_Single_CS:UUT|SPI_Master:SPI_Master_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SPI_Master.v(124) " "Verilog HDL assignment warning at SPI_Master.v(124): truncated value with size 32 to match size of target (3)" {  } { { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610862067154 "|glue|SPI_Master_With_Single_CS:UUT|SPI_Master:SPI_Master_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SPI_Master.v(129) " "Verilog HDL assignment warning at SPI_Master.v(129): truncated value with size 32 to match size of target (3)" {  } { { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610862067154 "|glue|SPI_Master_With_Single_CS:UUT|SPI_Master:SPI_Master_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SPI_Master.v(186) " "Verilog HDL assignment warning at SPI_Master.v(186): truncated value with size 32 to match size of target (3)" {  } { { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610862067154 "|glue|SPI_Master_With_Single_CS:UUT|SPI_Master:SPI_Master_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SPI_Master.v(215) " "Verilog HDL assignment warning at SPI_Master.v(215): truncated value with size 32 to match size of target (3)" {  } { { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610862067154 "|glue|SPI_Master_With_Single_CS:UUT|SPI_Master:SPI_Master_Inst"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datain\[6\] " "LATCH primitive \"datain\[6\]\" is permanently disabled" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 124 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1610862067176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datain\[5\] " "LATCH primitive \"datain\[5\]\" is permanently disabled" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 124 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1610862067176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datain\[4\] " "LATCH primitive \"datain\[4\]\" is permanently disabled" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 124 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1610862067176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datain\[3\] " "LATCH primitive \"datain\[3\]\" is permanently disabled" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 124 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1610862067176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datain\[2\] " "LATCH primitive \"datain\[2\]\" is permanently disabled" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 124 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1610862067176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datain\[1\] " "LATCH primitive \"datain\[1\]\" is permanently disabled" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 124 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1610862067176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datain\[0\] " "LATCH primitive \"datain\[0\]\" is permanently disabled" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 124 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1610862067176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datain\[7\] " "LATCH primitive \"datain\[7\]\" is permanently disabled" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 124 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1610862067176 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "counter_rtl_0 21 " "Inferred lpm_counter megafunction (LPM_WIDTH=21) from the following logic: \"counter_rtl_0\"" {  } {  } 0 19001 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610862067195 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1610862067195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:counter_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:counter_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610862067227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:counter_rtl_0 " "Instantiated megafunction \"lpm_counter:counter_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 21 " "Parameter \"LPM_WIDTH\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610862067227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610862067227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610862067227 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610862067227 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1610862067242 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi.v" "" { Text "/home/eddie/work/68000/hardware/cpld/spi.v" 114 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1610862067261 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ipl\[0\] VCC " "Pin \"ipl\[0\]\" is stuck at VCC" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610862067278 "|glue|ipl[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ipl\[1\] VCC " "Pin \"ipl\[1\]\" is stuck at VCC" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610862067278 "|glue|ipl[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ipl\[2\] VCC " "Pin \"ipl\[2\]\" is stuck at VCC" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610862067278 "|glue|ipl[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dtack GND " "Pin \"dtack\" is stuck at GND" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610862067278 "|glue|dtack"} { "Warning" "WMLS_MLS_STUCK_PIN" "sclk VCC " "Pin \"sclk\" is stuck at VCC" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610862067278 "|glue|sclk"} { "Warning" "WMLS_MLS_STUCK_PIN" "mosi GND " "Pin \"mosi\" is stuck at GND" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610862067278 "|glue|mosi"} { "Warning" "WMLS_MLS_STUCK_PIN" "ss2 GND " "Pin \"ss2\" is stuck at GND" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610862067278 "|glue|ss2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1610862067278 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1610862067367 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[3\] " "No output dependent on input pin \"addr\[3\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610862067376 "|glue|addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[4\] " "No output dependent on input pin \"addr\[4\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610862067376 "|glue|addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[5\] " "No output dependent on input pin \"addr\[5\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610862067376 "|glue|addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[6\] " "No output dependent on input pin \"addr\[6\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610862067376 "|glue|addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[7\] " "No output dependent on input pin \"addr\[7\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610862067376 "|glue|addr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[8\] " "No output dependent on input pin \"addr\[8\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610862067376 "|glue|addr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[9\] " "No output dependent on input pin \"addr\[9\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610862067376 "|glue|addr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[10\] " "No output dependent on input pin \"addr\[10\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610862067376 "|glue|addr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[11\] " "No output dependent on input pin \"addr\[11\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610862067376 "|glue|addr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[12\] " "No output dependent on input pin \"addr\[12\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610862067376 "|glue|addr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[13\] " "No output dependent on input pin \"addr\[13\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610862067376 "|glue|addr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[14\] " "No output dependent on input pin \"addr\[14\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610862067376 "|glue|addr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[15\] " "No output dependent on input pin \"addr\[15\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610862067376 "|glue|addr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[16\] " "No output dependent on input pin \"addr\[16\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610862067376 "|glue|addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[17\] " "No output dependent on input pin \"addr\[17\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610862067376 "|glue|addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[18\] " "No output dependent on input pin \"addr\[18\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610862067376 "|glue|addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[19\] " "No output dependent on input pin \"addr\[19\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610862067376 "|glue|addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fc\[0\] " "No output dependent on input pin \"fc\[0\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610862067376 "|glue|fc[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fc\[1\] " "No output dependent on input pin \"fc\[1\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610862067376 "|glue|fc[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fc\[2\] " "No output dependent on input pin \"fc\[2\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610862067376 "|glue|fc[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "irq1 " "No output dependent on input pin \"irq1\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610862067376 "|glue|irq1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "irq2 " "No output dependent on input pin \"irq2\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610862067376 "|glue|irq2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "miso " "No output dependent on input pin \"miso\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610862067376 "|glue|miso"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1610862067376 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1610862067377 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1610862067377 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1610862067377 ""} { "Info" "ICUT_CUT_TM_MCELLS" "70 " "Implemented 70 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1610862067377 ""} { "Info" "ICUT_CUT_TM_SEXPS" "2 " "Implemented 2 shareable expanders" {  } {  } 0 21073 "Implemented %1!d! shareable expanders" 0 0 "Quartus II" 0 -1 1610862067377 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1610862067377 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/eddie/work/68000/hardware/cpld/output_files/68k_glue.map.smsg " "Generated suppressed messages file /home/eddie/work/68000/hardware/cpld/output_files/68k_glue.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1610862067414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "583 " "Peak virtual memory: 583 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610862067423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 17 13:41:07 2021 " "Processing ended: Sun Jan 17 13:41:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610862067423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610862067423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610862067423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1610862067423 ""}
