<profile>

<section name = "Vivado HLS Report for 'subconv_3x3_32_strid'" level="0">
<item name = "Date">Thu Dec 13 17:50:46 2018
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">acceleartor_hls_padding</item>
<item name = "Solution">naive</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.96, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">701233, 701233, 701233, 701233, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">701232, 701232, 29218, -, -, 24, no</column>
<column name=" + Loop 1.1">29216, 29216, 1826, -, -, 16, no</column>
<column name="  ++ Loop 1.1.1">1824, 1824, 114, -, -, 16, no</column>
<column name="   +++ Loop 1.1.1.1">105, 105, 35, -, -, 3, no</column>
<column name="    ++++ Loop 1.1.1.1.1">33, 33, 11, -, -, 3, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 599, 279</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 5, 348, 711</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 206</column>
<column name="Register">-, -, 374, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 2, 1, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="ShuffleNetV2_faddbkb_x_U15">ShuffleNetV2_faddbkb, 0, 2, 205, 390</column>
<column name="ShuffleNetV2_fmulcud_x_U16">ShuffleNetV2_fmulcud, 0, 3, 143, 321</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="co_4_fu_202_p2">+, 0, 20, 10, 5, 1</column>
<column name="h_4_fu_354_p2">+, 0, 20, 10, 5, 1</column>
<column name="m_4_fu_366_p2">+, 0, 11, 8, 2, 1</column>
<column name="n_4_fu_464_p2">+, 0, 11, 8, 2, 1</column>
<column name="tmp_31_fu_403_p2">+, 0, 23, 11, 6, 6</column>
<column name="tmp_34_fu_494_p2">+, 0, 23, 11, 6, 6</column>
<column name="tmp_54_fu_245_p2">+, 0, 38, 16, 11, 11</column>
<column name="tmp_58_fu_285_p2">+, 0, 35, 15, 10, 10</column>
<column name="tmp_59_fu_309_p2">+, 0, 35, 15, 10, 10</column>
<column name="tmp_60_fu_334_p2">+, 0, 47, 19, 14, 14</column>
<column name="tmp_61_fu_447_p2">+, 0, 47, 19, 14, 14</column>
<column name="tmp_62_fu_376_p2">+, 0, 32, 14, 9, 9</column>
<column name="tmp_64_fu_412_p2">+, 0, 38, 16, 11, 11</column>
<column name="tmp_65_fu_437_p2">+, 0, 53, 21, 16, 16</column>
<column name="tmp_66_fu_474_p2">+, 0, 32, 14, 9, 9</column>
<column name="tmp_67_fu_503_p2">+, 0, 53, 21, 16, 16</column>
<column name="w_4_fu_452_p2">+, 0, 20, 10, 5, 1</column>
<column name="tmp_56_fu_263_p2">-, 0, 29, 13, 8, 8</column>
<column name="tmp_63_fu_387_p2">-, 0, 32, 14, 9, 9</column>
<column name="exitcond1_fu_360_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="exitcond2_fu_340_p2">icmp, 0, 0, 2, 5, 5</column>
<column name="exitcond3_fu_291_p2">icmp, 0, 0, 2, 5, 5</column>
<column name="exitcond4_fu_196_p2">icmp, 0, 0, 2, 5, 5</column>
<column name="exitcond_fu_458_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="tmp1_fu_393_p2">xor, 0, 0, 3, 2, 3</column>
<column name="tmp2_fu_484_p2">xor, 0, 0, 3, 2, 3</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">113, 24, 1, 24</column>
<column name="co_reg_105">9, 2, 5, 10</column>
<column name="grp_fu_186_p0">15, 3, 32, 96</column>
<column name="grp_fu_186_p1">15, 3, 32, 96</column>
<column name="h_reg_116">9, 2, 5, 10</column>
<column name="m_reg_152">9, 2, 2, 4</column>
<column name="n_reg_175">9, 2, 2, 4</column>
<column name="sum_1_reg_163">9, 2, 32, 64</column>
<column name="sum_reg_140">9, 2, 32, 64</column>
<column name="w_reg_128">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">23, 0, 23, 0</column>
<column name="bias_addr_reg_540">5, 0, 5, 0</column>
<column name="bias_load_reg_637">32, 0, 32, 0</column>
<column name="co_4_reg_520">5, 0, 5, 0</column>
<column name="co_reg_105">5, 0, 5, 0</column>
<column name="h_reg_116">5, 0, 5, 0</column>
<column name="input_load_reg_622">32, 0, 32, 0</column>
<column name="m_4_reg_574">2, 0, 2, 0</column>
<column name="m_reg_152">2, 0, 2, 0</column>
<column name="n_4_reg_602">2, 0, 2, 0</column>
<column name="n_reg_175">2, 0, 2, 0</column>
<column name="result_reg_642">32, 0, 32, 0</column>
<column name="sum_1_reg_163">32, 0, 32, 0</column>
<column name="sum_reg_140">32, 0, 32, 0</column>
<column name="tmp_28_reg_561">5, 0, 6, 1</column>
<column name="tmp_36_reg_627">32, 0, 32, 0</column>
<column name="tmp_54_reg_525">10, 0, 11, 1</column>
<column name="tmp_58_reg_535">9, 0, 10, 1</column>
<column name="tmp_60_reg_553">13, 0, 14, 1</column>
<column name="tmp_61_reg_589">14, 0, 14, 0</column>
<column name="tmp_63_reg_579">9, 0, 9, 0</column>
<column name="tmp_65_reg_584">15, 0, 16, 1</column>
<column name="tmp_75_cast_reg_530">9, 0, 9, 0</column>
<column name="tmp_s_reg_548">5, 0, 6, 1</column>
<column name="w_4_reg_594">5, 0, 5, 0</column>
<column name="w_reg_128">5, 0, 5, 0</column>
<column name="weight_load_reg_617">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, subconv_3x3_32_strid, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, subconv_3x3_32_strid, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, subconv_3x3_32_strid, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, subconv_3x3_32_strid, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, subconv_3x3_32_strid, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, subconv_3x3_32_strid, return value</column>
<column name="input_r_address0">out, 15, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 32, ap_memory, input_r, array</column>
<column name="weight_address0">out, 8, ap_memory, weight, array</column>
<column name="weight_ce0">out, 1, ap_memory, weight, array</column>
<column name="weight_q0">in, 32, ap_memory, weight, array</column>
<column name="bias_address0">out, 5, ap_memory, bias, array</column>
<column name="bias_ce0">out, 1, ap_memory, bias, array</column>
<column name="bias_q0">in, 32, ap_memory, bias, array</column>
<column name="output_r_address0">out, 13, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 32, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
