\doxysubsubsubsection{Handler Fault type}
\hypertarget{group__CORTEX__LL__EC__FAULT}{}\label{group__CORTEX__LL__EC__FAULT}\index{Handler Fault type@{Handler Fault type}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__CORTEX__LL__EC__FAULT_gadbac946ab3d6ddf6e039f892f15777d9}{LL\+\_\+\+HANDLER\+\_\+\+FAULT\+\_\+\+USG}}~\mbox{\hyperlink{group__CMSIS__CORE_ga056fb6be590857bbc029bed48b21dd79}{SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__CORTEX__LL__EC__FAULT_ga115d536ac8df55563b54b89397fdf465}{LL\+\_\+\+HANDLER\+\_\+\+FAULT\+\_\+\+BUS}}~\mbox{\hyperlink{group__CMSIS__CORE_ga43e8cbe619c9980e0d1aacc85d9b9e47}{SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__CORTEX__LL__EC__FAULT_ga6d126af175425807712344e17d75152b}{LL\+\_\+\+HANDLER\+\_\+\+FAULT\+\_\+\+MEM}}~\mbox{\hyperlink{group__CMSIS__CORE_gaf084424fa1f69bea36a1c44899d83d17}{SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Msk}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__CORTEX__LL__EC__FAULT_ga115d536ac8df55563b54b89397fdf465}\label{group__CORTEX__LL__EC__FAULT_ga115d536ac8df55563b54b89397fdf465} 
\index{Handler Fault type@{Handler Fault type}!LL\_HANDLER\_FAULT\_BUS@{LL\_HANDLER\_FAULT\_BUS}}
\index{LL\_HANDLER\_FAULT\_BUS@{LL\_HANDLER\_FAULT\_BUS}!Handler Fault type@{Handler Fault type}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_HANDLER\_FAULT\_BUS}{LL\_HANDLER\_FAULT\_BUS}}
{\footnotesize\ttfamily \#define LL\+\_\+\+HANDLER\+\_\+\+FAULT\+\_\+\+BUS~\mbox{\hyperlink{group__CMSIS__CORE_ga43e8cbe619c9980e0d1aacc85d9b9e47}{SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Msk}}}

Bus fault 

Definition at line \mbox{\hyperlink{stm32wlxx__ll__cortex_8h_source_l00081}{81}} of file \mbox{\hyperlink{stm32wlxx__ll__cortex_8h_source}{stm32wlxx\+\_\+ll\+\_\+cortex.\+h}}.

\Hypertarget{group__CORTEX__LL__EC__FAULT_ga6d126af175425807712344e17d75152b}\label{group__CORTEX__LL__EC__FAULT_ga6d126af175425807712344e17d75152b} 
\index{Handler Fault type@{Handler Fault type}!LL\_HANDLER\_FAULT\_MEM@{LL\_HANDLER\_FAULT\_MEM}}
\index{LL\_HANDLER\_FAULT\_MEM@{LL\_HANDLER\_FAULT\_MEM}!Handler Fault type@{Handler Fault type}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_HANDLER\_FAULT\_MEM}{LL\_HANDLER\_FAULT\_MEM}}
{\footnotesize\ttfamily \#define LL\+\_\+\+HANDLER\+\_\+\+FAULT\+\_\+\+MEM~\mbox{\hyperlink{group__CMSIS__CORE_gaf084424fa1f69bea36a1c44899d83d17}{SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Msk}}}

Memory management fault 

Definition at line \mbox{\hyperlink{stm32wlxx__ll__cortex_8h_source_l00082}{82}} of file \mbox{\hyperlink{stm32wlxx__ll__cortex_8h_source}{stm32wlxx\+\_\+ll\+\_\+cortex.\+h}}.

\Hypertarget{group__CORTEX__LL__EC__FAULT_gadbac946ab3d6ddf6e039f892f15777d9}\label{group__CORTEX__LL__EC__FAULT_gadbac946ab3d6ddf6e039f892f15777d9} 
\index{Handler Fault type@{Handler Fault type}!LL\_HANDLER\_FAULT\_USG@{LL\_HANDLER\_FAULT\_USG}}
\index{LL\_HANDLER\_FAULT\_USG@{LL\_HANDLER\_FAULT\_USG}!Handler Fault type@{Handler Fault type}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_HANDLER\_FAULT\_USG}{LL\_HANDLER\_FAULT\_USG}}
{\footnotesize\ttfamily \#define LL\+\_\+\+HANDLER\+\_\+\+FAULT\+\_\+\+USG~\mbox{\hyperlink{group__CMSIS__CORE_ga056fb6be590857bbc029bed48b21dd79}{SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Msk}}}

Usage fault 

Definition at line \mbox{\hyperlink{stm32wlxx__ll__cortex_8h_source_l00080}{80}} of file \mbox{\hyperlink{stm32wlxx__ll__cortex_8h_source}{stm32wlxx\+\_\+ll\+\_\+cortex.\+h}}.

