# ğŸ‘‹ Hi, I'm Naveen Kumar (ChipJUICE)

ğŸ“ **MS in Computer Engineering** @ **NYU Tandon** â€” *Graduating May 2026*  
ğŸ’¡ **ASIC Physical Design | RTL â†’ GDSII | SoC Integration | Timing Closure**

Iâ€™m a hardware engineer passionate about building **production-grade silicon**, with deep hands-on experience in **full-chip physical design**, **custom RTL systems**, and **advanced SoC integration** using both **industry EDA tools** and **open-source flows**.

---

## ğŸ› ï¸ Technical Focus

### ğŸ”¹ ASIC / Physical Design
- RTL â†’ **GDSII** full flow (floorplanning, CTS, routing, signoff)
- **MMMC STA**, timing closure, ECO flows
- **DRC/LVS**, IR drop, congestion, antenna fixes
- **Macro-aware floorplanning** & PDN (rings, straps, SRoute)
- **TSMC 16nm-class PDK**

### ğŸ”¹ Tools & EDA
**Cadence:** Innovus, Virtuoso, Tempus, Conformal  
**Synopsys:** Design Compiler, VCS, Verdi  
**Languages:** SystemVerilog, Verilog, Tcl, Python, C/C++

---

## ğŸ§ª Featured Projects

### ğŸš€ CubeSat ASIC Telemetry-Enhanced RISC-V SoC  
**Physical Design | RTL â†’ GDSII**
- Closed **0 setup/hold violations @ 300 MHz**
- Full Innovus flow with **MMMC STA**
- Integrated **telemetry, debug, trace engines**
- **DRC/LVS-clean GDSII** in **TSMC 16nm-class PDK**

### ğŸ§  MBIST for 64Ã—8 SRAM  
**SystemVerilog | Physical Design**
- **100% fault coverage** using March algorithms
- Gate-level validated MBIST controller
- **250 MHz timing closure**, **<5% area overhead**

### ğŸ§© Custom 8-bit Harvard CPU  
**RTL Design & Verification**
- 20+ instruction ISA, ALU, UART
- **25% throughput improvement**
- **18% critical-path reduction**
- **92% functional coverage**

---

## ğŸ§© What I'm Building Now
- RISC-V SoC subsystems
- MBIST-integrated SRAM macros
- AI-assisted RTL & PD automation (**LLM4ChipDesign**, **AutoChip**, **ChipChat**)

---

## ğŸ“ˆ Career Goal
Iâ€™m focused on **Physical Design Engineer** and **ASIC Implementation** roles in high-performance silicon teams.

---

## ğŸŒ Connect With Me
- ğŸ’¼ [LinkedIn](https://www.linkedin.com/)  
- ğŸ§‘â€ğŸ’» [GitHub](https://github.com/ChipJUICE)

---

> *â€œTurning RTL into silicon that closes timing.â€*
