$date
	Sat Oct 22 22:37:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#244008
b1 !
1"
#244010
b1 &
b1 %
1$
#244011
0"
#244014
1#
#244018
b0 &
b0 %
0#
0$
#1228218
b1 &
b1 %
1$
1"
#1228219
0"
#1228222
1#
#1228226
b0 &
b0 %
0#
0$
#2249882
b1111 &
b1111 %
1$
b1111 !
1"
#2249883
0"
#2249886
b101110 &
b101110 %
#2249890
b10111 &
b10111 %
#2249894
b1000110 &
b1000110 %
#2249898
b100011 &
b100011 %
#2249902
b1101010 &
b1101010 %
#2249906
b110101 &
b110101 %
#2249910
b10100000 &
b10100000 %
#2249914
b1010000 &
b1010000 %
#2249918
b101000 &
b101000 %
#2249922
b10100 &
b10100 %
#2249926
b1010 &
b1010 %
#2249930
b101 &
b101 %
#2249934
b10000 &
b10000 %
#2249938
b1000 &
b1000 %
#2249942
b100 &
b100 %
#2249946
b10 &
b10 %
#2249950
b1 &
1#
b1 %
#2249954
b0 &
b0 %
0#
0$
#4500012
