# SPDX-FileCopyrightText: Copyright (C) 2026 Advanced Micro Devices, Inc. All rights reserved.
# SPDX-License-Identifier: Apache-2.0

import argparse
from pathlib import Path

from ml_dtypes import bfloat16

import numpy as np

from aie.iron import (
    Kernel,
    ObjectFifo,
    Program,
    Buffer,
    Runtime,
    TaskGroup,
    Worker,
    WorkerRuntimeBarrier,
    str_to_dtype,
)
from aie.iron.device import NPU1Col1, NPU1Col2, NPU1, NPU2, Tile
from aie.helpers.taplib import TensorAccessSequence, TensorTiler2D, TensorAccessPattern
from aie.iron.controlflow import range_
from iron.common.kv_layout import blocked_access_pattern, restride_rows
from iron.operators._trace import maybe_enable_trace

microkernel_mac_dim_map = {
    "npu1": {
        "bf16": (4, 8, 4),
    },
    "npu1": {
        "bf16": (4, 8, 4),
    },
    "npu2": {
        "bf16": {
            # emulate_bf16_mmul_with_bfp16
            True: (8, 8, 8),
            False: (4, 8, 8),
        },
    },
}


def main():
    argparser = argparse.ArgumentParser(
        prog="AIE Matrix Multiplication MLIR Design (Whole Array)",
        description="Emits MLIR code for a matrix multiplication design of the given input size",
    )
    argparser.add_argument("--dev", type=str, choices=["npu1", "npu2"], default="npu2")
    argparser.add_argument("-M", type=int, default=512)
    argparser.add_argument("-K", type=int, default=512)
    argparser.add_argument("-N", type=int, default=512)
    argparser.add_argument("-m", type=int, default=64)
    argparser.add_argument("-k", type=int, default=64)
    argparser.add_argument("-n", type=int, default=32)
    argparser.add_argument("--n-aie-cols", type=int, choices=[1, 2, 4, 8], default=4)
    argparser.add_argument("--b-col-maj", type=int, choices=[0, 1], default=0)
    argparser.add_argument("--c-col-maj", type=int, choices=[0, 1], default=0)
    # Whether to use the scalar kernel; this is low, but can be useful for debugging smaller sizes
    argparser.add_argument("--scalar", type=int, choices=[0, 1], default=0)
    argparser.add_argument(
        "--emulate-bf16-mmul-with-bfp16", action="store_true", default=False
    )
    argparser.add_argument("--prio-accuracy", action="store_true", default=False)
    argparser.add_argument("--separate-c-tiles", type=int, choices=[0, 1], default=0)
    argparser.add_argument(
        "--archive",
        type=str,
        default=None,
        help="Name of the archive file for the AIE kernels",
    )
    argparser.add_argument("--dtype_in", type=str, choices=["bf16"], default="bf16")
    argparser.add_argument(
        "--dtype_out",
        type=str,
        choices=["bf16", "f32"],
        default="bf16",
    )
    argparser.add_argument("--trace_size", type=int, default=0)
    argparser.add_argument(
        "--generate-taps",
        action="store_true",
        help="Generate TensorAccessPatterns, a Python object to represent each data transfer"
        "of the input/output matrices. These objects can be used for visualization.",
    )
    argparser.add_argument(
        "--output-file-path",
        "-o",
        type=str,
        help="Output file path for the generated MLIR module",
    )

    args = argparser.parse_args()
    maybe_module = my_matmul(
        args.dev,
        args.M,
        args.K,
        args.N,
        args.m,
        args.k,
        args.n,
        args.n_aie_cols,
        args.dtype_in,
        args.dtype_out,
        args.b_col_maj,
        args.c_col_maj,
        args.scalar,
        args.emulate_bf16_mmul_with_bfp16,
        args.prio_accuracy,
        args.separate_c_tiles,
        args.trace_size,
        args.archive,
        "",
        args.generate_taps,
    )

    if args.generate_taps:
        return maybe_module
    else:
        output_file_path = Path(args.output_file_path)

        with open(output_file_path, "w") as f:
            f.write(str(maybe_module))


def ceildiv(a, b):
    return (a + b - 1) // b


def my_matmul(
    dev,
    M,
    K,
    N,
    m,
    k,
    n,
    n_aie_cols,
    dtype_in_str,
    dtype_out_str,
    b_col_maj,
    c_col_maj,
    use_scalar,
    emulate_bf16_mmul_with_bfp16,
    prio_accuracy,
    separate_c_tiles,
    trace_size,
    kernel_object=None,
    func_prefix="",
    generate_taps=False,
    b_block_rows=None,
    b_block_stride=None,
    a_row_stride=None,
    c_row_stride=None,
    epilogue="none",
):
    n_aie_rows = 4

    dev_name = dev if isinstance(dev, str) else dev.resolve().name

    dtype_in = str_to_dtype(dtype_in_str)
    dtype_out = str_to_dtype(dtype_out_str)

    # When using more AIE columns than n_aie_rows (4) (applicable to NPU2),
    # restrict the number of shim/mem tiles to n_aie_rows,
    # since we have only n_aie_rows row tiles for matrix A
    # When using n_aie_rows (4) or less AIE columns (both NPU and NPU2),
    # the number of shim/mem tiles are equal to n_aie_cols.
    # We use the distribute pattern in object FIFO (see linking for A below),
    # since we have n_aie_rows (4) row tiles for matrix A
    n_shim_mem_A = min(n_aie_cols, n_aie_rows)

    # Integer division when n_aie_cols < 4, otherwise set to 1
    n_A_tiles_per_shim = n_aie_rows // n_aie_cols if n_aie_cols < 4 else 1

    mem_tile_m_A = m * n_A_tiles_per_shim
    mem_tile_m_C = m * n_aie_rows
    mem_tile_n = n * n_aie_cols

    if prio_accuracy:
        assert (
            dtype_out_str == "bf16"
        ), f"prio_accuracy flag is a feature only for bfloat16 output data types"
        use_larger_internal_buffer = True
        # If prio_accuracy flag is enabled, gemm for bfloat16 will accumulate in place with a f32 buffer,
        # which will be converted to bf16 after the reduction loop finishes for output transfer to L2
        dtype_out_internal = str_to_dtype("f32")
        assert np.issubdtype(dtype_in, np.integer) == np.issubdtype(
            dtype_out_internal, np.integer
        ), f"Input dtype ({dtype_in}) and output dtype ({dtype_out_internal}) must either both be integral or both be float"
        assert (
            np.dtype(dtype_out_internal).itemsize >= np.dtype(dtype_in).itemsize
        ), f"Output dtype ({dtype_out_internal}) must be equal or larger to input dtype ({dtype_in})"
    else:
        use_larger_internal_buffer = False

    assert np.issubdtype(dtype_in, np.integer) == np.issubdtype(
        dtype_out, np.integer
    ), f"Input dtype ({dtype_in}) and output dtype ({dtype_out}) must either both be integral or both be float"
    assert (
        np.dtype(dtype_out).itemsize >= np.dtype(dtype_in).itemsize
    ), f"Output dtype ({dtype_out}) must be equal or larger to input dtype ({dtype_in})"

    # r, s, t are the dimensions required by the microkernel MAC instructions.
    mac_dims = microkernel_mac_dim_map[dev_name][dtype_in_str]
    if dev_name == "npu2" and dtype_in_str == "bf16":
        r, s, t = mac_dims[emulate_bf16_mmul_with_bfp16]
    else:
        r, s, t = mac_dims

    # npu1 is a 4 row x 4 col array
    if dev_name == "npu1" and n_aie_cols > 4:
        raise AssertionError("Invalid configuration: NPU (Phoenix/Hawk) has 4 columns")
    # npu2 is a 4 row x 8 col array
    if dev_name == "npu2" and n_aie_cols > 8:
        raise AssertionError(
            "Invalid configuration: NPU2 (Strix/Strix Halo/Krackan) has 8 columns"
        )

    # Input matrix A:
    # Conceptually, we divide input A into (m * n_rows, k)-sized blocks. These
    # blocks are _broadcast_ across AIE core columns, then _distributed_ across
    # rows, s.t. each of the n_rows compute cores in a column receives a
    # contiguous (m, k)-sized block of A.
    assert (
        M % mem_tile_m_A == 0
    ), """A must be tileable into (m * n_A_tiles_per_shim, k)-sized blocks"""

    # Both A and B are tiled in the K dimension into size k.
    assert K % k == 0

    # Input matrix B:
    # Conceptually, we do the same as with A, but instead of broadcasting
    # across columns we broadcast across rows and distribute across columns.
    assert (
        N % mem_tile_n == 0
    ), """B must be tileable into (k, n * n_aie_cols)-sized blocks"""

    # Output matrix C:
    # Conceptually, we divide output C into (m * n_rows, n)-sized blocks. These
    # blocks are _distributed_ across AIE core columns, and _joined_ across
    # rows, s.t. each of the n_rows compute cores in a column send a
    # contiguous (m, n)-sized block of C.
    assert (
        M % mem_tile_m_C == 0
    ), """C must be tileable into (m * n_aie_rows, n)-sized blocks"""

    # r, s, t are the dimensions required by the microkernel MAC instructions.
    if not use_scalar:
        assert m % r == 0
        assert k % s == 0
        assert n % t == 0

    # If you get errors during CDO generation due to running out of program
    # memory, it may be because too much code is generated due to ObjectFIFO
    # loop unrollings. Reducing the depth to 1 here will work around that at
    # a big performance cost.
    fifo_depth = 2

    if dev_name == "npu1":
        if n_aie_cols == 1:
            dev_ty = NPU1Col1()
        elif n_aie_cols == 2:
            dev_ty = NPU1Col2()
        elif n_aie_cols == 4:
            dev_ty = NPU1()
    else:
        dev_ty = NPU2()

    # These will hold TensorAccessPattern objects that represent the runtime
    # npu_dma_memcpy_nd operations of this design. They are only used if generate_taps is true
    A_taps = []
    B_taps = []
    C_taps = []

    # Define tensor types
    # A and C may be per-head SLICES of a wider token-major buffer: same tile shape, different row
    # pitch. The extent then runs to the END of the last row, (M-1)*pitch + width, so the final
    # head's slice still fits inside the buffer.
    a_elems = M * K if a_row_stride is None else (M - 1) * a_row_stride + K
    c_elems = M * N if c_row_stride is None else (M - 1) * c_row_stride + N
    if c_row_stride is not None and c_col_maj:
        raise ValueError("c_row_stride strides C's ROWS; c_col_maj has no rows to stride")
    A_ty = np.ndarray[(a_elems,), np.dtype[dtype_in]]
    # B's rows may be stored BLOCKED (groups of b_block_rows rows, consecutive groups
    # b_block_stride elements apart, peer matrices interleaved in the gap) -- then this matrix's
    # rows reach past its peers to the end of its last block, and K*N is not its extent.
    b_rows, b_row_width = (N, K) if b_col_maj else (K, N)
    if (b_block_rows is None) != (b_block_stride is None):
        raise ValueError("b_block_rows and b_block_stride must be given together")
    if b_block_rows is not None and b_rows % b_block_rows:
        raise ValueError(f"b_block_rows ({b_block_rows}) must divide B's rows ({b_rows})")
    b_elems = (
        K * N
        if b_block_rows is None
        else (b_rows // b_block_rows - 1) * b_block_stride + b_block_rows * b_row_width
    )
    B_ty = np.ndarray[(b_elems,), np.dtype[dtype_in]]
    C_ty = np.ndarray[(c_elems,), np.dtype[dtype_out]]
    A_l2_ty = np.ndarray[(mem_tile_m_A * k,), np.dtype[dtype_in]]
    B_l2_ty = np.ndarray[(k * n,), np.dtype[dtype_in]]
    C_l2_ty = np.ndarray[(mem_tile_m_C * n,), np.dtype[dtype_out]]
    A_l1_ty = np.ndarray[(m, k), np.dtype[dtype_in]]
    B_l1_ty = np.ndarray[(k, n), np.dtype[dtype_in]]
    C_l1_ty = np.ndarray[(m, n), np.dtype[dtype_out]]

    # AIE Core Function declarations
    scalar_suffix = "_scalar" if use_scalar else ""
    gemm_object = (
        f"{func_prefix}{kernel_object}"
        if kernel_object
        else f"{func_prefix}gemm_{m}x{k}x{n}.o"
    )
    if use_larger_internal_buffer:
        # Fix fifo depth for C objfifo to 1 since 1 buffer will be used for accumulation
        # and another for transfer to L2
        fifo_depth_out = 1
        # Set the type for accumulation
        C_l1_ty_internal = np.ndarray[(m, n), np.dtype[dtype_out_internal]]
        # A kernel to convert from the internal f32 accumulation to bf16 for transfer to L2 is needed
        convert_copy_kernel = Kernel(
            f"{func_prefix}convert_copy_f32_to_bf16",
            f"{func_prefix}convert_copy.o",
            [C_l1_ty_internal, C_l1_ty, np.int32],
        )
        # Fix the kernels to use f32 outputs
        zero_kernel = Kernel(
            f"{func_prefix}zero{scalar_suffix}_f32",
            gemm_object,
            [C_l1_ty_internal],
        )
        matmul_func_name = f"{func_prefix}matmul{scalar_suffix}_{dtype_in_str}_f32"
        matmul_kernel = Kernel(
            matmul_func_name,
            gemm_object,
            [A_l1_ty, B_l1_ty, C_l1_ty_internal],
        )
    else:
        # No need to use separate buffers for accumulation and transfer to L2, so
        # we only need the zero and matmul kernels
        fifo_depth_out = fifo_depth
        zero_kernel = Kernel(
            f"{func_prefix}zero{scalar_suffix}_{dtype_out_str}",
            gemm_object,
            [C_l1_ty],
        )
        matmul_func_name = (
            f"{func_prefix}matmul{scalar_suffix}_{dtype_in_str}_{dtype_out_str}"
        )
        matmul_kernel = Kernel(
            matmul_func_name,
            gemm_object,
            [A_l1_ty, B_l1_ty, C_l1_ty],
        )

    # A kernel run over the finished C tile before it leaves L1, so the stage after this GEMM is
    # not a separate design reading C back out of DDR. Same shape as gemv's hook: one call per
    # tile, after the K-reduction loop has filled it.
    assert epilogue in ("none", "gelu", "silu")
    epi_kernel = None
    if epilogue != "none":
        assert (m * n) % 32 == 0, (
            f"{epilogue} epilogue walks the C tile 32 lanes at a time; m*n = {m}*{n} is not a "
            f"multiple of 32")
        epi_kernel = Kernel(
            f"{func_prefix}{epilogue}_tile_bf16", gemm_object, [np.int32, C_l1_ty]
        )

    # Tile declarations as tile[row][col]
    tiles = [[(col, row) for col in range(0, n_aie_cols)] for row in range(0, 6)]
    core_tiles = tiles[2:]

    # AIE-array data movement with object fifos
    A_l3l2_fifos = [None] * n_shim_mem_A
    A_l2l1_fifos = [None] * n_aie_rows

    B_l3l2_fifos = [None] * n_aie_cols
    B_l2l1_fifos = [None] * n_aie_cols

    C_l1l2_fifos = [[None] * n_aie_cols for _ in range(n_aie_rows)]
    C_l2l3_fifos = [None] * n_aie_cols

    # Runtime parameters
    rtps = [
        [
            Buffer(
                np.ndarray[(2,), np.dtype[np.int32]],
                name=f"rtp{row}_{col}",
                initial_value=np.array([0, 0], dtype=np.int32),
                use_write_rtp=True,
            )
            for col in range(n_aie_cols)
        ]
        for row in range(n_aie_rows)
    ]

    # Create barriers to synchronize individual workers with the runtime sequence
    workerBarriers = [
        [WorkerRuntimeBarrier() for col in range(n_aie_cols)]
        for row in range(n_aie_rows)
    ]

    # Input A
    for i in range(n_shim_mem_A):
        A_l3l2_fifos[i] = ObjectFifo(A_l2_ty, name=f"A_L3L2_{i}", depth=fifo_depth)
        # If n_shim_mem_A == n_rows, n_A_tiles_per_shim is 1 and
        # this simply links a_l3l2_fifos[i] to a_l2l1_fifos[i] directly,
        # If n_shim_mem_A < n_rows, each column receives multiple rows of
        # tiles; distribute it along rows of AIE cores.
        start_row = i * n_A_tiles_per_shim
        stop_row = start_row + n_A_tiles_per_shim
        of_offsets = [m * k * j for j in range(stop_row - start_row)]
        dims_to_stream = [
            [
                (m // r, r * k),
                (k // s, s),
                (r, k),
                (s, 1),
            ]
        ] * (stop_row - start_row)
        a_tmp_fifos = (
            A_l3l2_fifos[i]
            .cons()
            .split(
                of_offsets,
                obj_types=[A_l1_ty] * (stop_row - start_row),
                names=[f"A_L2L1_{row}" for row in range(start_row, stop_row)],
                dims_to_stream=dims_to_stream,
                tile=Tile(
                    2 * i if n_aie_cols == 8 else i, 1
                ),  # alternate columns in full 4x8 NPU2 case
            )
        )

        for j in range(stop_row - start_row):
            A_l2l1_fifos[j + start_row] = a_tmp_fifos[j]

    # Input B
    for col in range(n_aie_cols):
        B_l3l2_fifos[col] = ObjectFifo(B_l2_ty, name=f"B_L3L2_{col}", depth=fifo_depth)
        if b_col_maj:
            dims_to_stream = [(n // t, t * k), (k // s, s), (t, k), (s, 1)]
        else:
            dims_to_stream = [(k // s, s * n), (n // t, t), (s, n), (t, 1)]
        B_l2l1_fifos[col] = (
            B_l3l2_fifos[col]
            .cons()
            .forward(
                obj_type=B_l1_ty,
                name=f"B_L2L1_{col}",
                dims_to_stream=dims_to_stream,
                tile=Tile(col, 1),
            )
        )

        # Output C
        if c_col_maj:
            dims_to_stream = [(n // t, t * m), (t, r), (m // r, r * t), (r, 1)]
        else:
            dims_to_stream = [(m // r, r * n), (r, t), (n // t, r * t), (t, 1)]
        C_l2l3_fifos[col] = ObjectFifo(
            C_l2_ty,
            name=f"C_L2L3_{col}",
            depth=fifo_depth,
            dims_to_stream=dims_to_stream,
        )
        of_offsets = [m * n * i for i in range(n_aie_rows)]

        # join along one column
        c_tmp_fifos = (
            C_l2l3_fifos[col]
            .prod()
            .join(
                of_offsets,
                obj_types=[C_l1_ty] * n_aie_rows,
                names=[f"C_L1L2_{col}_{row}" for row in range(n_aie_rows)],
                depths=[fifo_depth_out] * n_aie_rows,
                tile=Tile(col, 1),
            )
        )
        for j in range(n_aie_rows):
            C_l1l2_fifos[j][col] = c_tmp_fifos[j]

    # Tasks for each worker to perform
    def core_fn(
        in_a,
        in_b,
        out_c,
        zero,
        matmul,
        convert_copy,
        my_rtp,
        barrier,
        elem_out_internal,
        epi=None,
    ):
        barrier.wait_for_value(1)
        rtp_K_div_k = my_rtp[0]
        rtp_n_tiles_per_core = my_rtp[1]
        loop = range(1)  # Workaround for issue #1547
        if rtp_n_tiles_per_core > 1:
            loop = range_(rtp_n_tiles_per_core)
        for _ in loop:
            if not use_larger_internal_buffer:
                elem_out_internal = out_c.acquire(1)
            zero(elem_out_internal)

            for _ in range_(rtp_K_div_k):
                elem_in_a = in_a.acquire(1)
                elem_in_b = in_b.acquire(1)
                matmul(elem_in_a, elem_in_b, elem_out_internal)
                in_a.release(1)
                in_b.release(1)

            if use_larger_internal_buffer:
                elem_out_transfer = out_c.acquire(1)
                convert_copy(elem_out_internal, elem_out_transfer, m * n)
                if epi is not None:
                    epi(m * n, elem_out_transfer)
                out_c.release(1)
            else:
                if epi is not None:
                    epi(m * n, elem_out_internal)
                out_c.release(1)

    # Set up compute tiles
    workers = []
    for row in range(n_aie_rows):
        for col in range(n_aie_cols):
            tile_col, tile_row = core_tiles[row][col]
            acc_buffer = None
            if use_larger_internal_buffer:
                acc_buffer = Buffer(
                    type=C_l1_ty_internal, name=f"acc_buffer_{row}_{col}"
                )

            workers.append(
                Worker(
                    core_fn,
                    [
                        A_l2l1_fifos[row].cons(),
                        B_l2l1_fifos[col].cons(),
                        C_l1l2_fifos[row][col].prod(),
                        zero_kernel,
                        matmul_kernel,
                        convert_copy_kernel if use_larger_internal_buffer else None,
                        rtps[row][col],
                        workerBarriers[row][col],
                        acc_buffer,
                        epi_kernel,
                    ],
                    tile=Tile(tile_col, tile_row),
                    stack_size=0xD00,
                )
            )

    # Calculate RTP values for the reduction loop and total C tiles
    K_div_k = K // k
    n_c_col_tiles_per_core = N // mem_tile_n
    n_c_row_tiles_per_core = M // mem_tile_m_C

    # We are limited in the number of BDs. After synchronizing, we can reuse BDs.
    # We only transfer 6 rows of tiles at once before starting a new transfer block.
    # tb = transfer block; block of transfers before sync call
    tb_max_n_rows = 4 if not c_col_maj else 2

    # Define tensor access patterns (tiling) for A, B, and C
    A_tiles = TensorTiler2D.group_tiler(
        (M, K),  # Size of A matrix
        (mem_tile_m_A, k),  # Size of A (smallest) tile
        (1, K_div_k),  # Size of "group" of tiles
        # Repeat data so can distribute across whole column
        pattern_repeat=n_c_col_tiles_per_core,
        prune_step=False,
    )
    if a_row_stride is not None:
        # Same tiles, wider rows. col_base stays 0: the graph points the operand at the head's
        # first column by SLICING the buffer, so the descriptor is head-independent and one design
        # serves every head -- which is the whole reason this is a stride and not an offset.
        restrided = []
        for t in A_tiles:
            off, sizes, strides = restride_rows(t.offset, t.sizes, t.strides, K, a_row_stride)
            restrided.append(TensorAccessPattern((a_elems,), off, sizes, strides))
        A_tiles = restrided
    if b_col_maj:
        B_tiles = TensorTiler2D.step_tiler(
            (N, K),  # Size of B matrix
            (n, k),  # Size of B tile
            # Number of tiles per transfer in each dimension (whole col, partial row)
            tile_group_repeats=(n_c_col_tiles_per_core, K_div_k),
            # Contiguous tile group in col, but send every n_aie_cols-th tile in the row
            tile_group_steps=(n_aie_cols, 1),
            prune_step=False,
        )
    else:
        B_tiles = TensorTiler2D.step_tiler(
            (K, N),  # Size of B matrix
            (k, n),  # Size of B tile
            # Number of tiles per transfer in each dimension (whole col, partial row)
            tile_group_repeats=(K_div_k, n_c_col_tiles_per_core),
            # Contiguous tile group in col, but send every n_aie_cols-th tile in the row
            tile_group_steps=(1, n_aie_cols),
            tile_group_col_major=True,  # Send all tiles in column before moving on to next column
            prune_step=False,
        )
    if b_block_rows is not None:
        # The tiler patterns the LOGICAL [b_rows, b_row_width] matrix, which under blocking is not
        # what is in memory. Rewrite each column's descriptor rather than gather the storage back
        # into the shape the tiler assumed -- a gather costs a full extra read AND write of B per
        # use, 224 MiB per dispatch on the 28-layer qwen3-0.6b prefill that motivated this.
        blocked_tiles = []
        for tile in B_tiles:
            off, sizes, strides = blocked_access_pattern(
                tile.offset, tile.sizes, tile.strides, b_row_width, b_block_rows, b_block_stride
            )
            # Blocking makes B's outermost step a MULTIPLE of the block stride, which is where it
            # can leave the shim BD's step field -- 20 bits counting 4-byte address granules
            # (AIE2TargetModel::getDmaBdStepBits / getAddressGenGranularity). Checked here, against
            # the tiling that produced it, because aiecc reports the same overflow as an unnamed
            # stride/wrap verification failure much later.
            gran = 4 // np.dtype(dtype_in).itemsize
            for s in strides:
                if s <= 1:
                    continue          # the innermost run is contiguous; only STEPS use the field
                if s % gran or s // gran > (1 << 20) - 1:
                    raise ValueError(
                        f"blocked B step {s} elements ({s / gran:.1f} granules) does not fit the "
                        f"shim BD's 20-bit step field at tile_n={n} x {n_aie_cols} columns; the "
                        f"step is (tile_n x columns / {b_block_rows} rows-per-block) x the "
                        f"{b_block_stride}-element block stride, so a tile_n x columns of at most "
                        f"{((1 << 20) - 1) * gran * b_block_rows // b_block_stride} rows fits")
            # Dims of size 1 move nothing; blocking spends a dimension, and dropping them is what
            # pays for it. A shim BD carries 4.
            kept = [(z, s) for z, s in zip(sizes, strides) if z > 1]
            if len(kept) > 4:
                raise ValueError(
                    f"blocked B needs {len(kept)} descriptor dimensions {kept}, over the 4 a shim "
                    f"BD carries -- a larger b_block_rows, or a tile that divides it, costs one less"
                )
            blocked_tiles.append(
                TensorAccessPattern(
                    (b_elems,), off, [z for z, _ in kept], [s for _, s in kept]
                )
            )
        B_tiles = blocked_tiles

    # Runtime operations to move data to/from the AIE-array
    def sequence(A, B, C, A_prods, B_prods, C_conses):
        # Set runtime parameters
        for rtps_row in rtps:
            for rtp_row_col in rtps_row:
                rtp_row_col[0] = K_div_k
                rtp_row_col[1] = n_c_row_tiles_per_core * n_c_col_tiles_per_core

        # Set the barriers to 1 to allow the worker to read the
        # runtime parameters and start the computation
        for row in range(n_aie_rows):
            for col in range(n_aie_cols):
                workerBarriers[row][col].set(1)

        # Task groups will be used to determine when to sync/await/free DMA runtime ops
        tg = TaskGroup()
        for tb in range(ceildiv(n_c_row_tiles_per_core, tb_max_n_rows)):
            for pingpong in [0, 1]:
                row_base = tb * tb_max_n_rows + pingpong * tb_max_n_rows // 2
                current_tb_n_rows = min(
                    [tb_max_n_rows // 2, n_c_row_tiles_per_core - row_base]
                )
                if current_tb_n_rows <= 0:
                    # For small input sizes, we may not even need a "pong" iteration
                    break
                for col in range(n_aie_cols):
                    if not separate_c_tiles:
                        # C Output Transfer for smaller N dimensions:
                        # The smallest transfer unit is a (m*n_aie_rows)-x-(n)-sized sub-tile of the matrix.
                        # Transfer one such tile for every (n_aie_cols)-th column, evenly spaced,
                        # then repeat that (current_tb_n_rows) times for the next contiguous blocks of rows.
                        # Each shim will start at a different column offset, transferring interleaved
                        # columns. For example, shim 0 may transfer the blocks marked 0 below, and shim 1
                        # may transfer the blocks marked 1.
                        #
                        #             N
                        #      ----------------
                        #     |0011    0011    |
                        #     |0011    0011    |
                        #     |0011    0011    |
                        # M   |0011    0011    |
                        #     |                |
                        #     |                |
                        #     |                |
                        #     |                |
                        #      ----------------
                        if not c_col_maj:
                            C_row_offset = row_base * mem_tile_m_C * N
                            C_col_offset = col * n
                            C_offset = C_col_offset + C_row_offset
                            C_sizes = [
                                current_tb_n_rows,
                                N // mem_tile_n,
                                mem_tile_m_C,
                                n,
                            ]
                            C_strides = [mem_tile_m_C * N, mem_tile_n, N, 1]
                        else:
                            C_row_offset = row_base * mem_tile_m_C
                            C_col_offset = col * n * M
                            C_offset = C_col_offset + C_row_offset
                            C_sizes = [N // mem_tile_n, n_aie_rows, n, m]
                            C_strides = [M * mem_tile_n, m, M, 1]
                        if c_row_stride is not None:
                            C_offset, C_sizes, C_strides = restride_rows(
                                C_offset, C_sizes, C_strides, N, c_row_stride)
                        C_tile = TensorAccessPattern(
                            (c_elems,) if c_row_stride is not None
                            else ((N, M) if c_col_maj else (M, N)),
                            offset=C_offset,
                            sizes=C_sizes,
                            strides=C_strides,
                        )

                        # This line does not change MLIR output at all - it's just for recording data movement
                        C_taps.append(C_tile)

                        C_conses[col].drain(
                            C,
                            tap=C_tile,
                            wait=True,
                            group=tg,
                        )

                    for tile_row in range(current_tb_n_rows):
                        if separate_c_tiles:
                            # C Output Transfer for larger N dimensions:
                            # The smallest transfer unit is an (m)-x-(n)-sized sub-tile of the matrix.
                            # Transfer one such tile for every (n_aie_cols)-th column, evenly spaced.
                            # Each shim will start at a different column offset, transferring interleaved
                            # columns. For example, shim 0 may transfer the blocks marked 0 below, and shim 1
                            # may transfer the blocks marked 1.
                            #
                            #             N
                            #      ----------------
                            #     |0011    0011    |
                            #     |                |
                            #     |                |
                            # M   |                |
                            #     |                |
                            #     |                |
                            #     |                |
                            #     |                |
                            #      ----------------
                            C_col_offset = col * n if not c_col_maj else col * n * M
                            if not c_col_maj:
                                C_block_offset = (
                                    (row_base + tile_row) * n_aie_rows * m * N
                                )  # base address for this transfer block for all BDs
                                C_offset = C_col_offset + C_block_offset
                                C_sizes = [
                                    1,
                                    n_c_col_tiles_per_core,
                                    mem_tile_m_C,
                                    n,
                                ]
                                C_strides = [0, mem_tile_n, N, 1]
                            else:
                                C_block_offset = (
                                    (row_base + tile_row) * n_aie_rows * m
                                )  # base address for this transfer block for all BDs
                                C_offset = C_col_offset + C_block_offset
                                C_sizes = [n_c_col_tiles_per_core, 1, n, m]
                                C_strides = [M * mem_tile_n, 0, M, 1]
                            C_tile = TensorAccessPattern(
                                (N, M) if c_col_maj else (M, N),
                                offset=C_offset,
                                sizes=C_sizes,
                                strides=C_strides,
                            )
                            C_conses[col].drain(
                                C,
                                tap=C_tile,
                                wait=True,
                                group=tg,
                            )
                            # This line does not change MLIR output at all - it's just for recording data movement
                            C_taps.append(C_tile)

                        # A input transfer:
                        #
                        # The smallest transfer unit is a (m*n_A_tiles_per_shim)-sized sub-tile of the input matrix.
                        # Transfer one such tile for every column, contiguously.
                        # Repeat this transfer with identical tiles a total of (N//n//n_aie_cols) times.
                        # Each shim transfers the tiles for separate rows. For example, shim 0 may transfer the
                        # tiles marked 0 below, and shim 1 may transfer the tiles marked 1.
                        #             K
                        #      ----------------
                        #     |0000000000000000|    (repeated N//n//n_aie_cols times)
                        #     |0000000000000000|
                        #     |1111111111111111|
                        # M   |1111111111111111|
                        #     |                |
                        #     |                |
                        #     |                |
                        #     |                |
                        #      ----------------
                        tile_offset = (
                            (row_base + tile_row) * n_shim_mem_A + col
                        ) % len(A_tiles)

                        # always equal to n_aie_rows since we have n_aie_rows row tiles for matrix A
                        if col < n_aie_rows:
                            A_prods[col].fill(
                                A,
                                tap=A_tiles[tile_offset],
                                group=tg,
                            )
                        # Use the calculated sizes/strides/offsets to record the data movement
                        # caused by the above call to npu_dma_memcpy_nd.
                        # This line does not change MLIR output at all.

                        # B input transfer:
                        # Transfer the first a (n)-wide block of columns of B,
                        # Then transfer the (n_aie_columns)-th such block, and so on.
                        # Each shim will start at a different column offset.
                        # For example, shim 0 may transfer the tiles marked 0 below,
                        # and shim 1 may transfer the tiles marked 1.
                        #
                        #             N
                        #      ----------------
                        #     |0011    0011    |
                        #     |0011    0011    |
                        #     |0011    0011    |
                        # K   |0011    0011    |
                        #     |0011    0011    |
                        #     |0011    0011    |
                        #     |0011    0011    |
                        #     |0011    0011    |
                        #      ----------------
                        B_prods[col].fill(
                            B,
                            tap=B_tiles[col],
                            group=tg,
                        )

                        # These lines do not change MLIR output at all - they are just for recording data movement
                        A_taps.append(A_tiles[tile_offset])
                        B_taps.append(B_tiles[col])
                if tb > 0 or (tb == 0 and pingpong > 0):
                    tg.finish()
                    tg = TaskGroup()
        tg.finish()

    rt = Runtime(
        sequence,
        [
            A_ty,
            B_ty,
            C_ty,
            [
                f.prod(tile=Tile(2 * c if n_aie_cols == 8 else c, 0))
                for c, f in enumerate(A_l3l2_fifos)
            ],
            [f.prod(tile=Tile(c, 0)) for c, f in enumerate(B_l3l2_fifos)],
            [f.cons(tile=Tile(c, 0)) for c, f in enumerate(C_l2l3_fifos)],
        ],
    )

    # Create the program from the device type and runtime
    my_program = Program(dev_ty, rt, workers=workers)
    maybe_enable_trace(my_program, trace_size, workers)

    # Place components (assign them resources on the device) and generate an MLIR module.
    # This is what runs the sequence body, so it must happen before the taps it
    # records are read.
    module = my_program.resolve_program()

    if generate_taps:
        # If generate taps is true, return a representation of tensor access patterns
        # representing all the npu_dma_memcpy_nd runtime sequence operations per input/ouput tensor.
        return (
            TensorAccessSequence.from_taps(A_taps),
            TensorAccessSequence.from_taps(B_taps),
            TensorAccessSequence.from_taps(C_taps),
        )

    return module


if __name__ == "__main__":
    main()
