

================================================================
== Vitis HLS Report for 'kernel_mhsa_1'
================================================================
* Date:           Thu Oct  2 22:23:36 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.906 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                    |                                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                      |                      Module                     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |kernel_mhsa_1_Block_entry_proc_U0                   |kernel_mhsa_1_Block_entry_proc                   |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |kernel_mhsa_1_Block_entry_current_token_fb_proc_U0  |kernel_mhsa_1_Block_entry_current_token_fb_proc  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       16|     -|
|FIFO                 |        -|      -|      539|      168|     -|
|Instance             |      227|     75|    33030|    55677|     8|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|        3|     -|
|Register             |        -|      -|        4|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |      227|     75|    33573|    55864|     8|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        9|      2|        1|        6|     1|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        3|     ~0|       ~0|        2|    ~0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-------------------------------------------------+---------+----+-------+-------+-----+
    |                      Instance                      |                      Module                     | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +----------------------------------------------------+-------------------------------------------------+---------+----+-------+-------+-----+
    |kernel_mhsa_1_Block_entry_current_token_fb_proc_U0  |kernel_mhsa_1_Block_entry_current_token_fb_proc  |      227|  75|  32829|  55099|    8|
    |kernel_mhsa_1_Block_entry_proc_U0                   |kernel_mhsa_1_Block_entry_proc                   |        0|   0|    201|    578|    0|
    +----------------------------------------------------+-------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                               |                                                 |      227|  75|  33030|  55677|    8|
    +----------------------------------------------------+-------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------+---------+-----+----+-----+------+-----+---------+
    |         Name         | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------+---------+-----+----+-----+------+-----+---------+
    |add126_loc_channel_U  |        0|   70|   0|    -|     2|   32|       64|
    |mul7_loc_channel_U    |        0|   70|   0|    -|     2|   23|       46|
    |p_loc104_channel_U    |        0|  133|   0|    -|     2|   64|      128|
    |p_loc105_channel_U    |        0|  133|   0|    -|     2|   33|       66|
    |p_loc_channel_U       |        0|  133|   0|    -|     2|   64|      128|
    +----------------------+---------+-----+----+-----+------+-----+---------+
    |Total                 |        0|  539|   0|    0|    10|  216|      432|
    +----------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                            Variable Name                            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_add126_loc_channel                                   |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                              |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                                        |       and|   0|  0|   2|           1|           1|
    |kernel_mhsa_1_Block_entry_current_token_fb_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |kernel_mhsa_1_Block_entry_proc_U0_ap_start                           |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_add126_loc_channel                             |        or|   0|  0|   2|           1|           1|
    |ap_sync_kernel_mhsa_1_Block_entry_current_token_fb_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_kernel_mhsa_1_Block_entry_proc_U0_ap_ready                   |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                |          |   0|  0|  16|           8|           8|
    +---------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                   Name                                  | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_add126_loc_channel                             |   1|          2|    1|          2|
    |ap_sync_reg_kernel_mhsa_1_Block_entry_current_token_fb_proc_U0_ap_ready  |   1|          2|    1|          2|
    |ap_sync_reg_kernel_mhsa_1_Block_entry_proc_U0_ap_ready                   |   1|          2|    1|          2|
    +-------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                    |   3|          6|    3|          6|
    +-------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |                                   Name                                  | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_ready                                                            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_add126_loc_channel                             |  1|   0|    1|          0|
    |ap_sync_reg_kernel_mhsa_1_Block_entry_current_token_fb_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_kernel_mhsa_1_Block_entry_proc_U0_ap_ready                   |  1|   0|    1|          0|
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                    |  4|   0|    4|          0|
    +-------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|                   RTL Ports                   | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|position                                       |   in|   32|     ap_none|                              position|        scalar|
|position_ap_vld                                |   in|    1|     ap_none|                              position|        scalar|
|m_axi_gmem2_0_AWVALID                          |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_AWREADY                          |   in|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_AWADDR                           |  out|   64|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_AWID                             |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_AWLEN                            |  out|   32|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_AWSIZE                           |  out|    3|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_AWBURST                          |  out|    2|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_AWLOCK                           |  out|    2|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_AWCACHE                          |  out|    4|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_AWPROT                           |  out|    3|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_AWQOS                            |  out|    4|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_AWREGION                         |  out|    4|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_AWUSER                           |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_WVALID                           |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_WREADY                           |   in|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_WDATA                            |  out|   32|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_WSTRB                            |  out|    4|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_WLAST                            |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_WID                              |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_WUSER                            |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_ARVALID                          |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_ARREADY                          |   in|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_ARADDR                           |  out|   64|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_ARID                             |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_ARLEN                            |  out|   32|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_ARSIZE                           |  out|    3|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_ARBURST                          |  out|    2|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_ARLOCK                           |  out|    2|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_ARCACHE                          |  out|    4|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_ARPROT                           |  out|    3|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_ARQOS                            |  out|    4|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_ARREGION                         |  out|    4|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_ARUSER                           |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_RVALID                           |   in|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_RREADY                           |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_RDATA                            |   in|   32|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_RLAST                            |   in|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_RID                              |   in|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_RFIFONUM                         |   in|   13|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_RUSER                            |   in|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_RRESP                            |   in|    2|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_BVALID                           |   in|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_BREADY                           |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_BRESP                            |   in|    2|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_BID                              |   in|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_0_BUSER                            |   in|    1|       m_axi|                                 gmem2|       pointer|
|wq                                             |   in|   64|     ap_none|                                    wq|        scalar|
|wq_ap_vld                                      |   in|    1|     ap_none|                                    wq|        scalar|
|wk                                             |   in|   64|     ap_none|                                    wk|        scalar|
|wk_ap_vld                                      |   in|    1|     ap_none|                                    wk|        scalar|
|wv                                             |   in|   64|     ap_none|                                    wv|        scalar|
|wv_ap_vld                                      |   in|    1|     ap_none|                                    wv|        scalar|
|wo                                             |   in|   64|     ap_none|                                    wo|        scalar|
|wo_ap_vld                                      |   in|    1|     ap_none|                                    wo|        scalar|
|m_axi_gmem3_0_AWVALID                          |  out|    1|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_AWREADY                          |   in|    1|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_AWADDR                           |  out|   64|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_AWID                             |  out|    1|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_AWLEN                            |  out|   32|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_AWSIZE                           |  out|    3|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_AWBURST                          |  out|    2|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_AWLOCK                           |  out|    2|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_AWCACHE                          |  out|    4|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_AWPROT                           |  out|    3|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_AWQOS                            |  out|    4|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_AWREGION                         |  out|    4|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_AWUSER                           |  out|    1|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_WVALID                           |  out|    1|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_WREADY                           |   in|    1|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_WDATA                            |  out|   32|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_WSTRB                            |  out|    4|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_WLAST                            |  out|    1|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_WID                              |  out|    1|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_WUSER                            |  out|    1|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_ARVALID                          |  out|    1|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_ARREADY                          |   in|    1|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_ARADDR                           |  out|   64|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_ARID                             |  out|    1|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_ARLEN                            |  out|   32|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_ARSIZE                           |  out|    3|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_ARBURST                          |  out|    2|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_ARLOCK                           |  out|    2|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_ARCACHE                          |  out|    4|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_ARPROT                           |  out|    3|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_ARQOS                            |  out|    4|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_ARREGION                         |  out|    4|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_ARUSER                           |  out|    1|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_RVALID                           |   in|    1|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_RREADY                           |  out|    1|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_RDATA                            |   in|   32|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_RLAST                            |   in|    1|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_RID                              |   in|    1|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_RFIFONUM                         |   in|   13|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_RUSER                            |   in|    1|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_RRESP                            |   in|    2|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_BVALID                           |   in|    1|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_BREADY                           |  out|    1|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_BRESP                            |   in|    2|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_BID                              |   in|    1|       m_axi|                                 gmem3|       pointer|
|m_axi_gmem3_0_BUSER                            |   in|    1|       m_axi|                                 gmem3|       pointer|
|key_cache                                      |   in|   64|     ap_none|                             key_cache|        scalar|
|key_cache_ap_vld                               |   in|    1|     ap_none|                             key_cache|        scalar|
|m_axi_gmem4_0_AWVALID                          |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_AWREADY                          |   in|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_AWADDR                           |  out|   64|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_AWID                             |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_AWLEN                            |  out|   32|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_AWSIZE                           |  out|    3|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_AWBURST                          |  out|    2|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_AWLOCK                           |  out|    2|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_AWCACHE                          |  out|    4|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_AWPROT                           |  out|    3|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_AWQOS                            |  out|    4|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_AWREGION                         |  out|    4|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_AWUSER                           |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_WVALID                           |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_WREADY                           |   in|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_WDATA                            |  out|   32|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_WSTRB                            |  out|    4|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_WLAST                            |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_WID                              |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_WUSER                            |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_ARVALID                          |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_ARREADY                          |   in|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_ARADDR                           |  out|   64|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_ARID                             |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_ARLEN                            |  out|   32|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_ARSIZE                           |  out|    3|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_ARBURST                          |  out|    2|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_ARLOCK                           |  out|    2|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_ARCACHE                          |  out|    4|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_ARPROT                           |  out|    3|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_ARQOS                            |  out|    4|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_ARREGION                         |  out|    4|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_ARUSER                           |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_RVALID                           |   in|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_RREADY                           |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_RDATA                            |   in|   32|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_RLAST                            |   in|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_RID                              |   in|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_RFIFONUM                         |   in|   13|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_RUSER                            |   in|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_RRESP                            |   in|    2|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_BVALID                           |   in|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_BREADY                           |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_BRESP                            |   in|    2|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_BID                              |   in|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_0_BUSER                            |   in|    1|       m_axi|                                 gmem4|       pointer|
|value_cache                                    |   in|   64|     ap_none|                           value_cache|        scalar|
|value_cache_ap_vld                             |   in|    1|     ap_none|                           value_cache|        scalar|
|layer                                          |   in|    4|     ap_none|                                 layer|        scalar|
|layer_ap_vld                                   |   in|    1|     ap_none|                                 layer|        scalar|
|p_ZZ11llama_layerE13current_token_10_address0  |  out|    6|   ap_memory|  p_ZZ11llama_layerE13current_token_10|         array|
|p_ZZ11llama_layerE13current_token_10_ce0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE13current_token_10|         array|
|p_ZZ11llama_layerE13current_token_10_d0        |  out|   32|   ap_memory|  p_ZZ11llama_layerE13current_token_10|         array|
|p_ZZ11llama_layerE13current_token_10_q0        |   in|   32|   ap_memory|  p_ZZ11llama_layerE13current_token_10|         array|
|p_ZZ11llama_layerE13current_token_10_we0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE13current_token_10|         array|
|p_ZZ11llama_layerE13current_token_10_address1  |  out|    6|   ap_memory|  p_ZZ11llama_layerE13current_token_10|         array|
|p_ZZ11llama_layerE13current_token_10_ce1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE13current_token_10|         array|
|p_ZZ11llama_layerE13current_token_10_d1        |  out|   32|   ap_memory|  p_ZZ11llama_layerE13current_token_10|         array|
|p_ZZ11llama_layerE13current_token_10_q1        |   in|   32|   ap_memory|  p_ZZ11llama_layerE13current_token_10|         array|
|p_ZZ11llama_layerE13current_token_10_we1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE13current_token_10|         array|
|p_ZZ11llama_layerE13current_token_11_address0  |  out|    6|   ap_memory|  p_ZZ11llama_layerE13current_token_11|         array|
|p_ZZ11llama_layerE13current_token_11_ce0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE13current_token_11|         array|
|p_ZZ11llama_layerE13current_token_11_d0        |  out|   32|   ap_memory|  p_ZZ11llama_layerE13current_token_11|         array|
|p_ZZ11llama_layerE13current_token_11_q0        |   in|   32|   ap_memory|  p_ZZ11llama_layerE13current_token_11|         array|
|p_ZZ11llama_layerE13current_token_11_we0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE13current_token_11|         array|
|p_ZZ11llama_layerE13current_token_11_address1  |  out|    6|   ap_memory|  p_ZZ11llama_layerE13current_token_11|         array|
|p_ZZ11llama_layerE13current_token_11_ce1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE13current_token_11|         array|
|p_ZZ11llama_layerE13current_token_11_d1        |  out|   32|   ap_memory|  p_ZZ11llama_layerE13current_token_11|         array|
|p_ZZ11llama_layerE13current_token_11_q1        |   in|   32|   ap_memory|  p_ZZ11llama_layerE13current_token_11|         array|
|p_ZZ11llama_layerE13current_token_11_we1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE13current_token_11|         array|
|p_ZZ11llama_layerE13current_token_12_address0  |  out|    6|   ap_memory|  p_ZZ11llama_layerE13current_token_12|         array|
|p_ZZ11llama_layerE13current_token_12_ce0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE13current_token_12|         array|
|p_ZZ11llama_layerE13current_token_12_d0        |  out|   32|   ap_memory|  p_ZZ11llama_layerE13current_token_12|         array|
|p_ZZ11llama_layerE13current_token_12_q0        |   in|   32|   ap_memory|  p_ZZ11llama_layerE13current_token_12|         array|
|p_ZZ11llama_layerE13current_token_12_we0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE13current_token_12|         array|
|p_ZZ11llama_layerE13current_token_12_address1  |  out|    6|   ap_memory|  p_ZZ11llama_layerE13current_token_12|         array|
|p_ZZ11llama_layerE13current_token_12_ce1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE13current_token_12|         array|
|p_ZZ11llama_layerE13current_token_12_d1        |  out|   32|   ap_memory|  p_ZZ11llama_layerE13current_token_12|         array|
|p_ZZ11llama_layerE13current_token_12_q1        |   in|   32|   ap_memory|  p_ZZ11llama_layerE13current_token_12|         array|
|p_ZZ11llama_layerE13current_token_12_we1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE13current_token_12|         array|
|p_ZZ11llama_layerE13current_token_13_address0  |  out|    6|   ap_memory|  p_ZZ11llama_layerE13current_token_13|         array|
|p_ZZ11llama_layerE13current_token_13_ce0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE13current_token_13|         array|
|p_ZZ11llama_layerE13current_token_13_d0        |  out|   32|   ap_memory|  p_ZZ11llama_layerE13current_token_13|         array|
|p_ZZ11llama_layerE13current_token_13_q0        |   in|   32|   ap_memory|  p_ZZ11llama_layerE13current_token_13|         array|
|p_ZZ11llama_layerE13current_token_13_we0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE13current_token_13|         array|
|p_ZZ11llama_layerE13current_token_13_address1  |  out|    6|   ap_memory|  p_ZZ11llama_layerE13current_token_13|         array|
|p_ZZ11llama_layerE13current_token_13_ce1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE13current_token_13|         array|
|p_ZZ11llama_layerE13current_token_13_d1        |  out|   32|   ap_memory|  p_ZZ11llama_layerE13current_token_13|         array|
|p_ZZ11llama_layerE13current_token_13_q1        |   in|   32|   ap_memory|  p_ZZ11llama_layerE13current_token_13|         array|
|p_ZZ11llama_layerE13current_token_13_we1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE13current_token_13|         array|
|p_ZZ11llama_layerE13current_token_14_address0  |  out|    6|   ap_memory|  p_ZZ11llama_layerE13current_token_14|         array|
|p_ZZ11llama_layerE13current_token_14_ce0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE13current_token_14|         array|
|p_ZZ11llama_layerE13current_token_14_d0        |  out|   32|   ap_memory|  p_ZZ11llama_layerE13current_token_14|         array|
|p_ZZ11llama_layerE13current_token_14_q0        |   in|   32|   ap_memory|  p_ZZ11llama_layerE13current_token_14|         array|
|p_ZZ11llama_layerE13current_token_14_we0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE13current_token_14|         array|
|p_ZZ11llama_layerE13current_token_14_address1  |  out|    6|   ap_memory|  p_ZZ11llama_layerE13current_token_14|         array|
|p_ZZ11llama_layerE13current_token_14_ce1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE13current_token_14|         array|
|p_ZZ11llama_layerE13current_token_14_d1        |  out|   32|   ap_memory|  p_ZZ11llama_layerE13current_token_14|         array|
|p_ZZ11llama_layerE13current_token_14_q1        |   in|   32|   ap_memory|  p_ZZ11llama_layerE13current_token_14|         array|
|p_ZZ11llama_layerE13current_token_14_we1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE13current_token_14|         array|
|p_ZZ11llama_layerE13current_token_15_address0  |  out|    6|   ap_memory|  p_ZZ11llama_layerE13current_token_15|         array|
|p_ZZ11llama_layerE13current_token_15_ce0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE13current_token_15|         array|
|p_ZZ11llama_layerE13current_token_15_d0        |  out|   32|   ap_memory|  p_ZZ11llama_layerE13current_token_15|         array|
|p_ZZ11llama_layerE13current_token_15_q0        |   in|   32|   ap_memory|  p_ZZ11llama_layerE13current_token_15|         array|
|p_ZZ11llama_layerE13current_token_15_we0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE13current_token_15|         array|
|p_ZZ11llama_layerE13current_token_15_address1  |  out|    6|   ap_memory|  p_ZZ11llama_layerE13current_token_15|         array|
|p_ZZ11llama_layerE13current_token_15_ce1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE13current_token_15|         array|
|p_ZZ11llama_layerE13current_token_15_d1        |  out|   32|   ap_memory|  p_ZZ11llama_layerE13current_token_15|         array|
|p_ZZ11llama_layerE13current_token_15_q1        |   in|   32|   ap_memory|  p_ZZ11llama_layerE13current_token_15|         array|
|p_ZZ11llama_layerE13current_token_15_we1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE13current_token_15|         array|
|current_token_address0                         |  out|    6|   ap_memory|                         current_token|         array|
|current_token_ce0                              |  out|    1|   ap_memory|                         current_token|         array|
|current_token_d0                               |  out|   32|   ap_memory|                         current_token|         array|
|current_token_q0                               |   in|   32|   ap_memory|                         current_token|         array|
|current_token_we0                              |  out|    1|   ap_memory|                         current_token|         array|
|current_token_address1                         |  out|    6|   ap_memory|                         current_token|         array|
|current_token_ce1                              |  out|    1|   ap_memory|                         current_token|         array|
|current_token_d1                               |  out|   32|   ap_memory|                         current_token|         array|
|current_token_q1                               |   in|   32|   ap_memory|                         current_token|         array|
|current_token_we1                              |  out|    1|   ap_memory|                         current_token|         array|
|current_token_19_address0                      |  out|    6|   ap_memory|                      current_token_19|         array|
|current_token_19_ce0                           |  out|    1|   ap_memory|                      current_token_19|         array|
|current_token_19_d0                            |  out|   32|   ap_memory|                      current_token_19|         array|
|current_token_19_q0                            |   in|   32|   ap_memory|                      current_token_19|         array|
|current_token_19_we0                           |  out|    1|   ap_memory|                      current_token_19|         array|
|current_token_19_address1                      |  out|    6|   ap_memory|                      current_token_19|         array|
|current_token_19_ce1                           |  out|    1|   ap_memory|                      current_token_19|         array|
|current_token_19_d1                            |  out|   32|   ap_memory|                      current_token_19|         array|
|current_token_19_q1                            |   in|   32|   ap_memory|                      current_token_19|         array|
|current_token_19_we1                           |  out|    1|   ap_memory|                      current_token_19|         array|
|current_token_20_address0                      |  out|    6|   ap_memory|                      current_token_20|         array|
|current_token_20_ce0                           |  out|    1|   ap_memory|                      current_token_20|         array|
|current_token_20_d0                            |  out|   32|   ap_memory|                      current_token_20|         array|
|current_token_20_q0                            |   in|   32|   ap_memory|                      current_token_20|         array|
|current_token_20_we0                           |  out|    1|   ap_memory|                      current_token_20|         array|
|current_token_20_address1                      |  out|    6|   ap_memory|                      current_token_20|         array|
|current_token_20_ce1                           |  out|    1|   ap_memory|                      current_token_20|         array|
|current_token_20_d1                            |  out|   32|   ap_memory|                      current_token_20|         array|
|current_token_20_q1                            |   in|   32|   ap_memory|                      current_token_20|         array|
|current_token_20_we1                           |  out|    1|   ap_memory|                      current_token_20|         array|
|current_token_21_address0                      |  out|    6|   ap_memory|                      current_token_21|         array|
|current_token_21_ce0                           |  out|    1|   ap_memory|                      current_token_21|         array|
|current_token_21_d0                            |  out|   32|   ap_memory|                      current_token_21|         array|
|current_token_21_q0                            |   in|   32|   ap_memory|                      current_token_21|         array|
|current_token_21_we0                           |  out|    1|   ap_memory|                      current_token_21|         array|
|current_token_21_address1                      |  out|    6|   ap_memory|                      current_token_21|         array|
|current_token_21_ce1                           |  out|    1|   ap_memory|                      current_token_21|         array|
|current_token_21_d1                            |  out|   32|   ap_memory|                      current_token_21|         array|
|current_token_21_q1                            |   in|   32|   ap_memory|                      current_token_21|         array|
|current_token_21_we1                           |  out|    1|   ap_memory|                      current_token_21|         array|
|current_token_22_address0                      |  out|    6|   ap_memory|                      current_token_22|         array|
|current_token_22_ce0                           |  out|    1|   ap_memory|                      current_token_22|         array|
|current_token_22_d0                            |  out|   32|   ap_memory|                      current_token_22|         array|
|current_token_22_q0                            |   in|   32|   ap_memory|                      current_token_22|         array|
|current_token_22_we0                           |  out|    1|   ap_memory|                      current_token_22|         array|
|current_token_22_address1                      |  out|    6|   ap_memory|                      current_token_22|         array|
|current_token_22_ce1                           |  out|    1|   ap_memory|                      current_token_22|         array|
|current_token_22_d1                            |  out|   32|   ap_memory|                      current_token_22|         array|
|current_token_22_q1                            |   in|   32|   ap_memory|                      current_token_22|         array|
|current_token_22_we1                           |  out|    1|   ap_memory|                      current_token_22|         array|
|current_token_23_address0                      |  out|    6|   ap_memory|                      current_token_23|         array|
|current_token_23_ce0                           |  out|    1|   ap_memory|                      current_token_23|         array|
|current_token_23_d0                            |  out|   32|   ap_memory|                      current_token_23|         array|
|current_token_23_q0                            |   in|   32|   ap_memory|                      current_token_23|         array|
|current_token_23_we0                           |  out|    1|   ap_memory|                      current_token_23|         array|
|current_token_23_address1                      |  out|    6|   ap_memory|                      current_token_23|         array|
|current_token_23_ce1                           |  out|    1|   ap_memory|                      current_token_23|         array|
|current_token_23_d1                            |  out|   32|   ap_memory|                      current_token_23|         array|
|current_token_23_q1                            |   in|   32|   ap_memory|                      current_token_23|         array|
|current_token_23_we1                           |  out|    1|   ap_memory|                      current_token_23|         array|
|current_token_24_address0                      |  out|    6|   ap_memory|                      current_token_24|         array|
|current_token_24_ce0                           |  out|    1|   ap_memory|                      current_token_24|         array|
|current_token_24_d0                            |  out|   32|   ap_memory|                      current_token_24|         array|
|current_token_24_q0                            |   in|   32|   ap_memory|                      current_token_24|         array|
|current_token_24_we0                           |  out|    1|   ap_memory|                      current_token_24|         array|
|current_token_24_address1                      |  out|    6|   ap_memory|                      current_token_24|         array|
|current_token_24_ce1                           |  out|    1|   ap_memory|                      current_token_24|         array|
|current_token_24_d1                            |  out|   32|   ap_memory|                      current_token_24|         array|
|current_token_24_q1                            |   in|   32|   ap_memory|                      current_token_24|         array|
|current_token_24_we1                           |  out|    1|   ap_memory|                      current_token_24|         array|
|current_token_25_address0                      |  out|    6|   ap_memory|                      current_token_25|         array|
|current_token_25_ce0                           |  out|    1|   ap_memory|                      current_token_25|         array|
|current_token_25_d0                            |  out|   32|   ap_memory|                      current_token_25|         array|
|current_token_25_q0                            |   in|   32|   ap_memory|                      current_token_25|         array|
|current_token_25_we0                           |  out|    1|   ap_memory|                      current_token_25|         array|
|current_token_25_address1                      |  out|    6|   ap_memory|                      current_token_25|         array|
|current_token_25_ce1                           |  out|    1|   ap_memory|                      current_token_25|         array|
|current_token_25_d1                            |  out|   32|   ap_memory|                      current_token_25|         array|
|current_token_25_q1                            |   in|   32|   ap_memory|                      current_token_25|         array|
|current_token_25_we1                           |  out|    1|   ap_memory|                      current_token_25|         array|
|current_token_26_address0                      |  out|    6|   ap_memory|                      current_token_26|         array|
|current_token_26_ce0                           |  out|    1|   ap_memory|                      current_token_26|         array|
|current_token_26_d0                            |  out|   32|   ap_memory|                      current_token_26|         array|
|current_token_26_q0                            |   in|   32|   ap_memory|                      current_token_26|         array|
|current_token_26_we0                           |  out|    1|   ap_memory|                      current_token_26|         array|
|current_token_26_address1                      |  out|    6|   ap_memory|                      current_token_26|         array|
|current_token_26_ce1                           |  out|    1|   ap_memory|                      current_token_26|         array|
|current_token_26_d1                            |  out|   32|   ap_memory|                      current_token_26|         array|
|current_token_26_q1                            |   in|   32|   ap_memory|                      current_token_26|         array|
|current_token_26_we1                           |  out|    1|   ap_memory|                      current_token_26|         array|
|current_token_27_address0                      |  out|    6|   ap_memory|                      current_token_27|         array|
|current_token_27_ce0                           |  out|    1|   ap_memory|                      current_token_27|         array|
|current_token_27_d0                            |  out|   32|   ap_memory|                      current_token_27|         array|
|current_token_27_q0                            |   in|   32|   ap_memory|                      current_token_27|         array|
|current_token_27_we0                           |  out|    1|   ap_memory|                      current_token_27|         array|
|current_token_27_address1                      |  out|    6|   ap_memory|                      current_token_27|         array|
|current_token_27_ce1                           |  out|    1|   ap_memory|                      current_token_27|         array|
|current_token_27_d1                            |  out|   32|   ap_memory|                      current_token_27|         array|
|current_token_27_q1                            |   in|   32|   ap_memory|                      current_token_27|         array|
|current_token_27_we1                           |  out|    1|   ap_memory|                      current_token_27|         array|
|ap_clk                                         |   in|    1|  ap_ctrl_hs|                         kernel_mhsa.1|  return value|
|ap_rst                                         |   in|    1|  ap_ctrl_hs|                         kernel_mhsa.1|  return value|
|ap_start                                       |   in|    1|  ap_ctrl_hs|                         kernel_mhsa.1|  return value|
|ap_done                                        |  out|    1|  ap_ctrl_hs|                         kernel_mhsa.1|  return value|
|ap_ready                                       |  out|    1|  ap_ctrl_hs|                         kernel_mhsa.1|  return value|
|ap_idle                                        |  out|    1|  ap_ctrl_hs|                         kernel_mhsa.1|  return value|
|ap_continue                                    |   in|    1|  ap_ctrl_hs|                         kernel_mhsa.1|  return value|
+-----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 1 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.89>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%layer_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %layer"   --->   Operation 4 'read' 'layer_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%value_cache_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %value_cache"   --->   Operation 5 'read' 'value_cache_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%key_cache_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %key_cache"   --->   Operation 6 'read' 'key_cache_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%position_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %position"   --->   Operation 7 'read' 'position_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (2.89ns)   --->   "%call_ret = call i216 @kernel_mhsa.1_Block_entry_proc, i4 %layer_read, i32 %position_read, i64 %key_cache_read, i64 %value_cache_read" [kernel_MHSA.cpp:67]   --->   Operation 8 'call' 'call_ret' <Predicate = true> <Delay = 2.89> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mul7_loc_channel = extractvalue i216 %call_ret" [kernel_MHSA.cpp:67]   --->   Operation 9 'extractvalue' 'mul7_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 23> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_loc_channel = extractvalue i216 %call_ret" [kernel_MHSA.cpp:67]   --->   Operation 10 'extractvalue' 'p_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_loc104_channel = extractvalue i216 %call_ret" [kernel_MHSA.cpp:67]   --->   Operation 11 'extractvalue' 'p_loc104_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_loc105_channel = extractvalue i216 %call_ret" [kernel_MHSA.cpp:67]   --->   Operation 12 'extractvalue' 'p_loc105_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add126_loc_channel = extractvalue i216 %call_ret" [kernel_MHSA.cpp:67]   --->   Operation 13 'extractvalue' 'add126_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 1.69>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%wo_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wo"   --->   Operation 14 'read' 'wo_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%wv_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wv"   --->   Operation 15 'read' 'wv_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%wk_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wk"   --->   Operation 16 'read' 'wk_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%wq_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wq"   --->   Operation 17 'read' 'wq_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (1.69ns)   --->   "%call_ln42 = call void @kernel_mhsa.1_Block_entry_current_token_fb_proc, i64 %p_loc_channel, i64 %p_loc104_channel, i23 %mul7_loc_channel, i33 %p_loc105_channel, i32 %add126_loc_channel, i64 %value_cache_read, i64 %key_cache_read, i32 %gmem3, i32 %gmem4, i32 %gmem2, i64 %wq_read, i64 %wk_read, i64 %wv_read, i32 %position_read, i64 %wo_read, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i100 %ref_4oPi_table_100, i28 %second_order_float_cos_K0, i22 %second_order_float_cos_K1, i14 %second_order_float_cos_K2, i29 %second_order_float_sin_K0, i21 %second_order_float_sin_K1, i13 %second_order_float_sin_K2, i100 %ref_4oPi_table_1001, i28 %cos_K02, i22 %cos_K13, i14 %cos_K24, i29 %sin_K05, i21 %sin_K16, i13 %sin_K27" [kernel_MHSA.cpp:42]   --->   Operation 18 'call' 'call_ln42' <Predicate = true> <Delay = 1.69> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i4 %layer, i1 1, void @p_str"   --->   Operation 19 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %value_cache, i1 1, void @p_str"   --->   Operation 20 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %key_cache, i1 1, void @p_str"   --->   Operation 21 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %wo, i1 1, void @p_str"   --->   Operation 22 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %wv, i1 1, void @p_str"   --->   Operation 23 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %wk, i1 1, void @p_str"   --->   Operation 24 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %wq, i1 1, void @p_str"   --->   Operation 25 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %gmem2, i1 1, void @p_str"   --->   Operation 26 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %position, i1 1, void @p_str"   --->   Operation 27 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_107"   --->   Operation 28 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem4, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_57, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 256, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_56, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 256, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_55, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 16, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln42 = call void @kernel_mhsa.1_Block_entry_current_token_fb_proc, i64 %p_loc_channel, i64 %p_loc104_channel, i23 %mul7_loc_channel, i33 %p_loc105_channel, i32 %add126_loc_channel, i64 %value_cache_read, i64 %key_cache_read, i32 %gmem3, i32 %gmem4, i32 %gmem2, i64 %wq_read, i64 %wk_read, i64 %wv_read, i32 %position_read, i64 %wo_read, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i100 %ref_4oPi_table_100, i28 %second_order_float_cos_K0, i22 %second_order_float_cos_K1, i14 %second_order_float_cos_K2, i29 %second_order_float_sin_K0, i21 %second_order_float_sin_K1, i13 %second_order_float_sin_K2, i100 %ref_4oPi_table_1001, i28 %cos_K02, i22 %cos_K13, i14 %cos_K24, i29 %sin_K05, i21 %sin_K16, i13 %sin_K27" [kernel_MHSA.cpp:42]   --->   Operation 32 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln169 = ret" [kernel_MHSA.cpp:169]   --->   Operation 33 'ret' 'ret_ln169' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ position]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ wq]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wk]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wo]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ key_cache]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ value_cache]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZ11llama_layerE13current_token_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ current_token]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ current_token_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ current_token_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ current_token_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ current_token_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ current_token_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ current_token_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ current_token_25]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ current_token_26]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ current_token_27]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_100]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_cos_K0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_cos_K1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_cos_K2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_K0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_K1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_K2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_1001]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ cos_K02]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ cos_K13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ cos_K24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_K05]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_K16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_K27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
layer_read               (read                ) [ 0000]
value_cache_read         (read                ) [ 0011]
key_cache_read           (read                ) [ 0011]
position_read            (read                ) [ 0011]
call_ret                 (call                ) [ 0000]
mul7_loc_channel         (extractvalue        ) [ 0011]
p_loc_channel            (extractvalue        ) [ 0011]
p_loc104_channel         (extractvalue        ) [ 0011]
p_loc105_channel         (extractvalue        ) [ 0011]
add126_loc_channel       (extractvalue        ) [ 0011]
wo_read                  (read                ) [ 0001]
wv_read                  (read                ) [ 0001]
wk_read                  (read                ) [ 0001]
wq_read                  (read                ) [ 0001]
specstablecontent_ln0    (specstablecontent   ) [ 0000]
specstablecontent_ln0    (specstablecontent   ) [ 0000]
specstablecontent_ln0    (specstablecontent   ) [ 0000]
specstablecontent_ln0    (specstablecontent   ) [ 0000]
specstablecontent_ln0    (specstablecontent   ) [ 0000]
specstablecontent_ln0    (specstablecontent   ) [ 0000]
specstablecontent_ln0    (specstablecontent   ) [ 0000]
specstablecontent_ln0    (specstablecontent   ) [ 0000]
specstablecontent_ln0    (specstablecontent   ) [ 0000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 0000]
specinterface_ln0        (specinterface       ) [ 0000]
specinterface_ln0        (specinterface       ) [ 0000]
specinterface_ln0        (specinterface       ) [ 0000]
call_ln42                (call                ) [ 0000]
ret_ln169                (ret                 ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="position">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="position"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="wq">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wq"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="wk">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wk"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="wv">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wv"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="wo">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wo"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="gmem3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="key_cache">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_cache"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="gmem4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="value_cache">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="value_cache"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZ11llama_layerE13current_token_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_10"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZ11llama_layerE13current_token_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_11"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZZ11llama_layerE13current_token_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_12"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZ11llama_layerE13current_token_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_13"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZ11llama_layerE13current_token_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_14"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZ11llama_layerE13current_token_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_15"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="current_token">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="current_token_19">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_19"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="current_token_20">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_20"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="current_token_21">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_21"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="current_token_22">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_22"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="current_token_23">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_23"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="current_token_24">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_24"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="current_token_25">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_25"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="current_token_26">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_26"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="current_token_27">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_27"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="ref_4oPi_table_100">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_100"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="second_order_float_cos_K0">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_cos_K0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="second_order_float_cos_K1">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_cos_K1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="second_order_float_cos_K2">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_cos_K2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="second_order_float_sin_K0">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_K0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="second_order_float_sin_K1">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_K1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="second_order_float_sin_K2">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_K2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="ref_4oPi_table_1001">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_1001"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="cos_K02">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_K02"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="cos_K13">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_K13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="cos_K24">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_K24"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="sin_K05">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_K05"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="sin_K16">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_K16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="sin_K27">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_K27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_mhsa.1_Block_entry_proc"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_mhsa.1_Block_entry_current_token_fb_proc"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_107"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_57"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_56"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_55"/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="layer_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="0" index="1" bw="4" slack="0"/>
<pin id="129" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="value_cache_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="value_cache_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="key_cache_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key_cache_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="position_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="position_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="wo_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wo_read/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="wv_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wv_read/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="wk_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wk_read/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="wq_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wq_read/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="call_ret_kernel_mhsa_1_Block_entry_proc_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="216" slack="0"/>
<pin id="176" dir="0" index="1" bw="4" slack="0"/>
<pin id="177" dir="0" index="2" bw="32" slack="0"/>
<pin id="178" dir="0" index="3" bw="64" slack="0"/>
<pin id="179" dir="0" index="4" bw="64" slack="0"/>
<pin id="180" dir="1" index="5" bw="216" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="1"/>
<pin id="189" dir="0" index="2" bw="64" slack="1"/>
<pin id="190" dir="0" index="3" bw="23" slack="1"/>
<pin id="191" dir="0" index="4" bw="33" slack="1"/>
<pin id="192" dir="0" index="5" bw="32" slack="1"/>
<pin id="193" dir="0" index="6" bw="64" slack="1"/>
<pin id="194" dir="0" index="7" bw="64" slack="1"/>
<pin id="195" dir="0" index="8" bw="32" slack="0"/>
<pin id="196" dir="0" index="9" bw="32" slack="0"/>
<pin id="197" dir="0" index="10" bw="32" slack="0"/>
<pin id="198" dir="0" index="11" bw="64" slack="0"/>
<pin id="199" dir="0" index="12" bw="64" slack="0"/>
<pin id="200" dir="0" index="13" bw="64" slack="0"/>
<pin id="201" dir="0" index="14" bw="32" slack="1"/>
<pin id="202" dir="0" index="15" bw="64" slack="0"/>
<pin id="203" dir="0" index="16" bw="32" slack="0"/>
<pin id="204" dir="0" index="17" bw="32" slack="0"/>
<pin id="205" dir="0" index="18" bw="32" slack="0"/>
<pin id="206" dir="0" index="19" bw="32" slack="0"/>
<pin id="207" dir="0" index="20" bw="32" slack="0"/>
<pin id="208" dir="0" index="21" bw="32" slack="0"/>
<pin id="209" dir="0" index="22" bw="32" slack="0"/>
<pin id="210" dir="0" index="23" bw="32" slack="0"/>
<pin id="211" dir="0" index="24" bw="32" slack="0"/>
<pin id="212" dir="0" index="25" bw="32" slack="0"/>
<pin id="213" dir="0" index="26" bw="32" slack="0"/>
<pin id="214" dir="0" index="27" bw="32" slack="0"/>
<pin id="215" dir="0" index="28" bw="32" slack="0"/>
<pin id="216" dir="0" index="29" bw="32" slack="0"/>
<pin id="217" dir="0" index="30" bw="32" slack="0"/>
<pin id="218" dir="0" index="31" bw="32" slack="0"/>
<pin id="219" dir="0" index="32" bw="27" slack="0"/>
<pin id="220" dir="0" index="33" bw="8" slack="0"/>
<pin id="221" dir="0" index="34" bw="100" slack="0"/>
<pin id="222" dir="0" index="35" bw="28" slack="0"/>
<pin id="223" dir="0" index="36" bw="22" slack="0"/>
<pin id="224" dir="0" index="37" bw="14" slack="0"/>
<pin id="225" dir="0" index="38" bw="29" slack="0"/>
<pin id="226" dir="0" index="39" bw="21" slack="0"/>
<pin id="227" dir="0" index="40" bw="13" slack="0"/>
<pin id="228" dir="0" index="41" bw="100" slack="0"/>
<pin id="229" dir="0" index="42" bw="28" slack="0"/>
<pin id="230" dir="0" index="43" bw="22" slack="0"/>
<pin id="231" dir="0" index="44" bw="14" slack="0"/>
<pin id="232" dir="0" index="45" bw="29" slack="0"/>
<pin id="233" dir="0" index="46" bw="21" slack="0"/>
<pin id="234" dir="0" index="47" bw="13" slack="0"/>
<pin id="235" dir="1" index="48" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln42/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="mul7_loc_channel_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="216" slack="0"/>
<pin id="278" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mul7_loc_channel/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_loc_channel_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="216" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc_channel/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_loc104_channel_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="216" slack="0"/>
<pin id="286" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc104_channel/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_loc105_channel_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="216" slack="0"/>
<pin id="290" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc105_channel/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add126_loc_channel_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="216" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="add126_loc_channel/1 "/>
</bind>
</comp>

<comp id="296" class="1005" name="value_cache_read_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="1"/>
<pin id="298" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="value_cache_read "/>
</bind>
</comp>

<comp id="301" class="1005" name="key_cache_read_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="1"/>
<pin id="303" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="key_cache_read "/>
</bind>
</comp>

<comp id="306" class="1005" name="position_read_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="position_read "/>
</bind>
</comp>

<comp id="311" class="1005" name="mul7_loc_channel_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="23" slack="1"/>
<pin id="313" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="mul7_loc_channel "/>
</bind>
</comp>

<comp id="316" class="1005" name="p_loc_channel_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="1"/>
<pin id="318" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc_channel "/>
</bind>
</comp>

<comp id="321" class="1005" name="p_loc104_channel_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="1"/>
<pin id="323" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc104_channel "/>
</bind>
</comp>

<comp id="326" class="1005" name="p_loc105_channel_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="33" slack="1"/>
<pin id="328" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="p_loc105_channel "/>
</bind>
</comp>

<comp id="331" class="1005" name="add126_loc_channel_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add126_loc_channel "/>
</bind>
</comp>

<comp id="336" class="1005" name="wo_read_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="1"/>
<pin id="338" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wo_read "/>
</bind>
</comp>

<comp id="341" class="1005" name="wv_read_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="1"/>
<pin id="343" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wv_read "/>
</bind>
</comp>

<comp id="346" class="1005" name="wk_read_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="1"/>
<pin id="348" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wk_read "/>
</bind>
</comp>

<comp id="351" class="1005" name="wq_read_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="1"/>
<pin id="353" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wq_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="130"><net_src comp="86" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="88" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="88" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="90" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="88" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="88" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="88" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="88" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="181"><net_src comp="92" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="126" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="144" pin="2"/><net_sink comp="174" pin=2"/></net>

<net id="184"><net_src comp="138" pin="2"/><net_sink comp="174" pin=3"/></net>

<net id="185"><net_src comp="132" pin="2"/><net_sink comp="174" pin=4"/></net>

<net id="236"><net_src comp="94" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="237"><net_src comp="12" pin="0"/><net_sink comp="186" pin=8"/></net>

<net id="238"><net_src comp="16" pin="0"/><net_sink comp="186" pin=9"/></net>

<net id="239"><net_src comp="2" pin="0"/><net_sink comp="186" pin=10"/></net>

<net id="240"><net_src comp="168" pin="2"/><net_sink comp="186" pin=11"/></net>

<net id="241"><net_src comp="162" pin="2"/><net_sink comp="186" pin=12"/></net>

<net id="242"><net_src comp="156" pin="2"/><net_sink comp="186" pin=13"/></net>

<net id="243"><net_src comp="150" pin="2"/><net_sink comp="186" pin=15"/></net>

<net id="244"><net_src comp="22" pin="0"/><net_sink comp="186" pin=16"/></net>

<net id="245"><net_src comp="24" pin="0"/><net_sink comp="186" pin=17"/></net>

<net id="246"><net_src comp="26" pin="0"/><net_sink comp="186" pin=18"/></net>

<net id="247"><net_src comp="28" pin="0"/><net_sink comp="186" pin=19"/></net>

<net id="248"><net_src comp="30" pin="0"/><net_sink comp="186" pin=20"/></net>

<net id="249"><net_src comp="32" pin="0"/><net_sink comp="186" pin=21"/></net>

<net id="250"><net_src comp="34" pin="0"/><net_sink comp="186" pin=22"/></net>

<net id="251"><net_src comp="36" pin="0"/><net_sink comp="186" pin=23"/></net>

<net id="252"><net_src comp="38" pin="0"/><net_sink comp="186" pin=24"/></net>

<net id="253"><net_src comp="40" pin="0"/><net_sink comp="186" pin=25"/></net>

<net id="254"><net_src comp="42" pin="0"/><net_sink comp="186" pin=26"/></net>

<net id="255"><net_src comp="44" pin="0"/><net_sink comp="186" pin=27"/></net>

<net id="256"><net_src comp="46" pin="0"/><net_sink comp="186" pin=28"/></net>

<net id="257"><net_src comp="48" pin="0"/><net_sink comp="186" pin=29"/></net>

<net id="258"><net_src comp="50" pin="0"/><net_sink comp="186" pin=30"/></net>

<net id="259"><net_src comp="52" pin="0"/><net_sink comp="186" pin=31"/></net>

<net id="260"><net_src comp="54" pin="0"/><net_sink comp="186" pin=32"/></net>

<net id="261"><net_src comp="56" pin="0"/><net_sink comp="186" pin=33"/></net>

<net id="262"><net_src comp="58" pin="0"/><net_sink comp="186" pin=34"/></net>

<net id="263"><net_src comp="60" pin="0"/><net_sink comp="186" pin=35"/></net>

<net id="264"><net_src comp="62" pin="0"/><net_sink comp="186" pin=36"/></net>

<net id="265"><net_src comp="64" pin="0"/><net_sink comp="186" pin=37"/></net>

<net id="266"><net_src comp="66" pin="0"/><net_sink comp="186" pin=38"/></net>

<net id="267"><net_src comp="68" pin="0"/><net_sink comp="186" pin=39"/></net>

<net id="268"><net_src comp="70" pin="0"/><net_sink comp="186" pin=40"/></net>

<net id="269"><net_src comp="72" pin="0"/><net_sink comp="186" pin=41"/></net>

<net id="270"><net_src comp="74" pin="0"/><net_sink comp="186" pin=42"/></net>

<net id="271"><net_src comp="76" pin="0"/><net_sink comp="186" pin=43"/></net>

<net id="272"><net_src comp="78" pin="0"/><net_sink comp="186" pin=44"/></net>

<net id="273"><net_src comp="80" pin="0"/><net_sink comp="186" pin=45"/></net>

<net id="274"><net_src comp="82" pin="0"/><net_sink comp="186" pin=46"/></net>

<net id="275"><net_src comp="84" pin="0"/><net_sink comp="186" pin=47"/></net>

<net id="279"><net_src comp="174" pin="5"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="174" pin="5"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="174" pin="5"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="174" pin="5"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="174" pin="5"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="132" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="186" pin=6"/></net>

<net id="304"><net_src comp="138" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="186" pin=7"/></net>

<net id="309"><net_src comp="144" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="186" pin=14"/></net>

<net id="314"><net_src comp="276" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="186" pin=3"/></net>

<net id="319"><net_src comp="280" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="324"><net_src comp="284" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="329"><net_src comp="288" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="186" pin=4"/></net>

<net id="334"><net_src comp="292" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="186" pin=5"/></net>

<net id="339"><net_src comp="150" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="186" pin=15"/></net>

<net id="344"><net_src comp="156" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="186" pin=13"/></net>

<net id="349"><net_src comp="162" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="186" pin=12"/></net>

<net id="354"><net_src comp="168" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="186" pin=11"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {}
	Port: gmem3 | {2 3 }
	Port: gmem4 | {2 3 }
	Port: p_ZZ11llama_layerE13current_token_10 | {2 3 }
	Port: p_ZZ11llama_layerE13current_token_11 | {2 3 }
	Port: p_ZZ11llama_layerE13current_token_12 | {2 3 }
	Port: p_ZZ11llama_layerE13current_token_13 | {2 3 }
	Port: p_ZZ11llama_layerE13current_token_14 | {2 3 }
	Port: p_ZZ11llama_layerE13current_token_15 | {2 3 }
	Port: current_token | {2 3 }
	Port: current_token_19 | {2 3 }
	Port: current_token_20 | {2 3 }
	Port: current_token_21 | {2 3 }
	Port: current_token_22 | {2 3 }
	Port: current_token_23 | {2 3 }
	Port: current_token_24 | {2 3 }
	Port: current_token_25 | {2 3 }
	Port: current_token_26 | {2 3 }
	Port: current_token_27 | {2 3 }
	Port: pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {}
	Port: ref_4oPi_table_100 | {}
	Port: second_order_float_cos_K0 | {}
	Port: second_order_float_cos_K1 | {}
	Port: second_order_float_cos_K2 | {}
	Port: second_order_float_sin_K0 | {}
	Port: second_order_float_sin_K1 | {}
	Port: second_order_float_sin_K2 | {}
	Port: ref_4oPi_table_1001 | {}
	Port: cos_K02 | {}
	Port: cos_K13 | {}
	Port: cos_K24 | {}
	Port: sin_K05 | {}
	Port: sin_K16 | {}
	Port: sin_K27 | {}
 - Input state : 
	Port: kernel_mhsa.1 : position | {1 }
	Port: kernel_mhsa.1 : gmem2 | {2 3 }
	Port: kernel_mhsa.1 : wq | {2 }
	Port: kernel_mhsa.1 : wk | {2 }
	Port: kernel_mhsa.1 : wv | {2 }
	Port: kernel_mhsa.1 : wo | {2 }
	Port: kernel_mhsa.1 : gmem3 | {2 3 }
	Port: kernel_mhsa.1 : key_cache | {1 }
	Port: kernel_mhsa.1 : gmem4 | {2 3 }
	Port: kernel_mhsa.1 : value_cache | {1 }
	Port: kernel_mhsa.1 : layer | {1 }
	Port: kernel_mhsa.1 : p_ZZ11llama_layerE13current_token_10 | {2 3 }
	Port: kernel_mhsa.1 : p_ZZ11llama_layerE13current_token_11 | {2 3 }
	Port: kernel_mhsa.1 : p_ZZ11llama_layerE13current_token_12 | {2 3 }
	Port: kernel_mhsa.1 : p_ZZ11llama_layerE13current_token_13 | {2 3 }
	Port: kernel_mhsa.1 : p_ZZ11llama_layerE13current_token_14 | {2 3 }
	Port: kernel_mhsa.1 : p_ZZ11llama_layerE13current_token_15 | {2 3 }
	Port: kernel_mhsa.1 : current_token | {2 3 }
	Port: kernel_mhsa.1 : current_token_19 | {2 3 }
	Port: kernel_mhsa.1 : current_token_20 | {2 3 }
	Port: kernel_mhsa.1 : current_token_21 | {2 3 }
	Port: kernel_mhsa.1 : current_token_22 | {2 3 }
	Port: kernel_mhsa.1 : current_token_23 | {2 3 }
	Port: kernel_mhsa.1 : current_token_24 | {2 3 }
	Port: kernel_mhsa.1 : current_token_25 | {2 3 }
	Port: kernel_mhsa.1 : current_token_26 | {2 3 }
	Port: kernel_mhsa.1 : current_token_27 | {2 3 }
	Port: kernel_mhsa.1 : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {2 3 }
	Port: kernel_mhsa.1 : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {2 3 }
	Port: kernel_mhsa.1 : ref_4oPi_table_100 | {2 3 }
	Port: kernel_mhsa.1 : second_order_float_cos_K0 | {2 3 }
	Port: kernel_mhsa.1 : second_order_float_cos_K1 | {2 3 }
	Port: kernel_mhsa.1 : second_order_float_cos_K2 | {2 3 }
	Port: kernel_mhsa.1 : second_order_float_sin_K0 | {2 3 }
	Port: kernel_mhsa.1 : second_order_float_sin_K1 | {2 3 }
	Port: kernel_mhsa.1 : second_order_float_sin_K2 | {2 3 }
	Port: kernel_mhsa.1 : ref_4oPi_table_1001 | {2 3 }
	Port: kernel_mhsa.1 : cos_K02 | {2 3 }
	Port: kernel_mhsa.1 : cos_K13 | {2 3 }
	Port: kernel_mhsa.1 : cos_K24 | {2 3 }
	Port: kernel_mhsa.1 : sin_K05 | {2 3 }
	Port: kernel_mhsa.1 : sin_K16 | {2 3 }
	Port: kernel_mhsa.1 : sin_K27 | {2 3 }
  - Chain level:
	State 1
		mul7_loc_channel : 1
		p_loc_channel : 1
		p_loc104_channel : 1
		p_loc105_channel : 1
		add126_loc_channel : 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                       Functional Unit                      |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   call   |       call_ret_kernel_mhsa_1_Block_entry_proc_fu_174       |    0    |    0    |    0    |    0    |   345   |    0    |
|          | grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_fu_186 |   222   |   141   | 189.481 |  42521  |  44204  |    8    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                   layer_read_read_fu_126                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                value_cache_read_read_fu_132                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 key_cache_read_read_fu_138                 |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |                  position_read_read_fu_144                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                     wo_read_read_fu_150                    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                     wv_read_read_fu_156                    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                     wk_read_read_fu_162                    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                     wq_read_read_fu_168                    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                   mul7_loc_channel_fu_276                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    p_loc_channel_fu_280                    |    0    |    0    |    0    |    0    |    0    |    0    |
|extractvalue|                   p_loc104_channel_fu_284                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   p_loc105_channel_fu_288                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  add126_loc_channel_fu_292                 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                            |   222   |   141   | 189.481 |  42521  |  44549  |    8    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|add126_loc_channel_reg_331|   32   |
|  key_cache_read_reg_301  |   64   |
| mul7_loc_channel_reg_311 |   23   |
| p_loc104_channel_reg_321 |   64   |
| p_loc105_channel_reg_326 |   33   |
|   p_loc_channel_reg_316  |   64   |
|   position_read_reg_306  |   32   |
| value_cache_read_reg_296 |   64   |
|      wk_read_reg_346     |   64   |
|      wo_read_reg_336     |   64   |
|      wq_read_reg_351     |   64   |
|      wv_read_reg_341     |   64   |
+--------------------------+--------+
|           Total          |   632  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                            Comp                            |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_fu_186 |  p11 |   2  |  64  |   128  ||    0    ||    63   |
| grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_fu_186 |  p12 |   2  |  64  |   128  ||    0    ||    63   |
| grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_fu_186 |  p13 |   2  |  64  |   128  ||    0    ||    63   |
| grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_fu_186 |  p15 |   2  |  64  |   128  ||    0    ||    63   |
|------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                            Total                           |      |      |      |   512  ||   1.84  ||    0    ||   252   |
|------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   222  |   141  |   189  |  42521 |  44549 |    8   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    1   |    0   |   252  |    -   |
|  Register |    -   |    -   |    -   |   632  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   222  |   141  |   191  |  43153 |  44801 |    8   |
+-----------+--------+--------+--------+--------+--------+--------+
