Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Mon Mar  2 10:53:35 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postroute_timing_min.rpt
| Design       : mkDelayWorker32B
| Device       : 7v2000t-flg1925
| Speed File   : -2  PRODUCTION 1.10 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sizefifo2/fifo_1/ram1/mem_reg_0_7_114_119/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo2/fifo_1/ram1/q_b_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.555ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.113     2.003    sizefifo2/fifo_1/ram1/mem_reg_0_7_114_119/WCLK
    SLR Crossing[0->2]
    SLICE_X404Y391                                                    r  sizefifo2/fifo_1/ram1/mem_reg_0_7_114_119/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X404Y391       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     2.299 r  sizefifo2/fifo_1/ram1/mem_reg_0_7_114_119/RAMC/O
                         net (fo=1, routed)           0.000     2.299    sizefifo2/fifo_1/ram1/q_b0[118]
    SLICE_X404Y391       FDRE                                         r  sizefifo2/fifo_1/ram1/q_b_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.425     2.555    sizefifo2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
    SLR Crossing[0->2]
    SLICE_X404Y391                                                    r  sizefifo2/fifo_1/ram1/q_b_reg[118]/C
                         clock pessimism             -0.552     2.003    
    SLICE_X404Y391       FDRE (Hold_fdre_C_D)         0.096     2.099    sizefifo2/fifo_1/ram1/q_b_reg[118]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sizefifo2/fifo_1/ram1/mem_reg_0_7_132_137/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo2/fifo_1/ram1/q_b_reg[136]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.193     2.083    sizefifo2/fifo_1/ram1/mem_reg_0_7_132_137/WCLK
    SLR Crossing[0->2]
    SLICE_X404Y440                                                    r  sizefifo2/fifo_1/ram1/mem_reg_0_7_132_137/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X404Y440       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     2.379 r  sizefifo2/fifo_1/ram1/mem_reg_0_7_132_137/RAMC/O
                         net (fo=1, routed)           0.000     2.379    sizefifo2/fifo_1/ram1/q_b0[136]
    SLICE_X404Y440       FDRE                                         r  sizefifo2/fifo_1/ram1/q_b_reg[136]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.520     2.650    sizefifo2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
    SLR Crossing[0->2]
    SLICE_X404Y440                                                    r  sizefifo2/fifo_1/ram1/q_b_reg[136]/C
                         clock pessimism             -0.567     2.083    
    SLICE_X404Y440       FDRE (Hold_fdre_C_D)         0.096     2.179    sizefifo2/fifo_1/ram1/q_b_reg[136]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sizefifo2/fifo_1/ram1/mem_reg_0_7_222_227/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo2/fifo_1/ram1/q_b_reg[226]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.884ns
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.383     2.273    sizefifo2/fifo_1/ram1/mem_reg_0_7_222_227/WCLK
    SLR Crossing[0->3]
    SLICE_X404Y504                                                    r  sizefifo2/fifo_1/ram1/mem_reg_0_7_222_227/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X404Y504       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     2.569 r  sizefifo2/fifo_1/ram1/mem_reg_0_7_222_227/RAMC/O
                         net (fo=1, routed)           0.000     2.569    sizefifo2/fifo_1/ram1/q_b0[226]
    SLICE_X404Y504       FDRE                                         r  sizefifo2/fifo_1/ram1/q_b_reg[226]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.754     2.884    sizefifo2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
    SLR Crossing[0->3]
    SLICE_X404Y504                                                    r  sizefifo2/fifo_1/ram1/q_b_reg[226]/C
                         clock pessimism             -0.611     2.273    
    SLICE_X404Y504       FDRE (Hold_fdre_C_D)         0.096     2.369    sizefifo2/fifo_1/ram1/q_b_reg[226]
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sizefifo2/fifo_1/ram1/mem_reg_0_7_252_257/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo2/fifo_1/ram1/q_b_reg[256]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.884ns
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.383     2.273    sizefifo2/fifo_1/ram1/mem_reg_0_7_252_257/WCLK
    SLR Crossing[0->3]
    SLICE_X404Y505                                                    r  sizefifo2/fifo_1/ram1/mem_reg_0_7_252_257/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X404Y505       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     2.569 r  sizefifo2/fifo_1/ram1/mem_reg_0_7_252_257/RAMC/O
                         net (fo=1, routed)           0.000     2.569    sizefifo2/fifo_1/ram1/q_b0[256]
    SLICE_X404Y505       FDRE                                         r  sizefifo2/fifo_1/ram1/q_b_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.754     2.884    sizefifo2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
    SLR Crossing[0->3]
    SLICE_X404Y505                                                    r  sizefifo2/fifo_1/ram1/q_b_reg[256]/C
                         clock pessimism             -0.611     2.273    
    SLICE_X404Y505       FDRE (Hold_fdre_C_D)         0.096     2.369    sizefifo2/fifo_1/ram1/q_b_reg[256]
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sizefifo2/fifo_1/ram1/mem_reg_0_7_198_203/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo2/fifo_1/ram1/q_b_reg[202]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.384     2.274    sizefifo2/fifo_1/ram1/mem_reg_0_7_198_203/WCLK
    SLR Crossing[0->3]
    SLICE_X404Y502                                                    r  sizefifo2/fifo_1/ram1/mem_reg_0_7_198_203/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X404Y502       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     2.570 r  sizefifo2/fifo_1/ram1/mem_reg_0_7_198_203/RAMC/O
                         net (fo=1, routed)           0.000     2.570    sizefifo2/fifo_1/ram1/q_b0[202]
    SLICE_X404Y502       FDRE                                         r  sizefifo2/fifo_1/ram1/q_b_reg[202]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.755     2.885    sizefifo2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
    SLR Crossing[0->3]
    SLICE_X404Y502                                                    r  sizefifo2/fifo_1/ram1/q_b_reg[202]/C
                         clock pessimism             -0.611     2.274    
    SLICE_X404Y502       FDRE (Hold_fdre_C_D)         0.096     2.370    sizefifo2/fifo_1/ram1/q_b_reg[202]
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sizefifo2/fifo_1/ram1/mem_reg_0_7_204_209/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo2/fifo_1/ram1/q_b_reg[208]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.883ns
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.382     2.272    sizefifo2/fifo_1/ram1/mem_reg_0_7_204_209/WCLK
    SLR Crossing[0->3]
    SLICE_X404Y508                                                    r  sizefifo2/fifo_1/ram1/mem_reg_0_7_204_209/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X404Y508       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     2.568 r  sizefifo2/fifo_1/ram1/mem_reg_0_7_204_209/RAMC/O
                         net (fo=1, routed)           0.000     2.568    sizefifo2/fifo_1/ram1/q_b0[208]
    SLICE_X404Y508       FDRE                                         r  sizefifo2/fifo_1/ram1/q_b_reg[208]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.753     2.883    sizefifo2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
    SLR Crossing[0->3]
    SLICE_X404Y508                                                    r  sizefifo2/fifo_1/ram1/q_b_reg[208]/C
                         clock pessimism             -0.611     2.272    
    SLICE_X404Y508       FDRE (Hold_fdre_C_D)         0.096     2.368    sizefifo2/fifo_1/ram1/q_b_reg[208]
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sizefifo2/fifo_1/ram1/mem_reg_0_7_210_215/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo2/fifo_1/ram1/q_b_reg[214]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.883ns
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.382     2.272    sizefifo2/fifo_1/ram1/mem_reg_0_7_210_215/WCLK
    SLR Crossing[0->3]
    SLICE_X404Y509                                                    r  sizefifo2/fifo_1/ram1/mem_reg_0_7_210_215/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X404Y509       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     2.568 r  sizefifo2/fifo_1/ram1/mem_reg_0_7_210_215/RAMC/O
                         net (fo=1, routed)           0.000     2.568    sizefifo2/fifo_1/ram1/q_b0[214]
    SLICE_X404Y509       FDRE                                         r  sizefifo2/fifo_1/ram1/q_b_reg[214]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.753     2.883    sizefifo2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
    SLR Crossing[0->3]
    SLICE_X404Y509                                                    r  sizefifo2/fifo_1/ram1/q_b_reg[214]/C
                         clock pessimism             -0.611     2.272    
    SLICE_X404Y509       FDRE (Hold_fdre_C_D)         0.096     2.368    sizefifo2/fifo_1/ram1/q_b_reg[214]
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sizefifo2/fifo_1/ram1/mem_reg_0_7_228_233/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo2/fifo_1/ram1/q_b_reg[232]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.883ns
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.382     2.272    sizefifo2/fifo_1/ram1/mem_reg_0_7_228_233/WCLK
    SLR Crossing[0->3]
    SLICE_X404Y507                                                    r  sizefifo2/fifo_1/ram1/mem_reg_0_7_228_233/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X404Y507       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     2.568 r  sizefifo2/fifo_1/ram1/mem_reg_0_7_228_233/RAMC/O
                         net (fo=1, routed)           0.000     2.568    sizefifo2/fifo_1/ram1/q_b0[232]
    SLICE_X404Y507       FDRE                                         r  sizefifo2/fifo_1/ram1/q_b_reg[232]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.753     2.883    sizefifo2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
    SLR Crossing[0->3]
    SLICE_X404Y507                                                    r  sizefifo2/fifo_1/ram1/q_b_reg[232]/C
                         clock pessimism             -0.611     2.272    
    SLICE_X404Y507       FDRE (Hold_fdre_C_D)         0.096     2.368    sizefifo2/fifo_1/ram1/q_b_reg[232]
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sizefifo2/fifo_1/ram1/mem_reg_0_7_258_263/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo2/fifo_1/ram1/q_b_reg[262]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.459     2.349    sizefifo2/fifo_1/ram1/mem_reg_0_7_258_263/WCLK
    SLR Crossing[0->3]
    SLICE_X404Y563                                                    r  sizefifo2/fifo_1/ram1/mem_reg_0_7_258_263/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X404Y563       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     2.645 r  sizefifo2/fifo_1/ram1/mem_reg_0_7_258_263/RAMC/O
                         net (fo=1, routed)           0.000     2.645    sizefifo2/fifo_1/ram1/q_b0[262]
    SLICE_X404Y563       FDRE                                         r  sizefifo2/fifo_1/ram1/q_b_reg[262]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.844     2.974    sizefifo2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
    SLR Crossing[0->3]
    SLICE_X404Y563                                                    r  sizefifo2/fifo_1/ram1/q_b_reg[262]/C
                         clock pessimism             -0.625     2.349    
    SLICE_X404Y563       FDRE (Hold_fdre_C_D)         0.096     2.445    sizefifo2/fifo_1/ram1/q_b_reg[262]
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sizefifo2/fifo_1/ram1/mem_reg_0_7_282_287/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            sizefifo2/fifo_1/ram1/q_b_reg[286]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     0.864    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.890 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.452     2.342    sizefifo2/fifo_1/ram1/mem_reg_0_7_282_287/WCLK
    SLR Crossing[0->3]
    SLICE_X404Y577                                                    r  sizefifo2/fifo_1/ram1/mem_reg_0_7_282_287/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X404Y577       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     2.638 r  sizefifo2/fifo_1/ram1/mem_reg_0_7_282_287/RAMC/O
                         net (fo=1, routed)           0.000     2.638    sizefifo2/fifo_1/ram1/q_b0[286]
    SLICE_X404Y577       FDRE                                         r  sizefifo2/fifo_1/ram1/q_b_reg[286]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AT19                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AT19                                                              r  wciS0_Clk_IBUF_inst/I
    AT19                 IBUF (Prop_ibuf_I_O)         0.280     0.280 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.820     1.100    wciS0_Clk_IBUF
    BUFGCTRL_X0Y16                                                    r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.130 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, routed)        1.836     2.966    sizefifo2/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
    SLR Crossing[0->3]
    SLICE_X404Y577                                                    r  sizefifo2/fifo_1/ram1/q_b_reg[286]/C
                         clock pessimism             -0.624     2.342    
    SLICE_X404Y577       FDRE (Hold_fdre_C_D)         0.096     2.438    sizefifo2/fifo_1/ram1/q_b_reg[286]
  -------------------------------------------------------------------
                         required time                         -2.438    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.200    




