/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  reg [3:0] _01_;
  reg [5:0] _02_;
  wire [35:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_16z;
  wire [18:0] celloutsig_0_17z;
  wire [19:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_21z;
  wire [13:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire [2:0] celloutsig_0_32z;
  wire [19:0] celloutsig_0_3z;
  wire [14:0] celloutsig_0_48z;
  wire [7:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_68z;
  wire [38:0] celloutsig_0_69z;
  wire [13:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire [19:0] celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire [14:0] celloutsig_1_16z;
  wire [6:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_4z;
  wire [14:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _00_ <= 13'h0000;
    else _00_ <= { celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_10z };
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 4'h0;
    else _01_ <= celloutsig_1_1z[4:1];
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 6'h00;
    else _02_ <= celloutsig_0_8z[13:8];
  assign celloutsig_0_32z = celloutsig_0_3z[16] ? celloutsig_0_6z[13:11] : celloutsig_0_10z[2:0];
  assign celloutsig_0_4z = celloutsig_0_2z[4] ? { celloutsig_0_1z[1], celloutsig_0_1z } : in_data[22:15];
  assign celloutsig_0_5z = celloutsig_0_2z[1] ? { celloutsig_0_2z[3:2], 1'h1 } : celloutsig_0_4z[7:5];
  assign celloutsig_0_48z = celloutsig_0_30z[2] ? celloutsig_0_17z[17:3] : { celloutsig_0_22z[5:4], celloutsig_0_16z, celloutsig_0_10z };
  assign celloutsig_0_6z = celloutsig_0_4z[5] ? { celloutsig_0_1z[5:0], celloutsig_0_4z[7:6], 1'h1, celloutsig_0_4z[4:0] } : in_data[85:72];
  assign celloutsig_1_0z = in_data[189] ? in_data[178:168] : { in_data[190], 1'h0, in_data[188:180] };
  assign celloutsig_1_2z = celloutsig_1_1z[6] ? celloutsig_1_0z[7:3] : in_data[116:112];
  assign celloutsig_0_7z = celloutsig_0_2z[4] ? celloutsig_0_4z[6:0] : { celloutsig_0_1z[4:1], celloutsig_0_5z };
  assign celloutsig_1_5z = celloutsig_1_0z[1] ? { _01_, celloutsig_1_0z[10:9], 1'h1, celloutsig_1_0z[7:3], 2'h3, celloutsig_1_0z[0] } : in_data[117:103];
  assign celloutsig_1_6z = celloutsig_1_0z[8] ? celloutsig_1_5z[11:4] : { celloutsig_1_0z[10:9], 1'h0, celloutsig_1_0z[7:3] };
  assign celloutsig_1_10z = celloutsig_1_0z[2] ? celloutsig_1_6z[3:0] : celloutsig_1_7z[3:0];
  assign celloutsig_1_11z = celloutsig_1_4z[1] ? { celloutsig_1_4z[4:2], 1'h1, celloutsig_1_4z[0] } : celloutsig_1_2z;
  assign celloutsig_0_8z = celloutsig_0_0z[1] ? { celloutsig_0_3z[15:9], celloutsig_0_4z, celloutsig_0_2z } : { in_data[53:37], celloutsig_0_5z };
  assign celloutsig_0_9z = celloutsig_0_3z[17] ? { celloutsig_0_4z[2], celloutsig_0_4z } : in_data[70:62];
  assign celloutsig_0_10z = celloutsig_0_2z[2] ? celloutsig_0_3z[13:9] : { celloutsig_0_2z[4:3], 1'h0, celloutsig_0_2z[1:0] };
  assign celloutsig_0_16z = _02_[1] ? { celloutsig_0_0z[28:24], celloutsig_0_5z } : { celloutsig_0_12z[1], celloutsig_0_7z };
  assign celloutsig_0_17z = celloutsig_0_10z[2] ? celloutsig_0_0z[33:15] : { celloutsig_0_14z[6:3], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_18z = celloutsig_0_10z[2] ? { in_data[36:34], celloutsig_0_10z[4:3], 1'h1, celloutsig_0_10z[1:0], 1'h1, celloutsig_0_11z[1:0], celloutsig_0_5z, _02_ } : { celloutsig_0_6z[13:2], celloutsig_0_16z };
  assign celloutsig_0_3z = celloutsig_0_1z[6] ? celloutsig_0_0z[30:11] : { celloutsig_0_0z[23:18], 1'h0, celloutsig_0_1z[5:0], 1'h0, celloutsig_0_1z[5:0] };
  assign celloutsig_0_22z = celloutsig_0_11z[2] ? celloutsig_0_18z[14:1] : celloutsig_0_0z[13:0];
  assign celloutsig_0_0z = ~ in_data[55:20];
  assign celloutsig_0_30z = ~ celloutsig_0_1z[4:1];
  assign celloutsig_0_68z = ~ celloutsig_0_11z;
  assign celloutsig_0_69z = ~ { celloutsig_0_48z[14:2], _00_, celloutsig_0_32z, celloutsig_0_21z };
  assign celloutsig_1_1z = ~ in_data[182:176];
  assign celloutsig_1_4z = ~ { celloutsig_1_1z[5], _01_ };
  assign celloutsig_1_7z = ~ { celloutsig_1_0z[9:5], celloutsig_1_1z };
  assign celloutsig_1_16z = ~ { in_data[135:134], _01_, celloutsig_1_11z, celloutsig_1_10z };
  assign celloutsig_1_18z = ~ { celloutsig_1_16z[2:0], celloutsig_1_10z };
  assign celloutsig_1_19z = ~ celloutsig_1_11z[3:1];
  assign celloutsig_0_1z = ~ celloutsig_0_0z[33:27];
  assign celloutsig_0_11z = ~ celloutsig_0_6z[12:10];
  assign celloutsig_0_12z = ~ celloutsig_0_0z[4:1];
  assign celloutsig_0_13z = ~ celloutsig_0_4z[6:3];
  assign celloutsig_0_14z = ~ celloutsig_0_9z[7:1];
  assign celloutsig_0_2z = ~ celloutsig_0_0z[4:0];
  assign celloutsig_0_21z = ~ celloutsig_0_3z[15:6];
  assign { out_data[134:128], out_data[98:96], out_data[34:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z[33:2] };
endmodule
