blk_mem_input_weights_15.v,verilog,xil_defaultlib,../../../../lab_4_basys.srcs/sources_1/ip/blk_mem_input_weights_15/sim/blk_mem_input_weights_15.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
