<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SensiEdgeDoc: LSM6DSO32_finite_state_machine</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SensiEdgeDoc
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">LSM6DSO32_finite_state_machine</div></div>
</div><!--header-->
<div class="contents">

<p>This section groups all the functions that manage the state_machine.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga99e264836ccf07d93fa577e3e10353f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga99e264836ccf07d93fa577e3e10353f3">lsm6dso32_long_cnt_flag_data_ready_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga99e264836ccf07d93fa577e3e10353f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt status bit for FSM long counter timeout interrupt event.[get].  <a href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga99e264836ccf07d93fa577e3e10353f3">More...</a><br /></td></tr>
<tr class="separator:ga99e264836ccf07d93fa577e3e10353f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25b7bfa25d74ff01fb6950ab1387063b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga25b7bfa25d74ff01fb6950ab1387063b">lsm6dso32_emb_fsm_en_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga25b7bfa25d74ff01fb6950ab1387063b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Final State Machine global enable.[set].  <a href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga25b7bfa25d74ff01fb6950ab1387063b">More...</a><br /></td></tr>
<tr class="separator:ga25b7bfa25d74ff01fb6950ab1387063b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb80a1d341c4b1fbacadb26842db366b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#gadb80a1d341c4b1fbacadb26842db366b">lsm6dso32_emb_fsm_en_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gadb80a1d341c4b1fbacadb26842db366b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Final State Machine global enable.[get].  <a href="group___l_s_m6_d_s_o32__finite__state__machine.html#gadb80a1d341c4b1fbacadb26842db366b">More...</a><br /></td></tr>
<tr class="separator:gadb80a1d341c4b1fbacadb26842db366b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24cc0d8bd8735b65235ed5782b21894f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga24cc0d8bd8735b65235ed5782b21894f">lsm6dso32_fsm_enable_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__emb__fsm__enable__t.html">lsm6dso32_emb_fsm_enable_t</a> *val)</td></tr>
<tr class="memdesc:ga24cc0d8bd8735b65235ed5782b21894f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Final State Machine enable.[set].  <a href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga24cc0d8bd8735b65235ed5782b21894f">More...</a><br /></td></tr>
<tr class="separator:ga24cc0d8bd8735b65235ed5782b21894f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab48eca728d5c2352577add2239a106ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#gab48eca728d5c2352577add2239a106ec">lsm6dso32_fsm_enable_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__emb__fsm__enable__t.html">lsm6dso32_emb_fsm_enable_t</a> *val)</td></tr>
<tr class="memdesc:gab48eca728d5c2352577add2239a106ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Final State Machine enable.[get].  <a href="group___l_s_m6_d_s_o32__finite__state__machine.html#gab48eca728d5c2352577add2239a106ec">More...</a><br /></td></tr>
<tr class="separator:gab48eca728d5c2352577add2239a106ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8832cb51cbb28fced9ca4c29580c31cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga8832cb51cbb28fced9ca4c29580c31cd">lsm6dso32_long_cnt_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga8832cb51cbb28fced9ca4c29580c31cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM long counter status register. Long counter value is an unsigned integer value (16-bit format).[set].  <a href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga8832cb51cbb28fced9ca4c29580c31cd">More...</a><br /></td></tr>
<tr class="separator:ga8832cb51cbb28fced9ca4c29580c31cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb3046fbb4552a778b5f33e3f7147a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#gaaeb3046fbb4552a778b5f33e3f7147a6">lsm6dso32_long_cnt_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:gaaeb3046fbb4552a778b5f33e3f7147a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM long counter status register. Long counter value is an unsigned integer value (16-bit format).[get].  <a href="group___l_s_m6_d_s_o32__finite__state__machine.html#gaaeb3046fbb4552a778b5f33e3f7147a6">More...</a><br /></td></tr>
<tr class="separator:gaaeb3046fbb4552a778b5f33e3f7147a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11382bdb57c1ed6122e1d84b2c94fa66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga11382bdb57c1ed6122e1d84b2c94fa66">lsm6dso32_long_clr_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_fsm_lc_clr_t val)</td></tr>
<tr class="memdesc:ga11382bdb57c1ed6122e1d84b2c94fa66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear FSM long counter value.[set].  <a href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga11382bdb57c1ed6122e1d84b2c94fa66">More...</a><br /></td></tr>
<tr class="separator:ga11382bdb57c1ed6122e1d84b2c94fa66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga494a818bd9de0a9f422b18568111468a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga494a818bd9de0a9f422b18568111468a">lsm6dso32_long_clr_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_fsm_lc_clr_t *val)</td></tr>
<tr class="memdesc:ga494a818bd9de0a9f422b18568111468a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear FSM long counter value.[get].  <a href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga494a818bd9de0a9f422b18568111468a">More...</a><br /></td></tr>
<tr class="separator:ga494a818bd9de0a9f422b18568111468a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac18e9d8ed55b95770fd477829524f698"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#gac18e9d8ed55b95770fd477829524f698">lsm6dso32_fsm_out_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__fsm__out__t.html">lsm6dso32_fsm_out_t</a> *val)</td></tr>
<tr class="memdesc:gac18e9d8ed55b95770fd477829524f698"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM output registers[get].  <a href="group___l_s_m6_d_s_o32__finite__state__machine.html#gac18e9d8ed55b95770fd477829524f698">More...</a><br /></td></tr>
<tr class="separator:gac18e9d8ed55b95770fd477829524f698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05180db10499e0a6c832034897ed5ce4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga05180db10499e0a6c832034897ed5ce4">lsm6dso32_fsm_data_rate_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_fsm_odr_t val)</td></tr>
<tr class="memdesc:ga05180db10499e0a6c832034897ed5ce4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Finite State Machine ODR configuration.[set].  <a href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga05180db10499e0a6c832034897ed5ce4">More...</a><br /></td></tr>
<tr class="separator:ga05180db10499e0a6c832034897ed5ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga477e86c70778c41f599fc4bc99bb620e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga477e86c70778c41f599fc4bc99bb620e">lsm6dso32_fsm_data_rate_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lsm6dso32_fsm_odr_t *val)</td></tr>
<tr class="memdesc:ga477e86c70778c41f599fc4bc99bb620e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Finite State Machine ODR configuration.[get].  <a href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga477e86c70778c41f599fc4bc99bb620e">More...</a><br /></td></tr>
<tr class="separator:ga477e86c70778c41f599fc4bc99bb620e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53e0a7af2d21c77b70864e0db257692c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga53e0a7af2d21c77b70864e0db257692c">lsm6dso32_fsm_init_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga53e0a7af2d21c77b70864e0db257692c"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM initialization request.[set].  <a href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga53e0a7af2d21c77b70864e0db257692c">More...</a><br /></td></tr>
<tr class="separator:ga53e0a7af2d21c77b70864e0db257692c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1eb2693d103c882634d2e5851ea0f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga7a1eb2693d103c882634d2e5851ea0f7">lsm6dso32_fsm_init_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga7a1eb2693d103c882634d2e5851ea0f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM initialization request.[get].  <a href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga7a1eb2693d103c882634d2e5851ea0f7">More...</a><br /></td></tr>
<tr class="separator:ga7a1eb2693d103c882634d2e5851ea0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66fc44a359be91d64a00307336f86066"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga66fc44a359be91d64a00307336f86066">lsm6dso32_long_cnt_int_value_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga66fc44a359be91d64a00307336f86066"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM long counter timeout register (r/w). The long counter timeout value is an unsigned integer value (16-bit format). When the long counter value reached this value, the FSM generates an interrupt.[set].  <a href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga66fc44a359be91d64a00307336f86066">More...</a><br /></td></tr>
<tr class="separator:ga66fc44a359be91d64a00307336f86066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cb8e9a4bcf2c0765d76a9f3b68d81ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga9cb8e9a4bcf2c0765d76a9f3b68d81ee">lsm6dso32_long_cnt_int_value_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga9cb8e9a4bcf2c0765d76a9f3b68d81ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM long counter timeout register (r/w). The long counter timeout value is an unsigned integer value (16-bit format). When the long counter value reached this value, the FSM generates an interrupt.[get].  <a href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga9cb8e9a4bcf2c0765d76a9f3b68d81ee">More...</a><br /></td></tr>
<tr class="separator:ga9cb8e9a4bcf2c0765d76a9f3b68d81ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a8eb5d3b76334cd284e7d05339ce786"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga5a8eb5d3b76334cd284e7d05339ce786">lsm6dso32_fsm_number_of_programs_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga5a8eb5d3b76334cd284e7d05339ce786"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM number of programs register.[set].  <a href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga5a8eb5d3b76334cd284e7d05339ce786">More...</a><br /></td></tr>
<tr class="separator:ga5a8eb5d3b76334cd284e7d05339ce786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d10d59afcdcc14b723573c2f8ab1aeb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga4d10d59afcdcc14b723573c2f8ab1aeb">lsm6dso32_fsm_number_of_programs_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga4d10d59afcdcc14b723573c2f8ab1aeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM number of programs register.[get].  <a href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga4d10d59afcdcc14b723573c2f8ab1aeb">More...</a><br /></td></tr>
<tr class="separator:ga4d10d59afcdcc14b723573c2f8ab1aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0261774bfb8b757c735155235b0ff97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#gad0261774bfb8b757c735155235b0ff97">lsm6dso32_fsm_start_address_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:gad0261774bfb8b757c735155235b0ff97"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM start address register (r/w). First available address is 0x033C.[set].  <a href="group___l_s_m6_d_s_o32__finite__state__machine.html#gad0261774bfb8b757c735155235b0ff97">More...</a><br /></td></tr>
<tr class="separator:gad0261774bfb8b757c735155235b0ff97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4033c686ae7dce4415a854eebb72725a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga4033c686ae7dce4415a854eebb72725a">lsm6dso32_fsm_start_address_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga4033c686ae7dce4415a854eebb72725a"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM start address register (r/w). First available address is 0x033C.[get].  <a href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga4033c686ae7dce4415a854eebb72725a">More...</a><br /></td></tr>
<tr class="separator:ga4033c686ae7dce4415a854eebb72725a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p >This section groups all the functions that manage the state_machine. </p>
<h2 class="groupheader">Function Documentation</h2>
<a id="gadb80a1d341c4b1fbacadb26842db366b" name="gadb80a1d341c4b1fbacadb26842db366b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb80a1d341c4b1fbacadb26842db366b">&#9670;&nbsp;</a></span>lsm6dso32_emb_fsm_en_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_emb_fsm_en_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Final State Machine global enable.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">uint8_t</td><td>*: return the values of fsm_en in reg EMB_FUNC_EN_B </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga25b7bfa25d74ff01fb6950ab1387063b" name="ga25b7bfa25d74ff01fb6950ab1387063b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25b7bfa25d74ff01fb6950ab1387063b">&#9670;&nbsp;</a></span>lsm6dso32_emb_fsm_en_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_emb_fsm_en_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Final State Machine global enable.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of fsm_en in reg EMB_FUNC_EN_B </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga477e86c70778c41f599fc4bc99bb620e" name="ga477e86c70778c41f599fc4bc99bb620e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga477e86c70778c41f599fc4bc99bb620e">&#9670;&nbsp;</a></span>lsm6dso32_fsm_data_rate_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fsm_data_rate_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_fsm_odr_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Finite State Machine ODR configuration.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of fsm_odr in reg EMB_FUNC_ODR_CFG_B </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga05180db10499e0a6c832034897ed5ce4" name="ga05180db10499e0a6c832034897ed5ce4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05180db10499e0a6c832034897ed5ce4">&#9670;&nbsp;</a></span>lsm6dso32_fsm_data_rate_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fsm_data_rate_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_fsm_odr_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Finite State Machine ODR configuration.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of fsm_odr in reg EMB_FUNC_ODR_CFG_B </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab48eca728d5c2352577add2239a106ec" name="gab48eca728d5c2352577add2239a106ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab48eca728d5c2352577add2239a106ec">&#9670;&nbsp;</a></span>lsm6dso32_fsm_enable_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fsm_enable_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structlsm6dso32__emb__fsm__enable__t.html">lsm6dso32_emb_fsm_enable_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Final State Machine enable.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>union of registers from FSM_ENABLE_A to FSM_ENABLE_B </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga24cc0d8bd8735b65235ed5782b21894f" name="ga24cc0d8bd8735b65235ed5782b21894f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24cc0d8bd8735b65235ed5782b21894f">&#9670;&nbsp;</a></span>lsm6dso32_fsm_enable_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fsm_enable_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structlsm6dso32__emb__fsm__enable__t.html">lsm6dso32_emb_fsm_enable_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Final State Machine enable.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>union of registers from FSM_ENABLE_A to FSM_ENABLE_B </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7a1eb2693d103c882634d2e5851ea0f7" name="ga7a1eb2693d103c882634d2e5851ea0f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a1eb2693d103c882634d2e5851ea0f7">&#9670;&nbsp;</a></span>lsm6dso32_fsm_init_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fsm_init_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM initialization request.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of fsm_init in reg FSM_INIT </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga53e0a7af2d21c77b70864e0db257692c" name="ga53e0a7af2d21c77b70864e0db257692c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53e0a7af2d21c77b70864e0db257692c">&#9670;&nbsp;</a></span>lsm6dso32_fsm_init_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fsm_init_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM initialization request.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of fsm_init in reg FSM_INIT </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4d10d59afcdcc14b723573c2f8ab1aeb" name="ga4d10d59afcdcc14b723573c2f8ab1aeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d10d59afcdcc14b723573c2f8ab1aeb">&#9670;&nbsp;</a></span>lsm6dso32_fsm_number_of_programs_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fsm_number_of_programs_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM number of programs register.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that stores data read </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5a8eb5d3b76334cd284e7d05339ce786" name="ga5a8eb5d3b76334cd284e7d05339ce786"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a8eb5d3b76334cd284e7d05339ce786">&#9670;&nbsp;</a></span>lsm6dso32_fsm_number_of_programs_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fsm_number_of_programs_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM number of programs register.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that contains data to write </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac18e9d8ed55b95770fd477829524f698" name="gac18e9d8ed55b95770fd477829524f698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac18e9d8ed55b95770fd477829524f698">&#9670;&nbsp;</a></span>lsm6dso32_fsm_out_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fsm_out_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structlsm6dso32__fsm__out__t.html">lsm6dso32_fsm_out_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM output registers[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>struct of registers from FSM_OUTS1 to FSM_OUTS16 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4033c686ae7dce4415a854eebb72725a" name="ga4033c686ae7dce4415a854eebb72725a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4033c686ae7dce4415a854eebb72725a">&#9670;&nbsp;</a></span>lsm6dso32_fsm_start_address_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fsm_start_address_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM start address register (r/w). First available address is 0x033C.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that stores data read </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad0261774bfb8b757c735155235b0ff97" name="gad0261774bfb8b757c735155235b0ff97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0261774bfb8b757c735155235b0ff97">&#9670;&nbsp;</a></span>lsm6dso32_fsm_start_address_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_fsm_start_address_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM start address register (r/w). First available address is 0x033C.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that contains data to write </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga494a818bd9de0a9f422b18568111468a" name="ga494a818bd9de0a9f422b18568111468a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga494a818bd9de0a9f422b18568111468a">&#9670;&nbsp;</a></span>lsm6dso32_long_clr_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_long_clr_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_fsm_lc_clr_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear FSM long counter value.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of fsm_lc_clr in reg FSM_LONG_COUNTER_CLEAR </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga11382bdb57c1ed6122e1d84b2c94fa66" name="ga11382bdb57c1ed6122e1d84b2c94fa66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11382bdb57c1ed6122e1d84b2c94fa66">&#9670;&nbsp;</a></span>lsm6dso32_long_clr_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_long_clr_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dso32_fsm_lc_clr_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear FSM long counter value.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of fsm_lc_clr in reg FSM_LONG_COUNTER_CLEAR </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga99e264836ccf07d93fa577e3e10353f3" name="ga99e264836ccf07d93fa577e3e10353f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99e264836ccf07d93fa577e3e10353f3">&#9670;&nbsp;</a></span>lsm6dso32_long_cnt_flag_data_ready_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_long_cnt_flag_data_ready_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt status bit for FSM long counter timeout interrupt event.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of is_fsm_lc in reg EMB_FUNC_STATUS </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaaeb3046fbb4552a778b5f33e3f7147a6" name="gaaeb3046fbb4552a778b5f33e3f7147a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaeb3046fbb4552a778b5f33e3f7147a6">&#9670;&nbsp;</a></span>lsm6dso32_long_cnt_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_long_cnt_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM long counter status register. Long counter value is an unsigned integer value (16-bit format).[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that stores data read </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9cb8e9a4bcf2c0765d76a9f3b68d81ee" name="ga9cb8e9a4bcf2c0765d76a9f3b68d81ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cb8e9a4bcf2c0765d76a9f3b68d81ee">&#9670;&nbsp;</a></span>lsm6dso32_long_cnt_int_value_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_long_cnt_int_value_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM long counter timeout register (r/w). The long counter timeout value is an unsigned integer value (16-bit format). When the long counter value reached this value, the FSM generates an interrupt.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that stores data read </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga66fc44a359be91d64a00307336f86066" name="ga66fc44a359be91d64a00307336f86066"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66fc44a359be91d64a00307336f86066">&#9670;&nbsp;</a></span>lsm6dso32_long_cnt_int_value_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_long_cnt_int_value_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM long counter timeout register (r/w). The long counter timeout value is an unsigned integer value (16-bit format). When the long counter value reached this value, the FSM generates an interrupt.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that contains data to write </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8832cb51cbb28fced9ca4c29580c31cd" name="ga8832cb51cbb28fced9ca4c29580c31cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8832cb51cbb28fced9ca4c29580c31cd">&#9670;&nbsp;</a></span>lsm6dso32_long_cnt_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsm6dso32_long_cnt_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM long counter status register. Long counter value is an unsigned integer value (16-bit format).[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that contains data to write </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
