/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "graphic" (version "1.3"))
(pin
	(input)
	(rect 24 96 192 112)
	(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
	(text "ena" (rect 5 0 22 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 92 12)(pt 117 12)(line_width 1))
		(line (pt 92 4)(pt 117 4)(line_width 1))
		(line (pt 121 8)(pt 168 8)(line_width 1))
		(line (pt 92 12)(pt 92 4)(line_width 1))
		(line (pt 117 4)(pt 121 8)(line_width 1))
		(line (pt 117 12)(pt 121 8)(line_width 1))
	)
	(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 24 224 192 240)
	(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
	(text "sel[3..0]" (rect 5 0 45 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 92 12)(pt 117 12)(line_width 1))
		(line (pt 92 4)(pt 117 4)(line_width 1))
		(line (pt 121 8)(pt 168 8)(line_width 1))
		(line (pt 92 12)(pt 92 4)(line_width 1))
		(line (pt 117 4)(pt 121 8)(line_width 1))
		(line (pt 117 12)(pt 121 8)(line_width 1))
	)
	(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 624 144 800 160)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "x[15..0]" (rect 90 0 127 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8)(line_width 1))
		(line (pt 52 4)(pt 78 4)(line_width 1))
		(line (pt 52 12)(pt 78 12)(line_width 1))
		(line (pt 52 12)(pt 52 4)(line_width 1))
		(line (pt 78 4)(pt 82 8)(line_width 1))
		(line (pt 82 8)(pt 78 12)(line_width 1))
		(line (pt 78 12)(pt 82 8)(line_width 1))
	)
)
(symbol
	(rect 304 120 560 216)
	(text "Decoder_VHDL" (rect 5 0 81 12)(font "Arial" ))
	(text "inst" (rect 8 80 25 92)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "Enable" (rect 0 0 33 12)(font "Arial" ))
		(text "Enable" (rect 21 27 54 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "Input[in_width - 1..0]" (rect 0 0 100 12)(font "Arial" ))
		(text "Input[in_width - 1..0]" (rect 21 43 121 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 256 32)
		(output)
		(text "Output[2 ^ in_width-1..0]" (rect 0 0 118 12)(font "Arial" ))
		(text "Output[2 ^ in_width-1..0]" (rect 119 27 237 39)(font "Arial" ))
		(line (pt 256 32)(pt 240 32)(line_width 3))
	)
	(parameter
		"IN_WIDTH"
		"4"
		""
	)
	(drawing
		(rectangle (rect 16 16 240 80)(line_width 1))
	)
	(annotation_block (parameter)(rect 304 72 408 104))
)
(connector
	(pt 248 168)
	(pt 248 232)
	(bus)
)
(connector
	(pt 304 168)
	(pt 248 168)
	(bus)
)
(connector
	(pt 192 232)
	(pt 248 232)
	(bus)
)
(connector
	(pt 248 152)
	(pt 248 104)
)
(connector
	(pt 304 152)
	(pt 248 152)
)
(connector
	(pt 192 104)
	(pt 248 104)
)
(connector
	(pt 624 152)
	(pt 560 152)
	(bus)
)
