Classic Timing Analyzer report for sdram_ov7670_vga
Wed Aug 07 15:16:01 2013
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0'
  7. Clock Setup: 'system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1'
  8. Clock Setup: 'cmos_pclk'
  9. Clock Setup: 'clk'
 10. Clock Hold: 'system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0'
 11. Clock Hold: 'system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1'
 12. Clock Hold: 'cmos_pclk'
 13. Clock Hold: 'clk'
 14. tsu
 15. tco
 16. th
 17. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+
; Type                                                                                         ; Slack     ; Required Time                     ; Actual Time                      ; From                                                                                                       ; To                                                                                                         ; From Clock                                                                    ; To Clock                                                                      ; Failed Paths ;
+----------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+
; Worst-case tsu                                                                               ; N/A       ; None                              ; 10.943 ns                        ; cmos_sdat                                                                                                  ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                        ; --                                                                            ; clk                                                                           ; 0            ;
; Worst-case tco                                                                               ; N/A       ; None                              ; 31.601 ns                        ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                            ; lcd_green[9]                                                                                               ; clk                                                                           ; --                                                                            ; 0            ;
; Worst-case th                                                                                ; N/A       ; None                              ; -5.256 ns                        ; cmos_data[4]                                                                                               ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                              ; --                                                                            ; cmos_pclk                                                                     ; 0            ;
; Clock Setup: 'system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1' ; 2.260 ns  ; 100.00 MHz ( period = 10.000 ns ) ; 129.20 MHz ( period = 7.740 ns ) ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21] ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0            ;
; Clock Setup: 'system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0' ; 7.438 ns  ; 25.00 MHz ( period = 40.000 ns )  ; N/A                              ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'clk'                                                                           ; 13.493 ns ; 50.00 MHz ( period = 20.000 ns )  ; 153.68 MHz ( period = 6.507 ns ) ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                                              ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                                               ; clk                                                                           ; clk                                                                           ; 0            ;
; Clock Setup: 'cmos_pclk'                                                                     ; 34.901 ns ; 26.00 MHz ( period = 38.461 ns )  ; 280.90 MHz ( period = 3.560 ns ) ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                    ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                  ; cmos_pclk                                                                     ; cmos_pclk                                                                     ; 0            ;
; Clock Hold: 'system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0'  ; 0.499 ns  ; 25.00 MHz ( period = 40.000 ns )  ; N/A                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[7]                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[7]                                 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1'  ; 0.499 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0            ;
; Clock Hold: 'cmos_pclk'                                                                      ; 0.499 ns  ; 26.00 MHz ( period = 38.461 ns )  ; N/A                              ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                  ; cmos_pclk                                                                     ; cmos_pclk                                                                     ; 0            ;
; Clock Hold: 'clk'                                                                            ; 0.499 ns  ; 50.00 MHz ( period = 20.000 ns )  ; N/A                              ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                                               ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                                               ; clk                                                                           ; clk                                                                           ; 0            ;
; Total number of failed paths                                                                 ;           ;                                   ;                                  ;                                                                                                            ;                                                                                                            ;                                                                               ;                                                                               ; 0            ;
+----------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                                                               ; Setting            ; From            ; To                        ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                                                          ; EP2C35F484C8       ;                 ;                           ;             ;
; Timing Models                                                                                        ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                                                               ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                                                                ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                                                 ; On                 ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;                 ;                           ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;                 ;                           ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                                                                ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                                                            ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                                                               ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                                                           ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;                 ;                           ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;                 ;                           ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;                 ;                           ;             ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe5|dffe6a   ; dcfifo_5an1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe7|dffe8a   ; dcfifo_5an1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe18|dffe19a ; dcfifo_i9n1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe20|dffe21a ; dcfifo_i9n1 ;
; Clock Settings                                                                                       ; cmos_pclk          ;                 ; cmos_pclk                 ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+----------+--------------+
; Clock Node Name                                                               ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset   ; Phase offset ;
+-------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+----------+--------------+
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ;                    ; PLL output ; 25.0 MHz         ; -2.827 ns     ; -2.827 ns    ; clk      ; 1                     ; 2                   ; AUTO     ;              ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ;                    ; PLL output ; 100.0 MHz        ; -2.827 ns     ; -2.827 ns    ; clk      ; 2                     ; 1                   ; AUTO     ;              ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk2 ;                    ; PLL output ; 100.0 MHz        ; -2.827 ns     ; -2.827 ns    ; clk      ; 2                     ; 1                   ; 0.000 ns ; -45.000      ;
; cmos_pclk                                                                     ; cmos_pclk          ; User Pin   ; 26.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A      ;              ;
; clk                                                                           ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A      ;              ;
+-------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+----------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                       ; To                                                                                                                                                                       ; From Clock                                                                    ; To Clock                                                                      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 7.438 ns                                ; None                                                ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 2.319 ns                ;
; 7.438 ns                                ; None                                                ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 2.319 ns                ;
; 7.438 ns                                ; None                                                ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 2.319 ns                ;
; 7.438 ns                                ; None                                                ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 2.319 ns                ;
; 7.438 ns                                ; None                                                ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 2.319 ns                ;
; 7.438 ns                                ; None                                                ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 2.319 ns                ;
; 7.438 ns                                ; None                                                ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 2.319 ns                ;
; 7.438 ns                                ; None                                                ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 2.319 ns                ;
; 7.438 ns                                ; None                                                ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 2.319 ns                ;
; 7.438 ns                                ; None                                                ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 2.319 ns                ;
; 7.827 ns                                ; None                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 1.930 ns                ;
; 7.879 ns                                ; None                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.753 ns                  ; 1.874 ns                ;
; 8.093 ns                                ; None                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 1.664 ns                ;
; 8.272 ns                                ; None                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[1]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.753 ns                  ; 1.481 ns                ;
; 8.273 ns                                ; None                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.753 ns                  ; 1.480 ns                ;
; 8.990 ns                                ; None                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[1]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.734 ns                  ; 0.744 ns                ;
; 25.543 ns                               ; 69.17 MHz ( period = 14.457 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 14.203 ns               ;
; 25.632 ns                               ; 69.60 MHz ( period = 14.368 ns )                    ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                    ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.767 ns                 ; 14.135 ns               ;
; 25.689 ns                               ; 69.88 MHz ( period = 14.311 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 14.057 ns               ;
; 25.706 ns                               ; 69.96 MHz ( period = 14.294 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.749 ns                 ; 14.043 ns               ;
; 25.712 ns                               ; 69.99 MHz ( period = 14.288 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 14.034 ns               ;
; 25.736 ns                               ; 70.11 MHz ( period = 14.264 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 14.001 ns               ;
; 25.740 ns                               ; 70.13 MHz ( period = 14.260 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg10 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.751 ns                 ; 14.011 ns               ;
; 25.858 ns                               ; 70.71 MHz ( period = 14.142 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 13.888 ns               ;
; 25.875 ns                               ; 70.80 MHz ( period = 14.125 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.749 ns                 ; 13.874 ns               ;
; 25.882 ns                               ; 70.83 MHz ( period = 14.118 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 13.855 ns               ;
; 25.899 ns                               ; 70.92 MHz ( period = 14.101 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.740 ns                 ; 13.841 ns               ;
; 25.904 ns                               ; 70.94 MHz ( period = 14.096 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 13.842 ns               ;
; 25.909 ns                               ; 70.97 MHz ( period = 14.091 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg10 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.751 ns                 ; 13.842 ns               ;
; 25.914 ns                               ; 70.99 MHz ( period = 14.086 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 13.823 ns               ;
; 25.933 ns                               ; 71.09 MHz ( period = 14.067 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg10 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 13.809 ns               ;
; 25.963 ns                               ; 71.24 MHz ( period = 14.037 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 13.783 ns               ;
; 26.050 ns                               ; 71.68 MHz ( period = 13.950 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 13.696 ns               ;
; 26.060 ns                               ; 71.74 MHz ( period = 13.940 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 13.677 ns               ;
; 26.066 ns                               ; 71.77 MHz ( period = 13.934 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 13.680 ns               ;
; 26.067 ns                               ; 71.77 MHz ( period = 13.933 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.749 ns                 ; 13.682 ns               ;
; 26.077 ns                               ; 71.82 MHz ( period = 13.923 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.740 ns                 ; 13.663 ns               ;
; 26.083 ns                               ; 71.85 MHz ( period = 13.917 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 13.654 ns               ;
; 26.101 ns                               ; 71.95 MHz ( period = 13.899 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg10 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.751 ns                 ; 13.650 ns               ;
; 26.109 ns                               ; 71.99 MHz ( period = 13.891 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 13.637 ns               ;
; 26.111 ns                               ; 72.00 MHz ( period = 13.889 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg10 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 13.631 ns               ;
; 26.126 ns                               ; 72.08 MHz ( period = 13.874 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.749 ns                 ; 13.623 ns               ;
; 26.155 ns                               ; 72.23 MHz ( period = 13.845 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 13.591 ns               ;
; 26.160 ns                               ; 72.25 MHz ( period = 13.840 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg10 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.751 ns                 ; 13.591 ns               ;
; 26.212 ns                               ; 72.53 MHz ( period = 13.788 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 13.534 ns               ;
; 26.228 ns                               ; 72.61 MHz ( period = 13.772 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 13.509 ns               ;
; 26.229 ns                               ; 72.62 MHz ( period = 13.771 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 13.508 ns               ;
; 26.229 ns                               ; 72.62 MHz ( period = 13.771 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.749 ns                 ; 13.520 ns               ;
; 26.246 ns                               ; 72.71 MHz ( period = 13.754 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.740 ns                 ; 13.494 ns               ;
; 26.263 ns                               ; 72.80 MHz ( period = 13.737 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg10 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.751 ns                 ; 13.488 ns               ;
; 26.265 ns                               ; 72.81 MHz ( period = 13.735 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.749 ns                 ; 13.484 ns               ;
; 26.280 ns                               ; 72.89 MHz ( period = 13.720 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg10 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 13.462 ns               ;
; 26.281 ns                               ; 72.89 MHz ( period = 13.719 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg7  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.751 ns                 ; 13.470 ns               ;
; 26.301 ns                               ; 73.00 MHz ( period = 13.699 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 13.445 ns               ;
; 26.318 ns                               ; 73.09 MHz ( period = 13.682 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.749 ns                 ; 13.431 ns               ;
; 26.343 ns                               ; 73.22 MHz ( period = 13.657 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 13.403 ns               ;
; 26.352 ns                               ; 73.27 MHz ( period = 13.648 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg10 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.751 ns                 ; 13.399 ns               ;
; 26.356 ns                               ; 73.29 MHz ( period = 13.644 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg2  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 13.386 ns               ;
; 26.374 ns                               ; 73.39 MHz ( period = 13.626 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 13.363 ns               ;
; 26.391 ns                               ; 73.48 MHz ( period = 13.609 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.740 ns                 ; 13.349 ns               ;
; 26.417 ns                               ; 73.62 MHz ( period = 13.583 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 13.320 ns               ;
; 26.425 ns                               ; 73.66 MHz ( period = 13.575 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg10 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 13.317 ns               ;
; 26.434 ns                               ; 73.71 MHz ( period = 13.566 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.749 ns                 ; 13.315 ns               ;
; 26.450 ns                               ; 73.80 MHz ( period = 13.550 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg7  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.751 ns                 ; 13.301 ns               ;
; 26.458 ns                               ; 73.84 MHz ( period = 13.542 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.740 ns                 ; 13.282 ns               ;
; 26.474 ns                               ; 73.93 MHz ( period = 13.526 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg7  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 13.268 ns               ;
; 26.486 ns                               ; 74.00 MHz ( period = 13.514 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 13.251 ns               ;
; 26.489 ns                               ; 74.01 MHz ( period = 13.511 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 13.257 ns               ;
; 26.506 ns                               ; 74.11 MHz ( period = 13.494 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.749 ns                 ; 13.243 ns               ;
; 26.507 ns                               ; 74.11 MHz ( period = 13.493 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg9   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 13.239 ns               ;
; 26.512 ns                               ; 74.14 MHz ( period = 13.488 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a0~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.782 ns                 ; 13.270 ns               ;
; 26.534 ns                               ; 74.26 MHz ( period = 13.466 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg2  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 13.208 ns               ;
; 26.540 ns                               ; 74.29 MHz ( period = 13.460 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg10 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.751 ns                 ; 13.211 ns               ;
; 26.563 ns                               ; 74.42 MHz ( period = 13.437 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 13.174 ns               ;
; 26.580 ns                               ; 74.52 MHz ( period = 13.420 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.740 ns                 ; 13.160 ns               ;
; 26.614 ns                               ; 74.70 MHz ( period = 13.386 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg10 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 13.128 ns               ;
; 26.626 ns                               ; 74.77 MHz ( period = 13.374 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.749 ns                 ; 13.123 ns               ;
; 26.632 ns                               ; 74.81 MHz ( period = 13.368 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 13.105 ns               ;
; 26.636 ns                               ; 74.83 MHz ( period = 13.364 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.740 ns                 ; 13.104 ns               ;
; 26.642 ns                               ; 74.86 MHz ( period = 13.358 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg7  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.751 ns                 ; 13.109 ns               ;
; 26.649 ns                               ; 74.90 MHz ( period = 13.351 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.740 ns                 ; 13.091 ns               ;
; 26.652 ns                               ; 74.92 MHz ( period = 13.348 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg7  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 13.090 ns               ;
; 26.676 ns                               ; 75.05 MHz ( period = 13.324 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg9   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 13.070 ns               ;
; 26.681 ns                               ; 75.08 MHz ( period = 13.319 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a0~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.782 ns                 ; 13.101 ns               ;
; 26.683 ns                               ; 75.09 MHz ( period = 13.317 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg10 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 13.059 ns               ;
; 26.685 ns                               ; 75.10 MHz ( period = 13.315 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.749 ns                 ; 13.064 ns               ;
; 26.695 ns                               ; 75.16 MHz ( period = 13.305 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg2   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 13.042 ns               ;
; 26.700 ns                               ; 75.19 MHz ( period = 13.300 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg9   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 13.037 ns               ;
; 26.701 ns                               ; 75.19 MHz ( period = 13.299 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg7  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.751 ns                 ; 13.050 ns               ;
; 26.702 ns                               ; 75.20 MHz ( period = 13.298 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 13.044 ns               ;
; 26.703 ns                               ; 75.20 MHz ( period = 13.297 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg2  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 13.039 ns               ;
; 26.705 ns                               ; 75.22 MHz ( period = 13.295 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a0~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 13.068 ns               ;
; 26.776 ns                               ; 75.62 MHz ( period = 13.224 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg2  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.751 ns                 ; 12.975 ns               ;
; 26.788 ns                               ; 75.69 MHz ( period = 13.212 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.749 ns                 ; 12.961 ns               ;
; 26.804 ns                               ; 75.78 MHz ( period = 13.196 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg7  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.751 ns                 ; 12.947 ns               ;
; 26.805 ns                               ; 75.79 MHz ( period = 13.195 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.740 ns                 ; 12.935 ns               ;
; 26.821 ns                               ; 75.88 MHz ( period = 13.179 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg7  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 12.921 ns               ;
; 26.826 ns                               ; 75.91 MHz ( period = 13.174 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                           ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 12.920 ns               ;
; 26.842 ns                               ; 76.00 MHz ( period = 13.158 ns )                    ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                    ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.767 ns                 ; 12.925 ns               ;
; 26.847 ns                               ; 76.03 MHz ( period = 13.153 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg1  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 12.895 ns               ;
; 26.848 ns                               ; 76.03 MHz ( period = 13.152 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 12.898 ns               ;
; 26.848 ns                               ; 76.03 MHz ( period = 13.152 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg2  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 12.894 ns               ;
; 26.865 ns                               ; 76.13 MHz ( period = 13.135 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.749 ns                 ; 12.884 ns               ;
; 26.868 ns                               ; 76.15 MHz ( period = 13.132 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg9   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 12.878 ns               ;
; 26.873 ns                               ; 76.18 MHz ( period = 13.127 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a0~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.782 ns                 ; 12.909 ns               ;
; 26.873 ns                               ; 76.18 MHz ( period = 13.127 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg2   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 12.864 ns               ;
; 26.877 ns                               ; 76.20 MHz ( period = 13.123 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.749 ns                 ; 12.872 ns               ;
; 26.878 ns                               ; 76.21 MHz ( period = 13.122 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg9   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 12.859 ns               ;
; 26.883 ns                               ; 76.24 MHz ( period = 13.117 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a0~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 12.890 ns               ;
; 26.893 ns                               ; 76.30 MHz ( period = 13.107 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg7  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.751 ns                 ; 12.858 ns               ;
; 26.896 ns                               ; 76.31 MHz ( period = 13.104 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg8   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.749 ns                 ; 12.853 ns               ;
; 26.899 ns                               ; 76.33 MHz ( period = 13.101 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg10 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.751 ns                 ; 12.852 ns               ;
; 26.904 ns                               ; 76.36 MHz ( period = 13.096 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg9  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.751 ns                 ; 12.847 ns               ;
; 26.916 ns                               ; 76.43 MHz ( period = 13.084 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a3~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.786 ns                 ; 12.870 ns               ;
; 26.917 ns                               ; 76.44 MHz ( period = 13.083 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg9   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.749 ns                 ; 12.832 ns               ;
; 26.927 ns                               ; 76.49 MHz ( period = 13.073 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg9   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 12.819 ns               ;
; 26.927 ns                               ; 76.49 MHz ( period = 13.073 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg8   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 12.819 ns               ;
; 26.929 ns                               ; 76.51 MHz ( period = 13.071 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a2~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.788 ns                 ; 12.859 ns               ;
; 26.929 ns                               ; 76.51 MHz ( period = 13.071 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a6~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 12.835 ns               ;
; 26.932 ns                               ; 76.52 MHz ( period = 13.068 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a0~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.782 ns                 ; 12.850 ns               ;
; 26.945 ns                               ; 76.60 MHz ( period = 13.055 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg2  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.751 ns                 ; 12.806 ns               ;
; 26.946 ns                               ; 76.60 MHz ( period = 13.054 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a17~porta_address_reg7  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.766 ns                 ; 12.820 ns               ;
; 26.948 ns                               ; 76.62 MHz ( period = 13.052 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a1~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.790 ns                 ; 12.842 ns               ;
; 26.950 ns                               ; 76.63 MHz ( period = 13.050 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.740 ns                 ; 12.790 ns               ;
; 26.960 ns                               ; 76.69 MHz ( period = 13.040 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 12.777 ns               ;
; 26.966 ns                               ; 76.72 MHz ( period = 13.034 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg7  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 12.776 ns               ;
; 26.972 ns                               ; 76.76 MHz ( period = 13.028 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                           ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 12.774 ns               ;
; 26.986 ns                               ; 76.84 MHz ( period = 13.014 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a7~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.768 ns                 ; 12.782 ns               ;
; 26.989 ns                               ; 76.86 MHz ( period = 13.011 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                           ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.749 ns                 ; 12.760 ns               ;
; 27.023 ns                               ; 77.06 MHz ( period = 12.977 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                           ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg10 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.751 ns                 ; 12.728 ns               ;
; 27.025 ns                               ; 77.07 MHz ( period = 12.975 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg1  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 12.717 ns               ;
; 27.030 ns                               ; 77.10 MHz ( period = 12.970 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg9   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 12.716 ns               ;
; 27.035 ns                               ; 77.13 MHz ( period = 12.965 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a0~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.782 ns                 ; 12.747 ns               ;
; 27.037 ns                               ; 77.14 MHz ( period = 12.963 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg2  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 12.705 ns               ;
; 27.041 ns                               ; 77.17 MHz ( period = 12.959 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg4   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.749 ns                 ; 12.708 ns               ;
; 27.042 ns                               ; 77.17 MHz ( period = 12.958 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg2   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 12.695 ns               ;
; 27.044 ns                               ; 77.18 MHz ( period = 12.956 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg4   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 12.702 ns               ;
; 27.047 ns                               ; 77.20 MHz ( period = 12.953 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg9   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 12.690 ns               ;
; 27.052 ns                               ; 77.23 MHz ( period = 12.948 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a0~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 12.721 ns               ;
; 27.065 ns                               ; 77.31 MHz ( period = 12.935 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg8   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.749 ns                 ; 12.684 ns               ;
; 27.065 ns                               ; 77.31 MHz ( period = 12.935 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.749 ns                 ; 12.684 ns               ;
; 27.065 ns                               ; 77.31 MHz ( period = 12.935 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg4  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.751 ns                 ; 12.686 ns               ;
; 27.073 ns                               ; 77.36 MHz ( period = 12.927 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg9  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.751 ns                 ; 12.678 ns               ;
; 27.081 ns                               ; 77.41 MHz ( period = 12.919 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg7  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.751 ns                 ; 12.670 ns               ;
; 27.085 ns                               ; 77.43 MHz ( period = 12.915 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a3~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.786 ns                 ; 12.701 ns               ;
; 27.086 ns                               ; 77.44 MHz ( period = 12.914 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg9   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.749 ns                 ; 12.663 ns               ;
; 27.089 ns                               ; 77.45 MHz ( period = 12.911 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg8   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.740 ns                 ; 12.651 ns               ;
; 27.096 ns                               ; 77.50 MHz ( period = 12.904 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg8   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 12.650 ns               ;
; 27.097 ns                               ; 77.50 MHz ( period = 12.903 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg9  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 12.645 ns               ;
; 27.098 ns                               ; 77.51 MHz ( period = 12.902 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 12.648 ns               ;
; 27.098 ns                               ; 77.51 MHz ( period = 12.902 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a2~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.788 ns                 ; 12.690 ns               ;
; 27.098 ns                               ; 77.51 MHz ( period = 12.902 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a6~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 12.666 ns               ;
; 27.099 ns                               ; 77.51 MHz ( period = 12.901 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg2   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.740 ns                 ; 12.641 ns               ;
; 27.106 ns                               ; 77.56 MHz ( period = 12.894 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 12.631 ns               ;
; 27.106 ns                               ; 77.56 MHz ( period = 12.894 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg2  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 12.636 ns               ;
; 27.109 ns                               ; 77.57 MHz ( period = 12.891 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a3~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.777 ns                 ; 12.668 ns               ;
; 27.110 ns                               ; 77.58 MHz ( period = 12.890 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg9   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.740 ns                 ; 12.630 ns               ;
; 27.115 ns                               ; 77.61 MHz ( period = 12.885 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg2   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 12.631 ns               ;
; 27.115 ns                               ; 77.61 MHz ( period = 12.885 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a17~porta_address_reg7  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.766 ns                 ; 12.651 ns               ;
; 27.117 ns                               ; 77.62 MHz ( period = 12.883 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a1~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.790 ns                 ; 12.673 ns               ;
; 27.119 ns                               ; 77.63 MHz ( period = 12.881 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg9   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 12.627 ns               ;
; 27.120 ns                               ; 77.64 MHz ( period = 12.880 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg8   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 12.617 ns               ;
; 27.122 ns                               ; 77.65 MHz ( period = 12.878 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a2~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.779 ns                 ; 12.657 ns               ;
; 27.122 ns                               ; 77.65 MHz ( period = 12.878 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a6~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.755 ns                 ; 12.633 ns               ;
; 27.123 ns                               ; 77.66 MHz ( period = 12.877 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.740 ns                 ; 12.617 ns               ;
; 27.124 ns                               ; 77.66 MHz ( period = 12.876 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a0~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.782 ns                 ; 12.658 ns               ;
; 27.137 ns                               ; 77.74 MHz ( period = 12.863 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg2  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.751 ns                 ; 12.614 ns               ;
; 27.139 ns                               ; 77.75 MHz ( period = 12.861 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.740 ns                 ; 12.601 ns               ;
; 27.139 ns                               ; 77.75 MHz ( period = 12.861 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a17~porta_address_reg7  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.757 ns                 ; 12.618 ns               ;
; 27.141 ns                               ; 77.77 MHz ( period = 12.859 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a1~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.781 ns                 ; 12.640 ns               ;
; 27.153 ns                               ; 77.84 MHz ( period = 12.847 ns )                    ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                    ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.767 ns                 ; 12.614 ns               ;
; 27.155 ns                               ; 77.85 MHz ( period = 12.845 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a7~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.768 ns                 ; 12.613 ns               ;
; 27.155 ns                               ; 77.85 MHz ( period = 12.845 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg7  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 12.587 ns               ;
; 27.157 ns                               ; 77.86 MHz ( period = 12.843 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg10 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 12.585 ns               ;
; 27.165 ns                               ; 77.91 MHz ( period = 12.835 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 12.572 ns               ;
; 27.179 ns                               ; 78.00 MHz ( period = 12.821 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a7~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.759 ns                 ; 12.580 ns               ;
; 27.187 ns                               ; 78.05 MHz ( period = 12.813 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg2   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 12.550 ns               ;
; 27.192 ns                               ; 78.08 MHz ( period = 12.808 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg9   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 12.545 ns               ;
; 27.194 ns                               ; 78.09 MHz ( period = 12.806 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg1  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 12.548 ns               ;
; 27.196 ns                               ; 78.10 MHz ( period = 12.804 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg2  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.751 ns                 ; 12.555 ns               ;
; 27.197 ns                               ; 78.11 MHz ( period = 12.803 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a0~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 12.576 ns               ;
; 27.206 ns                               ; 78.16 MHz ( period = 12.794 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg1   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 12.531 ns               ;
; 27.208 ns                               ; 78.17 MHz ( period = 12.792 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg7   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.740 ns                 ; 12.532 ns               ;
; 27.210 ns                               ; 78.19 MHz ( period = 12.790 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg4   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.749 ns                 ; 12.539 ns               ;
; 27.213 ns                               ; 78.20 MHz ( period = 12.787 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg4   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 12.533 ns               ;
; 27.217 ns                               ; 78.23 MHz ( period = 12.783 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg3   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 12.529 ns               ;
; 27.224 ns                               ; 78.27 MHz ( period = 12.776 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg7  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 12.518 ns               ;
; 27.228 ns                               ; 78.30 MHz ( period = 12.772 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg1   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.740 ns                 ; 12.512 ns               ;
; 27.234 ns                               ; 78.33 MHz ( period = 12.766 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg4   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.740 ns                 ; 12.506 ns               ;
; 27.234 ns                               ; 78.33 MHz ( period = 12.766 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg4  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.751 ns                 ; 12.517 ns               ;
; 27.237 ns                               ; 78.35 MHz ( period = 12.763 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg4   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 12.500 ns               ;
; 27.240 ns                               ; 78.37 MHz ( period = 12.760 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg3  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.751 ns                 ; 12.511 ns               ;
; 27.241 ns                               ; 78.38 MHz ( period = 12.759 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg8  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.751 ns                 ; 12.510 ns               ;
; 27.244 ns                               ; 78.39 MHz ( period = 12.756 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a4~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.746 ns                 ; 12.502 ns               ;
; 27.257 ns                               ; 78.47 MHz ( period = 12.743 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg8   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.749 ns                 ; 12.492 ns               ;
; 27.258 ns                               ; 78.48 MHz ( period = 12.742 ns )                    ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                    ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.767 ns                 ; 12.509 ns               ;
; 27.258 ns                               ; 78.48 MHz ( period = 12.742 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg4  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 12.484 ns               ;
; 27.261 ns                               ; 78.50 MHz ( period = 12.739 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg10  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.749 ns                 ; 12.488 ns               ;
; 27.261 ns                               ; 78.50 MHz ( period = 12.739 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a5~porta_address_reg3   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.749 ns                 ; 12.488 ns               ;
; 27.265 ns                               ; 78.52 MHz ( period = 12.735 ns )                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                            ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|osd_rom:osd_rom|altsyncram:altsyncram_component|altsyncram_5r71:auto_generated|ram_block1a16~porta_address_reg9  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.751 ns                 ; 12.486 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                            ;                                                                                                                                                                          ;                                                                               ;                                                                               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                                     ; To                                                                                                                                                                                                           ; From Clock                                                                    ; To Clock                                                                      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 2.260 ns                                ; 129.20 MHz ( period = 7.740 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.737 ns                  ; 7.477 ns                ;
; 2.279 ns                                ; 129.52 MHz ( period = 7.721 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 7.457 ns                ;
; 2.317 ns                                ; 130.16 MHz ( period = 7.683 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.737 ns                  ; 7.420 ns                ;
; 2.334 ns                                ; 130.45 MHz ( period = 7.666 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.737 ns                  ; 7.403 ns                ;
; 2.336 ns                                ; 130.48 MHz ( period = 7.664 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 7.400 ns                ;
; 2.391 ns                                ; 131.42 MHz ( period = 7.609 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.737 ns                  ; 7.346 ns                ;
; 2.426 ns                                ; 132.03 MHz ( period = 7.574 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 7.310 ns                ;
; 2.432 ns                                ; 132.14 MHz ( period = 7.568 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 7.304 ns                ;
; 2.434 ns                                ; 132.17 MHz ( period = 7.566 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 7.302 ns                ;
; 2.466 ns                                ; 132.73 MHz ( period = 7.534 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 7.270 ns                ;
; 2.474 ns                                ; 132.87 MHz ( period = 7.526 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 7.262 ns                ;
; 2.489 ns                                ; 133.14 MHz ( period = 7.511 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 7.247 ns                ;
; 2.519 ns                                ; 133.67 MHz ( period = 7.481 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 7.217 ns                ;
; 2.520 ns                                ; 133.69 MHz ( period = 7.480 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 7.216 ns                ;
; 2.560 ns                                ; 134.41 MHz ( period = 7.440 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 7.176 ns                ;
; 2.562 ns                                ; 134.44 MHz ( period = 7.438 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.737 ns                  ; 7.175 ns                ;
; 2.576 ns                                ; 134.70 MHz ( period = 7.424 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 7.160 ns                ;
; 2.579 ns                                ; 134.75 MHz ( period = 7.421 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr17_OTERM21                                                                                  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.741 ns                  ; 7.162 ns                ;
; 2.581 ns                                ; 134.79 MHz ( period = 7.419 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 7.155 ns                ;
; 2.596 ns                                ; 135.06 MHz ( period = 7.404 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr17~0_OTERM17                                                                                ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.741 ns                  ; 7.145 ns                ;
; 2.607 ns                                ; 135.26 MHz ( period = 7.393 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Equal0~1_OTERM25                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.737 ns                  ; 7.130 ns                ;
; 2.607 ns                                ; 135.26 MHz ( period = 7.393 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Equal0~0_OTERM31                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.737 ns                  ; 7.130 ns                ;
; 2.607 ns                                ; 135.26 MHz ( period = 7.393 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal6~0_OTERM27                                                                                  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.737 ns                  ; 7.130 ns                ;
; 2.619 ns                                ; 135.48 MHz ( period = 7.381 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 7.117 ns                ;
; 2.636 ns                                ; 135.80 MHz ( period = 7.364 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.737 ns                  ; 7.101 ns                ;
; 2.638 ns                                ; 135.83 MHz ( period = 7.362 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.733 ns                  ; 7.095 ns                ;
; 2.641 ns                                ; 135.89 MHz ( period = 7.359 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 7.095 ns                ;
; 2.641 ns                                ; 135.89 MHz ( period = 7.359 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 7.095 ns                ;
; 2.641 ns                                ; 135.89 MHz ( period = 7.359 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 7.095 ns                ;
; 2.641 ns                                ; 135.89 MHz ( period = 7.359 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 7.095 ns                ;
; 2.641 ns                                ; 135.89 MHz ( period = 7.359 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 7.095 ns                ;
; 2.641 ns                                ; 135.89 MHz ( period = 7.359 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 7.095 ns                ;
; 2.641 ns                                ; 135.89 MHz ( period = 7.359 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 7.095 ns                ;
; 2.641 ns                                ; 135.89 MHz ( period = 7.359 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 7.095 ns                ;
; 2.641 ns                                ; 135.89 MHz ( period = 7.359 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 7.095 ns                ;
; 2.649 ns                                ; 136.04 MHz ( period = 7.351 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.739 ns                  ; 7.090 ns                ;
; 2.657 ns                                ; 136.18 MHz ( period = 7.343 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.739 ns                  ; 7.082 ns                ;
; 2.676 ns                                ; 136.54 MHz ( period = 7.324 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 7.060 ns                ;
; 2.678 ns                                ; 136.57 MHz ( period = 7.322 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.733 ns                  ; 7.055 ns                ;
; 2.687 ns                                ; 136.74 MHz ( period = 7.313 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 7.049 ns                ;
; 2.695 ns                                ; 136.89 MHz ( period = 7.305 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.739 ns                  ; 7.044 ns                ;
; 2.703 ns                                ; 137.04 MHz ( period = 7.297 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.739 ns                  ; 7.036 ns                ;
; 2.712 ns                                ; 137.21 MHz ( period = 7.288 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 7.024 ns                ;
; 2.715 ns                                ; 137.27 MHz ( period = 7.285 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.702 ns                  ; 6.987 ns                ;
; 2.715 ns                                ; 137.27 MHz ( period = 7.285 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.702 ns                  ; 6.987 ns                ;
; 2.720 ns                                ; 137.36 MHz ( period = 7.280 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 7.016 ns                ;
; 2.734 ns                                ; 137.63 MHz ( period = 7.266 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 7.002 ns                ;
; 2.735 ns                                ; 137.65 MHz ( period = 7.265 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.737 ns                  ; 7.002 ns                ;
; 2.737 ns                                ; 137.68 MHz ( period = 7.263 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.707 ns                  ; 6.970 ns                ;
; 2.737 ns                                ; 137.68 MHz ( period = 7.263 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.707 ns                  ; 6.970 ns                ;
; 2.743 ns                                ; 137.80 MHz ( period = 7.257 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.739 ns                  ; 6.996 ns                ;
; 2.744 ns                                ; 137.82 MHz ( period = 7.256 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.992 ns                ;
; 2.754 ns                                ; 138.01 MHz ( period = 7.246 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.982 ns                ;
; 2.781 ns                                ; 138.52 MHz ( period = 7.219 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.955 ns                ;
; 2.789 ns                                ; 138.68 MHz ( period = 7.211 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.739 ns                  ; 6.950 ns                ;
; 2.806 ns                                ; 139.00 MHz ( period = 7.194 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.930 ns                ;
; 2.809 ns                                ; 139.06 MHz ( period = 7.191 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.737 ns                  ; 6.928 ns                ;
; 2.821 ns                                ; 139.30 MHz ( period = 7.179 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.915 ns                ;
; 2.821 ns                                ; 139.30 MHz ( period = 7.179 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.915 ns                ;
; 2.836 ns                                ; 139.59 MHz ( period = 7.164 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Equal0~1_OTERM25                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.737 ns                  ; 6.901 ns                ;
; 2.836 ns                                ; 139.59 MHz ( period = 7.164 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Equal0~0_OTERM31                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.737 ns                  ; 6.901 ns                ;
; 2.836 ns                                ; 139.59 MHz ( period = 7.164 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal6~0_OTERM27                                                                                  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.737 ns                  ; 6.901 ns                ;
; 2.850 ns                                ; 139.86 MHz ( period = 7.150 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.725 ns                  ; 6.875 ns                ;
; 2.850 ns                                ; 139.86 MHz ( period = 7.150 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.725 ns                  ; 6.875 ns                ;
; 2.861 ns                                ; 140.08 MHz ( period = 7.139 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.875 ns                ;
; 2.870 ns                                ; 140.25 MHz ( period = 7.130 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.866 ns                ;
; 2.870 ns                                ; 140.25 MHz ( period = 7.130 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.866 ns                ;
; 2.870 ns                                ; 140.25 MHz ( period = 7.130 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.866 ns                ;
; 2.870 ns                                ; 140.25 MHz ( period = 7.130 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.866 ns                ;
; 2.870 ns                                ; 140.25 MHz ( period = 7.130 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.866 ns                ;
; 2.870 ns                                ; 140.25 MHz ( period = 7.130 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.866 ns                ;
; 2.870 ns                                ; 140.25 MHz ( period = 7.130 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.866 ns                ;
; 2.870 ns                                ; 140.25 MHz ( period = 7.130 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.866 ns                ;
; 2.870 ns                                ; 140.25 MHz ( period = 7.130 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.866 ns                ;
; 2.881 ns                                ; 140.47 MHz ( period = 7.119 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.855 ns                ;
; 2.887 ns                                ; 140.59 MHz ( period = 7.113 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.849 ns                ;
; 2.903 ns                                ; 140.90 MHz ( period = 7.097 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.833 ns                ;
; 2.907 ns                                ; 140.98 MHz ( period = 7.093 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.829 ns                ;
; 2.907 ns                                ; 140.98 MHz ( period = 7.093 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.829 ns                ;
; 2.911 ns                                ; 141.06 MHz ( period = 7.089 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.825 ns                ;
; 2.915 ns                                ; 141.14 MHz ( period = 7.085 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr17_OTERM21                                                                                  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.741 ns                  ; 6.826 ns                ;
; 2.921 ns                                ; 141.26 MHz ( period = 7.079 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.815 ns                ;
; 2.922 ns                                ; 141.28 MHz ( period = 7.078 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.707 ns                  ; 6.785 ns                ;
; 2.922 ns                                ; 141.28 MHz ( period = 7.078 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.707 ns                  ; 6.785 ns                ;
; 2.924 ns                                ; 141.32 MHz ( period = 7.076 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.733 ns                  ; 6.809 ns                ;
; 2.932 ns                                ; 141.48 MHz ( period = 7.068 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr17~0_OTERM17                                                                                ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.741 ns                  ; 6.809 ns                ;
; 2.938 ns                                ; 141.60 MHz ( period = 7.062 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.798 ns                ;
; 2.943 ns                                ; 141.70 MHz ( period = 7.057 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Equal0~1_OTERM25                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.737 ns                  ; 6.794 ns                ;
; 2.943 ns                                ; 141.70 MHz ( period = 7.057 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Equal0~0_OTERM31                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.737 ns                  ; 6.794 ns                ;
; 2.943 ns                                ; 141.70 MHz ( period = 7.057 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal6~0_OTERM27                                                                                  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.737 ns                  ; 6.794 ns                ;
; 2.944 ns                                ; 141.72 MHz ( period = 7.056 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.792 ns                ;
; 2.951 ns                                ; 141.86 MHz ( period = 7.049 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.785 ns                ;
; 2.960 ns                                ; 142.05 MHz ( period = 7.040 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[7]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM5 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.776 ns                ;
; 2.973 ns                                ; 142.31 MHz ( period = 7.027 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.763 ns                ;
; 2.977 ns                                ; 142.39 MHz ( period = 7.023 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.759 ns                ;
; 2.977 ns                                ; 142.39 MHz ( period = 7.023 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.759 ns                ;
; 2.977 ns                                ; 142.39 MHz ( period = 7.023 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.759 ns                ;
; 2.977 ns                                ; 142.39 MHz ( period = 7.023 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.759 ns                ;
; 2.977 ns                                ; 142.39 MHz ( period = 7.023 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.759 ns                ;
; 2.977 ns                                ; 142.39 MHz ( period = 7.023 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.759 ns                ;
; 2.977 ns                                ; 142.39 MHz ( period = 7.023 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.759 ns                ;
; 2.977 ns                                ; 142.39 MHz ( period = 7.023 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.759 ns                ;
; 2.977 ns                                ; 142.39 MHz ( period = 7.023 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.759 ns                ;
; 2.989 ns                                ; 142.63 MHz ( period = 7.011 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.747 ns                ;
; 2.991 ns                                ; 142.67 MHz ( period = 7.009 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.745 ns                ;
; 2.992 ns                                ; 142.69 MHz ( period = 7.008 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[17]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.733 ns                  ; 6.741 ns                ;
; 2.993 ns                                ; 142.71 MHz ( period = 7.007 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM5 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.738 ns                  ; 6.745 ns                ;
; 2.994 ns                                ; 142.73 MHz ( period = 7.006 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.742 ns                ;
; 2.997 ns                                ; 142.80 MHz ( period = 7.003 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.739 ns                ;
; 3.000 ns                                ; 142.86 MHz ( period = 7.000 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.737 ns                  ; 6.737 ns                ;
; 3.004 ns                                ; 142.94 MHz ( period = 6.996 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.739 ns                  ; 6.735 ns                ;
; 3.009 ns                                ; 143.04 MHz ( period = 6.991 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal6~0_OTERM27                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Equal0~1_OTERM25                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.727 ns                ;
; 3.009 ns                                ; 143.04 MHz ( period = 6.991 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal6~0_OTERM27                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Equal0~0_OTERM31                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.727 ns                ;
; 3.009 ns                                ; 143.04 MHz ( period = 6.991 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal6~0_OTERM27                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal6~0_OTERM27                                                                                  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.727 ns                ;
; 3.019 ns                                ; 143.25 MHz ( period = 6.981 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.717 ns                ;
; 3.030 ns                                ; 143.47 MHz ( period = 6.970 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.706 ns                ;
; 3.032 ns                                ; 143.51 MHz ( period = 6.968 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[17]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.733 ns                  ; 6.701 ns                ;
; 3.033 ns                                ; 143.53 MHz ( period = 6.967 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Equal0~1_OTERM25                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.737 ns                  ; 6.704 ns                ;
; 3.033 ns                                ; 143.53 MHz ( period = 6.967 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Equal0~0_OTERM31                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.737 ns                  ; 6.704 ns                ;
; 3.033 ns                                ; 143.53 MHz ( period = 6.967 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal6~0_OTERM27                                                                                  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.737 ns                  ; 6.704 ns                ;
; 3.043 ns                                ; 143.74 MHz ( period = 6.957 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal6~0_OTERM27                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.735 ns                  ; 6.692 ns                ;
; 3.043 ns                                ; 143.74 MHz ( period = 6.957 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal6~0_OTERM27                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.735 ns                  ; 6.692 ns                ;
; 3.043 ns                                ; 143.74 MHz ( period = 6.957 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal6~0_OTERM27                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.735 ns                  ; 6.692 ns                ;
; 3.043 ns                                ; 143.74 MHz ( period = 6.957 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal6~0_OTERM27                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.735 ns                  ; 6.692 ns                ;
; 3.043 ns                                ; 143.74 MHz ( period = 6.957 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal6~0_OTERM27                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.735 ns                  ; 6.692 ns                ;
; 3.043 ns                                ; 143.74 MHz ( period = 6.957 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal6~0_OTERM27                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.735 ns                  ; 6.692 ns                ;
; 3.043 ns                                ; 143.74 MHz ( period = 6.957 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal6~0_OTERM27                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.735 ns                  ; 6.692 ns                ;
; 3.043 ns                                ; 143.74 MHz ( period = 6.957 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal6~0_OTERM27                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.735 ns                  ; 6.692 ns                ;
; 3.043 ns                                ; 143.74 MHz ( period = 6.957 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal6~0_OTERM27                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.735 ns                  ; 6.692 ns                ;
; 3.046 ns                                ; 143.80 MHz ( period = 6.954 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.690 ns                ;
; 3.047 ns                                ; 143.82 MHz ( period = 6.953 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM5 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.689 ns                ;
; 3.050 ns                                ; 143.88 MHz ( period = 6.950 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.739 ns                  ; 6.689 ns                ;
; 3.059 ns                                ; 144.07 MHz ( period = 6.941 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.677 ns                ;
; 3.067 ns                                ; 144.24 MHz ( period = 6.933 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.669 ns                ;
; 3.067 ns                                ; 144.24 MHz ( period = 6.933 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.669 ns                ;
; 3.067 ns                                ; 144.24 MHz ( period = 6.933 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.669 ns                ;
; 3.067 ns                                ; 144.24 MHz ( period = 6.933 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.669 ns                ;
; 3.067 ns                                ; 144.24 MHz ( period = 6.933 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.669 ns                ;
; 3.067 ns                                ; 144.24 MHz ( period = 6.933 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.669 ns                ;
; 3.067 ns                                ; 144.24 MHz ( period = 6.933 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.669 ns                ;
; 3.067 ns                                ; 144.24 MHz ( period = 6.933 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.669 ns                ;
; 3.067 ns                                ; 144.24 MHz ( period = 6.933 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.669 ns                ;
; 3.067 ns                                ; 144.24 MHz ( period = 6.933 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.669 ns                ;
; 3.074 ns                                ; 144.38 MHz ( period = 6.926 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.737 ns                  ; 6.663 ns                ;
; 3.078 ns                                ; 144.47 MHz ( period = 6.922 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal6~0_OTERM27                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.706 ns                  ; 6.628 ns                ;
; 3.078 ns                                ; 144.47 MHz ( period = 6.922 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal6~0_OTERM27                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.706 ns                  ; 6.628 ns                ;
; 3.086 ns                                ; 144.63 MHz ( period = 6.914 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.650 ns                ;
; 3.088 ns                                ; 144.68 MHz ( period = 6.912 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.707 ns                  ; 6.619 ns                ;
; 3.088 ns                                ; 144.68 MHz ( period = 6.912 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.707 ns                  ; 6.619 ns                ;
; 3.094 ns                                ; 144.80 MHz ( period = 6.906 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.642 ns                ;
; 3.115 ns                                ; 145.24 MHz ( period = 6.885 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.733 ns                  ; 6.618 ns                ;
; 3.116 ns                                ; 145.26 MHz ( period = 6.884 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.620 ns                ;
; 3.130 ns                                ; 145.56 MHz ( period = 6.870 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.606 ns                ;
; 3.131 ns                                ; 145.58 MHz ( period = 6.869 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.737 ns                  ; 6.606 ns                ;
; 3.134 ns                                ; 145.65 MHz ( period = 6.866 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.602 ns                ;
; 3.142 ns                                ; 145.82 MHz ( period = 6.858 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.594 ns                ;
; 3.150 ns                                ; 145.99 MHz ( period = 6.850 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.586 ns                ;
; 3.157 ns                                ; 146.13 MHz ( period = 6.843 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Equal0~1_OTERM25                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.737 ns                  ; 6.580 ns                ;
; 3.157 ns                                ; 146.13 MHz ( period = 6.843 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Equal0~0_OTERM31                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.737 ns                  ; 6.580 ns                ;
; 3.157 ns                                ; 146.13 MHz ( period = 6.843 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal6~0_OTERM27                                                                                  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.737 ns                  ; 6.580 ns                ;
; 3.159 ns                                ; 146.18 MHz ( period = 6.841 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.707 ns                  ; 6.548 ns                ;
; 3.159 ns                                ; 146.18 MHz ( period = 6.841 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.707 ns                  ; 6.548 ns                ;
; 3.162 ns                                ; 146.24 MHz ( period = 6.838 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.574 ns                ;
; 3.170 ns                                ; 146.41 MHz ( period = 6.830 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.566 ns                ;
; 3.171 ns                                ; 146.43 MHz ( period = 6.829 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr17~0_OTERM17                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM5 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.738 ns                  ; 6.567 ns                ;
; 3.172 ns                                ; 146.46 MHz ( period = 6.828 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.564 ns                ;
; 3.174 ns                                ; 146.50 MHz ( period = 6.826 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.739 ns                  ; 6.565 ns                ;
; 3.183 ns                                ; 146.69 MHz ( period = 6.817 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.553 ns                ;
; 3.189 ns                                ; 146.82 MHz ( period = 6.811 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.547 ns                ;
; 3.191 ns                                ; 146.86 MHz ( period = 6.809 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.545 ns                ;
; 3.191 ns                                ; 146.86 MHz ( period = 6.809 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.545 ns                ;
; 3.191 ns                                ; 146.86 MHz ( period = 6.809 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.545 ns                ;
; 3.191 ns                                ; 146.86 MHz ( period = 6.809 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.545 ns                ;
; 3.191 ns                                ; 146.86 MHz ( period = 6.809 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.545 ns                ;
; 3.191 ns                                ; 146.86 MHz ( period = 6.809 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.545 ns                ;
; 3.191 ns                                ; 146.86 MHz ( period = 6.809 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.545 ns                ;
; 3.191 ns                                ; 146.86 MHz ( period = 6.809 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.545 ns                ;
; 3.191 ns                                ; 146.86 MHz ( period = 6.809 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.545 ns                ;
; 3.201 ns                                ; 147.08 MHz ( period = 6.799 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM5 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.738 ns                  ; 6.537 ns                ;
; 3.205 ns                                ; 147.17 MHz ( period = 6.795 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.737 ns                  ; 6.532 ns                ;
; 3.208 ns                                ; 147.23 MHz ( period = 6.792 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[9]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.528 ns                ;
; 3.208 ns                                ; 147.23 MHz ( period = 6.792 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[9]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.528 ns                ;
; 3.213 ns                                ; 147.34 MHz ( period = 6.787 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[2]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.523 ns                ;
; 3.213 ns                                ; 147.34 MHz ( period = 6.787 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[2]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.523 ns                ;
; 3.215 ns                                ; 147.38 MHz ( period = 6.785 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[17]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.521 ns                ;
; 3.218 ns                                ; 147.45 MHz ( period = 6.782 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.518 ns                ;
; 3.220 ns                                ; 147.49 MHz ( period = 6.780 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.739 ns                  ; 6.519 ns                ;
; 3.228 ns                                ; 147.67 MHz ( period = 6.772 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.508 ns                ;
; 3.237 ns                                ; 147.86 MHz ( period = 6.763 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.499 ns                ;
; 3.258 ns                                ; 148.32 MHz ( period = 6.742 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.478 ns                ;
; 3.258 ns                                ; 148.32 MHz ( period = 6.742 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.478 ns                ;
; 3.259 ns                                ; 148.35 MHz ( period = 6.741 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.477 ns                ;
; 3.261 ns                                ; 148.39 MHz ( period = 6.739 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[17]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.475 ns                ;
; 3.269 ns                                ; 148.57 MHz ( period = 6.731 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.739 ns                  ; 6.470 ns                ;
; 3.275 ns                                ; 148.70 MHz ( period = 6.725 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 6.461 ns                ;
; 3.278 ns                                ; 148.77 MHz ( period = 6.722 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[17]                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.733 ns                  ; 6.455 ns                ;
; 3.280 ns                                ; 148.81 MHz ( period = 6.720 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.702 ns                  ; 6.422 ns                ;
; 3.280 ns                                ; 148.81 MHz ( period = 6.720 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.702 ns                  ; 6.422 ns                ;
; 3.283 ns                                ; 148.88 MHz ( period = 6.717 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.707 ns                  ; 6.424 ns                ;
; 3.283 ns                                ; 148.88 MHz ( period = 6.717 ns )                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.707 ns                  ; 6.424 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                          ;                                                                                                                                                                                                              ;                                                                               ;                                                                               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'cmos_pclk'                                                                                                                                                                                                                                               ;
+-----------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                          ; To                                            ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 34.901 ns ; 280.90 MHz ( period = 3.560 ns )              ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 3.296 ns                ;
; 35.206 ns ; 307.22 MHz ( period = 3.255 ns )              ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.196 ns                 ; 2.990 ns                ;
; 35.206 ns ; 307.22 MHz ( period = 3.255 ns )              ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.196 ns                 ; 2.990 ns                ;
; 35.206 ns ; 307.22 MHz ( period = 3.255 ns )              ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.196 ns                 ; 2.990 ns                ;
; 35.206 ns ; 307.22 MHz ( period = 3.255 ns )              ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.196 ns                 ; 2.990 ns                ;
; 35.206 ns ; 307.22 MHz ( period = 3.255 ns )              ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.196 ns                 ; 2.990 ns                ;
; 35.207 ns ; 307.31 MHz ( period = 3.254 ns )              ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.196 ns                 ; 2.989 ns                ;
; 35.207 ns ; 307.31 MHz ( period = 3.254 ns )              ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.196 ns                 ; 2.989 ns                ;
; 35.207 ns ; 307.31 MHz ( period = 3.254 ns )              ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.196 ns                 ; 2.989 ns                ;
; 35.207 ns ; 307.31 MHz ( period = 3.254 ns )              ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.196 ns                 ; 2.989 ns                ;
; 35.207 ns ; 307.31 MHz ( period = 3.254 ns )              ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.196 ns                 ; 2.989 ns                ;
; 35.207 ns ; 307.31 MHz ( period = 3.254 ns )              ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.196 ns                 ; 2.989 ns                ;
; 35.207 ns ; 307.31 MHz ( period = 3.254 ns )              ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.196 ns                 ; 2.989 ns                ;
; 35.207 ns ; 307.31 MHz ( period = 3.254 ns )              ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.196 ns                 ; 2.989 ns                ;
; 35.207 ns ; 307.31 MHz ( period = 3.254 ns )              ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.196 ns                 ; 2.989 ns                ;
; 35.207 ns ; 307.31 MHz ( period = 3.254 ns )              ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.196 ns                 ; 2.989 ns                ;
; 35.324 ns ; 318.78 MHz ( period = 3.137 ns )              ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 2.873 ns                ;
; 35.548 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 2.649 ns                ;
; 35.548 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 2.649 ns                ;
; 35.548 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 2.649 ns                ;
; 35.548 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 2.649 ns                ;
; 35.548 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 2.649 ns                ;
; 35.548 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 2.649 ns                ;
; 35.674 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 2.523 ns                ;
; 35.706 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 2.491 ns                ;
; 35.844 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 2.353 ns                ;
; 35.844 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 2.353 ns                ;
; 35.844 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 2.353 ns                ;
; 35.899 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 2.298 ns                ;
; 35.943 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 2.254 ns                ;
; 36.014 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 2.183 ns                ;
; 36.242 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 1.955 ns                ;
; 36.247 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 1.950 ns                ;
; 36.404 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 1.793 ns                ;
; 36.437 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 1.760 ns                ;
; 36.665 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 1.532 ns                ;
; 36.827 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 1.370 ns                ;
; 36.940 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 1.257 ns                ;
; 36.942 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 1.255 ns                ;
; 36.997 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 1.200 ns                ;
; 37.025 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 1.172 ns                ;
; 37.067 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 1.130 ns                ;
; 37.139 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 1.058 ns                ;
; 37.241 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 0.956 ns                ;
; 37.270 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 0.927 ns                ;
; 37.300 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 0.897 ns                ;
; 37.305 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 0.892 ns                ;
; 37.407 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 0.790 ns                ;
; 37.411 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 0.786 ns                ;
; 37.421 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 0.776 ns                ;
; 37.438 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 0.759 ns                ;
; 37.447 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 0.750 ns                ;
; 37.451 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 0.746 ns                ;
; 37.452 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 0.745 ns                ;
; 37.459 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 0.738 ns                ;
; 37.696 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 0.501 ns                ;
; 37.696 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 0.501 ns                ;
; 37.696 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 0.501 ns                ;
; 37.696 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|byte_state        ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 0.501 ns                ;
; 37.696 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk  ; cmos_pclk ; 38.461 ns                   ; 38.197 ns                 ; 0.501 ns                ;
+-----------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                          ; To                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 13.493 ns                               ; 153.68 MHz ( period = 6.507 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 6.241 ns                ;
; 13.493 ns                               ; 153.68 MHz ( period = 6.507 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 6.241 ns                ;
; 13.493 ns                               ; 153.68 MHz ( period = 6.507 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 6.241 ns                ;
; 13.493 ns                               ; 153.68 MHz ( period = 6.507 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 6.241 ns                ;
; 13.493 ns                               ; 153.68 MHz ( period = 6.507 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 6.241 ns                ;
; 13.493 ns                               ; 153.68 MHz ( period = 6.507 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 6.241 ns                ;
; 13.493 ns                               ; 153.68 MHz ( period = 6.507 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 6.241 ns                ;
; 13.493 ns                               ; 153.68 MHz ( period = 6.507 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 6.241 ns                ;
; 13.493 ns                               ; 153.68 MHz ( period = 6.507 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 6.241 ns                ;
; 13.493 ns                               ; 153.68 MHz ( period = 6.507 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 6.241 ns                ;
; 13.493 ns                               ; 153.68 MHz ( period = 6.507 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 6.241 ns                ;
; 13.740 ns                               ; 159.74 MHz ( period = 6.260 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.994 ns                ;
; 13.740 ns                               ; 159.74 MHz ( period = 6.260 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.994 ns                ;
; 13.740 ns                               ; 159.74 MHz ( period = 6.260 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.994 ns                ;
; 13.740 ns                               ; 159.74 MHz ( period = 6.260 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.994 ns                ;
; 13.740 ns                               ; 159.74 MHz ( period = 6.260 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.994 ns                ;
; 13.740 ns                               ; 159.74 MHz ( period = 6.260 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.994 ns                ;
; 13.740 ns                               ; 159.74 MHz ( period = 6.260 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.994 ns                ;
; 13.740 ns                               ; 159.74 MHz ( period = 6.260 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.994 ns                ;
; 13.740 ns                               ; 159.74 MHz ( period = 6.260 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.994 ns                ;
; 13.740 ns                               ; 159.74 MHz ( period = 6.260 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.994 ns                ;
; 13.740 ns                               ; 159.74 MHz ( period = 6.260 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.994 ns                ;
; 14.005 ns                               ; 166.81 MHz ( period = 5.995 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.731 ns                ;
; 14.005 ns                               ; 166.81 MHz ( period = 5.995 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.731 ns                ;
; 14.005 ns                               ; 166.81 MHz ( period = 5.995 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.731 ns                ;
; 14.005 ns                               ; 166.81 MHz ( period = 5.995 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.731 ns                ;
; 14.005 ns                               ; 166.81 MHz ( period = 5.995 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.731 ns                ;
; 14.005 ns                               ; 166.81 MHz ( period = 5.995 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.731 ns                ;
; 14.005 ns                               ; 166.81 MHz ( period = 5.995 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.731 ns                ;
; 14.005 ns                               ; 166.81 MHz ( period = 5.995 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.731 ns                ;
; 14.005 ns                               ; 166.81 MHz ( period = 5.995 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.731 ns                ;
; 14.005 ns                               ; 166.81 MHz ( period = 5.995 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.731 ns                ;
; 14.005 ns                               ; 166.81 MHz ( period = 5.995 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.731 ns                ;
; 14.040 ns                               ; 167.79 MHz ( period = 5.960 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.696 ns                ;
; 14.040 ns                               ; 167.79 MHz ( period = 5.960 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.696 ns                ;
; 14.040 ns                               ; 167.79 MHz ( period = 5.960 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.696 ns                ;
; 14.040 ns                               ; 167.79 MHz ( period = 5.960 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.696 ns                ;
; 14.040 ns                               ; 167.79 MHz ( period = 5.960 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.696 ns                ;
; 14.040 ns                               ; 167.79 MHz ( period = 5.960 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.696 ns                ;
; 14.040 ns                               ; 167.79 MHz ( period = 5.960 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.696 ns                ;
; 14.040 ns                               ; 167.79 MHz ( period = 5.960 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.696 ns                ;
; 14.040 ns                               ; 167.79 MHz ( period = 5.960 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.696 ns                ;
; 14.040 ns                               ; 167.79 MHz ( period = 5.960 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.696 ns                ;
; 14.040 ns                               ; 167.79 MHz ( period = 5.960 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.696 ns                ;
; 14.086 ns                               ; 169.09 MHz ( period = 5.914 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.648 ns                ;
; 14.086 ns                               ; 169.09 MHz ( period = 5.914 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.648 ns                ;
; 14.086 ns                               ; 169.09 MHz ( period = 5.914 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.648 ns                ;
; 14.086 ns                               ; 169.09 MHz ( period = 5.914 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.648 ns                ;
; 14.086 ns                               ; 169.09 MHz ( period = 5.914 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.648 ns                ;
; 14.086 ns                               ; 169.09 MHz ( period = 5.914 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.648 ns                ;
; 14.086 ns                               ; 169.09 MHz ( period = 5.914 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.648 ns                ;
; 14.086 ns                               ; 169.09 MHz ( period = 5.914 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.648 ns                ;
; 14.086 ns                               ; 169.09 MHz ( period = 5.914 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.648 ns                ;
; 14.086 ns                               ; 169.09 MHz ( period = 5.914 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.648 ns                ;
; 14.086 ns                               ; 169.09 MHz ( period = 5.914 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.648 ns                ;
; 14.100 ns                               ; 169.49 MHz ( period = 5.900 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.636 ns                ;
; 14.100 ns                               ; 169.49 MHz ( period = 5.900 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.636 ns                ;
; 14.100 ns                               ; 169.49 MHz ( period = 5.900 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.636 ns                ;
; 14.100 ns                               ; 169.49 MHz ( period = 5.900 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.636 ns                ;
; 14.100 ns                               ; 169.49 MHz ( period = 5.900 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.636 ns                ;
; 14.100 ns                               ; 169.49 MHz ( period = 5.900 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.636 ns                ;
; 14.100 ns                               ; 169.49 MHz ( period = 5.900 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.636 ns                ;
; 14.100 ns                               ; 169.49 MHz ( period = 5.900 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.636 ns                ;
; 14.100 ns                               ; 169.49 MHz ( period = 5.900 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.636 ns                ;
; 14.100 ns                               ; 169.49 MHz ( period = 5.900 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.636 ns                ;
; 14.100 ns                               ; 169.49 MHz ( period = 5.900 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.636 ns                ;
; 14.221 ns                               ; 173.04 MHz ( period = 5.779 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.513 ns                ;
; 14.221 ns                               ; 173.04 MHz ( period = 5.779 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.513 ns                ;
; 14.221 ns                               ; 173.04 MHz ( period = 5.779 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.513 ns                ;
; 14.221 ns                               ; 173.04 MHz ( period = 5.779 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.513 ns                ;
; 14.221 ns                               ; 173.04 MHz ( period = 5.779 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.513 ns                ;
; 14.221 ns                               ; 173.04 MHz ( period = 5.779 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.513 ns                ;
; 14.221 ns                               ; 173.04 MHz ( period = 5.779 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.513 ns                ;
; 14.221 ns                               ; 173.04 MHz ( period = 5.779 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.513 ns                ;
; 14.221 ns                               ; 173.04 MHz ( period = 5.779 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.513 ns                ;
; 14.221 ns                               ; 173.04 MHz ( period = 5.779 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.513 ns                ;
; 14.221 ns                               ; 173.04 MHz ( period = 5.779 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk        ; clk      ; 20.000 ns                   ; 19.734 ns                 ; 5.513 ns                ;
; 14.252 ns                               ; 173.97 MHz ( period = 5.748 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.484 ns                ;
; 14.252 ns                               ; 173.97 MHz ( period = 5.748 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.484 ns                ;
; 14.252 ns                               ; 173.97 MHz ( period = 5.748 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.484 ns                ;
; 14.252 ns                               ; 173.97 MHz ( period = 5.748 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.484 ns                ;
; 14.252 ns                               ; 173.97 MHz ( period = 5.748 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.484 ns                ;
; 14.252 ns                               ; 173.97 MHz ( period = 5.748 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.484 ns                ;
; 14.252 ns                               ; 173.97 MHz ( period = 5.748 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.484 ns                ;
; 14.252 ns                               ; 173.97 MHz ( period = 5.748 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.484 ns                ;
; 14.252 ns                               ; 173.97 MHz ( period = 5.748 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.484 ns                ;
; 14.252 ns                               ; 173.97 MHz ( period = 5.748 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.484 ns                ;
; 14.252 ns                               ; 173.97 MHz ( period = 5.748 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.484 ns                ;
; 14.337 ns                               ; 176.58 MHz ( period = 5.663 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.399 ns                ;
; 14.337 ns                               ; 176.58 MHz ( period = 5.663 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.399 ns                ;
; 14.337 ns                               ; 176.58 MHz ( period = 5.663 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.399 ns                ;
; 14.337 ns                               ; 176.58 MHz ( period = 5.663 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.399 ns                ;
; 14.337 ns                               ; 176.58 MHz ( period = 5.663 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.399 ns                ;
; 14.337 ns                               ; 176.58 MHz ( period = 5.663 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.399 ns                ;
; 14.337 ns                               ; 176.58 MHz ( period = 5.663 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.399 ns                ;
; 14.337 ns                               ; 176.58 MHz ( period = 5.663 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.399 ns                ;
; 14.337 ns                               ; 176.58 MHz ( period = 5.663 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.399 ns                ;
; 14.337 ns                               ; 176.58 MHz ( period = 5.663 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.399 ns                ;
; 14.337 ns                               ; 176.58 MHz ( period = 5.663 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.399 ns                ;
; 14.345 ns                               ; 176.83 MHz ( period = 5.655 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.391 ns                ;
; 14.345 ns                               ; 176.83 MHz ( period = 5.655 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.391 ns                ;
; 14.345 ns                               ; 176.83 MHz ( period = 5.655 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.391 ns                ;
; 14.345 ns                               ; 176.83 MHz ( period = 5.655 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.391 ns                ;
; 14.345 ns                               ; 176.83 MHz ( period = 5.655 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.391 ns                ;
; 14.345 ns                               ; 176.83 MHz ( period = 5.655 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.391 ns                ;
; 14.345 ns                               ; 176.83 MHz ( period = 5.655 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.391 ns                ;
; 14.345 ns                               ; 176.83 MHz ( period = 5.655 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.391 ns                ;
; 14.345 ns                               ; 176.83 MHz ( period = 5.655 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.391 ns                ;
; 14.345 ns                               ; 176.83 MHz ( period = 5.655 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.391 ns                ;
; 14.345 ns                               ; 176.83 MHz ( period = 5.655 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.391 ns                ;
; 14.517 ns                               ; 182.38 MHz ( period = 5.483 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.219 ns                ;
; 14.517 ns                               ; 182.38 MHz ( period = 5.483 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.219 ns                ;
; 14.517 ns                               ; 182.38 MHz ( period = 5.483 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.219 ns                ;
; 14.517 ns                               ; 182.38 MHz ( period = 5.483 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.219 ns                ;
; 14.517 ns                               ; 182.38 MHz ( period = 5.483 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.219 ns                ;
; 14.517 ns                               ; 182.38 MHz ( period = 5.483 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.219 ns                ;
; 14.517 ns                               ; 182.38 MHz ( period = 5.483 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.219 ns                ;
; 14.517 ns                               ; 182.38 MHz ( period = 5.483 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.219 ns                ;
; 14.517 ns                               ; 182.38 MHz ( period = 5.483 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.219 ns                ;
; 14.517 ns                               ; 182.38 MHz ( period = 5.483 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.219 ns                ;
; 14.517 ns                               ; 182.38 MHz ( period = 5.483 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.219 ns                ;
; 14.552 ns                               ; 183.55 MHz ( period = 5.448 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 5.186 ns                ;
; 14.552 ns                               ; 183.55 MHz ( period = 5.448 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 5.186 ns                ;
; 14.552 ns                               ; 183.55 MHz ( period = 5.448 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 5.186 ns                ;
; 14.552 ns                               ; 183.55 MHz ( period = 5.448 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 5.186 ns                ;
; 14.552 ns                               ; 183.55 MHz ( period = 5.448 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 5.186 ns                ;
; 14.552 ns                               ; 183.55 MHz ( period = 5.448 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 5.186 ns                ;
; 14.552 ns                               ; 183.55 MHz ( period = 5.448 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 5.186 ns                ;
; 14.552 ns                               ; 183.55 MHz ( period = 5.448 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 5.186 ns                ;
; 14.552 ns                               ; 183.55 MHz ( period = 5.448 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 5.186 ns                ;
; 14.552 ns                               ; 183.55 MHz ( period = 5.448 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 5.186 ns                ;
; 14.552 ns                               ; 183.55 MHz ( period = 5.448 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 5.186 ns                ;
; 14.598 ns                               ; 185.12 MHz ( period = 5.402 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.138 ns                ;
; 14.598 ns                               ; 185.12 MHz ( period = 5.402 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.138 ns                ;
; 14.598 ns                               ; 185.12 MHz ( period = 5.402 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.138 ns                ;
; 14.598 ns                               ; 185.12 MHz ( period = 5.402 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.138 ns                ;
; 14.598 ns                               ; 185.12 MHz ( period = 5.402 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.138 ns                ;
; 14.598 ns                               ; 185.12 MHz ( period = 5.402 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.138 ns                ;
; 14.598 ns                               ; 185.12 MHz ( period = 5.402 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.138 ns                ;
; 14.598 ns                               ; 185.12 MHz ( period = 5.402 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.138 ns                ;
; 14.598 ns                               ; 185.12 MHz ( period = 5.402 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.138 ns                ;
; 14.598 ns                               ; 185.12 MHz ( period = 5.402 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.138 ns                ;
; 14.598 ns                               ; 185.12 MHz ( period = 5.402 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.138 ns                ;
; 14.612 ns                               ; 185.60 MHz ( period = 5.388 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 5.126 ns                ;
; 14.612 ns                               ; 185.60 MHz ( period = 5.388 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 5.126 ns                ;
; 14.612 ns                               ; 185.60 MHz ( period = 5.388 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 5.126 ns                ;
; 14.612 ns                               ; 185.60 MHz ( period = 5.388 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 5.126 ns                ;
; 14.612 ns                               ; 185.60 MHz ( period = 5.388 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 5.126 ns                ;
; 14.612 ns                               ; 185.60 MHz ( period = 5.388 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 5.126 ns                ;
; 14.612 ns                               ; 185.60 MHz ( period = 5.388 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 5.126 ns                ;
; 14.612 ns                               ; 185.60 MHz ( period = 5.388 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 5.126 ns                ;
; 14.612 ns                               ; 185.60 MHz ( period = 5.388 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 5.126 ns                ;
; 14.612 ns                               ; 185.60 MHz ( period = 5.388 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 5.126 ns                ;
; 14.612 ns                               ; 185.60 MHz ( period = 5.388 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 5.126 ns                ;
; 14.678 ns                               ; 187.90 MHz ( period = 5.322 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.058 ns                ;
; 14.678 ns                               ; 187.90 MHz ( period = 5.322 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.058 ns                ;
; 14.678 ns                               ; 187.90 MHz ( period = 5.322 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.058 ns                ;
; 14.678 ns                               ; 187.90 MHz ( period = 5.322 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.058 ns                ;
; 14.678 ns                               ; 187.90 MHz ( period = 5.322 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.058 ns                ;
; 14.678 ns                               ; 187.90 MHz ( period = 5.322 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.058 ns                ;
; 14.678 ns                               ; 187.90 MHz ( period = 5.322 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.058 ns                ;
; 14.678 ns                               ; 187.90 MHz ( period = 5.322 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.058 ns                ;
; 14.678 ns                               ; 187.90 MHz ( period = 5.322 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.058 ns                ;
; 14.678 ns                               ; 187.90 MHz ( period = 5.322 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.058 ns                ;
; 14.678 ns                               ; 187.90 MHz ( period = 5.322 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.058 ns                ;
; 14.733 ns                               ; 189.86 MHz ( period = 5.267 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.003 ns                ;
; 14.733 ns                               ; 189.86 MHz ( period = 5.267 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.003 ns                ;
; 14.733 ns                               ; 189.86 MHz ( period = 5.267 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.003 ns                ;
; 14.733 ns                               ; 189.86 MHz ( period = 5.267 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.003 ns                ;
; 14.733 ns                               ; 189.86 MHz ( period = 5.267 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.003 ns                ;
; 14.733 ns                               ; 189.86 MHz ( period = 5.267 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.003 ns                ;
; 14.733 ns                               ; 189.86 MHz ( period = 5.267 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.003 ns                ;
; 14.733 ns                               ; 189.86 MHz ( period = 5.267 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.003 ns                ;
; 14.733 ns                               ; 189.86 MHz ( period = 5.267 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.003 ns                ;
; 14.733 ns                               ; 189.86 MHz ( period = 5.267 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.003 ns                ;
; 14.733 ns                               ; 189.86 MHz ( period = 5.267 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk        ; clk      ; 20.000 ns                   ; 19.736 ns                 ; 5.003 ns                ;
; 14.849 ns                               ; 194.14 MHz ( period = 5.151 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 4.889 ns                ;
; 14.849 ns                               ; 194.14 MHz ( period = 5.151 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 4.889 ns                ;
; 14.849 ns                               ; 194.14 MHz ( period = 5.151 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 4.889 ns                ;
; 14.849 ns                               ; 194.14 MHz ( period = 5.151 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 4.889 ns                ;
; 14.849 ns                               ; 194.14 MHz ( period = 5.151 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 4.889 ns                ;
; 14.849 ns                               ; 194.14 MHz ( period = 5.151 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 4.889 ns                ;
; 14.849 ns                               ; 194.14 MHz ( period = 5.151 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 4.889 ns                ;
; 14.849 ns                               ; 194.14 MHz ( period = 5.151 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 4.889 ns                ;
; 14.849 ns                               ; 194.14 MHz ( period = 5.151 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 4.889 ns                ;
; 14.849 ns                               ; 194.14 MHz ( period = 5.151 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 4.889 ns                ;
; 14.849 ns                               ; 194.14 MHz ( period = 5.151 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 4.889 ns                ;
; 14.857 ns                               ; 194.44 MHz ( period = 5.143 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 4.881 ns                ;
; 14.857 ns                               ; 194.44 MHz ( period = 5.143 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 4.881 ns                ;
; 14.857 ns                               ; 194.44 MHz ( period = 5.143 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 4.881 ns                ;
; 14.857 ns                               ; 194.44 MHz ( period = 5.143 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 4.881 ns                ;
; 14.857 ns                               ; 194.44 MHz ( period = 5.143 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 4.881 ns                ;
; 14.857 ns                               ; 194.44 MHz ( period = 5.143 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 4.881 ns                ;
; 14.857 ns                               ; 194.44 MHz ( period = 5.143 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 4.881 ns                ;
; 14.857 ns                               ; 194.44 MHz ( period = 5.143 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 4.881 ns                ;
; 14.857 ns                               ; 194.44 MHz ( period = 5.143 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 4.881 ns                ;
; 14.857 ns                               ; 194.44 MHz ( period = 5.143 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 4.881 ns                ;
; 14.857 ns                               ; 194.44 MHz ( period = 5.143 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 4.881 ns                ;
; 15.020 ns                               ; 200.80 MHz ( period = 4.980 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 4.718 ns                ;
; 15.029 ns                               ; 201.17 MHz ( period = 4.971 ns )                    ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 4.709 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                               ;                                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                                   ; To                                                                                                                                                                                                                                                  ; From Clock                                                                    ; To Clock                                                                      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[7]                                                                                                                             ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[7]                                                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[6]                                                                                                                             ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[6]                                                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[5]                                                                                                                             ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[5]                                                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[4]                                                                                                                             ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[4]                                                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[3]                                                                                                                             ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[3]                                                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[2]                                                                                                                             ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[2]                                                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[1]                                                                                                                             ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[1]                                                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[0]                                                                                                                             ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[0]                                                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                                                         ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                                                 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                                                         ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[1]                                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[1]                                                                                                                                                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                                                    ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                                                                                                 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                    ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                                                                 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                    ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                                                                 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                    ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                                                                 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                             ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                                                                         ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[1]                                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[1]                                                                                                                                                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                                                 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|shift_data[0]                                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|shift_data[0]                                                                                                                                                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.737 ns                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.739 ns                 ;
; 0.742 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.744 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[1]                                                                                                                                                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.000 ns                   ; 0.744 ns                 ;
; 0.748 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|shift_data[10]                                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|shift_data[10]                                                                                                                                                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.751 ns                                ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                                                                             ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.751 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.753 ns                                ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                         ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.754 ns                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.755 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|delayed_wrptr_g[8]                                                                     ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.758 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|delayed_wrptr_g[9]                                                                     ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.761 ns                                ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                                                                         ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.763 ns                 ;
; 0.761 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                                                    ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.763 ns                 ;
; 0.762 ns                                ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                             ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.763 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.765 ns                 ;
; 0.764 ns                                ; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                                  ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.766 ns                 ;
; 0.765 ns                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                                                         ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.767 ns                 ;
; 0.765 ns                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.767 ns                 ;
; 0.766 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.768 ns                 ;
; 0.767 ns                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                                                 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.769 ns                 ;
; 0.768 ns                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                                                 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.770 ns                 ;
; 0.771 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                                                    ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.773 ns                 ;
; 0.773 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.775 ns                 ;
; 0.780 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.782 ns                 ;
; 0.781 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|parity11       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.783 ns                 ;
; 0.789 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[8]                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|shift_data[0]                                                                                                                                                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.791 ns                 ;
; 0.792 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.794 ns                 ;
; 0.793 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.795 ns                 ;
; 0.793 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.795 ns                 ;
; 0.913 ns                                ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                                ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                                                                                             ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.915 ns                 ;
; 0.921 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.923 ns                 ;
; 0.921 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.923 ns                 ;
; 0.926 ns                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                                                         ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.928 ns                 ;
; 0.931 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.933 ns                 ;
; 0.932 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.934 ns                 ;
; 0.935 ns                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.937 ns                 ;
; 0.948 ns                                ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                             ; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                                                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.950 ns                 ;
; 0.962 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.964 ns                 ;
; 0.980 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.097 ns                   ; 1.077 ns                 ;
; 0.987 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.097 ns                   ; 1.084 ns                 ;
; 1.006 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.097 ns                   ; 1.103 ns                 ;
; 1.059 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 1.062 ns                 ;
; 1.070 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|delayed_wrptr_g[4]                                                                     ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 1.073 ns                 ;
; 1.107 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.109 ns                 ;
; 1.119 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.120 ns                 ;
; 1.120 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.121 ns                 ;
; 1.123 ns                                ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.125 ns                 ;
; 1.159 ns                                ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                          ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                                                                       ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.166 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[9]                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[9]                                                                                                                                                                                ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.167 ns                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                                                         ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.168 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[0]                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[0]                                                                                                                                                                                ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.170 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.171 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|shift_data[2]                                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|shift_data[2]                                                                                                                                                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.175 ns                                ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                          ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                                                                       ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.176 ns                                ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                          ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                                                                       ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.176 ns                                ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                          ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                                                                       ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.176 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.176 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|shift_data[3]                                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|shift_data[3]                                                                                                                                                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.176 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                                                     ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.176 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                                                     ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.177 ns                                ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                          ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                                                                       ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                          ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                                                                       ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                         ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                         ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                         ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|shift_data[8]                                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|shift_data[8]                                                                                                                                                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|shift_data[5]                                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|shift_data[5]                                                                                                                                                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                                                     ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.179 ns                                ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                             ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.179 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[10]                                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[10]                                                                                                                                                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.180 ns                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                                                 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.182 ns                 ;
; 1.181 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[2]                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[2]                                                                                                                                                                                ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.182 ns                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                                                         ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[4]                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[4]                                                                                                                                                                                ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.183 ns                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[1]                                                                                                                                                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.185 ns                 ;
; 1.184 ns                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                                                         ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.186 ns                 ;
; 1.184 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                                                     ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.186 ns                 ;
; 1.185 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                                                     ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.187 ns                 ;
; 1.187 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                                                     ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.190 ns                                ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                             ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.192 ns                 ;
; 1.191 ns                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                                                 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.193 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.195 ns                 ;
; 1.194 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                                                     ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.196 ns                 ;
; 1.195 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                                                     ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.196 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[13]                                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[13]                                                                                                                                                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.198 ns                                ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                             ; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                                                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.200 ns                 ;
; 1.198 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[11]                                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[11]                                                                                                                                                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.200 ns                 ;
; 1.199 ns                                ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 1.199 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 1.200 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[16]                                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[16]                                                                                                                                                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.201 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|parity11       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.203 ns                 ;
; 1.201 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[6]                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[6]                                                                                                                                                                                ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.203 ns                 ;
; 1.204 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                                                     ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.205 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[7]                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[7]                                                                                                                                                                                ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.207 ns                 ;
; 1.210 ns                                ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.212 ns                 ;
; 1.210 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[8]                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[8]                                                                                                                                                                                ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.212 ns                 ;
; 1.211 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.213 ns                 ;
; 1.212 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.214 ns                 ;
; 1.212 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|shift_data[9]                                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|shift_data[9]                                                                                                                                                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.214 ns                 ;
; 1.220 ns                                ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                             ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.221 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                                                     ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                                                     ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.224 ns                                ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                                                                         ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.226 ns                 ;
; 1.225 ns                                ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                          ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                                                                       ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                         ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                                          ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                                                                                       ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|shift_data[4]                                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|shift_data[4]                                                                                                                                                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.226 ns                                ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                          ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                                                                       ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                          ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                                                                       ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                         ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                                                                      ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|shift_data[7]                                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|shift_data[7]                                                                                                                                                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|shift_data[6]                                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|shift_data[6]                                                                                                                                                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.228 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[17]                                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[17]                                                                                                                                                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.229 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[12]                                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[12]                                                                                                                                                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.230 ns                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                                                         ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.230 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[15]                                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[15]                                                                                                                                                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.233 ns                                ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                             ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.235 ns                 ;
; 1.233 ns                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.235 ns                 ;
; 1.233 ns                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                                                 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.235 ns                 ;
; 1.233 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[1]                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[1]                                                                                                                                                                                ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.235 ns                 ;
; 1.234 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[3]                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[3]                                                                                                                                                                                ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.234 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[14]                                                                                                                                  ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[14]                                                                                                                                                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.234 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                                                     ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.235 ns                                ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                                                                         ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.235 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[5]                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|delay_cnt[5]                                                                                                                                                                                ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.238 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                                                     ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.241 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                                                     ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.243 ns                 ;
; 1.242 ns                                ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                             ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.242 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.242 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                                                     ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.243 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.243 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                                                     ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.244 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                                                     ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.246 ns                 ;
; 1.248 ns                                ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                             ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.250 ns                 ;
; 1.249 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                                                     ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.251 ns                 ;
; 1.255 ns                                ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                             ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.257 ns                 ;
; 1.260 ns                                ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                                                                         ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.262 ns                 ;
; 1.260 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.262 ns                 ;
; 1.260 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.262 ns                 ;
; 1.264 ns                                ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                                                                                         ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.266 ns                 ;
; 1.266 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.268 ns                 ;
; 1.266 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.268 ns                 ;
; 1.270 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.272 ns                 ;
; 1.351 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.353 ns                 ;
; 1.361 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.363 ns                 ;
; 1.380 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.096 ns                   ; 1.476 ns                 ;
; 1.395 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.097 ns                   ; 1.492 ns                 ;
; 1.397 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.096 ns                   ; 1.493 ns                 ;
; 1.403 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.092 ns                   ; 1.495 ns                 ;
; 1.419 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.096 ns                   ; 1.515 ns                 ;
; 1.423 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.093 ns                   ; 1.516 ns                 ;
; 1.423 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.093 ns                   ; 1.516 ns                 ;
; 1.438 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.001 ns                  ; 1.437 ns                 ;
; 1.448 ns                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                                                 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.450 ns                 ;
; 1.456 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                                             ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.006 ns                  ; 1.450 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                                    ;                                                                                                                                                                                                                                                     ;                                                                               ;                                                                               ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                                                      ; To                                                                                                                                                                                                                                                  ; From Clock                                                                    ; To Clock                                                                      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                                                           ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                                             ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                                                        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM7              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM7                                        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM3              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM3                                        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                                                        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                                                        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                                                        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM1              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM1                                        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM11             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM11                                       ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                                                 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                                                        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                                                        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                                                        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.733 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.735 ns                 ;
; 0.735 ns                                ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                      ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                                                ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.740 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]_OTERM15                                       ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.742 ns                 ;
; 0.750 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM5              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM3                                        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.753 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM5              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM7                                        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[1]                                                                     ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.754 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.764 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM9              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM1                                        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.766 ns                 ;
; 0.764 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM9              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM11                                       ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.766 ns                 ;
; 0.767 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                                                        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.769 ns                 ;
; 0.770 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                                                        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.772 ns                 ;
; 0.770 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.772 ns                 ;
; 0.772 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                                                            ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.774 ns                 ;
; 0.773 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.775 ns                 ;
; 0.777 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.779 ns                 ;
; 0.777 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                                             ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.779 ns                 ;
; 0.779 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[4]                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.781 ns                 ;
; 0.786 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.788 ns                 ;
; 0.787 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                                                ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.789 ns                 ;
; 0.792 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[9]                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.794 ns                 ;
; 0.794 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.796 ns                 ;
; 0.796 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[9]                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.798 ns                 ;
; 0.906 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[2]                                                                     ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.908 ns                 ;
; 0.914 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.916 ns                 ;
; 0.921 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.923 ns                 ;
; 0.922 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2                                                                                                                                                ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.924 ns                 ;
; 0.922 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[0]                                                                     ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.924 ns                 ;
; 0.929 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a[0]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.931 ns                 ;
; 0.945 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[5]                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5]                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.947 ns                 ;
; 0.945 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[8]                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.947 ns                 ;
; 0.946 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[8]                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.948 ns                 ;
; 0.946 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                                                        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.948 ns                 ;
; 0.954 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 0.956 ns                 ;
; 0.982 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.100 ns                   ; 1.082 ns                 ;
; 0.983 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a[9]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.003 ns                   ; 0.986 ns                 ;
; 0.984 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.100 ns                   ; 1.084 ns                 ;
; 1.026 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.058 ns                   ; 1.084 ns                 ;
; 1.034 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.058 ns                   ; 1.092 ns                 ;
; 1.062 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0001                                                                                                                        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.064 ns                 ;
; 1.080 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[7]                                                                     ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.096 ns                 ;
; 1.084 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[9]    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[8]                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.004 ns                   ; 1.088 ns                 ;
; 1.088 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[9]    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[7]                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.004 ns                   ; 1.092 ns                 ;
; 1.094 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[9]                                                                     ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.110 ns                 ;
; 1.095 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[7]                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.111 ns                 ;
; 1.103 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.004 ns                   ; 1.107 ns                 ;
; 1.104 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[6]                                                                     ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.120 ns                 ;
; 1.141 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM13                                       ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.143 ns                 ;
; 1.145 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                                                        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.147 ns                 ;
; 1.163 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.170 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.176 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[9]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[9]                                                                                                                             ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.176 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[1]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[1]                                                                                                                             ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.177 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[11]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[11]                                                                                                                            ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                                             ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.181 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                                                             ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.181 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[7]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[7]                                                                                                                             ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.181 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                                                        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.182 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[7]                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[7]                                                                                                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.183 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a[2]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.185 ns                 ;
; 1.183 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                                             ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.185 ns                 ;
; 1.183 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.185 ns                 ;
; 1.185 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                                             ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.187 ns                 ;
; 1.190 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[9]                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[9]                                                                                                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.192 ns                 ;
; 1.191 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[13]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[13]                                                                                                                            ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.192 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a[2]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.194 ns                 ;
; 1.192 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                                                        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.194 ns                 ;
; 1.193 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a[2]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.195 ns                 ;
; 1.195 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[2]                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[2]                                                                                                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.200 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[5]                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[5]                                                                                                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.200 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[0]                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[0]                                                                                                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.200 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                                                        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.212 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                                             ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.214 ns                 ;
; 1.213 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.215 ns                 ;
; 1.225 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                                             ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM11             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM1                                        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.226 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                                                             ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.230 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[5]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[5]                                                                                                                             ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.230 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[6]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[6]                                                                                                                             ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.233 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                                                             ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.235 ns                 ;
; 1.233 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[8]                                                                     ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.249 ns                 ;
; 1.234 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[10]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[10]                                                                                                                            ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.234 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                                                            ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.234 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.234 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[8]                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[8]                                                                                                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.235 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a[1]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.238 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[1]                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[1]                                                                                                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.239 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.241 ns                 ;
; 1.240 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[3]                                                                             ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.003 ns                   ; 1.243 ns                 ;
; 1.241 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                                             ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.243 ns                 ;
; 1.242 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a[1]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.242 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM1              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM3                                        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.245 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                                             ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.247 ns                 ;
; 1.246 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM1              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]_OTERM7                                        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.248 ns                 ;
; 1.246 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                                                        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.248 ns                 ;
; 1.246 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.248 ns                 ;
; 1.247 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                                                             ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.250 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[7]                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.266 ns                 ;
; 1.256 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.004 ns                   ; 1.260 ns                 ;
; 1.256 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                                             ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.258 ns                 ;
; 1.258 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[7]                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.260 ns                 ;
; 1.258 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.260 ns                 ;
; 1.260 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[8]    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[8]                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.004 ns                   ; 1.264 ns                 ;
; 1.260 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.262 ns                 ;
; 1.263 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[8]    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[7]                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.004 ns                   ; 1.267 ns                 ;
; 1.268 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.270 ns                 ;
; 1.269 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.271 ns                 ;
; 1.274 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                                             ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.276 ns                 ;
; 1.322 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.324 ns                 ;
; 1.324 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.326 ns                 ;
; 1.329 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[14]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg7  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.083 ns                   ; 1.412 ns                 ;
; 1.331 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.083 ns                   ; 1.414 ns                 ;
; 1.336 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.083 ns                   ; 1.419 ns                 ;
; 1.337 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[11]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg4  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.083 ns                   ; 1.420 ns                 ;
; 1.337 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.083 ns                   ; 1.420 ns                 ;
; 1.340 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[15]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg8  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.083 ns                   ; 1.423 ns                 ;
; 1.342 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.072 ns                   ; 1.414 ns                 ;
; 1.342 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[13]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg6  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.083 ns                   ; 1.425 ns                 ;
; 1.343 ns                                ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.004 ns                   ; 1.347 ns                 ;
; 1.345 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.083 ns                   ; 1.428 ns                 ;
; 1.346 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.348 ns                 ;
; 1.356 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.358 ns                 ;
; 1.356 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.358 ns                 ;
; 1.373 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[12]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg5  ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.083 ns                   ; 1.456 ns                 ;
; 1.376 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[8]                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5]                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.378 ns                 ;
; 1.383 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]_OTERM15                                       ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.003 ns                   ; 1.386 ns                 ;
; 1.388 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.111 ns                   ; 1.499 ns                 ;
; 1.388 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.111 ns                   ; 1.499 ns                 ;
; 1.392 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.100 ns                   ; 1.492 ns                 ;
; 1.394 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.060 ns                   ; 1.454 ns                 ;
; 1.395 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.111 ns                   ; 1.506 ns                 ;
; 1.398 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.111 ns                   ; 1.509 ns                 ;
; 1.408 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[1]    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[1]                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.006 ns                   ; 1.414 ns                 ;
; 1.411 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[0]    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[0]                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.008 ns                  ; 1.403 ns                 ;
; 1.412 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[8]                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4]                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.414 ns                 ;
; 1.418 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.111 ns                   ; 1.529 ns                 ;
; 1.426 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.059 ns                   ; 1.485 ns                 ;
; 1.429 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg2 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.058 ns                   ; 1.487 ns                 ;
; 1.436 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.054 ns                   ; 1.490 ns                 ;
; 1.438 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[4]                                                                                                                            ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.031 ns                  ; 1.407 ns                 ;
; 1.438 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[1]                                                                                                                            ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.031 ns                  ; 1.407 ns                 ;
; 1.439 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[0]                                                                                                                            ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.031 ns                  ; 1.408 ns                 ;
; 1.443 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[2]                                                                                                                            ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.031 ns                  ; 1.412 ns                 ;
; 1.444 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[3]                                                                                                                            ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.031 ns                  ; 1.413 ns                 ;
; 1.451 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[6]                                                                                                                            ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.031 ns                  ; 1.420 ns                 ;
; 1.452 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[3]                                                                     ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.013 ns                   ; 1.465 ns                 ;
; 1.452 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[7]                                                                                                                            ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.031 ns                  ; 1.421 ns                 ;
; 1.454 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[5]                                                                                                                            ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.031 ns                  ; 1.423 ns                 ;
; 1.455 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[4]                                                                     ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.471 ns                 ;
; 1.459 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a[9]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.003 ns                   ; 1.462 ns                 ;
; 1.460 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[1]                                                                             ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.003 ns                  ; 1.457 ns                 ;
; 1.469 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr1                                                                                                                                            ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.003 ns                   ; 1.472 ns                 ;
; 1.475 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM13             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]_OTERM1                                        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.477 ns                 ;
; 1.475 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM13             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM11                                       ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.477 ns                 ;
; 1.478 ns                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                                                ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.014 ns                  ; 1.464 ns                 ;
; 1.480 ns                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[1]                                                                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.004 ns                   ; 1.484 ns                 ;
; 1.485 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[4]                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[4]                                                                                                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.487 ns                 ;
; 1.486 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[5]    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[5]                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.004 ns                   ; 1.490 ns                 ;
; 1.487 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[5]    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[4]                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.004 ns                   ; 1.491 ns                 ;
; 1.487 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]_OTERM13                                       ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.007 ns                   ; 1.494 ns                 ;
; 1.491 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a[4]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4]                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.003 ns                   ; 1.494 ns                 ;
; 1.491 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a[7]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.003 ns                   ; 1.494 ns                 ;
; 1.496 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.009 ns                  ; 1.487 ns                 ;
; 1.497 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.008 ns                   ; 1.505 ns                 ;
; 1.497 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                                                        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.499 ns                 ;
; 1.502 ns                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                                                                ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.019 ns                  ; 1.483 ns                 ;
; 1.505 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.507 ns                 ;
; 1.506 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                                                        ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.508 ns                 ;
; 1.509 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr15~0_OTERM19                                                                                                                       ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.511 ns                 ;
; 1.510 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[4]                                                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.004 ns                   ; 1.514 ns                 ;
; 1.513 ns                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[1]                                                                                                                             ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.515 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                                                       ;                                                                                                                                                                                                                                                     ;                                                                               ;                                                                               ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'cmos_pclk'                                                                                                                                                                                                     ;
+---------------+-----------------------------------------------+-----------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                          ; To                                            ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-----------------------------------------------+-----------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns      ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns      ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|byte_state        ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns      ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.736 ns      ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.743 ns      ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.744 ns      ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.748 ns      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.757 ns      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.774 ns      ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 0.776 ns                 ;
; 0.784 ns      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 0.786 ns                 ;
; 0.788 ns      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 0.790 ns                 ;
; 0.890 ns      ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 0.892 ns                 ;
; 0.895 ns      ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 0.897 ns                 ;
; 0.925 ns      ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 0.927 ns                 ;
; 0.954 ns      ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 0.956 ns                 ;
; 1.056 ns      ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 1.058 ns                 ;
; 1.128 ns      ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 1.130 ns                 ;
; 1.170 ns      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.198 ns      ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 1.200 ns                 ;
; 1.253 ns      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 1.255 ns                 ;
; 1.255 ns      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 1.257 ns                 ;
; 1.264 ns      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 1.266 ns                 ;
; 1.530 ns      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 1.532 ns                 ;
; 1.758 ns      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 1.760 ns                 ;
; 1.948 ns      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 1.950 ns                 ;
; 2.181 ns      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 2.183 ns                 ;
; 2.252 ns      ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 2.254 ns                 ;
; 2.296 ns      ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 2.298 ns                 ;
; 2.351 ns      ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 2.353 ns                 ;
; 2.351 ns      ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 2.353 ns                 ;
; 2.351 ns      ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 2.353 ns                 ;
; 2.489 ns      ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|Frame_valid       ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 2.491 ns                 ;
; 2.521 ns      ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 2.523 ns                 ;
; 2.647 ns      ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 2.649 ns                 ;
; 2.647 ns      ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 2.649 ns                 ;
; 2.647 ns      ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 2.649 ns                 ;
; 2.647 ns      ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 2.649 ns                 ;
; 2.647 ns      ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 2.649 ns                 ;
; 2.647 ns      ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 2.649 ns                 ;
; 2.871 ns      ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 2.873 ns                 ;
; 2.988 ns      ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.001 ns                   ; 2.989 ns                 ;
; 2.988 ns      ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.001 ns                   ; 2.989 ns                 ;
; 2.988 ns      ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.001 ns                   ; 2.989 ns                 ;
; 2.988 ns      ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.001 ns                   ; 2.989 ns                 ;
; 2.988 ns      ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.001 ns                   ; 2.989 ns                 ;
; 2.988 ns      ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.001 ns                   ; 2.989 ns                 ;
; 2.988 ns      ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.001 ns                   ; 2.989 ns                 ;
; 2.988 ns      ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.001 ns                   ; 2.989 ns                 ;
; 2.988 ns      ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.001 ns                   ; 2.989 ns                 ;
; 2.988 ns      ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.001 ns                   ; 2.989 ns                 ;
; 2.989 ns      ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.001 ns                   ; 2.990 ns                 ;
; 2.989 ns      ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.001 ns                   ; 2.990 ns                 ;
; 2.989 ns      ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.001 ns                   ; 2.990 ns                 ;
; 2.989 ns      ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.001 ns                   ; 2.990 ns                 ;
; 2.989 ns      ; CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.001 ns                   ; 2.990 ns                 ;
; 3.294 ns      ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; cmos_pclk  ; cmos_pclk ; 0.000 ns                   ; 0.002 ns                   ; 3.296 ns                 ;
+---------------+-----------------------------------------------+-----------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                          ; To                                                            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 1.166 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.168 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.180 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.182 ns                 ;
; 1.182 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.185 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.187 ns                 ;
; 1.185 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.187 ns                 ;
; 1.187 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.187 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.189 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.191 ns                 ;
; 1.191 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.195 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.226 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.229 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.230 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.231 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.233 ns                 ;
; 1.234 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.237 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.239 ns                 ;
; 1.238 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.238 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.242 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.246 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.248 ns                 ;
; 1.356 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 1.360 ns                 ;
; 1.531 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 1.535 ns                 ;
; 1.645 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.647 ns                 ;
; 1.659 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.661 ns                 ;
; 1.661 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.663 ns                 ;
; 1.664 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.666 ns                 ;
; 1.664 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.666 ns                 ;
; 1.666 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.668 ns                 ;
; 1.668 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.670 ns                 ;
; 1.670 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.672 ns                 ;
; 1.674 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.676 ns                 ;
; 1.706 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.708 ns                 ;
; 1.706 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.708 ns                 ;
; 1.710 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.712 ns                 ;
; 1.711 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.713 ns                 ;
; 1.714 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.716 ns                 ;
; 1.717 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.719 ns                 ;
; 1.718 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.720 ns                 ;
; 1.722 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.724 ns                 ;
; 1.726 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.728 ns                 ;
; 1.731 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.733 ns                 ;
; 1.745 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.747 ns                 ;
; 1.745 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 1.749 ns                 ;
; 1.747 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.749 ns                 ;
; 1.750 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.752 ns                 ;
; 1.750 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.752 ns                 ;
; 1.754 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.756 ns                 ;
; 1.757 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.759 ns                 ;
; 1.759 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 1.763 ns                 ;
; 1.760 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.762 ns                 ;
; 1.771 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.773 ns                 ;
; 1.773 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 1.777 ns                 ;
; 1.792 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.794 ns                 ;
; 1.795 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 1.799 ns                 ;
; 1.797 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.799 ns                 ;
; 1.800 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.802 ns                 ;
; 1.803 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.805 ns                 ;
; 1.804 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.806 ns                 ;
; 1.808 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.810 ns                 ;
; 1.812 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.814 ns                 ;
; 1.817 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.819 ns                 ;
; 1.831 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.833 ns                 ;
; 1.833 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.835 ns                 ;
; 1.836 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.838 ns                 ;
; 1.836 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.838 ns                 ;
; 1.839 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 1.843 ns                 ;
; 1.840 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.842 ns                 ;
; 1.843 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.845 ns                 ;
; 1.857 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.859 ns                 ;
; 1.859 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 1.863 ns                 ;
; 1.886 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.888 ns                 ;
; 1.889 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.891 ns                 ;
; 1.894 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.896 ns                 ;
; 1.896 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.898 ns                 ;
; 1.898 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.900 ns                 ;
; 1.900 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.902 ns                 ;
; 1.903 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.905 ns                 ;
; 1.917 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.919 ns                 ;
; 1.922 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.924 ns                 ;
; 1.922 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.924 ns                 ;
; 1.925 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 1.929 ns                 ;
; 1.926 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.928 ns                 ;
; 1.929 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.931 ns                 ;
; 1.933 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 1.937 ns                 ;
; 1.938 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 1.942 ns                 ;
; 1.943 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.945 ns                 ;
; 1.945 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 1.949 ns                 ;
; 1.972 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.974 ns                 ;
; 1.975 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.977 ns                 ;
; 1.982 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.984 ns                 ;
; 1.982 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.984 ns                 ;
; 1.984 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.986 ns                 ;
; 1.986 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.988 ns                 ;
; 1.987 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.989 ns                 ;
; 1.989 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 1.991 ns                 ;
; 2.003 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.005 ns                 ;
; 2.008 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.010 ns                 ;
; 2.011 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.015 ns                 ;
; 2.012 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.014 ns                 ;
; 2.015 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.017 ns                 ;
; 2.019 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.023 ns                 ;
; 2.023 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.025 ns                 ;
; 2.031 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.035 ns                 ;
; 2.039 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; clk        ; clk      ; 0.000 ns                   ; -0.002 ns                  ; 2.037 ns                 ;
; 2.061 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.063 ns                 ;
; 2.067 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.071 ns                 ;
; 2.068 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.070 ns                 ;
; 2.068 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.070 ns                 ;
; 2.070 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.072 ns                 ;
; 2.072 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.074 ns                 ;
; 2.073 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.075 ns                 ;
; 2.075 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.077 ns                 ;
; 2.089 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.091 ns                 ;
; 2.095 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.099 ns                 ;
; 2.097 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.101 ns                 ;
; 2.098 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.100 ns                 ;
; 2.101 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.103 ns                 ;
; 2.105 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.109 ns                 ;
; 2.109 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.111 ns                 ;
; 2.117 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.121 ns                 ;
; 2.121 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.125 ns                 ;
; 2.147 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.149 ns                 ;
; 2.153 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.157 ns                 ;
; 2.154 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.156 ns                 ;
; 2.154 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.156 ns                 ;
; 2.159 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.161 ns                 ;
; 2.161 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.163 ns                 ;
; 2.162 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.164 ns                 ;
; 2.181 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.185 ns                 ;
; 2.183 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.187 ns                 ;
; 2.187 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.189 ns                 ;
; 2.191 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.195 ns                 ;
; 2.195 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.197 ns                 ;
; 2.198 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.200 ns                 ;
; 2.203 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.207 ns                 ;
; 2.233 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.235 ns                 ;
; 2.239 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.243 ns                 ;
; 2.240 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.242 ns                 ;
; 2.240 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.242 ns                 ;
; 2.243 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.247 ns                 ;
; 2.248 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.250 ns                 ;
; 2.262 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.266 ns                 ;
; 2.267 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.271 ns                 ;
; 2.269 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.273 ns                 ;
; 2.273 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.275 ns                 ;
; 2.277 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.281 ns                 ;
; 2.284 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.286 ns                 ;
; 2.288 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.290 ns                 ;
; 2.289 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.293 ns                 ;
; 2.325 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.329 ns                 ;
; 2.326 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.328 ns                 ;
; 2.326 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.328 ns                 ;
; 2.329 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.333 ns                 ;
; 2.334 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.336 ns                 ;
; 2.348 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.352 ns                 ;
; 2.351 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.353 ns                 ;
; 2.353 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.357 ns                 ;
; 2.355 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.359 ns                 ;
; 2.359 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.361 ns                 ;
; 2.363 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.367 ns                 ;
; 2.370 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.372 ns                 ;
; 2.374 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.376 ns                 ;
; 2.375 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.379 ns                 ;
; 2.406 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.410 ns                 ;
; 2.411 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.415 ns                 ;
; 2.412 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.414 ns                 ;
; 2.412 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.414 ns                 ;
; 2.415 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.419 ns                 ;
; 2.434 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.438 ns                 ;
; 2.437 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.439 ns                 ;
; 2.439 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.443 ns                 ;
; 2.441 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.445 ns                 ;
; 2.449 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.453 ns                 ;
; 2.460 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.462 ns                 ;
; 2.492 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.496 ns                 ;
; 2.497 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.501 ns                 ;
; 2.498 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.500 ns                 ;
; 2.498 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.500 ns                 ;
; 2.501 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.505 ns                 ;
; 2.517 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; clk        ; clk      ; 0.000 ns                   ; -0.002 ns                  ; 2.515 ns                 ;
; 2.520 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.524 ns                 ;
; 2.523 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.525 ns                 ;
; 2.525 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.529 ns                 ;
; 2.532 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.536 ns                 ;
; 2.535 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.539 ns                 ;
; 2.565 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.569 ns                 ;
; 2.578 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.582 ns                 ;
; 2.583 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.587 ns                 ;
; 2.584 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 2.586 ns                 ;
; 2.587 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.591 ns                 ;
; 2.603 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; clk        ; clk      ; 0.000 ns                   ; -0.002 ns                  ; 2.601 ns                 ;
; 2.606 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.610 ns                 ;
; 2.611 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.615 ns                 ;
; 2.618 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.622 ns                 ;
; 2.631 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.635 ns                 ;
; 2.651 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.655 ns                 ;
; 2.664 ns                                ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; clk        ; clk      ; 0.000 ns                   ; 0.004 ns                   ; 2.668 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)           ;                                                               ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                         ;
+-------+--------------+------------+----------------+----------------------------------------------------------------------------------------------------------------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From           ; To                                                                                                                         ; To Clock  ;
+-------+--------------+------------+----------------+----------------------------------------------------------------------------------------------------------------------------+-----------+
; N/A   ; None         ; 10.943 ns  ; cmos_sdat      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                        ; clk       ;
; N/A   ; None         ; 10.611 ns  ; cmos_sdat      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                        ; clk       ;
; N/A   ; None         ; 10.529 ns  ; cmos_sdat      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                        ; clk       ;
; N/A   ; None         ; 10.305 ns  ; cmos_sdat      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                        ; clk       ;
; N/A   ; None         ; 10.292 ns  ; cmos_sdat      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW3                                                        ; clk       ;
; N/A   ; None         ; 10.162 ns  ; cmos_sdat      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                        ; clk       ;
; N/A   ; None         ; 8.271 ns   ; cmos_sdat      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[7]                                                 ; clk       ;
; N/A   ; None         ; 8.269 ns   ; cmos_sdat      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[3]                                                 ; clk       ;
; N/A   ; None         ; 8.269 ns   ; cmos_sdat      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[4]                                                 ; clk       ;
; N/A   ; None         ; 7.886 ns   ; cmos_sdat      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[2]                                                 ; clk       ;
; N/A   ; None         ; 7.886 ns   ; cmos_sdat      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[5]                                                 ; clk       ;
; N/A   ; None         ; 7.886 ns   ; cmos_sdat      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[6]                                                 ; clk       ;
; N/A   ; None         ; 7.884 ns   ; cmos_sdat      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[1]                                                 ; clk       ;
; N/A   ; None         ; 7.883 ns   ; cmos_sdat      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[0]                                                 ; clk       ;
; N/A   ; None         ; 7.699 ns   ; sdram_data[14] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[14] ; clk       ;
; N/A   ; None         ; 7.635 ns   ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                  ; cmos_pclk ;
; N/A   ; None         ; 7.619 ns   ; sdram_data[2]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[2]  ; clk       ;
; N/A   ; None         ; 7.604 ns   ; sdram_data[1]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[1]  ; clk       ;
; N/A   ; None         ; 7.569 ns   ; sdram_data[15] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[15] ; clk       ;
; N/A   ; None         ; 7.522 ns   ; sdram_data[0]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[0]  ; clk       ;
; N/A   ; None         ; 7.512 ns   ; sdram_data[4]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[4]  ; clk       ;
; N/A   ; None         ; 7.488 ns   ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                              ; cmos_pclk ;
; N/A   ; None         ; 7.488 ns   ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                              ; cmos_pclk ;
; N/A   ; None         ; 7.488 ns   ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                              ; cmos_pclk ;
; N/A   ; None         ; 7.488 ns   ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                              ; cmos_pclk ;
; N/A   ; None         ; 7.488 ns   ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                              ; cmos_pclk ;
; N/A   ; None         ; 7.487 ns   ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                  ; cmos_pclk ;
; N/A   ; None         ; 7.487 ns   ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                 ; cmos_pclk ;
; N/A   ; None         ; 7.487 ns   ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                 ; cmos_pclk ;
; N/A   ; None         ; 7.487 ns   ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                 ; cmos_pclk ;
; N/A   ; None         ; 7.487 ns   ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                  ; cmos_pclk ;
; N/A   ; None         ; 7.487 ns   ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                  ; cmos_pclk ;
; N/A   ; None         ; 7.487 ns   ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                  ; cmos_pclk ;
; N/A   ; None         ; 7.487 ns   ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                  ; cmos_pclk ;
; N/A   ; None         ; 7.487 ns   ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                  ; cmos_pclk ;
; N/A   ; None         ; 7.487 ns   ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                  ; cmos_pclk ;
; N/A   ; None         ; 7.414 ns   ; sdram_data[3]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[3]  ; clk       ;
; N/A   ; None         ; 7.240 ns   ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                              ; cmos_pclk ;
; N/A   ; None         ; 7.240 ns   ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                              ; cmos_pclk ;
; N/A   ; None         ; 7.240 ns   ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                              ; cmos_pclk ;
; N/A   ; None         ; 7.240 ns   ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                              ; cmos_pclk ;
; N/A   ; None         ; 7.240 ns   ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                              ; cmos_pclk ;
; N/A   ; None         ; 7.239 ns   ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                  ; cmos_pclk ;
; N/A   ; None         ; 7.239 ns   ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                 ; cmos_pclk ;
; N/A   ; None         ; 7.239 ns   ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                 ; cmos_pclk ;
; N/A   ; None         ; 7.239 ns   ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                 ; cmos_pclk ;
; N/A   ; None         ; 7.239 ns   ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                  ; cmos_pclk ;
; N/A   ; None         ; 7.239 ns   ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                  ; cmos_pclk ;
; N/A   ; None         ; 7.239 ns   ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                  ; cmos_pclk ;
; N/A   ; None         ; 7.239 ns   ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                  ; cmos_pclk ;
; N/A   ; None         ; 7.239 ns   ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                  ; cmos_pclk ;
; N/A   ; None         ; 7.239 ns   ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                  ; cmos_pclk ;
; N/A   ; None         ; 7.212 ns   ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                  ; cmos_pclk ;
; N/A   ; None         ; 7.208 ns   ; sdram_data[13] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[13] ; clk       ;
; N/A   ; None         ; 7.160 ns   ; sdram_data[6]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[6]  ; clk       ;
; N/A   ; None         ; 7.146 ns   ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                 ; cmos_pclk ;
; N/A   ; None         ; 7.146 ns   ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                 ; cmos_pclk ;
; N/A   ; None         ; 7.146 ns   ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                 ; cmos_pclk ;
; N/A   ; None         ; 7.146 ns   ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                  ; cmos_pclk ;
; N/A   ; None         ; 7.146 ns   ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                  ; cmos_pclk ;
; N/A   ; None         ; 7.146 ns   ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                  ; cmos_pclk ;
; N/A   ; None         ; 7.089 ns   ; sdram_data[5]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[5]  ; clk       ;
; N/A   ; None         ; 7.014 ns   ; sdram_data[10] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10] ; clk       ;
; N/A   ; None         ; 7.005 ns   ; sdram_data[11] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[11] ; clk       ;
; N/A   ; None         ; 7.000 ns   ; sdram_data[12] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[12] ; clk       ;
; N/A   ; None         ; 6.986 ns   ; sdram_data[8]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[8]  ; clk       ;
; N/A   ; None         ; 6.970 ns   ; sdram_data[7]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[7]  ; clk       ;
; N/A   ; None         ; 6.929 ns   ; sdram_data[9]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[9]  ; clk       ;
; N/A   ; None         ; 6.898 ns   ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                 ; cmos_pclk ;
; N/A   ; None         ; 6.898 ns   ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                 ; cmos_pclk ;
; N/A   ; None         ; 6.898 ns   ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                 ; cmos_pclk ;
; N/A   ; None         ; 6.898 ns   ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                  ; cmos_pclk ;
; N/A   ; None         ; 6.898 ns   ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                  ; cmos_pclk ;
; N/A   ; None         ; 6.898 ns   ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                  ; cmos_pclk ;
; N/A   ; None         ; 6.862 ns   ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                  ; cmos_pclk ;
; N/A   ; None         ; 6.850 ns   ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                              ; cmos_pclk ;
; N/A   ; None         ; 6.850 ns   ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                              ; cmos_pclk ;
; N/A   ; None         ; 6.850 ns   ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                              ; cmos_pclk ;
; N/A   ; None         ; 6.830 ns   ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                    ; cmos_pclk ;
; N/A   ; None         ; 6.637 ns   ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                  ; cmos_pclk ;
; N/A   ; None         ; 6.602 ns   ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                              ; cmos_pclk ;
; N/A   ; None         ; 6.602 ns   ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                              ; cmos_pclk ;
; N/A   ; None         ; 6.602 ns   ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                              ; cmos_pclk ;
; N/A   ; None         ; 6.191 ns   ; cmos_data[0]   ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                  ; cmos_pclk ;
; N/A   ; None         ; 6.189 ns   ; cmos_data[0]   ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                              ; cmos_pclk ;
; N/A   ; None         ; 6.101 ns   ; cmos_data[3]   ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                              ; cmos_pclk ;
; N/A   ; None         ; 6.046 ns   ; cmos_data[6]   ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                              ; cmos_pclk ;
; N/A   ; None         ; 5.925 ns   ; cmos_data[7]   ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                              ; cmos_pclk ;
; N/A   ; None         ; 5.764 ns   ; cmos_data[2]   ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                              ; cmos_pclk ;
; N/A   ; None         ; 5.748 ns   ; cmos_data[2]   ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                  ; cmos_pclk ;
; N/A   ; None         ; 5.743 ns   ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                     ; cmos_pclk ;
; N/A   ; None         ; 5.740 ns   ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                     ; cmos_pclk ;
; N/A   ; None         ; 5.739 ns   ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                     ; cmos_pclk ;
; N/A   ; None         ; 5.736 ns   ; cmos_data[3]   ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                  ; cmos_pclk ;
; N/A   ; None         ; 5.730 ns   ; cmos_data[6]   ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                  ; cmos_pclk ;
; N/A   ; None         ; 5.656 ns   ; cmos_data[5]   ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                              ; cmos_pclk ;
; N/A   ; None         ; 5.636 ns   ; cmos_data[5]   ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                  ; cmos_pclk ;
; N/A   ; None         ; 5.615 ns   ; cmos_data[7]   ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                  ; cmos_pclk ;
; N/A   ; None         ; 5.570 ns   ; cmos_data[1]   ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                              ; cmos_pclk ;
; N/A   ; None         ; 5.569 ns   ; cmos_data[1]   ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                  ; cmos_pclk ;
; N/A   ; None         ; 5.553 ns   ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                    ; cmos_pclk ;
; N/A   ; None         ; 5.536 ns   ; cmos_data[4]   ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                  ; cmos_pclk ;
; N/A   ; None         ; 5.522 ns   ; cmos_data[4]   ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                              ; cmos_pclk ;
+-------+--------------+------------+----------------+----------------------------------------------------------------------------------------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------+--------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                             ; To           ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------+--------------+------------+
; N/A                                     ; None                                                ; 31.601 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]  ; lcd_green[9] ; clk        ;
; N/A                                     ; None                                                ; 31.423 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]  ; lcd_green[9] ; clk        ;
; N/A                                     ; None                                                ; 31.309 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]  ; lcd_green[9] ; clk        ;
; N/A                                     ; None                                                ; 31.254 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]  ; lcd_green[9] ; clk        ;
; N/A                                     ; None                                                ; 31.140 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]  ; lcd_green[9] ; clk        ;
; N/A                                     ; None                                                ; 31.109 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]  ; lcd_green[9] ; clk        ;
; N/A                                     ; None                                                ; 30.948 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]  ; lcd_green[9] ; clk        ;
; N/A                                     ; None                                                ; 30.920 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]  ; lcd_green[9] ; clk        ;
; N/A                                     ; None                                                ; 30.889 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]  ; lcd_green[9] ; clk        ;
; N/A                                     ; None                                                ; 30.851 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]  ; lcd_green[9] ; clk        ;
; N/A                                     ; None                                                ; 30.788 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]  ; lcd_green[8] ; clk        ;
; N/A                                     ; None                                                ; 30.786 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]  ; lcd_green[9] ; clk        ;
; N/A                                     ; None                                                ; 30.778 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]  ; lcd_green[7] ; clk        ;
; N/A                                     ; None                                                ; 30.697 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]  ; lcd_green[9] ; clk        ;
; N/A                                     ; None                                                ; 30.610 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]  ; lcd_green[8] ; clk        ;
; N/A                                     ; None                                                ; 30.600 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]  ; lcd_green[7] ; clk        ;
; N/A                                     ; None                                                ; 30.511 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10] ; lcd_green[9] ; clk        ;
; N/A                                     ; None                                                ; 30.509 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]  ; lcd_green[9] ; clk        ;
; N/A                                     ; None                                                ; 30.496 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]  ; lcd_green[8] ; clk        ;
; N/A                                     ; None                                                ; 30.486 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]  ; lcd_green[7] ; clk        ;
; N/A                                     ; None                                                ; 30.441 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]  ; lcd_green[8] ; clk        ;
; N/A                                     ; None                                                ; 30.431 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]  ; lcd_green[7] ; clk        ;
; N/A                                     ; None                                                ; 30.377 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]  ; lcd_green[9] ; clk        ;
; N/A                                     ; None                                                ; 30.375 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]  ; lcd_red[8]   ; clk        ;
; N/A                                     ; None                                                ; 30.327 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]  ; lcd_green[8] ; clk        ;
; N/A                                     ; None                                                ; 30.317 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]  ; lcd_green[7] ; clk        ;
; N/A                                     ; None                                                ; 30.296 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]  ; lcd_green[8] ; clk        ;
; N/A                                     ; None                                                ; 30.286 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]  ; lcd_green[7] ; clk        ;
; N/A                                     ; None                                                ; 30.197 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]  ; lcd_red[8]   ; clk        ;
; N/A                                     ; None                                                ; 30.187 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]  ; lcd_green[6] ; clk        ;
; N/A                                     ; None                                                ; 30.172 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]  ; lcd_green[9] ; clk        ;
; N/A                                     ; None                                                ; 30.150 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]  ; lcd_green[9] ; clk        ;
; N/A                                     ; None                                                ; 30.135 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]  ; lcd_green[8] ; clk        ;
; N/A                                     ; None                                                ; 30.125 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]  ; lcd_green[7] ; clk        ;
; N/A                                     ; None                                                ; 30.107 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]  ; lcd_green[8] ; clk        ;
; N/A                                     ; None                                                ; 30.097 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]  ; lcd_green[7] ; clk        ;
; N/A                                     ; None                                                ; 30.083 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]  ; lcd_red[8]   ; clk        ;
; N/A                                     ; None                                                ; 30.076 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]  ; lcd_green[8] ; clk        ;
; N/A                                     ; None                                                ; 30.066 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]  ; lcd_green[7] ; clk        ;
; N/A                                     ; None                                                ; 30.059 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]  ; lcd_green[9] ; clk        ;
; N/A                                     ; None                                                ; 30.057 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]  ; lcd_green[5] ; clk        ;
; N/A                                     ; None                                                ; 30.038 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]  ; lcd_green[8] ; clk        ;
; N/A                                     ; None                                                ; 30.028 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]  ; lcd_green[7] ; clk        ;
; N/A                                     ; None                                                ; 30.028 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]  ; lcd_red[8]   ; clk        ;
; N/A                                     ; None                                                ; 30.009 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]  ; lcd_green[6] ; clk        ;
; N/A                                     ; None                                                ; 29.985 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]  ; lcd_green[9] ; clk        ;
; N/A                                     ; None                                                ; 29.973 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]  ; lcd_green[8] ; clk        ;
; N/A                                     ; None                                                ; 29.967 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]  ; lcd_blue[9]  ; clk        ;
; N/A                                     ; None                                                ; 29.963 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]  ; lcd_green[7] ; clk        ;
; N/A                                     ; None                                                ; 29.948 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]  ; lcd_blue[8]  ; clk        ;
; N/A                                     ; None                                                ; 29.914 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]  ; lcd_red[8]   ; clk        ;
; N/A                                     ; None                                                ; 29.895 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]  ; lcd_green[6] ; clk        ;
; N/A                                     ; None                                                ; 29.884 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]  ; lcd_green[8] ; clk        ;
; N/A                                     ; None                                                ; 29.883 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]  ; lcd_red[8]   ; clk        ;
; N/A                                     ; None                                                ; 29.879 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10] ; lcd_green[9] ; clk        ;
; N/A                                     ; None                                                ; 29.879 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]  ; lcd_green[5] ; clk        ;
; N/A                                     ; None                                                ; 29.874 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]  ; lcd_green[7] ; clk        ;
; N/A                                     ; None                                                ; 29.853 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]  ; lcd_red[7]   ; clk        ;
; N/A                                     ; None                                                ; 29.840 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]  ; lcd_green[6] ; clk        ;
; N/A                                     ; None                                                ; 29.789 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]  ; lcd_blue[9]  ; clk        ;
; N/A                                     ; None                                                ; 29.770 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]  ; lcd_blue[8]  ; clk        ;
; N/A                                     ; None                                                ; 29.765 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]  ; lcd_green[5] ; clk        ;
; N/A                                     ; None                                                ; 29.754 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]  ; lcd_green[9] ; clk        ;
; N/A                                     ; None                                                ; 29.726 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]  ; lcd_green[6] ; clk        ;
; N/A                                     ; None                                                ; 29.722 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]  ; lcd_red[8]   ; clk        ;
; N/A                                     ; None                                                ; 29.710 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]  ; lcd_green[5] ; clk        ;
; N/A                                     ; None                                                ; 29.698 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10] ; lcd_green[8] ; clk        ;
; N/A                                     ; None                                                ; 29.696 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]  ; lcd_green[8] ; clk        ;
; N/A                                     ; None                                                ; 29.695 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]  ; lcd_green[6] ; clk        ;
; N/A                                     ; None                                                ; 29.694 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]  ; lcd_red[8]   ; clk        ;
; N/A                                     ; None                                                ; 29.688 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10] ; lcd_green[7] ; clk        ;
; N/A                                     ; None                                                ; 29.686 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]  ; lcd_green[7] ; clk        ;
; N/A                                     ; None                                                ; 29.675 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]  ; lcd_blue[9]  ; clk        ;
; N/A                                     ; None                                                ; 29.675 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]  ; lcd_red[7]   ; clk        ;
; N/A                                     ; None                                                ; 29.663 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]  ; lcd_red[8]   ; clk        ;
; N/A                                     ; None                                                ; 29.656 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]  ; lcd_blue[8]  ; clk        ;
; N/A                                     ; None                                                ; 29.625 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]  ; lcd_red[8]   ; clk        ;
; N/A                                     ; None                                                ; 29.620 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]  ; lcd_blue[9]  ; clk        ;
; N/A                                     ; None                                                ; 29.601 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]  ; lcd_blue[8]  ; clk        ;
; N/A                                     ; None                                                ; 29.596 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]  ; lcd_green[5] ; clk        ;
; N/A                                     ; None                                                ; 29.565 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]  ; lcd_green[5] ; clk        ;
; N/A                                     ; None                                                ; 29.564 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]  ; lcd_green[8] ; clk        ;
; N/A                                     ; None                                                ; 29.561 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]  ; lcd_red[7]   ; clk        ;
; N/A                                     ; None                                                ; 29.560 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]  ; lcd_red[8]   ; clk        ;
; N/A                                     ; None                                                ; 29.554 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]  ; lcd_green[7] ; clk        ;
; N/A                                     ; None                                                ; 29.534 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]  ; lcd_green[6] ; clk        ;
; N/A                                     ; None                                                ; 29.506 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]  ; lcd_blue[9]  ; clk        ;
; N/A                                     ; None                                                ; 29.506 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]  ; lcd_green[6] ; clk        ;
; N/A                                     ; None                                                ; 29.506 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]  ; lcd_red[7]   ; clk        ;
; N/A                                     ; None                                                ; 29.487 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]  ; lcd_blue[8]  ; clk        ;
; N/A                                     ; None                                                ; 29.487 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]  ; lcd_red[6]   ; clk        ;
; N/A                                     ; None                                                ; 29.475 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]  ; lcd_blue[9]  ; clk        ;
; N/A                                     ; None                                                ; 29.475 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]  ; lcd_green[6] ; clk        ;
; N/A                                     ; None                                                ; 29.471 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]  ; lcd_red[8]   ; clk        ;
; N/A                                     ; None                                                ; 29.456 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]  ; lcd_blue[8]  ; clk        ;
; N/A                                     ; None                                                ; 29.437 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]  ; lcd_green[6] ; clk        ;
; N/A                                     ; None                                                ; 29.404 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]  ; lcd_green[5] ; clk        ;
; N/A                                     ; None                                                ; 29.392 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]  ; lcd_red[7]   ; clk        ;
; N/A                                     ; None                                                ; 29.376 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]  ; lcd_green[5] ; clk        ;
; N/A                                     ; None                                                ; 29.372 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]  ; lcd_green[6] ; clk        ;
; N/A                                     ; None                                                ; 29.361 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]  ; lcd_red[7]   ; clk        ;
; N/A                                     ; None                                                ; 29.359 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]  ; lcd_green[8] ; clk        ;
; N/A                                     ; None                                                ; 29.349 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]  ; lcd_green[7] ; clk        ;
; N/A                                     ; None                                                ; 29.345 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]  ; lcd_green[5] ; clk        ;
; N/A                                     ; None                                                ; 29.337 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]  ; lcd_green[8] ; clk        ;
; N/A                                     ; None                                                ; 29.327 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]  ; lcd_green[7] ; clk        ;
; N/A                                     ; None                                                ; 29.314 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]  ; lcd_blue[9]  ; clk        ;
; N/A                                     ; None                                                ; 29.309 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]  ; lcd_red[6]   ; clk        ;
; N/A                                     ; None                                                ; 29.307 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]  ; lcd_green[5] ; clk        ;
; N/A                                     ; None                                                ; 29.295 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]  ; lcd_blue[8]  ; clk        ;
; N/A                                     ; None                                                ; 29.286 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]  ; lcd_blue[9]  ; clk        ;
; N/A                                     ; None                                                ; 29.285 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10] ; lcd_red[8]   ; clk        ;
; N/A                                     ; None                                                ; 29.283 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]  ; lcd_green[6] ; clk        ;
; N/A                                     ; None                                                ; 29.283 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]  ; lcd_red[8]   ; clk        ;
; N/A                                     ; None                                                ; 29.267 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]  ; lcd_blue[8]  ; clk        ;
; N/A                                     ; None                                                ; 29.255 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]  ; lcd_blue[9]  ; clk        ;
; N/A                                     ; None                                                ; 29.246 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]  ; lcd_green[8] ; clk        ;
; N/A                                     ; None                                                ; 29.242 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]  ; lcd_green[5] ; clk        ;
; N/A                                     ; None                                                ; 29.236 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]  ; lcd_blue[8]  ; clk        ;
; N/A                                     ; None                                                ; 29.236 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]  ; lcd_green[7] ; clk        ;
; N/A                                     ; None                                                ; 29.233 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]  ; lcd_blue[7]  ; clk        ;
; N/A                                     ; None                                                ; 29.217 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]  ; lcd_blue[9]  ; clk        ;
; N/A                                     ; None                                                ; 29.200 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]  ; lcd_red[7]   ; clk        ;
; N/A                                     ; None                                                ; 29.198 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]  ; lcd_blue[8]  ; clk        ;
; N/A                                     ; None                                                ; 29.195 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]  ; lcd_red[6]   ; clk        ;
; N/A                                     ; None                                                ; 29.172 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]  ; lcd_green[8] ; clk        ;
; N/A                                     ; None                                                ; 29.172 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]  ; lcd_red[7]   ; clk        ;
; N/A                                     ; None                                                ; 29.162 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]  ; lcd_green[7] ; clk        ;
; N/A                                     ; None                                                ; 29.153 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]  ; lcd_green[5] ; clk        ;
; N/A                                     ; None                                                ; 29.152 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]  ; lcd_blue[9]  ; clk        ;
; N/A                                     ; None                                                ; 29.151 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]  ; lcd_red[8]   ; clk        ;
; N/A                                     ; None                                                ; 29.141 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]  ; lcd_red[7]   ; clk        ;
; N/A                                     ; None                                                ; 29.140 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]  ; lcd_red[6]   ; clk        ;
; N/A                                     ; None                                                ; 29.133 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]  ; lcd_blue[8]  ; clk        ;
; N/A                                     ; None                                                ; 29.103 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]  ; lcd_red[7]   ; clk        ;
; N/A                                     ; None                                                ; 29.097 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10] ; lcd_green[6] ; clk        ;
; N/A                                     ; None                                                ; 29.095 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]  ; lcd_green[6] ; clk        ;
; N/A                                     ; None                                                ; 29.066 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10] ; lcd_green[8] ; clk        ;
; N/A                                     ; None                                                ; 29.063 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]  ; lcd_blue[9]  ; clk        ;
; N/A                                     ; None                                                ; 29.062 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]  ; lcd_red[9]   ; clk        ;
; N/A                                     ; None                                                ; 29.056 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10] ; lcd_green[7] ; clk        ;
; N/A                                     ; None                                                ; 29.055 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]  ; lcd_blue[7]  ; clk        ;
; N/A                                     ; None                                                ; 29.044 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]  ; lcd_blue[8]  ; clk        ;
; N/A                                     ; None                                                ; 29.038 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]  ; lcd_red[7]   ; clk        ;
; N/A                                     ; None                                                ; 29.026 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]  ; lcd_red[6]   ; clk        ;
; N/A                                     ; None                                                ; 28.995 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]  ; lcd_red[6]   ; clk        ;
; N/A                                     ; None                                                ; 28.967 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10] ; lcd_green[5] ; clk        ;
; N/A                                     ; None                                                ; 28.965 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]  ; lcd_green[5] ; clk        ;
; N/A                                     ; None                                                ; 28.963 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]  ; lcd_green[6] ; clk        ;
; N/A                                     ; None                                                ; 28.949 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]  ; lcd_red[7]   ; clk        ;
; N/A                                     ; None                                                ; 28.946 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]  ; lcd_red[8]   ; clk        ;
; N/A                                     ; None                                                ; 28.941 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]  ; lcd_blue[7]  ; clk        ;
; N/A                                     ; None                                                ; 28.941 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]  ; lcd_green[8] ; clk        ;
; N/A                                     ; None                                                ; 28.931 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]  ; lcd_green[7] ; clk        ;
; N/A                                     ; None                                                ; 28.924 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]  ; lcd_red[8]   ; clk        ;
; N/A                                     ; None                                                ; 28.886 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]  ; lcd_blue[7]  ; clk        ;
; N/A                                     ; None                                                ; 28.884 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]  ; lcd_red[9]   ; clk        ;
; N/A                                     ; None                                                ; 28.877 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10] ; lcd_blue[9]  ; clk        ;
; N/A                                     ; None                                                ; 28.875 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]  ; lcd_blue[9]  ; clk        ;
; N/A                                     ; None                                                ; 28.865 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]  ; lcd_red[5]   ; clk        ;
; N/A                                     ; None                                                ; 28.858 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10] ; lcd_blue[8]  ; clk        ;
; N/A                                     ; None                                                ; 28.856 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]  ; lcd_blue[8]  ; clk        ;
; N/A                                     ; None                                                ; 28.834 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]  ; lcd_red[6]   ; clk        ;
; N/A                                     ; None                                                ; 28.833 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]  ; lcd_green[5] ; clk        ;
; N/A                                     ; None                                                ; 28.833 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]  ; lcd_red[8]   ; clk        ;
; N/A                                     ; None                                                ; 28.806 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]  ; lcd_red[6]   ; clk        ;
; N/A                                     ; None                                                ; 28.799 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]  ; lcd_green[4] ; clk        ;
; N/A                                     ; None                                                ; 28.775 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]  ; lcd_red[6]   ; clk        ;
; N/A                                     ; None                                                ; 28.772 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]  ; lcd_blue[7]  ; clk        ;
; N/A                                     ; None                                                ; 28.770 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]  ; lcd_red[9]   ; clk        ;
; N/A                                     ; None                                                ; 28.763 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10] ; lcd_red[7]   ; clk        ;
; N/A                                     ; None                                                ; 28.761 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]  ; lcd_red[7]   ; clk        ;
; N/A                                     ; None                                                ; 28.759 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]  ; lcd_red[8]   ; clk        ;
; N/A                                     ; None                                                ; 28.758 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]  ; lcd_green[6] ; clk        ;
; N/A                                     ; None                                                ; 28.743 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]  ; lcd_blue[9]  ; clk        ;
; N/A                                     ; None                                                ; 28.741 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]  ; lcd_blue[7]  ; clk        ;
; N/A                                     ; None                                                ; 28.737 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]  ; lcd_red[6]   ; clk        ;
; N/A                                     ; None                                                ; 28.736 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]  ; lcd_green[6] ; clk        ;
; N/A                                     ; None                                                ; 28.724 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]  ; lcd_blue[8]  ; clk        ;
; N/A                                     ; None                                                ; 28.724 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]  ; lcd_green[9] ; clk        ;
; N/A                                     ; None                                                ; 28.715 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]  ; lcd_red[9]   ; clk        ;
; N/A                                     ; None                                                ; 28.687 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]  ; lcd_red[5]   ; clk        ;
; N/A                                     ; None                                                ; 28.672 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]  ; lcd_red[6]   ; clk        ;
; N/A                                     ; None                                                ; 28.653 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10] ; lcd_red[8]   ; clk        ;
; N/A                                     ; None                                                ; 28.645 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]  ; lcd_green[6] ; clk        ;
; N/A                                     ; None                                                ; 28.629 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]  ; lcd_red[7]   ; clk        ;
; N/A                                     ; None                                                ; 28.628 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]  ; lcd_green[5] ; clk        ;
; N/A                                     ; None                                                ; 28.621 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]  ; lcd_green[4] ; clk        ;
; N/A                                     ; None                                                ; 28.606 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]  ; lcd_green[5] ; clk        ;
; N/A                                     ; None                                                ; 28.601 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]  ; lcd_red[9]   ; clk        ;
; N/A                                     ; None                                                ; 28.583 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]  ; lcd_red[6]   ; clk        ;
; N/A                                     ; None                                                ; 28.580 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]  ; lcd_blue[7]  ; clk        ;
; N/A                                     ; None                                                ; 28.573 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]  ; lcd_red[5]   ; clk        ;
; N/A                                     ; None                                                ; 28.571 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]  ; lcd_green[6] ; clk        ;
; N/A                                     ; None                                                ; 28.570 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]  ; lcd_red[9]   ; clk        ;
; N/A                                     ; None                                                ; 28.552 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]  ; lcd_blue[7]  ; clk        ;
; N/A                                     ; None                                                ; 28.538 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]  ; lcd_blue[9]  ; clk        ;
; N/A                                     ; None                                                ; 28.529 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]  ; lcd_blue[6]  ; clk        ;
; N/A                                     ; None                                                ; 28.528 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]  ; lcd_red[8]   ; clk        ;
; N/A                                     ; None                                                ; 28.521 ns  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]  ; lcd_blue[7]  ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                  ;              ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------+--------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                 ;
+---------------+-------------+------------+----------------+----------------------------------------------------------------------------------------------------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th  ; From           ; To                                                                                                                         ; To Clock  ;
+---------------+-------------+------------+----------------+----------------------------------------------------------------------------------------------------------------------------+-----------+
; N/A           ; None        ; -5.256 ns  ; cmos_data[4]   ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                              ; cmos_pclk ;
; N/A           ; None        ; -5.270 ns  ; cmos_data[4]   ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                  ; cmos_pclk ;
; N/A           ; None        ; -5.285 ns  ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                              ; cmos_pclk ;
; N/A           ; None        ; -5.287 ns  ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                              ; cmos_pclk ;
; N/A           ; None        ; -5.287 ns  ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                    ; cmos_pclk ;
; N/A           ; None        ; -5.289 ns  ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                              ; cmos_pclk ;
; N/A           ; None        ; -5.303 ns  ; cmos_data[1]   ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                  ; cmos_pclk ;
; N/A           ; None        ; -5.304 ns  ; cmos_data[1]   ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                              ; cmos_pclk ;
; N/A           ; None        ; -5.349 ns  ; cmos_data[7]   ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                  ; cmos_pclk ;
; N/A           ; None        ; -5.370 ns  ; cmos_data[5]   ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                  ; cmos_pclk ;
; N/A           ; None        ; -5.390 ns  ; cmos_data[5]   ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                              ; cmos_pclk ;
; N/A           ; None        ; -5.435 ns  ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                              ; cmos_pclk ;
; N/A           ; None        ; -5.464 ns  ; cmos_data[6]   ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                  ; cmos_pclk ;
; N/A           ; None        ; -5.470 ns  ; cmos_data[3]   ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                  ; cmos_pclk ;
; N/A           ; None        ; -5.473 ns  ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                     ; cmos_pclk ;
; N/A           ; None        ; -5.474 ns  ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                     ; cmos_pclk ;
; N/A           ; None        ; -5.477 ns  ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                     ; cmos_pclk ;
; N/A           ; None        ; -5.482 ns  ; cmos_data[2]   ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                  ; cmos_pclk ;
; N/A           ; None        ; -5.484 ns  ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                              ; cmos_pclk ;
; N/A           ; None        ; -5.485 ns  ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                              ; cmos_pclk ;
; N/A           ; None        ; -5.498 ns  ; cmos_data[2]   ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                              ; cmos_pclk ;
; N/A           ; None        ; -5.659 ns  ; cmos_data[7]   ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                              ; cmos_pclk ;
; N/A           ; None        ; -5.695 ns  ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                              ; cmos_pclk ;
; N/A           ; None        ; -5.695 ns  ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                              ; cmos_pclk ;
; N/A           ; None        ; -5.696 ns  ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                              ; cmos_pclk ;
; N/A           ; None        ; -5.780 ns  ; cmos_data[6]   ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                              ; cmos_pclk ;
; N/A           ; None        ; -5.789 ns  ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                              ; cmos_pclk ;
; N/A           ; None        ; -5.789 ns  ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                              ; cmos_pclk ;
; N/A           ; None        ; -5.821 ns  ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                              ; cmos_pclk ;
; N/A           ; None        ; -5.829 ns  ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                              ; cmos_pclk ;
; N/A           ; None        ; -5.835 ns  ; cmos_data[3]   ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                              ; cmos_pclk ;
; N/A           ; None        ; -5.836 ns  ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                              ; cmos_pclk ;
; N/A           ; None        ; -5.884 ns  ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                              ; cmos_pclk ;
; N/A           ; None        ; -5.884 ns  ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                              ; cmos_pclk ;
; N/A           ; None        ; -5.923 ns  ; cmos_data[0]   ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                              ; cmos_pclk ;
; N/A           ; None        ; -5.925 ns  ; cmos_data[0]   ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                  ; cmos_pclk ;
; N/A           ; None        ; -6.371 ns  ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                  ; cmos_pclk ;
; N/A           ; None        ; -6.564 ns  ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                    ; cmos_pclk ;
; N/A           ; None        ; -6.596 ns  ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                  ; cmos_pclk ;
; N/A           ; None        ; -6.632 ns  ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                 ; cmos_pclk ;
; N/A           ; None        ; -6.632 ns  ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                 ; cmos_pclk ;
; N/A           ; None        ; -6.632 ns  ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                 ; cmos_pclk ;
; N/A           ; None        ; -6.632 ns  ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                  ; cmos_pclk ;
; N/A           ; None        ; -6.632 ns  ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                  ; cmos_pclk ;
; N/A           ; None        ; -6.632 ns  ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                  ; cmos_pclk ;
; N/A           ; None        ; -6.663 ns  ; sdram_data[9]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[9]  ; clk       ;
; N/A           ; None        ; -6.704 ns  ; sdram_data[7]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[7]  ; clk       ;
; N/A           ; None        ; -6.720 ns  ; sdram_data[8]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[8]  ; clk       ;
; N/A           ; None        ; -6.734 ns  ; sdram_data[12] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[12] ; clk       ;
; N/A           ; None        ; -6.739 ns  ; sdram_data[11] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[11] ; clk       ;
; N/A           ; None        ; -6.748 ns  ; sdram_data[10] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10] ; clk       ;
; N/A           ; None        ; -6.823 ns  ; sdram_data[5]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[5]  ; clk       ;
; N/A           ; None        ; -6.880 ns  ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                 ; cmos_pclk ;
; N/A           ; None        ; -6.880 ns  ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                 ; cmos_pclk ;
; N/A           ; None        ; -6.880 ns  ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                 ; cmos_pclk ;
; N/A           ; None        ; -6.880 ns  ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                  ; cmos_pclk ;
; N/A           ; None        ; -6.880 ns  ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                  ; cmos_pclk ;
; N/A           ; None        ; -6.880 ns  ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                  ; cmos_pclk ;
; N/A           ; None        ; -6.894 ns  ; sdram_data[6]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[6]  ; clk       ;
; N/A           ; None        ; -6.942 ns  ; sdram_data[13] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[13] ; clk       ;
; N/A           ; None        ; -6.946 ns  ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                  ; cmos_pclk ;
; N/A           ; None        ; -6.973 ns  ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                  ; cmos_pclk ;
; N/A           ; None        ; -6.973 ns  ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                 ; cmos_pclk ;
; N/A           ; None        ; -6.973 ns  ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                 ; cmos_pclk ;
; N/A           ; None        ; -6.973 ns  ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                 ; cmos_pclk ;
; N/A           ; None        ; -6.973 ns  ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                  ; cmos_pclk ;
; N/A           ; None        ; -6.973 ns  ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                  ; cmos_pclk ;
; N/A           ; None        ; -6.973 ns  ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                  ; cmos_pclk ;
; N/A           ; None        ; -6.973 ns  ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                  ; cmos_pclk ;
; N/A           ; None        ; -6.973 ns  ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                  ; cmos_pclk ;
; N/A           ; None        ; -6.973 ns  ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                  ; cmos_pclk ;
; N/A           ; None        ; -7.148 ns  ; sdram_data[3]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[3]  ; clk       ;
; N/A           ; None        ; -7.221 ns  ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                  ; cmos_pclk ;
; N/A           ; None        ; -7.221 ns  ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                 ; cmos_pclk ;
; N/A           ; None        ; -7.221 ns  ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                 ; cmos_pclk ;
; N/A           ; None        ; -7.221 ns  ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                 ; cmos_pclk ;
; N/A           ; None        ; -7.221 ns  ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                  ; cmos_pclk ;
; N/A           ; None        ; -7.221 ns  ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                  ; cmos_pclk ;
; N/A           ; None        ; -7.221 ns  ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                  ; cmos_pclk ;
; N/A           ; None        ; -7.221 ns  ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                  ; cmos_pclk ;
; N/A           ; None        ; -7.221 ns  ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                  ; cmos_pclk ;
; N/A           ; None        ; -7.221 ns  ; cmos_href      ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                  ; cmos_pclk ;
; N/A           ; None        ; -7.246 ns  ; sdram_data[4]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[4]  ; clk       ;
; N/A           ; None        ; -7.256 ns  ; sdram_data[0]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[0]  ; clk       ;
; N/A           ; None        ; -7.303 ns  ; sdram_data[15] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[15] ; clk       ;
; N/A           ; None        ; -7.338 ns  ; sdram_data[1]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[1]  ; clk       ;
; N/A           ; None        ; -7.353 ns  ; sdram_data[2]  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[2]  ; clk       ;
; N/A           ; None        ; -7.369 ns  ; cmos_vsync     ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                  ; cmos_pclk ;
; N/A           ; None        ; -7.433 ns  ; sdram_data[14] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[14] ; clk       ;
; N/A           ; None        ; -7.617 ns  ; cmos_sdat      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[0]                                                 ; clk       ;
; N/A           ; None        ; -7.618 ns  ; cmos_sdat      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[1]                                                 ; clk       ;
; N/A           ; None        ; -7.620 ns  ; cmos_sdat      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[2]                                                 ; clk       ;
; N/A           ; None        ; -7.620 ns  ; cmos_sdat      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[5]                                                 ; clk       ;
; N/A           ; None        ; -7.620 ns  ; cmos_sdat      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[6]                                                 ; clk       ;
; N/A           ; None        ; -8.003 ns  ; cmos_sdat      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[3]                                                 ; clk       ;
; N/A           ; None        ; -8.003 ns  ; cmos_sdat      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[4]                                                 ; clk       ;
; N/A           ; None        ; -8.005 ns  ; cmos_sdat      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[7]                                                 ; clk       ;
; N/A           ; None        ; -9.896 ns  ; cmos_sdat      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                        ; clk       ;
; N/A           ; None        ; -10.026 ns ; cmos_sdat      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW3                                                        ; clk       ;
; N/A           ; None        ; -10.039 ns ; cmos_sdat      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                        ; clk       ;
; N/A           ; None        ; -10.263 ns ; cmos_sdat      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                        ; clk       ;
; N/A           ; None        ; -10.345 ns ; cmos_sdat      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                        ; clk       ;
; N/A           ; None        ; -10.677 ns ; cmos_sdat      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                        ; clk       ;
+---------------+-------------+------------+----------------+----------------------------------------------------------------------------------------------------------------------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Wed Aug 07 15:15:59 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sdram_ov7670_vga -c sdram_ov7670_vga --timing_analysis_only
Info: Parallel compilation is enabled and will use up to 2 processors
Info: Found timing assignments -- calculating delays
Info: Slack time is 7.438 ns for clock "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0" between source register "system_ctrl:u_system_ctrl|sysrst_nr2" and destination register "sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000"
    Info: + Largest register to register requirement is 9.757 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.021 ns
            Info: + Shortest clock path from clock "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0" to destination register is 0.404 ns
                Info: + Early clock latency of clock "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0" is -2.827 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.827 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.357 ns) + CELL(0.000 ns) = -1.470 ns; Loc. = CLKCTRL_G15; Fanout = 625; COMB Node = 'system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.208 ns) + CELL(0.666 ns) = 0.404 ns; Loc. = LCFF_X23_Y18_N17; Fanout = 1; REG Node = 'sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000'
                Info: Total cell delay = 0.666 ns ( 20.61 % )
                Info: Total interconnect delay = 2.565 ns ( 79.39 % )
            Info: - Longest clock path from clock "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1" to source register is 0.383 ns
                Info: + Late clock latency of clock "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1" is -2.827 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.827 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.357 ns) + CELL(0.000 ns) = -1.470 ns; Loc. = CLKCTRL_G12; Fanout = 354; COMB Node = 'system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.187 ns) + CELL(0.666 ns) = 0.383 ns; Loc. = LCFF_X19_Y19_N21; Fanout = 13; REG Node = 'system_ctrl:u_system_ctrl|sysrst_nr2'
                Info: Total cell delay = 0.666 ns ( 20.75 % )
                Info: Total interconnect delay = 2.544 ns ( 79.25 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 2.319 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y19_N21; Fanout = 13; REG Node = 'system_ctrl:u_system_ctrl|sysrst_nr2'
        Info: 2: + IC(1.464 ns) + CELL(0.855 ns) = 2.319 ns; Loc. = LCFF_X23_Y18_N17; Fanout = 1; REG Node = 'sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000'
        Info: Total cell delay = 0.855 ns ( 36.87 % )
        Info: Total interconnect delay = 1.464 ns ( 63.13 % )
Info: Slack time is 2.26 ns for clock "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1" between source register "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]" and destination register "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]"
    Info: Fmax is 129.2 MHz (period= 7.74 ns)
    Info: + Largest register to register requirement is 9.737 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.001 ns
            Info: + Shortest clock path from clock "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1" to destination register is 3.215 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.357 ns) + CELL(0.000 ns) = 1.357 ns; Loc. = CLKCTRL_G12; Fanout = 354; COMB Node = 'system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.192 ns) + CELL(0.666 ns) = 3.215 ns; Loc. = LCFF_X24_Y19_N5; Fanout = 3; REG Node = 'sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]'
                Info: Total cell delay = 0.666 ns ( 20.72 % )
                Info: Total interconnect delay = 2.549 ns ( 79.28 % )
            Info: - Longest clock path from clock "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1" to source register is 3.214 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.357 ns) + CELL(0.000 ns) = 1.357 ns; Loc. = CLKCTRL_G12; Fanout = 354; COMB Node = 'system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.191 ns) + CELL(0.666 ns) = 3.214 ns; Loc. = LCFF_X22_Y19_N7; Fanout = 4; REG Node = 'sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]'
                Info: Total cell delay = 0.666 ns ( 20.72 % )
                Info: Total interconnect delay = 2.548 ns ( 79.28 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 7.477 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y19_N7; Fanout = 4; REG Node = 'sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]'
        Info: 2: + IC(0.472 ns) + CELL(0.651 ns) = 1.123 ns; Loc. = LCCOMB_X22_Y19_N16; Fanout = 1; COMB Node = 'sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|LessThan1~0'
        Info: 3: + IC(0.369 ns) + CELL(0.370 ns) = 1.862 ns; Loc. = LCCOMB_X22_Y19_N18; Fanout = 1; COMB Node = 'sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|LessThan1~1'
        Info: 4: + IC(0.365 ns) + CELL(0.206 ns) = 2.433 ns; Loc. = LCCOMB_X22_Y19_N28; Fanout = 1; COMB Node = 'sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|LessThan1~2'
        Info: 5: + IC(0.673 ns) + CELL(0.206 ns) = 3.312 ns; Loc. = LCCOMB_X23_Y19_N0; Fanout = 1; COMB Node = 'sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|LessThan1~3'
        Info: 6: + IC(0.366 ns) + CELL(0.206 ns) = 3.884 ns; Loc. = LCCOMB_X23_Y19_N30; Fanout = 3; COMB Node = 'sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|LessThan1~4'
        Info: 7: + IC(0.368 ns) + CELL(0.596 ns) = 4.848 ns; Loc. = LCCOMB_X23_Y19_N2; Fanout = 2; COMB Node = 'sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|Add3~1'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 4.934 ns; Loc. = LCCOMB_X23_Y19_N4; Fanout = 2; COMB Node = 'sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|Add3~3'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 5.020 ns; Loc. = LCCOMB_X23_Y19_N6; Fanout = 2; COMB Node = 'sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|Add3~5'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 5.106 ns; Loc. = LCCOMB_X23_Y19_N8; Fanout = 2; COMB Node = 'sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|Add3~7'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 5.192 ns; Loc. = LCCOMB_X23_Y19_N10; Fanout = 2; COMB Node = 'sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|Add3~9'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 5.278 ns; Loc. = LCCOMB_X23_Y19_N12; Fanout = 2; COMB Node = 'sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|Add3~11'
        Info: 13: + IC(0.000 ns) + CELL(0.190 ns) = 5.468 ns; Loc. = LCCOMB_X23_Y19_N14; Fanout = 2; COMB Node = 'sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|Add3~13'
        Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 5.554 ns; Loc. = LCCOMB_X23_Y19_N16; Fanout = 2; COMB Node = 'sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|Add3~15'
        Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 5.640 ns; Loc. = LCCOMB_X23_Y19_N18; Fanout = 2; COMB Node = 'sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|Add3~17'
        Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 5.726 ns; Loc. = LCCOMB_X23_Y19_N20; Fanout = 2; COMB Node = 'sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|Add3~19'
        Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 5.812 ns; Loc. = LCCOMB_X23_Y19_N22; Fanout = 2; COMB Node = 'sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|Add3~21'
        Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 5.898 ns; Loc. = LCCOMB_X23_Y19_N24; Fanout = 2; COMB Node = 'sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|Add3~23'
        Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 5.984 ns; Loc. = LCCOMB_X23_Y19_N26; Fanout = 1; COMB Node = 'sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|Add3~25'
        Info: 20: + IC(0.000 ns) + CELL(0.506 ns) = 6.490 ns; Loc. = LCCOMB_X23_Y19_N28; Fanout = 1; COMB Node = 'sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|Add3~26'
        Info: 21: + IC(0.673 ns) + CELL(0.206 ns) = 7.369 ns; Loc. = LCCOMB_X24_Y19_N4; Fanout = 1; COMB Node = 'sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~25'
        Info: 22: + IC(0.000 ns) + CELL(0.108 ns) = 7.477 ns; Loc. = LCFF_X24_Y19_N5; Fanout = 3; REG Node = 'sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]'
        Info: Total cell delay = 4.191 ns ( 56.05 % )
        Info: Total interconnect delay = 3.286 ns ( 43.95 % )
Info: No valid register-to-register data paths exist for clock "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk2"
Info: Slack time is 34.901 ns for clock "cmos_pclk" between source register "CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC" and destination register "CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]"
    Info: Fmax is 280.9 MHz (period= 3.56 ns)
    Info: + Largest register to register requirement is 38.197 ns
        Info: + Setup relationship between source and destination is 38.461 ns
            Info: + Latch edge is 38.461 ns
                Info: Clock period of Destination clock "cmos_pclk" is 38.461 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "cmos_pclk" is 38.461 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "cmos_pclk" to destination register is 3.171 ns
                Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 1; CLK Node = 'cmos_pclk'
                Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.312 ns; Loc. = CLKCTRL_G14; Fanout = 33; COMB Node = 'cmos_pclk~clkctrl'
                Info: 3: + IC(1.193 ns) + CELL(0.666 ns) = 3.171 ns; Loc. = LCFF_X31_Y21_N25; Fanout = 5; REG Node = 'CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]'
                Info: Total cell delay = 1.746 ns ( 55.06 % )
                Info: Total interconnect delay = 1.425 ns ( 44.94 % )
            Info: - Longest clock path from clock "cmos_pclk" to source register is 3.171 ns
                Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 1; CLK Node = 'cmos_pclk'
                Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.312 ns; Loc. = CLKCTRL_G14; Fanout = 33; COMB Node = 'cmos_pclk~clkctrl'
                Info: 3: + IC(1.193 ns) + CELL(0.666 ns) = 3.171 ns; Loc. = LCFF_X31_Y21_N7; Fanout = 1; REG Node = 'CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC'
                Info: Total cell delay = 1.746 ns ( 55.06 % )
                Info: Total interconnect delay = 1.425 ns ( 44.94 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 3.296 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y21_N7; Fanout = 1; REG Node = 'CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC'
        Info: 2: + IC(0.494 ns) + CELL(0.614 ns) = 1.108 ns; Loc. = LCCOMB_X31_Y21_N16; Fanout = 4; COMB Node = 'CMOS_Capture:u_CMOS_Capture|Frame_valid~3'
        Info: 3: + IC(0.427 ns) + CELL(0.650 ns) = 2.185 ns; Loc. = LCCOMB_X31_Y21_N26; Fanout = 2; COMB Node = 'CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]~2'
        Info: 4: + IC(0.379 ns) + CELL(0.624 ns) = 3.188 ns; Loc. = LCCOMB_X31_Y21_N24; Fanout = 1; COMB Node = 'CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]~3'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.296 ns; Loc. = LCFF_X31_Y21_N25; Fanout = 5; REG Node = 'CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]'
        Info: Total cell delay = 1.996 ns ( 60.56 % )
        Info: Total interconnect delay = 1.300 ns ( 39.44 % )
Info: Slack time is 13.493 ns for clock "clk" between source register "system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]" and destination register "system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]"
    Info: Fmax is 153.68 MHz (period= 6.507 ns)
    Info: + Largest register to register requirement is 19.734 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 20.000 ns
                Info: Clock period of Destination clock "clk" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clk" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.002 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.679 ns
                Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_U12; Fanout = 26; CLK Node = 'clk'
                Info: 2: + IC(0.933 ns) + CELL(0.666 ns) = 2.679 ns; Loc. = LCFF_X33_Y2_N23; Fanout = 4; REG Node = 'system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]'
                Info: Total cell delay = 1.746 ns ( 65.17 % )
                Info: Total interconnect delay = 0.933 ns ( 34.83 % )
            Info: - Longest clock path from clock "clk" to source register is 2.681 ns
                Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_U12; Fanout = 26; CLK Node = 'clk'
                Info: 2: + IC(0.935 ns) + CELL(0.666 ns) = 2.681 ns; Loc. = LCFF_X33_Y1_N3; Fanout = 3; REG Node = 'system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]'
                Info: Total cell delay = 1.746 ns ( 65.12 % )
                Info: Total interconnect delay = 0.935 ns ( 34.88 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 6.241 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y1_N3; Fanout = 3; REG Node = 'system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]'
        Info: 2: + IC(1.306 ns) + CELL(0.534 ns) = 1.840 ns; Loc. = LCCOMB_X33_Y2_N2; Fanout = 2; COMB Node = 'system_ctrl:u_system_ctrl|system_delay:u_system_delay|LessThan0~0'
        Info: 3: + IC(0.704 ns) + CELL(0.206 ns) = 2.750 ns; Loc. = LCCOMB_X32_Y2_N16; Fanout = 2; COMB Node = 'system_ctrl:u_system_ctrl|system_delay:u_system_delay|LessThan0~2'
        Info: 4: + IC(1.188 ns) + CELL(0.370 ns) = 4.308 ns; Loc. = LCCOMB_X33_Y1_N30; Fanout = 22; COMB Node = 'system_ctrl:u_system_ctrl|system_delay:u_system_delay|LessThan0~4'
        Info: 5: + IC(1.078 ns) + CELL(0.855 ns) = 6.241 ns; Loc. = LCFF_X33_Y2_N23; Fanout = 4; REG Node = 'system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]'
        Info: Total cell delay = 1.965 ns ( 31.49 % )
        Info: Total interconnect delay = 4.276 ns ( 68.51 % )
Info: Minimum slack time is 499 ps for clock "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0" between source register "I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[7]" and destination register "I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[7]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y15_N21; Fanout = 2; REG Node = 'I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[7]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X28_Y15_N20; Fanout = 1; COMB Node = 'I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[7]~15'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X28_Y15_N21; Fanout = 2; REG Node = 'I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[7]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0" to destination register is 3.232 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.357 ns) + CELL(0.000 ns) = 1.357 ns; Loc. = CLKCTRL_G15; Fanout = 625; COMB Node = 'system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.209 ns) + CELL(0.666 ns) = 3.232 ns; Loc. = LCFF_X28_Y15_N21; Fanout = 2; REG Node = 'I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[7]'
                Info: Total cell delay = 0.666 ns ( 20.61 % )
                Info: Total interconnect delay = 2.566 ns ( 79.39 % )
            Info: - Shortest clock path from clock "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0" to source register is 3.232 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.357 ns) + CELL(0.000 ns) = 1.357 ns; Loc. = CLKCTRL_G15; Fanout = 625; COMB Node = 'system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.209 ns) + CELL(0.666 ns) = 3.232 ns; Loc. = LCFF_X28_Y15_N21; Fanout = 2; REG Node = 'I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_RDATA[7]'
                Info: Total cell delay = 0.666 ns ( 20.61 % )
                Info: Total interconnect delay = 2.566 ns ( 79.39 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1" between source register "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]" and destination register "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y21_N23; Fanout = 4; REG Node = 'sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X21_Y21_N22; Fanout = 1; COMB Node = 'sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]_OTERM51'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X21_Y21_N23; Fanout = 4; REG Node = 'sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1" to destination register is 3.210 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.357 ns) + CELL(0.000 ns) = 1.357 ns; Loc. = CLKCTRL_G12; Fanout = 354; COMB Node = 'system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.187 ns) + CELL(0.666 ns) = 3.210 ns; Loc. = LCFF_X21_Y21_N23; Fanout = 4; REG Node = 'sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]'
                Info: Total cell delay = 0.666 ns ( 20.75 % )
                Info: Total interconnect delay = 2.544 ns ( 79.25 % )
            Info: - Shortest clock path from clock "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1" to source register is 3.210 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.357 ns) + CELL(0.000 ns) = 1.357 ns; Loc. = CLKCTRL_G12; Fanout = 354; COMB Node = 'system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.187 ns) + CELL(0.666 ns) = 3.210 ns; Loc. = LCFF_X21_Y21_N23; Fanout = 4; REG Node = 'sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]'
                Info: Total cell delay = 0.666 ns ( 20.75 % )
                Info: Total interconnect delay = 2.544 ns ( 79.25 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "cmos_pclk" between source register "CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]" and destination register "CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y21_N29; Fanout = 3; REG Node = 'CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X31_Y21_N28; Fanout = 1; COMB Node = 'CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]~6'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X31_Y21_N29; Fanout = 3; REG Node = 'CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "cmos_pclk" is 38.461 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "cmos_pclk" is 38.461 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "cmos_pclk" to destination register is 3.171 ns
                Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 1; CLK Node = 'cmos_pclk'
                Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.312 ns; Loc. = CLKCTRL_G14; Fanout = 33; COMB Node = 'cmos_pclk~clkctrl'
                Info: 3: + IC(1.193 ns) + CELL(0.666 ns) = 3.171 ns; Loc. = LCFF_X31_Y21_N29; Fanout = 3; REG Node = 'CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]'
                Info: Total cell delay = 1.746 ns ( 55.06 % )
                Info: Total interconnect delay = 1.425 ns ( 44.94 % )
            Info: - Shortest clock path from clock "cmos_pclk" to source register is 3.171 ns
                Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 1; CLK Node = 'cmos_pclk'
                Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.312 ns; Loc. = CLKCTRL_G14; Fanout = 33; COMB Node = 'cmos_pclk~clkctrl'
                Info: 3: + IC(1.193 ns) + CELL(0.666 ns) = 3.171 ns; Loc. = LCFF_X31_Y21_N29; Fanout = 3; REG Node = 'CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]'
                Info: Total cell delay = 1.746 ns ( 55.06 % )
                Info: Total interconnect delay = 1.425 ns ( 44.94 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "clk" between source register "system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]" and destination register "system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y1_N27; Fanout = 4; REG Node = 'system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X33_Y1_N26; Fanout = 1; COMB Node = 'system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]~22'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X33_Y1_N27; Fanout = 4; REG Node = 'system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "clk" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clk" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "clk" to destination register is 2.683 ns
                Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_U12; Fanout = 26; CLK Node = 'clk'
                Info: 2: + IC(0.937 ns) + CELL(0.666 ns) = 2.683 ns; Loc. = LCFF_X33_Y1_N27; Fanout = 4; REG Node = 'system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]'
                Info: Total cell delay = 1.746 ns ( 65.08 % )
                Info: Total interconnect delay = 0.937 ns ( 34.92 % )
            Info: - Shortest clock path from clock "clk" to source register is 2.683 ns
                Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_U12; Fanout = 26; CLK Node = 'clk'
                Info: 2: + IC(0.937 ns) + CELL(0.666 ns) = 2.683 ns; Loc. = LCFF_X33_Y1_N27; Fanout = 4; REG Node = 'system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]'
                Info: Total cell delay = 1.746 ns ( 65.08 % )
                Info: Total interconnect delay = 0.937 ns ( 34.92 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1" (data pin = "cmos_sdat", clock pin = "clk") is 10.943 ns
    Info: + Longest pin to register delay is 11.388 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AB12; Fanout = 1; PIN Node = 'cmos_sdat'
        Info: 2: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = IOC_X35_Y0_N3; Fanout = 11; COMB Node = 'cmos_sdat~0'
        Info: 3: + IC(7.092 ns) + CELL(0.206 ns) = 8.222 ns; Loc. = LCCOMB_X29_Y15_N10; Fanout = 2; COMB Node = 'I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1~0'
        Info: 4: + IC(1.417 ns) + CELL(0.589 ns) = 10.228 ns; Loc. = LCCOMB_X31_Y15_N6; Fanout = 1; COMB Node = 'I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1~2'
        Info: 5: + IC(0.406 ns) + CELL(0.646 ns) = 11.280 ns; Loc. = LCCOMB_X31_Y15_N12; Fanout = 1; COMB Node = 'I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1~3'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 11.388 ns; Loc. = LCFF_X31_Y15_N13; Fanout = 3; REG Node = 'I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1'
        Info: Total cell delay = 2.473 ns ( 21.72 % )
        Info: Total interconnect delay = 8.915 ns ( 78.28 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Offset between input clock "clk" and output clock "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0" is -2.827 ns
    Info: - Shortest clock path from clock "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0" to destination register is 3.232 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.357 ns) + CELL(0.000 ns) = 1.357 ns; Loc. = CLKCTRL_G15; Fanout = 625; COMB Node = 'system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.209 ns) + CELL(0.666 ns) = 3.232 ns; Loc. = LCFF_X31_Y15_N13; Fanout = 3; REG Node = 'I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1'
        Info: Total cell delay = 0.666 ns ( 20.61 % )
        Info: Total interconnect delay = 2.566 ns ( 79.39 % )
Info: tco from clock "clk" to destination pin "lcd_green[9]" through register "sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]" is 31.601 ns
    Info: + Offset between input clock "clk" and output clock "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0" is -2.827 ns
    Info: + Longest clock path from clock "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0" to source register is 3.200 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.357 ns) + CELL(0.000 ns) = 1.357 ns; Loc. = CLKCTRL_G15; Fanout = 625; COMB Node = 'system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.177 ns) + CELL(0.666 ns) = 3.200 ns; Loc. = LCFF_X17_Y21_N19; Fanout = 5; REG Node = 'sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]'
        Info: Total cell delay = 0.666 ns ( 20.81 % )
        Info: Total interconnect delay = 2.534 ns ( 79.19 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 30.924 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y21_N19; Fanout = 5; REG Node = 'sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]'
        Info: 2: + IC(1.134 ns) + CELL(0.534 ns) = 1.668 ns; Loc. = LCCOMB_X16_Y21_N28; Fanout = 4; COMB Node = 'sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan2~0'
        Info: 3: + IC(0.377 ns) + CELL(0.623 ns) = 2.668 ns; Loc. = LCCOMB_X16_Y21_N26; Fanout = 1; COMB Node = 'sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_en~0'
        Info: 4: + IC(0.693 ns) + CELL(0.370 ns) = 3.731 ns; Loc. = LCCOMB_X16_Y21_N30; Fanout = 26; COMB Node = 'sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_en~4'
        Info: 5: + IC(1.579 ns) + CELL(0.650 ns) = 5.960 ns; Loc. = LCCOMB_X14_Y23_N26; Fanout = 16; COMB Node = 'sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_ypos[4]~1'
        Info: 6: + IC(2.169 ns) + CELL(0.615 ns) = 8.744 ns; Loc. = LCCOMB_X25_Y25_N0; Fanout = 1; COMB Node = 'sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|Mux0~31'
        Info: 7: + IC(0.352 ns) + CELL(0.206 ns) = 9.302 ns; Loc. = LCCOMB_X25_Y25_N6; Fanout = 1; COMB Node = 'sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|Mux0~32'
        Info: 8: + IC(2.062 ns) + CELL(0.206 ns) = 11.570 ns; Loc. = LCCOMB_X14_Y24_N30; Fanout = 1; COMB Node = 'sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|Mux0~33'
        Info: 9: + IC(0.373 ns) + CELL(0.623 ns) = 12.566 ns; Loc. = LCCOMB_X14_Y24_N0; Fanout = 1; COMB Node = 'sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|Mux0~34'
        Info: 10: + IC(0.369 ns) + CELL(0.616 ns) = 13.551 ns; Loc. = LCCOMB_X14_Y24_N2; Fanout = 7; COMB Node = 'sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|Mux0~45'
        Info: 11: + IC(1.130 ns) + CELL(0.624 ns) = 15.305 ns; Loc. = LCCOMB_X15_Y25_N10; Fanout = 15; COMB Node = 'sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|lcd_data_reg[13]~2'
        Info: 12: + IC(2.317 ns) + CELL(0.650 ns) = 18.272 ns; Loc. = LCCOMB_X12_Y27_N26; Fanout = 5; COMB Node = 'sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|lcd_data_reg[8]~12'
        Info: 13: + IC(1.048 ns) + CELL(0.370 ns) = 19.690 ns; Loc. = LCCOMB_X14_Y27_N12; Fanout = 2; COMB Node = 'sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|lpm_mult:Mult2|multcore:mult_core|romout[0][7]~2'
        Info: 14: + IC(0.385 ns) + CELL(0.621 ns) = 20.696 ns; Loc. = LCCOMB_X14_Y27_N2; Fanout = 2; COMB Node = 'sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1ch:auto_generated|op_1~1'
        Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 20.782 ns; Loc. = LCCOMB_X14_Y27_N4; Fanout = 2; COMB Node = 'sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1ch:auto_generated|op_1~3'
        Info: 16: + IC(0.000 ns) + CELL(0.506 ns) = 21.288 ns; Loc. = LCCOMB_X14_Y27_N6; Fanout = 2; COMB Node = 'sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1ch:auto_generated|op_1~4'
        Info: 17: + IC(1.013 ns) + CELL(0.706 ns) = 23.007 ns; Loc. = LCCOMB_X15_Y27_N14; Fanout = 2; COMB Node = 'sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|Add6~14'
        Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 23.093 ns; Loc. = LCCOMB_X15_Y27_N16; Fanout = 2; COMB Node = 'sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|Add6~17'
        Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 23.179 ns; Loc. = LCCOMB_X15_Y27_N18; Fanout = 2; COMB Node = 'sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|Add6~20'
        Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 23.265 ns; Loc. = LCCOMB_X15_Y27_N20; Fanout = 1; COMB Node = 'sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|Add6~23'
        Info: 21: + IC(0.000 ns) + CELL(0.506 ns) = 23.771 ns; Loc. = LCCOMB_X15_Y27_N22; Fanout = 1; COMB Node = 'sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|Add6~25'
        Info: 22: + IC(1.034 ns) + CELL(0.206 ns) = 25.011 ns; Loc. = LCCOMB_X18_Y27_N12; Fanout = 1; COMB Node = 'sdram_vga_top:u_sdram_vga_top|lcd_display:U_lcd_display|Add6~27'
        Info: 23: + IC(2.770 ns) + CELL(3.143 ns) = 30.924 ns; Loc. = PIN_A10; Fanout = 0; PIN Node = 'lcd_green[9]'
        Info: Total cell delay = 12.119 ns ( 39.19 % )
        Info: Total interconnect delay = 18.805 ns ( 60.81 % )
Info: th for register "CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]" (data pin = "cmos_data[4]", clock pin = "cmos_pclk") is -5.256 ns
    Info: + Longest clock path from clock "cmos_pclk" to destination register is 3.171 ns
        Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 1; CLK Node = 'cmos_pclk'
        Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.312 ns; Loc. = CLKCTRL_G14; Fanout = 33; COMB Node = 'cmos_pclk~clkctrl'
        Info: 3: + IC(1.193 ns) + CELL(0.666 ns) = 3.171 ns; Loc. = LCFF_X31_Y21_N9; Fanout = 1; REG Node = 'CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]'
        Info: Total cell delay = 1.746 ns ( 55.06 % )
        Info: Total interconnect delay = 1.425 ns ( 44.94 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 8.733 ns
        Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_Y14; Fanout = 2; PIN Node = 'cmos_data[4]'
        Info: 2: + IC(7.505 ns) + CELL(0.206 ns) = 8.625 ns; Loc. = LCCOMB_X31_Y21_N8; Fanout = 1; COMB Node = 'CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~4'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.733 ns; Loc. = LCFF_X31_Y21_N9; Fanout = 1; REG Node = 'CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]'
        Info: Total cell delay = 1.228 ns ( 14.06 % )
        Info: Total interconnect delay = 7.505 ns ( 85.94 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 140 megabytes
    Info: Processing ended: Wed Aug 07 15:16:01 2013
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


