// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module DataStorage_4(
  input          clock,
  input          reset,
  output         io_sourceC_raddr_ready,
  input          io_sourceC_raddr_valid,
  input  [2:0]   io_sourceC_raddr_bits_way,
  input  [10:0]  io_sourceC_raddr_bits_set,
  input          io_sourceC_raddr_bits_beat,
  input          io_sourceC_raddr_bits_noop,
  output [255:0] io_sourceC_rdata_data,
  output         io_sourceC_rdata_corrupt,
  output         io_sinkD_waddr_ready,
  input          io_sinkD_waddr_valid,
  input  [2:0]   io_sinkD_waddr_bits_way,
  input  [10:0]  io_sinkD_waddr_bits_set,
  input          io_sinkD_waddr_bits_beat,
  input          io_sinkD_waddr_bits_noop,
  input  [255:0] io_sinkD_wdata_data,
  output         io_sourceD_raddr_ready,
  input          io_sourceD_raddr_valid,
  input  [2:0]   io_sourceD_raddr_bits_way,
  input  [10:0]  io_sourceD_raddr_bits_set,
  input          io_sourceD_raddr_bits_beat,
  output [255:0] io_sourceD_rdata_data,
  output         io_sourceD_rdata_corrupt,
  output         io_sourceD_waddr_ready,
  input          io_sourceD_waddr_valid,
  input  [2:0]   io_sourceD_waddr_bits_way,
  input  [10:0]  io_sourceD_waddr_bits_set,
  input          io_sourceD_waddr_bits_beat,
  input  [255:0] io_sourceD_wdata_data,
  output         io_sinkC_waddr_ready,
  input          io_sinkC_waddr_valid,
  input  [2:0]   io_sinkC_waddr_bits_way,
  input  [10:0]  io_sinkC_waddr_bits_set,
  input          io_sinkC_waddr_bits_beat,
  input          io_sinkC_waddr_bits_noop,
  input  [255:0] io_sinkC_wdata_data,
  output         io_ecc_valid,
  output [63:0]  io_ecc_bits_addr
);

  wire [7:0]   sourceD_rreq_bankSum;
  wire [7:0]   sourceD_wreq_bankSum;
  wire [7:0]   sinkD_wreq_bankSum;
  wire [63:0]  _DataSel_3_io_out_0;
  wire [63:0]  _DataSel_3_io_out_1;
  wire         _DataSel_3_io_err_out_0;
  wire         _DataSel_3_io_err_out_1;
  wire [63:0]  _DataSel_2_io_out_0;
  wire [63:0]  _DataSel_2_io_out_1;
  wire         _DataSel_2_io_err_out_0;
  wire         _DataSel_2_io_err_out_1;
  wire [63:0]  _DataSel_1_io_out_0;
  wire [63:0]  _DataSel_1_io_out_1;
  wire         _DataSel_1_io_err_out_0;
  wire         _DataSel_1_io_err_out_1;
  wire [63:0]  _DataSel_io_out_0;
  wire [63:0]  _DataSel_io_out_1;
  wire         _DataSel_io_err_out_0;
  wire         _DataSel_io_err_out_1;
  wire [31:0]  _dataEccArray_1_io_r_resp_data_0;
  wire [31:0]  _dataEccArray_0_io_r_resp_data_0;
  wire [63:0]  _bankedData_7_io_r_resp_data_0;
  wire [63:0]  _bankedData_6_io_r_resp_data_0;
  wire [63:0]  _bankedData_5_io_r_resp_data_0;
  wire [63:0]  _bankedData_4_io_r_resp_data_0;
  wire [63:0]  _bankedData_3_io_r_resp_data_0;
  wire [63:0]  _bankedData_2_io_r_resp_data_0;
  wire [63:0]  _bankedData_1_io_r_resp_data_0;
  wire [63:0]  _bankedData_0_io_r_resp_data_0;
  wire [1:0]   _sourceC_req_io_sourceC_raddr_ready_T = 2'h3 >> io_sourceC_raddr_bits_beat;
  wire [7:0]   _GEN = {{4{io_sourceC_raddr_bits_beat}}, {4{~io_sourceC_raddr_bits_beat}}};
  wire [7:0]   sinkC_req_bankSum = io_sourceC_raddr_valid ? _GEN : 8'h0;
  wire [7:0]   sourceC_req_bankEn =
    io_sourceC_raddr_bits_noop | ~io_sourceC_raddr_valid ? 8'h0 : _GEN;
  wire         _sourceD_rreq_accessVec_T_2 = sourceD_rreq_bankSum[3:0] == 4'h0;
  wire         _sourceD_rreq_accessVec_T_5 = sourceD_rreq_bankSum[7:4] == 4'h0;
  wire [1:0]   _sourceD_rreq_io_sourceD_raddr_ready_T =
    {_sourceD_rreq_accessVec_T_5, _sourceD_rreq_accessVec_T_2}
    >> io_sourceD_raddr_bits_beat;
  wire [7:0]   _sourceD_rreq_out_bankSel_T_9 =
    io_sourceD_raddr_valid
      ? {{4{io_sourceD_raddr_bits_beat}}, {4{~io_sourceD_raddr_bits_beat}}}
      : 8'h0;
  wire [7:0]   sourceD_rreq_bankEn =
    _sourceD_rreq_out_bankSel_T_9
    & {{4{_sourceD_rreq_accessVec_T_5}}, {4{_sourceD_rreq_accessVec_T_2}}};
  wire         _sourceD_wreq_accessVec_T_2 = sourceD_wreq_bankSum[3:0] == 4'h0;
  wire         _sourceD_wreq_accessVec_T_5 = sourceD_wreq_bankSum[7:4] == 4'h0;
  wire [1:0]   _sourceD_wreq_io_sourceD_waddr_ready_T =
    {_sourceD_wreq_accessVec_T_5, _sourceD_wreq_accessVec_T_2}
    >> io_sourceD_waddr_bits_beat;
  wire [7:0]   _sourceD_wreq_out_bankSel_T_9 =
    io_sourceD_waddr_valid
      ? {{4{io_sourceD_waddr_bits_beat}}, {4{~io_sourceD_waddr_bits_beat}}}
      : 8'h0;
  wire [7:0]   sourceD_wreq_bankEn =
    _sourceD_wreq_out_bankSel_T_9
    & {{4{_sourceD_wreq_accessVec_T_5}}, {4{_sourceD_wreq_accessVec_T_2}}};
  wire         _sinkD_wreq_accessVec_T_2 = sinkD_wreq_bankSum[3:0] == 4'h0;
  wire         _sinkD_wreq_accessVec_T_5 = sinkD_wreq_bankSum[7:4] == 4'h0;
  wire [1:0]   _sinkD_wreq_io_sinkD_waddr_ready_T =
    {_sinkD_wreq_accessVec_T_5, _sinkD_wreq_accessVec_T_2} >> io_sinkD_waddr_bits_beat;
  wire [7:0]   _sinkD_wreq_out_bankSel_T_9 =
    io_sinkD_waddr_valid
      ? {{4{io_sinkD_waddr_bits_beat}}, {4{~io_sinkD_waddr_bits_beat}}}
      : 8'h0;
  wire [7:0]   sinkD_wreq_bankEn =
    io_sinkD_waddr_bits_noop
      ? 8'h0
      : _sinkD_wreq_out_bankSel_T_9
        & {{4{_sinkD_wreq_accessVec_T_5}}, {4{_sinkD_wreq_accessVec_T_2}}};
  wire         _sinkC_req_accessVec_T_2 = sinkC_req_bankSum[3:0] == 4'h0;
  wire         _sinkC_req_accessVec_T_5 = sinkC_req_bankSum[7:4] == 4'h0;
  wire [1:0]   _sinkC_req_io_sinkC_waddr_ready_T =
    {_sinkC_req_accessVec_T_5, _sinkC_req_accessVec_T_2} >> io_sinkC_waddr_bits_beat;
  wire [7:0]   _sinkC_req_out_bankSel_T_9 =
    io_sinkC_waddr_valid
      ? {{4{io_sinkC_waddr_bits_beat}}, {4{~io_sinkC_waddr_bits_beat}}}
      : 8'h0;
  wire [7:0]   sinkC_req_bankEn =
    io_sinkC_waddr_bits_noop
      ? 8'h0
      : _sinkC_req_out_bankSel_T_9
        & {{4{_sinkC_req_accessVec_T_5}}, {4{_sinkC_req_accessVec_T_2}}};
  assign sinkD_wreq_bankSum = _sinkC_req_out_bankSel_T_9 | sinkC_req_bankSum;
  assign sourceD_wreq_bankSum = _sinkD_wreq_out_bankSel_T_9 | sinkD_wreq_bankSum;
  assign sourceD_rreq_bankSum = _sourceD_wreq_out_bankSel_T_9 | sourceD_wreq_bankSum;
  wire         bank_en_0 =
    sourceC_req_bankEn[0] | sinkC_req_bankEn[0] | sinkD_wreq_bankEn[0]
    | sourceD_wreq_bankEn[0] | sourceD_rreq_bankEn[0];
  wire [13:0]  _GEN_0 = {io_sourceD_waddr_bits_way, io_sourceD_waddr_bits_set};
  wire [13:0]  _GEN_1 = {io_sourceD_raddr_bits_way, io_sourceD_raddr_bits_set};
  wire [13:0]  _GEN_2 = {io_sinkD_waddr_bits_way, io_sinkD_waddr_bits_set};
  wire [13:0]  _GEN_3 = {io_sinkC_waddr_bits_way, io_sinkC_waddr_bits_set};
  wire         sel_req_0_wen =
    ~(sinkC_req_bankSum[0])
    & (_sinkC_req_out_bankSel_T_9[0] | _sinkD_wreq_out_bankSel_T_9[0]
       | _sourceD_wreq_out_bankSel_T_9[0]);
  wire [13:0]  _GEN_4 = {io_sourceC_raddr_bits_way, io_sourceC_raddr_bits_set};
  wire [13:0]  _GEN_5 =
    sinkC_req_bankSum[0]
      ? _GEN_4
      : _sinkC_req_out_bankSel_T_9[0]
          ? _GEN_3
          : _sinkD_wreq_out_bankSel_T_9[0]
              ? _GEN_2
              : _sourceD_wreq_out_bankSel_T_9[0] ? _GEN_0 : _GEN_1;
  wire [511:0] sel_req_0_index = {498'h0, _GEN_5};
  wire [7:0]   sel_req_0_bankSel =
    sinkC_req_bankSum[0]
      ? sinkC_req_bankSum
      : _sinkC_req_out_bankSel_T_9[0]
          ? _sinkC_req_out_bankSel_T_9
          : _sinkD_wreq_out_bankSel_T_9[0]
              ? _sinkD_wreq_out_bankSel_T_9
              : _sourceD_wreq_out_bankSel_T_9[0]
                  ? _sourceD_wreq_out_bankSel_T_9
                  : _sourceD_rreq_out_bankSel_T_9;
  wire [7:0]   sel_req_0_bankSum =
    sinkC_req_bankSum[0]
      ? 8'h0
      : _sinkC_req_out_bankSel_T_9[0]
          ? sinkC_req_bankSum
          : _sinkD_wreq_out_bankSel_T_9[0]
              ? sinkD_wreq_bankSum
              : {8{~(_sourceD_wreq_out_bankSel_T_9[0])}} & _sourceD_wreq_out_bankSel_T_9
                | sourceD_wreq_bankSum;
  wire [7:0]   sel_req_0_bankEn =
    sinkC_req_bankSum[0]
      ? sourceC_req_bankEn
      : _sinkC_req_out_bankSel_T_9[0]
          ? sinkC_req_bankEn
          : _sinkD_wreq_out_bankSel_T_9[0]
              ? sinkD_wreq_bankEn
              : _sourceD_wreq_out_bankSel_T_9[0]
                  ? sourceD_wreq_bankEn
                  : sourceD_rreq_bankEn;
  wire [63:0]  sel_req_0_data_0 =
    sinkC_req_bankSum[0]
      ? _DataSel_io_out_1
      : _sinkC_req_out_bankSel_T_9[0]
          ? io_sinkC_wdata_data[63:0]
          : _sinkD_wreq_out_bankSel_T_9[0]
              ? io_sinkD_wdata_data[63:0]
              : _sourceD_wreq_out_bankSel_T_9[0]
                  ? io_sourceD_wdata_data[63:0]
                  : _DataSel_io_out_0;
  wire [63:0]  sel_req_0_data_1 =
    sinkC_req_bankSum[0]
      ? _DataSel_1_io_out_1
      : _sinkC_req_out_bankSel_T_9[0]
          ? io_sinkC_wdata_data[127:64]
          : _sinkD_wreq_out_bankSel_T_9[0]
              ? io_sinkD_wdata_data[127:64]
              : _sourceD_wreq_out_bankSel_T_9[0]
                  ? io_sourceD_wdata_data[127:64]
                  : _DataSel_1_io_out_0;
  wire [63:0]  sel_req_0_data_2 =
    sinkC_req_bankSum[0]
      ? _DataSel_2_io_out_1
      : _sinkC_req_out_bankSel_T_9[0]
          ? io_sinkC_wdata_data[191:128]
          : _sinkD_wreq_out_bankSel_T_9[0]
              ? io_sinkD_wdata_data[191:128]
              : _sourceD_wreq_out_bankSel_T_9[0]
                  ? io_sourceD_wdata_data[191:128]
                  : _DataSel_2_io_out_0;
  wire [63:0]  sel_req_0_data_3 =
    sinkC_req_bankSum[0]
      ? _DataSel_3_io_out_1
      : _sinkC_req_out_bankSel_T_9[0]
          ? io_sinkC_wdata_data[255:192]
          : _sinkD_wreq_out_bankSel_T_9[0]
              ? io_sinkD_wdata_data[255:192]
              : _sourceD_wreq_out_bankSel_T_9[0]
                  ? io_sourceD_wdata_data[255:192]
                  : _DataSel_3_io_out_0;
  wire [63:0]  sel_req_0_data_4 =
    sinkC_req_bankSum[0]
      ? _DataSel_io_out_1
      : _sinkC_req_out_bankSel_T_9[0]
          ? io_sinkC_wdata_data[63:0]
          : _sinkD_wreq_out_bankSel_T_9[0]
              ? io_sinkD_wdata_data[63:0]
              : _sourceD_wreq_out_bankSel_T_9[0]
                  ? io_sourceD_wdata_data[63:0]
                  : _DataSel_io_out_0;
  wire [63:0]  sel_req_0_data_5 =
    sinkC_req_bankSum[0]
      ? _DataSel_1_io_out_1
      : _sinkC_req_out_bankSel_T_9[0]
          ? io_sinkC_wdata_data[127:64]
          : _sinkD_wreq_out_bankSel_T_9[0]
              ? io_sinkD_wdata_data[127:64]
              : _sourceD_wreq_out_bankSel_T_9[0]
                  ? io_sourceD_wdata_data[127:64]
                  : _DataSel_1_io_out_0;
  wire [63:0]  sel_req_0_data_6 =
    sinkC_req_bankSum[0]
      ? _DataSel_2_io_out_1
      : _sinkC_req_out_bankSel_T_9[0]
          ? io_sinkC_wdata_data[191:128]
          : _sinkD_wreq_out_bankSel_T_9[0]
              ? io_sinkD_wdata_data[191:128]
              : _sourceD_wreq_out_bankSel_T_9[0]
                  ? io_sourceD_wdata_data[191:128]
                  : _DataSel_2_io_out_0;
  wire [63:0]  sel_req_0_data_7 =
    sinkC_req_bankSum[0]
      ? _DataSel_3_io_out_1
      : _sinkC_req_out_bankSel_T_9[0]
          ? io_sinkC_wdata_data[255:192]
          : _sinkD_wreq_out_bankSel_T_9[0]
              ? io_sinkD_wdata_data[255:192]
              : _sourceD_wreq_out_bankSel_T_9[0]
                  ? io_sourceD_wdata_data[255:192]
                  : _DataSel_3_io_out_0;
  wire         wen = bank_en_0 & sel_req_0_wen;
  wire         ren = bank_en_0 & ~sel_req_0_wen;
  wire         bank_en_1 =
    sourceC_req_bankEn[1] | sinkC_req_bankEn[1] | sinkD_wreq_bankEn[1]
    | sourceD_wreq_bankEn[1] | sourceD_rreq_bankEn[1];
  wire         sel_req_1_wen =
    ~(sinkC_req_bankSum[1])
    & (_sinkC_req_out_bankSel_T_9[1] | _sinkD_wreq_out_bankSel_T_9[1]
       | _sourceD_wreq_out_bankSel_T_9[1]);
  wire [13:0]  _GEN_6 =
    sinkC_req_bankSum[1]
      ? _GEN_4
      : _sinkC_req_out_bankSel_T_9[1]
          ? _GEN_3
          : _sinkD_wreq_out_bankSel_T_9[1]
              ? _GEN_2
              : _sourceD_wreq_out_bankSel_T_9[1] ? _GEN_0 : _GEN_1;
  wire [511:0] sel_req_1_index = {498'h0, _GEN_6};
  wire [7:0]   sel_req_1_bankSel =
    sinkC_req_bankSum[1]
      ? sinkC_req_bankSum
      : _sinkC_req_out_bankSel_T_9[1]
          ? _sinkC_req_out_bankSel_T_9
          : _sinkD_wreq_out_bankSel_T_9[1]
              ? _sinkD_wreq_out_bankSel_T_9
              : _sourceD_wreq_out_bankSel_T_9[1]
                  ? _sourceD_wreq_out_bankSel_T_9
                  : _sourceD_rreq_out_bankSel_T_9;
  wire [7:0]   sel_req_1_bankSum =
    sinkC_req_bankSum[1]
      ? 8'h0
      : _sinkC_req_out_bankSel_T_9[1]
          ? sinkC_req_bankSum
          : _sinkD_wreq_out_bankSel_T_9[1]
              ? sinkD_wreq_bankSum
              : {8{~(_sourceD_wreq_out_bankSel_T_9[1])}} & _sourceD_wreq_out_bankSel_T_9
                | sourceD_wreq_bankSum;
  wire [7:0]   sel_req_1_bankEn =
    sinkC_req_bankSum[1]
      ? sourceC_req_bankEn
      : _sinkC_req_out_bankSel_T_9[1]
          ? sinkC_req_bankEn
          : _sinkD_wreq_out_bankSel_T_9[1]
              ? sinkD_wreq_bankEn
              : _sourceD_wreq_out_bankSel_T_9[1]
                  ? sourceD_wreq_bankEn
                  : sourceD_rreq_bankEn;
  wire [63:0]  sel_req_1_data_0 =
    sinkC_req_bankSum[1]
      ? _DataSel_io_out_1
      : _sinkC_req_out_bankSel_T_9[1]
          ? io_sinkC_wdata_data[63:0]
          : _sinkD_wreq_out_bankSel_T_9[1]
              ? io_sinkD_wdata_data[63:0]
              : _sourceD_wreq_out_bankSel_T_9[1]
                  ? io_sourceD_wdata_data[63:0]
                  : _DataSel_io_out_0;
  wire [63:0]  sel_req_1_data_1 =
    sinkC_req_bankSum[1]
      ? _DataSel_1_io_out_1
      : _sinkC_req_out_bankSel_T_9[1]
          ? io_sinkC_wdata_data[127:64]
          : _sinkD_wreq_out_bankSel_T_9[1]
              ? io_sinkD_wdata_data[127:64]
              : _sourceD_wreq_out_bankSel_T_9[1]
                  ? io_sourceD_wdata_data[127:64]
                  : _DataSel_1_io_out_0;
  wire [63:0]  sel_req_1_data_2 =
    sinkC_req_bankSum[1]
      ? _DataSel_2_io_out_1
      : _sinkC_req_out_bankSel_T_9[1]
          ? io_sinkC_wdata_data[191:128]
          : _sinkD_wreq_out_bankSel_T_9[1]
              ? io_sinkD_wdata_data[191:128]
              : _sourceD_wreq_out_bankSel_T_9[1]
                  ? io_sourceD_wdata_data[191:128]
                  : _DataSel_2_io_out_0;
  wire [63:0]  sel_req_1_data_3 =
    sinkC_req_bankSum[1]
      ? _DataSel_3_io_out_1
      : _sinkC_req_out_bankSel_T_9[1]
          ? io_sinkC_wdata_data[255:192]
          : _sinkD_wreq_out_bankSel_T_9[1]
              ? io_sinkD_wdata_data[255:192]
              : _sourceD_wreq_out_bankSel_T_9[1]
                  ? io_sourceD_wdata_data[255:192]
                  : _DataSel_3_io_out_0;
  wire [63:0]  sel_req_1_data_4 =
    sinkC_req_bankSum[1]
      ? _DataSel_io_out_1
      : _sinkC_req_out_bankSel_T_9[1]
          ? io_sinkC_wdata_data[63:0]
          : _sinkD_wreq_out_bankSel_T_9[1]
              ? io_sinkD_wdata_data[63:0]
              : _sourceD_wreq_out_bankSel_T_9[1]
                  ? io_sourceD_wdata_data[63:0]
                  : _DataSel_io_out_0;
  wire [63:0]  sel_req_1_data_5 =
    sinkC_req_bankSum[1]
      ? _DataSel_1_io_out_1
      : _sinkC_req_out_bankSel_T_9[1]
          ? io_sinkC_wdata_data[127:64]
          : _sinkD_wreq_out_bankSel_T_9[1]
              ? io_sinkD_wdata_data[127:64]
              : _sourceD_wreq_out_bankSel_T_9[1]
                  ? io_sourceD_wdata_data[127:64]
                  : _DataSel_1_io_out_0;
  wire [63:0]  sel_req_1_data_6 =
    sinkC_req_bankSum[1]
      ? _DataSel_2_io_out_1
      : _sinkC_req_out_bankSel_T_9[1]
          ? io_sinkC_wdata_data[191:128]
          : _sinkD_wreq_out_bankSel_T_9[1]
              ? io_sinkD_wdata_data[191:128]
              : _sourceD_wreq_out_bankSel_T_9[1]
                  ? io_sourceD_wdata_data[191:128]
                  : _DataSel_2_io_out_0;
  wire [63:0]  sel_req_1_data_7 =
    sinkC_req_bankSum[1]
      ? _DataSel_3_io_out_1
      : _sinkC_req_out_bankSel_T_9[1]
          ? io_sinkC_wdata_data[255:192]
          : _sinkD_wreq_out_bankSel_T_9[1]
              ? io_sinkD_wdata_data[255:192]
              : _sourceD_wreq_out_bankSel_T_9[1]
                  ? io_sourceD_wdata_data[255:192]
                  : _DataSel_3_io_out_0;
  wire         bank_en_2 =
    sourceC_req_bankEn[2] | sinkC_req_bankEn[2] | sinkD_wreq_bankEn[2]
    | sourceD_wreq_bankEn[2] | sourceD_rreq_bankEn[2];
  wire         sel_req_2_wen =
    ~(sinkC_req_bankSum[2])
    & (_sinkC_req_out_bankSel_T_9[2] | _sinkD_wreq_out_bankSel_T_9[2]
       | _sourceD_wreq_out_bankSel_T_9[2]);
  wire [13:0]  _GEN_7 =
    sinkC_req_bankSum[2]
      ? _GEN_4
      : _sinkC_req_out_bankSel_T_9[2]
          ? _GEN_3
          : _sinkD_wreq_out_bankSel_T_9[2]
              ? _GEN_2
              : _sourceD_wreq_out_bankSel_T_9[2] ? _GEN_0 : _GEN_1;
  wire [511:0] sel_req_2_index = {498'h0, _GEN_7};
  wire [7:0]   sel_req_2_bankSel =
    sinkC_req_bankSum[2]
      ? sinkC_req_bankSum
      : _sinkC_req_out_bankSel_T_9[2]
          ? _sinkC_req_out_bankSel_T_9
          : _sinkD_wreq_out_bankSel_T_9[2]
              ? _sinkD_wreq_out_bankSel_T_9
              : _sourceD_wreq_out_bankSel_T_9[2]
                  ? _sourceD_wreq_out_bankSel_T_9
                  : _sourceD_rreq_out_bankSel_T_9;
  wire [7:0]   sel_req_2_bankSum =
    sinkC_req_bankSum[2]
      ? 8'h0
      : _sinkC_req_out_bankSel_T_9[2]
          ? sinkC_req_bankSum
          : _sinkD_wreq_out_bankSel_T_9[2]
              ? sinkD_wreq_bankSum
              : {8{~(_sourceD_wreq_out_bankSel_T_9[2])}} & _sourceD_wreq_out_bankSel_T_9
                | sourceD_wreq_bankSum;
  wire [7:0]   sel_req_2_bankEn =
    sinkC_req_bankSum[2]
      ? sourceC_req_bankEn
      : _sinkC_req_out_bankSel_T_9[2]
          ? sinkC_req_bankEn
          : _sinkD_wreq_out_bankSel_T_9[2]
              ? sinkD_wreq_bankEn
              : _sourceD_wreq_out_bankSel_T_9[2]
                  ? sourceD_wreq_bankEn
                  : sourceD_rreq_bankEn;
  wire [63:0]  sel_req_2_data_0 =
    sinkC_req_bankSum[2]
      ? _DataSel_io_out_1
      : _sinkC_req_out_bankSel_T_9[2]
          ? io_sinkC_wdata_data[63:0]
          : _sinkD_wreq_out_bankSel_T_9[2]
              ? io_sinkD_wdata_data[63:0]
              : _sourceD_wreq_out_bankSel_T_9[2]
                  ? io_sourceD_wdata_data[63:0]
                  : _DataSel_io_out_0;
  wire [63:0]  sel_req_2_data_1 =
    sinkC_req_bankSum[2]
      ? _DataSel_1_io_out_1
      : _sinkC_req_out_bankSel_T_9[2]
          ? io_sinkC_wdata_data[127:64]
          : _sinkD_wreq_out_bankSel_T_9[2]
              ? io_sinkD_wdata_data[127:64]
              : _sourceD_wreq_out_bankSel_T_9[2]
                  ? io_sourceD_wdata_data[127:64]
                  : _DataSel_1_io_out_0;
  wire [63:0]  sel_req_2_data_2 =
    sinkC_req_bankSum[2]
      ? _DataSel_2_io_out_1
      : _sinkC_req_out_bankSel_T_9[2]
          ? io_sinkC_wdata_data[191:128]
          : _sinkD_wreq_out_bankSel_T_9[2]
              ? io_sinkD_wdata_data[191:128]
              : _sourceD_wreq_out_bankSel_T_9[2]
                  ? io_sourceD_wdata_data[191:128]
                  : _DataSel_2_io_out_0;
  wire [63:0]  sel_req_2_data_3 =
    sinkC_req_bankSum[2]
      ? _DataSel_3_io_out_1
      : _sinkC_req_out_bankSel_T_9[2]
          ? io_sinkC_wdata_data[255:192]
          : _sinkD_wreq_out_bankSel_T_9[2]
              ? io_sinkD_wdata_data[255:192]
              : _sourceD_wreq_out_bankSel_T_9[2]
                  ? io_sourceD_wdata_data[255:192]
                  : _DataSel_3_io_out_0;
  wire [63:0]  sel_req_2_data_4 =
    sinkC_req_bankSum[2]
      ? _DataSel_io_out_1
      : _sinkC_req_out_bankSel_T_9[2]
          ? io_sinkC_wdata_data[63:0]
          : _sinkD_wreq_out_bankSel_T_9[2]
              ? io_sinkD_wdata_data[63:0]
              : _sourceD_wreq_out_bankSel_T_9[2]
                  ? io_sourceD_wdata_data[63:0]
                  : _DataSel_io_out_0;
  wire [63:0]  sel_req_2_data_5 =
    sinkC_req_bankSum[2]
      ? _DataSel_1_io_out_1
      : _sinkC_req_out_bankSel_T_9[2]
          ? io_sinkC_wdata_data[127:64]
          : _sinkD_wreq_out_bankSel_T_9[2]
              ? io_sinkD_wdata_data[127:64]
              : _sourceD_wreq_out_bankSel_T_9[2]
                  ? io_sourceD_wdata_data[127:64]
                  : _DataSel_1_io_out_0;
  wire [63:0]  sel_req_2_data_6 =
    sinkC_req_bankSum[2]
      ? _DataSel_2_io_out_1
      : _sinkC_req_out_bankSel_T_9[2]
          ? io_sinkC_wdata_data[191:128]
          : _sinkD_wreq_out_bankSel_T_9[2]
              ? io_sinkD_wdata_data[191:128]
              : _sourceD_wreq_out_bankSel_T_9[2]
                  ? io_sourceD_wdata_data[191:128]
                  : _DataSel_2_io_out_0;
  wire [63:0]  sel_req_2_data_7 =
    sinkC_req_bankSum[2]
      ? _DataSel_3_io_out_1
      : _sinkC_req_out_bankSel_T_9[2]
          ? io_sinkC_wdata_data[255:192]
          : _sinkD_wreq_out_bankSel_T_9[2]
              ? io_sinkD_wdata_data[255:192]
              : _sourceD_wreq_out_bankSel_T_9[2]
                  ? io_sourceD_wdata_data[255:192]
                  : _DataSel_3_io_out_0;
  wire         bank_en_3 =
    sourceC_req_bankEn[3] | sinkC_req_bankEn[3] | sinkD_wreq_bankEn[3]
    | sourceD_wreq_bankEn[3] | sourceD_rreq_bankEn[3];
  wire         sel_req_3_wen =
    ~(sinkC_req_bankSum[3])
    & (_sinkC_req_out_bankSel_T_9[3] | _sinkD_wreq_out_bankSel_T_9[3]
       | _sourceD_wreq_out_bankSel_T_9[3]);
  wire [13:0]  _GEN_8 =
    sinkC_req_bankSum[3]
      ? _GEN_4
      : _sinkC_req_out_bankSel_T_9[3]
          ? _GEN_3
          : _sinkD_wreq_out_bankSel_T_9[3]
              ? _GEN_2
              : _sourceD_wreq_out_bankSel_T_9[3] ? _GEN_0 : _GEN_1;
  wire [511:0] sel_req_3_index = {498'h0, _GEN_8};
  wire [7:0]   sel_req_3_bankSel =
    sinkC_req_bankSum[3]
      ? sinkC_req_bankSum
      : _sinkC_req_out_bankSel_T_9[3]
          ? _sinkC_req_out_bankSel_T_9
          : _sinkD_wreq_out_bankSel_T_9[3]
              ? _sinkD_wreq_out_bankSel_T_9
              : _sourceD_wreq_out_bankSel_T_9[3]
                  ? _sourceD_wreq_out_bankSel_T_9
                  : _sourceD_rreq_out_bankSel_T_9;
  wire [7:0]   sel_req_3_bankSum =
    sinkC_req_bankSum[3]
      ? 8'h0
      : _sinkC_req_out_bankSel_T_9[3]
          ? sinkC_req_bankSum
          : _sinkD_wreq_out_bankSel_T_9[3]
              ? sinkD_wreq_bankSum
              : {8{~(_sourceD_wreq_out_bankSel_T_9[3])}} & _sourceD_wreq_out_bankSel_T_9
                | sourceD_wreq_bankSum;
  wire [7:0]   sel_req_3_bankEn =
    sinkC_req_bankSum[3]
      ? sourceC_req_bankEn
      : _sinkC_req_out_bankSel_T_9[3]
          ? sinkC_req_bankEn
          : _sinkD_wreq_out_bankSel_T_9[3]
              ? sinkD_wreq_bankEn
              : _sourceD_wreq_out_bankSel_T_9[3]
                  ? sourceD_wreq_bankEn
                  : sourceD_rreq_bankEn;
  wire [63:0]  sel_req_3_data_0 =
    sinkC_req_bankSum[3]
      ? _DataSel_io_out_1
      : _sinkC_req_out_bankSel_T_9[3]
          ? io_sinkC_wdata_data[63:0]
          : _sinkD_wreq_out_bankSel_T_9[3]
              ? io_sinkD_wdata_data[63:0]
              : _sourceD_wreq_out_bankSel_T_9[3]
                  ? io_sourceD_wdata_data[63:0]
                  : _DataSel_io_out_0;
  wire [63:0]  sel_req_3_data_1 =
    sinkC_req_bankSum[3]
      ? _DataSel_1_io_out_1
      : _sinkC_req_out_bankSel_T_9[3]
          ? io_sinkC_wdata_data[127:64]
          : _sinkD_wreq_out_bankSel_T_9[3]
              ? io_sinkD_wdata_data[127:64]
              : _sourceD_wreq_out_bankSel_T_9[3]
                  ? io_sourceD_wdata_data[127:64]
                  : _DataSel_1_io_out_0;
  wire [63:0]  sel_req_3_data_2 =
    sinkC_req_bankSum[3]
      ? _DataSel_2_io_out_1
      : _sinkC_req_out_bankSel_T_9[3]
          ? io_sinkC_wdata_data[191:128]
          : _sinkD_wreq_out_bankSel_T_9[3]
              ? io_sinkD_wdata_data[191:128]
              : _sourceD_wreq_out_bankSel_T_9[3]
                  ? io_sourceD_wdata_data[191:128]
                  : _DataSel_2_io_out_0;
  wire [63:0]  sel_req_3_data_3 =
    sinkC_req_bankSum[3]
      ? _DataSel_3_io_out_1
      : _sinkC_req_out_bankSel_T_9[3]
          ? io_sinkC_wdata_data[255:192]
          : _sinkD_wreq_out_bankSel_T_9[3]
              ? io_sinkD_wdata_data[255:192]
              : _sourceD_wreq_out_bankSel_T_9[3]
                  ? io_sourceD_wdata_data[255:192]
                  : _DataSel_3_io_out_0;
  wire [63:0]  sel_req_3_data_4 =
    sinkC_req_bankSum[3]
      ? _DataSel_io_out_1
      : _sinkC_req_out_bankSel_T_9[3]
          ? io_sinkC_wdata_data[63:0]
          : _sinkD_wreq_out_bankSel_T_9[3]
              ? io_sinkD_wdata_data[63:0]
              : _sourceD_wreq_out_bankSel_T_9[3]
                  ? io_sourceD_wdata_data[63:0]
                  : _DataSel_io_out_0;
  wire [63:0]  sel_req_3_data_5 =
    sinkC_req_bankSum[3]
      ? _DataSel_1_io_out_1
      : _sinkC_req_out_bankSel_T_9[3]
          ? io_sinkC_wdata_data[127:64]
          : _sinkD_wreq_out_bankSel_T_9[3]
              ? io_sinkD_wdata_data[127:64]
              : _sourceD_wreq_out_bankSel_T_9[3]
                  ? io_sourceD_wdata_data[127:64]
                  : _DataSel_1_io_out_0;
  wire [63:0]  sel_req_3_data_6 =
    sinkC_req_bankSum[3]
      ? _DataSel_2_io_out_1
      : _sinkC_req_out_bankSel_T_9[3]
          ? io_sinkC_wdata_data[191:128]
          : _sinkD_wreq_out_bankSel_T_9[3]
              ? io_sinkD_wdata_data[191:128]
              : _sourceD_wreq_out_bankSel_T_9[3]
                  ? io_sourceD_wdata_data[191:128]
                  : _DataSel_2_io_out_0;
  wire [63:0]  sel_req_3_data_7 =
    sinkC_req_bankSum[3]
      ? _DataSel_3_io_out_1
      : _sinkC_req_out_bankSel_T_9[3]
          ? io_sinkC_wdata_data[255:192]
          : _sinkD_wreq_out_bankSel_T_9[3]
              ? io_sinkD_wdata_data[255:192]
              : _sourceD_wreq_out_bankSel_T_9[3]
                  ? io_sourceD_wdata_data[255:192]
                  : _DataSel_3_io_out_0;
  wire         bank_en_4 =
    sourceC_req_bankEn[4] | sinkC_req_bankEn[4] | sinkD_wreq_bankEn[4]
    | sourceD_wreq_bankEn[4] | sourceD_rreq_bankEn[4];
  wire         sel_req_4_wen =
    ~(sinkC_req_bankSum[4])
    & (_sinkC_req_out_bankSel_T_9[4] | _sinkD_wreq_out_bankSel_T_9[4]
       | _sourceD_wreq_out_bankSel_T_9[4]);
  wire [13:0]  _GEN_9 =
    sinkC_req_bankSum[4]
      ? _GEN_4
      : _sinkC_req_out_bankSel_T_9[4]
          ? _GEN_3
          : _sinkD_wreq_out_bankSel_T_9[4]
              ? _GEN_2
              : _sourceD_wreq_out_bankSel_T_9[4] ? _GEN_0 : _GEN_1;
  wire [511:0] sel_req_4_index = {498'h0, _GEN_9};
  wire [7:0]   sel_req_4_bankSel =
    sinkC_req_bankSum[4]
      ? sinkC_req_bankSum
      : _sinkC_req_out_bankSel_T_9[4]
          ? _sinkC_req_out_bankSel_T_9
          : _sinkD_wreq_out_bankSel_T_9[4]
              ? _sinkD_wreq_out_bankSel_T_9
              : _sourceD_wreq_out_bankSel_T_9[4]
                  ? _sourceD_wreq_out_bankSel_T_9
                  : _sourceD_rreq_out_bankSel_T_9;
  wire [7:0]   sel_req_4_bankSum =
    sinkC_req_bankSum[4]
      ? 8'h0
      : _sinkC_req_out_bankSel_T_9[4]
          ? sinkC_req_bankSum
          : _sinkD_wreq_out_bankSel_T_9[4]
              ? sinkD_wreq_bankSum
              : {8{~(_sourceD_wreq_out_bankSel_T_9[4])}} & _sourceD_wreq_out_bankSel_T_9
                | sourceD_wreq_bankSum;
  wire [7:0]   sel_req_4_bankEn =
    sinkC_req_bankSum[4]
      ? sourceC_req_bankEn
      : _sinkC_req_out_bankSel_T_9[4]
          ? sinkC_req_bankEn
          : _sinkD_wreq_out_bankSel_T_9[4]
              ? sinkD_wreq_bankEn
              : _sourceD_wreq_out_bankSel_T_9[4]
                  ? sourceD_wreq_bankEn
                  : sourceD_rreq_bankEn;
  wire [63:0]  sel_req_4_data_0 =
    sinkC_req_bankSum[4]
      ? _DataSel_io_out_1
      : _sinkC_req_out_bankSel_T_9[4]
          ? io_sinkC_wdata_data[63:0]
          : _sinkD_wreq_out_bankSel_T_9[4]
              ? io_sinkD_wdata_data[63:0]
              : _sourceD_wreq_out_bankSel_T_9[4]
                  ? io_sourceD_wdata_data[63:0]
                  : _DataSel_io_out_0;
  wire [63:0]  sel_req_4_data_1 =
    sinkC_req_bankSum[4]
      ? _DataSel_1_io_out_1
      : _sinkC_req_out_bankSel_T_9[4]
          ? io_sinkC_wdata_data[127:64]
          : _sinkD_wreq_out_bankSel_T_9[4]
              ? io_sinkD_wdata_data[127:64]
              : _sourceD_wreq_out_bankSel_T_9[4]
                  ? io_sourceD_wdata_data[127:64]
                  : _DataSel_1_io_out_0;
  wire [63:0]  sel_req_4_data_2 =
    sinkC_req_bankSum[4]
      ? _DataSel_2_io_out_1
      : _sinkC_req_out_bankSel_T_9[4]
          ? io_sinkC_wdata_data[191:128]
          : _sinkD_wreq_out_bankSel_T_9[4]
              ? io_sinkD_wdata_data[191:128]
              : _sourceD_wreq_out_bankSel_T_9[4]
                  ? io_sourceD_wdata_data[191:128]
                  : _DataSel_2_io_out_0;
  wire [63:0]  sel_req_4_data_3 =
    sinkC_req_bankSum[4]
      ? _DataSel_3_io_out_1
      : _sinkC_req_out_bankSel_T_9[4]
          ? io_sinkC_wdata_data[255:192]
          : _sinkD_wreq_out_bankSel_T_9[4]
              ? io_sinkD_wdata_data[255:192]
              : _sourceD_wreq_out_bankSel_T_9[4]
                  ? io_sourceD_wdata_data[255:192]
                  : _DataSel_3_io_out_0;
  wire [63:0]  sel_req_4_data_4 =
    sinkC_req_bankSum[4]
      ? _DataSel_io_out_1
      : _sinkC_req_out_bankSel_T_9[4]
          ? io_sinkC_wdata_data[63:0]
          : _sinkD_wreq_out_bankSel_T_9[4]
              ? io_sinkD_wdata_data[63:0]
              : _sourceD_wreq_out_bankSel_T_9[4]
                  ? io_sourceD_wdata_data[63:0]
                  : _DataSel_io_out_0;
  wire [63:0]  sel_req_4_data_5 =
    sinkC_req_bankSum[4]
      ? _DataSel_1_io_out_1
      : _sinkC_req_out_bankSel_T_9[4]
          ? io_sinkC_wdata_data[127:64]
          : _sinkD_wreq_out_bankSel_T_9[4]
              ? io_sinkD_wdata_data[127:64]
              : _sourceD_wreq_out_bankSel_T_9[4]
                  ? io_sourceD_wdata_data[127:64]
                  : _DataSel_1_io_out_0;
  wire [63:0]  sel_req_4_data_6 =
    sinkC_req_bankSum[4]
      ? _DataSel_2_io_out_1
      : _sinkC_req_out_bankSel_T_9[4]
          ? io_sinkC_wdata_data[191:128]
          : _sinkD_wreq_out_bankSel_T_9[4]
              ? io_sinkD_wdata_data[191:128]
              : _sourceD_wreq_out_bankSel_T_9[4]
                  ? io_sourceD_wdata_data[191:128]
                  : _DataSel_2_io_out_0;
  wire [63:0]  sel_req_4_data_7 =
    sinkC_req_bankSum[4]
      ? _DataSel_3_io_out_1
      : _sinkC_req_out_bankSel_T_9[4]
          ? io_sinkC_wdata_data[255:192]
          : _sinkD_wreq_out_bankSel_T_9[4]
              ? io_sinkD_wdata_data[255:192]
              : _sourceD_wreq_out_bankSel_T_9[4]
                  ? io_sourceD_wdata_data[255:192]
                  : _DataSel_3_io_out_0;
  wire         wen_4 = bank_en_4 & sel_req_4_wen;
  wire         ren_4 = bank_en_4 & ~sel_req_4_wen;
  wire         bank_en_5 =
    sourceC_req_bankEn[5] | sinkC_req_bankEn[5] | sinkD_wreq_bankEn[5]
    | sourceD_wreq_bankEn[5] | sourceD_rreq_bankEn[5];
  wire         sel_req_5_wen =
    ~(sinkC_req_bankSum[5])
    & (_sinkC_req_out_bankSel_T_9[5] | _sinkD_wreq_out_bankSel_T_9[5]
       | _sourceD_wreq_out_bankSel_T_9[5]);
  wire [13:0]  _GEN_10 =
    sinkC_req_bankSum[5]
      ? _GEN_4
      : _sinkC_req_out_bankSel_T_9[5]
          ? _GEN_3
          : _sinkD_wreq_out_bankSel_T_9[5]
              ? _GEN_2
              : _sourceD_wreq_out_bankSel_T_9[5] ? _GEN_0 : _GEN_1;
  wire [511:0] sel_req_5_index = {498'h0, _GEN_10};
  wire [7:0]   sel_req_5_bankSel =
    sinkC_req_bankSum[5]
      ? sinkC_req_bankSum
      : _sinkC_req_out_bankSel_T_9[5]
          ? _sinkC_req_out_bankSel_T_9
          : _sinkD_wreq_out_bankSel_T_9[5]
              ? _sinkD_wreq_out_bankSel_T_9
              : _sourceD_wreq_out_bankSel_T_9[5]
                  ? _sourceD_wreq_out_bankSel_T_9
                  : _sourceD_rreq_out_bankSel_T_9;
  wire [7:0]   sel_req_5_bankSum =
    sinkC_req_bankSum[5]
      ? 8'h0
      : _sinkC_req_out_bankSel_T_9[5]
          ? sinkC_req_bankSum
          : _sinkD_wreq_out_bankSel_T_9[5]
              ? sinkD_wreq_bankSum
              : {8{~(_sourceD_wreq_out_bankSel_T_9[5])}} & _sourceD_wreq_out_bankSel_T_9
                | sourceD_wreq_bankSum;
  wire [7:0]   sel_req_5_bankEn =
    sinkC_req_bankSum[5]
      ? sourceC_req_bankEn
      : _sinkC_req_out_bankSel_T_9[5]
          ? sinkC_req_bankEn
          : _sinkD_wreq_out_bankSel_T_9[5]
              ? sinkD_wreq_bankEn
              : _sourceD_wreq_out_bankSel_T_9[5]
                  ? sourceD_wreq_bankEn
                  : sourceD_rreq_bankEn;
  wire [63:0]  sel_req_5_data_0 =
    sinkC_req_bankSum[5]
      ? _DataSel_io_out_1
      : _sinkC_req_out_bankSel_T_9[5]
          ? io_sinkC_wdata_data[63:0]
          : _sinkD_wreq_out_bankSel_T_9[5]
              ? io_sinkD_wdata_data[63:0]
              : _sourceD_wreq_out_bankSel_T_9[5]
                  ? io_sourceD_wdata_data[63:0]
                  : _DataSel_io_out_0;
  wire [63:0]  sel_req_5_data_1 =
    sinkC_req_bankSum[5]
      ? _DataSel_1_io_out_1
      : _sinkC_req_out_bankSel_T_9[5]
          ? io_sinkC_wdata_data[127:64]
          : _sinkD_wreq_out_bankSel_T_9[5]
              ? io_sinkD_wdata_data[127:64]
              : _sourceD_wreq_out_bankSel_T_9[5]
                  ? io_sourceD_wdata_data[127:64]
                  : _DataSel_1_io_out_0;
  wire [63:0]  sel_req_5_data_2 =
    sinkC_req_bankSum[5]
      ? _DataSel_2_io_out_1
      : _sinkC_req_out_bankSel_T_9[5]
          ? io_sinkC_wdata_data[191:128]
          : _sinkD_wreq_out_bankSel_T_9[5]
              ? io_sinkD_wdata_data[191:128]
              : _sourceD_wreq_out_bankSel_T_9[5]
                  ? io_sourceD_wdata_data[191:128]
                  : _DataSel_2_io_out_0;
  wire [63:0]  sel_req_5_data_3 =
    sinkC_req_bankSum[5]
      ? _DataSel_3_io_out_1
      : _sinkC_req_out_bankSel_T_9[5]
          ? io_sinkC_wdata_data[255:192]
          : _sinkD_wreq_out_bankSel_T_9[5]
              ? io_sinkD_wdata_data[255:192]
              : _sourceD_wreq_out_bankSel_T_9[5]
                  ? io_sourceD_wdata_data[255:192]
                  : _DataSel_3_io_out_0;
  wire [63:0]  sel_req_5_data_4 =
    sinkC_req_bankSum[5]
      ? _DataSel_io_out_1
      : _sinkC_req_out_bankSel_T_9[5]
          ? io_sinkC_wdata_data[63:0]
          : _sinkD_wreq_out_bankSel_T_9[5]
              ? io_sinkD_wdata_data[63:0]
              : _sourceD_wreq_out_bankSel_T_9[5]
                  ? io_sourceD_wdata_data[63:0]
                  : _DataSel_io_out_0;
  wire [63:0]  sel_req_5_data_5 =
    sinkC_req_bankSum[5]
      ? _DataSel_1_io_out_1
      : _sinkC_req_out_bankSel_T_9[5]
          ? io_sinkC_wdata_data[127:64]
          : _sinkD_wreq_out_bankSel_T_9[5]
              ? io_sinkD_wdata_data[127:64]
              : _sourceD_wreq_out_bankSel_T_9[5]
                  ? io_sourceD_wdata_data[127:64]
                  : _DataSel_1_io_out_0;
  wire [63:0]  sel_req_5_data_6 =
    sinkC_req_bankSum[5]
      ? _DataSel_2_io_out_1
      : _sinkC_req_out_bankSel_T_9[5]
          ? io_sinkC_wdata_data[191:128]
          : _sinkD_wreq_out_bankSel_T_9[5]
              ? io_sinkD_wdata_data[191:128]
              : _sourceD_wreq_out_bankSel_T_9[5]
                  ? io_sourceD_wdata_data[191:128]
                  : _DataSel_2_io_out_0;
  wire [63:0]  sel_req_5_data_7 =
    sinkC_req_bankSum[5]
      ? _DataSel_3_io_out_1
      : _sinkC_req_out_bankSel_T_9[5]
          ? io_sinkC_wdata_data[255:192]
          : _sinkD_wreq_out_bankSel_T_9[5]
              ? io_sinkD_wdata_data[255:192]
              : _sourceD_wreq_out_bankSel_T_9[5]
                  ? io_sourceD_wdata_data[255:192]
                  : _DataSel_3_io_out_0;
  wire         bank_en_6 =
    sourceC_req_bankEn[6] | sinkC_req_bankEn[6] | sinkD_wreq_bankEn[6]
    | sourceD_wreq_bankEn[6] | sourceD_rreq_bankEn[6];
  wire         sel_req_6_wen =
    ~(sinkC_req_bankSum[6])
    & (_sinkC_req_out_bankSel_T_9[6] | _sinkD_wreq_out_bankSel_T_9[6]
       | _sourceD_wreq_out_bankSel_T_9[6]);
  wire [13:0]  _GEN_11 =
    sinkC_req_bankSum[6]
      ? _GEN_4
      : _sinkC_req_out_bankSel_T_9[6]
          ? _GEN_3
          : _sinkD_wreq_out_bankSel_T_9[6]
              ? _GEN_2
              : _sourceD_wreq_out_bankSel_T_9[6] ? _GEN_0 : _GEN_1;
  wire [511:0] sel_req_6_index = {498'h0, _GEN_11};
  wire [7:0]   sel_req_6_bankSel =
    sinkC_req_bankSum[6]
      ? sinkC_req_bankSum
      : _sinkC_req_out_bankSel_T_9[6]
          ? _sinkC_req_out_bankSel_T_9
          : _sinkD_wreq_out_bankSel_T_9[6]
              ? _sinkD_wreq_out_bankSel_T_9
              : _sourceD_wreq_out_bankSel_T_9[6]
                  ? _sourceD_wreq_out_bankSel_T_9
                  : _sourceD_rreq_out_bankSel_T_9;
  wire [7:0]   sel_req_6_bankSum =
    sinkC_req_bankSum[6]
      ? 8'h0
      : _sinkC_req_out_bankSel_T_9[6]
          ? sinkC_req_bankSum
          : _sinkD_wreq_out_bankSel_T_9[6]
              ? sinkD_wreq_bankSum
              : {8{~(_sourceD_wreq_out_bankSel_T_9[6])}} & _sourceD_wreq_out_bankSel_T_9
                | sourceD_wreq_bankSum;
  wire [7:0]   sel_req_6_bankEn =
    sinkC_req_bankSum[6]
      ? sourceC_req_bankEn
      : _sinkC_req_out_bankSel_T_9[6]
          ? sinkC_req_bankEn
          : _sinkD_wreq_out_bankSel_T_9[6]
              ? sinkD_wreq_bankEn
              : _sourceD_wreq_out_bankSel_T_9[6]
                  ? sourceD_wreq_bankEn
                  : sourceD_rreq_bankEn;
  wire [63:0]  sel_req_6_data_0 =
    sinkC_req_bankSum[6]
      ? _DataSel_io_out_1
      : _sinkC_req_out_bankSel_T_9[6]
          ? io_sinkC_wdata_data[63:0]
          : _sinkD_wreq_out_bankSel_T_9[6]
              ? io_sinkD_wdata_data[63:0]
              : _sourceD_wreq_out_bankSel_T_9[6]
                  ? io_sourceD_wdata_data[63:0]
                  : _DataSel_io_out_0;
  wire [63:0]  sel_req_6_data_1 =
    sinkC_req_bankSum[6]
      ? _DataSel_1_io_out_1
      : _sinkC_req_out_bankSel_T_9[6]
          ? io_sinkC_wdata_data[127:64]
          : _sinkD_wreq_out_bankSel_T_9[6]
              ? io_sinkD_wdata_data[127:64]
              : _sourceD_wreq_out_bankSel_T_9[6]
                  ? io_sourceD_wdata_data[127:64]
                  : _DataSel_1_io_out_0;
  wire [63:0]  sel_req_6_data_2 =
    sinkC_req_bankSum[6]
      ? _DataSel_2_io_out_1
      : _sinkC_req_out_bankSel_T_9[6]
          ? io_sinkC_wdata_data[191:128]
          : _sinkD_wreq_out_bankSel_T_9[6]
              ? io_sinkD_wdata_data[191:128]
              : _sourceD_wreq_out_bankSel_T_9[6]
                  ? io_sourceD_wdata_data[191:128]
                  : _DataSel_2_io_out_0;
  wire [63:0]  sel_req_6_data_3 =
    sinkC_req_bankSum[6]
      ? _DataSel_3_io_out_1
      : _sinkC_req_out_bankSel_T_9[6]
          ? io_sinkC_wdata_data[255:192]
          : _sinkD_wreq_out_bankSel_T_9[6]
              ? io_sinkD_wdata_data[255:192]
              : _sourceD_wreq_out_bankSel_T_9[6]
                  ? io_sourceD_wdata_data[255:192]
                  : _DataSel_3_io_out_0;
  wire [63:0]  sel_req_6_data_4 =
    sinkC_req_bankSum[6]
      ? _DataSel_io_out_1
      : _sinkC_req_out_bankSel_T_9[6]
          ? io_sinkC_wdata_data[63:0]
          : _sinkD_wreq_out_bankSel_T_9[6]
              ? io_sinkD_wdata_data[63:0]
              : _sourceD_wreq_out_bankSel_T_9[6]
                  ? io_sourceD_wdata_data[63:0]
                  : _DataSel_io_out_0;
  wire [63:0]  sel_req_6_data_5 =
    sinkC_req_bankSum[6]
      ? _DataSel_1_io_out_1
      : _sinkC_req_out_bankSel_T_9[6]
          ? io_sinkC_wdata_data[127:64]
          : _sinkD_wreq_out_bankSel_T_9[6]
              ? io_sinkD_wdata_data[127:64]
              : _sourceD_wreq_out_bankSel_T_9[6]
                  ? io_sourceD_wdata_data[127:64]
                  : _DataSel_1_io_out_0;
  wire [63:0]  sel_req_6_data_6 =
    sinkC_req_bankSum[6]
      ? _DataSel_2_io_out_1
      : _sinkC_req_out_bankSel_T_9[6]
          ? io_sinkC_wdata_data[191:128]
          : _sinkD_wreq_out_bankSel_T_9[6]
              ? io_sinkD_wdata_data[191:128]
              : _sourceD_wreq_out_bankSel_T_9[6]
                  ? io_sourceD_wdata_data[191:128]
                  : _DataSel_2_io_out_0;
  wire [63:0]  sel_req_6_data_7 =
    sinkC_req_bankSum[6]
      ? _DataSel_3_io_out_1
      : _sinkC_req_out_bankSel_T_9[6]
          ? io_sinkC_wdata_data[255:192]
          : _sinkD_wreq_out_bankSel_T_9[6]
              ? io_sinkD_wdata_data[255:192]
              : _sourceD_wreq_out_bankSel_T_9[6]
                  ? io_sourceD_wdata_data[255:192]
                  : _DataSel_3_io_out_0;
  wire         bank_en_7 =
    sourceC_req_bankEn[7] | sinkC_req_bankEn[7] | sinkD_wreq_bankEn[7]
    | sourceD_wreq_bankEn[7] | sourceD_rreq_bankEn[7];
  wire         sel_req_7_wen =
    ~(sinkC_req_bankSum[7])
    & (_sinkC_req_out_bankSel_T_9[7] | _sinkD_wreq_out_bankSel_T_9[7]
       | _sourceD_wreq_out_bankSel_T_9[7]);
  wire [13:0]  _GEN_12 =
    sinkC_req_bankSum[7]
      ? _GEN_4
      : _sinkC_req_out_bankSel_T_9[7]
          ? _GEN_3
          : _sinkD_wreq_out_bankSel_T_9[7]
              ? _GEN_2
              : _sourceD_wreq_out_bankSel_T_9[7] ? _GEN_0 : _GEN_1;
  wire [511:0] sel_req_7_index = {498'h0, _GEN_12};
  wire [7:0]   sel_req_7_bankSel =
    sinkC_req_bankSum[7]
      ? sinkC_req_bankSum
      : _sinkC_req_out_bankSel_T_9[7]
          ? _sinkC_req_out_bankSel_T_9
          : _sinkD_wreq_out_bankSel_T_9[7]
              ? _sinkD_wreq_out_bankSel_T_9
              : _sourceD_wreq_out_bankSel_T_9[7]
                  ? _sourceD_wreq_out_bankSel_T_9
                  : _sourceD_rreq_out_bankSel_T_9;
  wire [7:0]   sel_req_7_bankSum =
    sinkC_req_bankSum[7]
      ? 8'h0
      : _sinkC_req_out_bankSel_T_9[7]
          ? sinkC_req_bankSum
          : _sinkD_wreq_out_bankSel_T_9[7]
              ? sinkD_wreq_bankSum
              : {8{~(_sourceD_wreq_out_bankSel_T_9[7])}} & _sourceD_wreq_out_bankSel_T_9
                | sourceD_wreq_bankSum;
  wire [7:0]   sel_req_7_bankEn =
    sinkC_req_bankSum[7]
      ? sourceC_req_bankEn
      : _sinkC_req_out_bankSel_T_9[7]
          ? sinkC_req_bankEn
          : _sinkD_wreq_out_bankSel_T_9[7]
              ? sinkD_wreq_bankEn
              : _sourceD_wreq_out_bankSel_T_9[7]
                  ? sourceD_wreq_bankEn
                  : sourceD_rreq_bankEn;
  wire [63:0]  sel_req_7_data_0 =
    sinkC_req_bankSum[7]
      ? _DataSel_io_out_1
      : _sinkC_req_out_bankSel_T_9[7]
          ? io_sinkC_wdata_data[63:0]
          : _sinkD_wreq_out_bankSel_T_9[7]
              ? io_sinkD_wdata_data[63:0]
              : _sourceD_wreq_out_bankSel_T_9[7]
                  ? io_sourceD_wdata_data[63:0]
                  : _DataSel_io_out_0;
  wire [63:0]  sel_req_7_data_1 =
    sinkC_req_bankSum[7]
      ? _DataSel_1_io_out_1
      : _sinkC_req_out_bankSel_T_9[7]
          ? io_sinkC_wdata_data[127:64]
          : _sinkD_wreq_out_bankSel_T_9[7]
              ? io_sinkD_wdata_data[127:64]
              : _sourceD_wreq_out_bankSel_T_9[7]
                  ? io_sourceD_wdata_data[127:64]
                  : _DataSel_1_io_out_0;
  wire [63:0]  sel_req_7_data_2 =
    sinkC_req_bankSum[7]
      ? _DataSel_2_io_out_1
      : _sinkC_req_out_bankSel_T_9[7]
          ? io_sinkC_wdata_data[191:128]
          : _sinkD_wreq_out_bankSel_T_9[7]
              ? io_sinkD_wdata_data[191:128]
              : _sourceD_wreq_out_bankSel_T_9[7]
                  ? io_sourceD_wdata_data[191:128]
                  : _DataSel_2_io_out_0;
  wire [63:0]  sel_req_7_data_3 =
    sinkC_req_bankSum[7]
      ? _DataSel_3_io_out_1
      : _sinkC_req_out_bankSel_T_9[7]
          ? io_sinkC_wdata_data[255:192]
          : _sinkD_wreq_out_bankSel_T_9[7]
              ? io_sinkD_wdata_data[255:192]
              : _sourceD_wreq_out_bankSel_T_9[7]
                  ? io_sourceD_wdata_data[255:192]
                  : _DataSel_3_io_out_0;
  wire [63:0]  sel_req_7_data_4 =
    sinkC_req_bankSum[7]
      ? _DataSel_io_out_1
      : _sinkC_req_out_bankSel_T_9[7]
          ? io_sinkC_wdata_data[63:0]
          : _sinkD_wreq_out_bankSel_T_9[7]
              ? io_sinkD_wdata_data[63:0]
              : _sourceD_wreq_out_bankSel_T_9[7]
                  ? io_sourceD_wdata_data[63:0]
                  : _DataSel_io_out_0;
  wire [63:0]  sel_req_7_data_5 =
    sinkC_req_bankSum[7]
      ? _DataSel_1_io_out_1
      : _sinkC_req_out_bankSel_T_9[7]
          ? io_sinkC_wdata_data[127:64]
          : _sinkD_wreq_out_bankSel_T_9[7]
              ? io_sinkD_wdata_data[127:64]
              : _sourceD_wreq_out_bankSel_T_9[7]
                  ? io_sourceD_wdata_data[127:64]
                  : _DataSel_1_io_out_0;
  wire [63:0]  sel_req_7_data_6 =
    sinkC_req_bankSum[7]
      ? _DataSel_2_io_out_1
      : _sinkC_req_out_bankSel_T_9[7]
          ? io_sinkC_wdata_data[191:128]
          : _sinkD_wreq_out_bankSel_T_9[7]
              ? io_sinkD_wdata_data[191:128]
              : _sourceD_wreq_out_bankSel_T_9[7]
                  ? io_sourceD_wdata_data[191:128]
                  : _DataSel_2_io_out_0;
  wire [63:0]  sel_req_7_data_7 =
    sinkC_req_bankSum[7]
      ? _DataSel_3_io_out_1
      : _sinkC_req_out_bankSel_T_9[7]
          ? io_sinkC_wdata_data[255:192]
          : _sinkD_wreq_out_bankSel_T_9[7]
              ? io_sinkD_wdata_data[255:192]
              : _sourceD_wreq_out_bankSel_T_9[7]
                  ? io_sourceD_wdata_data[255:192]
                  : _DataSel_3_io_out_0;
  wire [63:0]  _x10_syndromeUInt_T = sel_req_0_data_0 & 64'hAB55555556AAAD5B;
  wire [63:0]  _x10_syndromeUInt_T_3 = sel_req_0_data_0 & 64'hCD9999999B33366D;
  wire [63:0]  _x10_syndromeUInt_T_6 = sel_req_0_data_0 & 64'hF1E1E1E1E3C3C78E;
  wire [63:0]  _x10_syndromeUInt_T_9 = sel_req_0_data_0 & 64'h1FE01FE03FC07F0;
  wire [63:0]  _x10_syndromeUInt_T_12 = sel_req_0_data_0 & 64'h1FFFE0003FFF800;
  wire [63:0]  _x10_syndromeUInt_T_15 = sel_req_0_data_0 & 64'h1FFFFFFFC000000;
  wire [63:0]  _x10_syndromeUInt_T_18 = sel_req_0_data_0 & 64'hFE00000000000000;
  wire [63:0]  _x10_syndromeUInt_T_21 = sel_req_1_data_1 & 64'hAB55555556AAAD5B;
  wire [63:0]  _x10_syndromeUInt_T_24 = sel_req_1_data_1 & 64'hCD9999999B33366D;
  wire [63:0]  _x10_syndromeUInt_T_27 = sel_req_1_data_1 & 64'hF1E1E1E1E3C3C78E;
  wire [63:0]  _x10_syndromeUInt_T_30 = sel_req_1_data_1 & 64'h1FE01FE03FC07F0;
  wire [63:0]  _x10_syndromeUInt_T_33 = sel_req_1_data_1 & 64'h1FFFE0003FFF800;
  wire [63:0]  _x10_syndromeUInt_T_36 = sel_req_1_data_1 & 64'h1FFFFFFFC000000;
  wire [63:0]  _x10_syndromeUInt_T_39 = sel_req_1_data_1 & 64'hFE00000000000000;
  wire [63:0]  _x10_syndromeUInt_T_42 = sel_req_2_data_2 & 64'hAB55555556AAAD5B;
  wire [63:0]  _x10_syndromeUInt_T_45 = sel_req_2_data_2 & 64'hCD9999999B33366D;
  wire [63:0]  _x10_syndromeUInt_T_48 = sel_req_2_data_2 & 64'hF1E1E1E1E3C3C78E;
  wire [63:0]  _x10_syndromeUInt_T_51 = sel_req_2_data_2 & 64'h1FE01FE03FC07F0;
  wire [63:0]  _x10_syndromeUInt_T_54 = sel_req_2_data_2 & 64'h1FFFE0003FFF800;
  wire [63:0]  _x10_syndromeUInt_T_57 = sel_req_2_data_2 & 64'h1FFFFFFFC000000;
  wire [63:0]  _x10_syndromeUInt_T_60 = sel_req_2_data_2 & 64'hFE00000000000000;
  wire [63:0]  _x10_syndromeUInt_T_63 = sel_req_3_data_3 & 64'hAB55555556AAAD5B;
  wire [63:0]  _x10_syndromeUInt_T_66 = sel_req_3_data_3 & 64'hCD9999999B33366D;
  wire [63:0]  _x10_syndromeUInt_T_69 = sel_req_3_data_3 & 64'hF1E1E1E1E3C3C78E;
  wire [63:0]  _x10_syndromeUInt_T_72 = sel_req_3_data_3 & 64'h1FE01FE03FC07F0;
  wire [63:0]  _x10_syndromeUInt_T_75 = sel_req_3_data_3 & 64'h1FFFE0003FFF800;
  wire [63:0]  _x10_syndromeUInt_T_78 = sel_req_3_data_3 & 64'h1FFFFFFFC000000;
  wire [63:0]  _x10_syndromeUInt_T_81 = sel_req_3_data_3 & 64'hFE00000000000000;
  wire [63:0]  _x10_syndromeUInt_T_84 = sel_req_4_data_4 & 64'hAB55555556AAAD5B;
  wire [63:0]  _x10_syndromeUInt_T_87 = sel_req_4_data_4 & 64'hCD9999999B33366D;
  wire [63:0]  _x10_syndromeUInt_T_90 = sel_req_4_data_4 & 64'hF1E1E1E1E3C3C78E;
  wire [63:0]  _x10_syndromeUInt_T_93 = sel_req_4_data_4 & 64'h1FE01FE03FC07F0;
  wire [63:0]  _x10_syndromeUInt_T_96 = sel_req_4_data_4 & 64'h1FFFE0003FFF800;
  wire [63:0]  _x10_syndromeUInt_T_99 = sel_req_4_data_4 & 64'h1FFFFFFFC000000;
  wire [63:0]  _x10_syndromeUInt_T_102 = sel_req_4_data_4 & 64'hFE00000000000000;
  wire [63:0]  _x10_syndromeUInt_T_105 = sel_req_5_data_5 & 64'hAB55555556AAAD5B;
  wire [63:0]  _x10_syndromeUInt_T_108 = sel_req_5_data_5 & 64'hCD9999999B33366D;
  wire [63:0]  _x10_syndromeUInt_T_111 = sel_req_5_data_5 & 64'hF1E1E1E1E3C3C78E;
  wire [63:0]  _x10_syndromeUInt_T_114 = sel_req_5_data_5 & 64'h1FE01FE03FC07F0;
  wire [63:0]  _x10_syndromeUInt_T_117 = sel_req_5_data_5 & 64'h1FFFE0003FFF800;
  wire [63:0]  _x10_syndromeUInt_T_120 = sel_req_5_data_5 & 64'h1FFFFFFFC000000;
  wire [63:0]  _x10_syndromeUInt_T_123 = sel_req_5_data_5 & 64'hFE00000000000000;
  wire [63:0]  _x10_syndromeUInt_T_126 = sel_req_6_data_6 & 64'hAB55555556AAAD5B;
  wire [63:0]  _x10_syndromeUInt_T_129 = sel_req_6_data_6 & 64'hCD9999999B33366D;
  wire [63:0]  _x10_syndromeUInt_T_132 = sel_req_6_data_6 & 64'hF1E1E1E1E3C3C78E;
  wire [63:0]  _x10_syndromeUInt_T_135 = sel_req_6_data_6 & 64'h1FE01FE03FC07F0;
  wire [63:0]  _x10_syndromeUInt_T_138 = sel_req_6_data_6 & 64'h1FFFE0003FFF800;
  wire [63:0]  _x10_syndromeUInt_T_141 = sel_req_6_data_6 & 64'h1FFFFFFFC000000;
  wire [63:0]  _x10_syndromeUInt_T_144 = sel_req_6_data_6 & 64'hFE00000000000000;
  wire [63:0]  _x10_syndromeUInt_T_147 = sel_req_7_data_7 & 64'hAB55555556AAAD5B;
  wire [63:0]  _x10_syndromeUInt_T_150 = sel_req_7_data_7 & 64'hCD9999999B33366D;
  wire [63:0]  _x10_syndromeUInt_T_153 = sel_req_7_data_7 & 64'hF1E1E1E1E3C3C78E;
  wire [63:0]  _x10_syndromeUInt_T_156 = sel_req_7_data_7 & 64'h1FE01FE03FC07F0;
  wire [63:0]  _x10_syndromeUInt_T_159 = sel_req_7_data_7 & 64'h1FFFE0003FFF800;
  wire [63:0]  _x10_syndromeUInt_T_162 = sel_req_7_data_7 & 64'h1FFFFFFFC000000;
  wire [63:0]  _x10_syndromeUInt_T_165 = sel_req_7_data_7 & 64'hFE00000000000000;
  wire         _GEN_13 =
    _sourceD_rreq_io_sourceD_raddr_ready_T[0] & io_sourceD_raddr_valid;
  wire         _GEN_14 =
    _sourceC_req_io_sourceC_raddr_ready_T[0] & io_sourceC_raddr_valid;
  wire [3:0]   _io_sourceD_rdata_corrupt_T =
    {_DataSel_io_err_out_0,
     _DataSel_1_io_err_out_0,
     _DataSel_2_io_err_out_0,
     _DataSel_3_io_err_out_0};
  wire [3:0]   _io_sourceC_rdata_corrupt_T =
    {_DataSel_io_err_out_1,
     _DataSel_1_io_err_out_1,
     _DataSel_2_io_err_out_1,
     _DataSel_3_io_err_out_1};
  reg  [2:0]   d_addr_reg_REG_way;
  reg  [10:0]  d_addr_reg_REG_set;
  reg          d_addr_reg_REG_beat;
  reg  [2:0]   d_addr_reg_REG_1_way;
  reg  [10:0]  d_addr_reg_REG_1_set;
  reg          d_addr_reg_REG_1_beat;
  reg  [2:0]   d_addr_reg_way;
  reg  [10:0]  d_addr_reg_set;
  reg          d_addr_reg_beat;
  reg  [2:0]   c_addr_reg_REG_way;
  reg  [10:0]  c_addr_reg_REG_set;
  reg          c_addr_reg_REG_beat;
  reg  [2:0]   c_addr_reg_REG_1_way;
  reg  [10:0]  c_addr_reg_REG_1_set;
  reg          c_addr_reg_REG_1_beat;
  reg  [2:0]   c_addr_reg_way;
  reg  [10:0]  c_addr_reg_set;
  reg          c_addr_reg_beat;
  always @(posedge clock) begin
    d_addr_reg_REG_way <= io_sourceD_raddr_bits_way;
    d_addr_reg_REG_set <= io_sourceD_raddr_bits_set;
    d_addr_reg_REG_beat <= io_sourceD_raddr_bits_beat;
    d_addr_reg_REG_1_way <= d_addr_reg_REG_way;
    d_addr_reg_REG_1_set <= d_addr_reg_REG_set;
    d_addr_reg_REG_1_beat <= d_addr_reg_REG_beat;
    d_addr_reg_way <= d_addr_reg_REG_1_way;
    d_addr_reg_set <= d_addr_reg_REG_1_set;
    d_addr_reg_beat <= d_addr_reg_REG_1_beat;
    c_addr_reg_REG_way <= io_sourceC_raddr_bits_way;
    c_addr_reg_REG_set <= io_sourceC_raddr_bits_set;
    c_addr_reg_REG_beat <= io_sourceC_raddr_bits_beat;
    c_addr_reg_REG_1_way <= c_addr_reg_REG_way;
    c_addr_reg_REG_1_set <= c_addr_reg_REG_set;
    c_addr_reg_REG_1_beat <= c_addr_reg_REG_beat;
    c_addr_reg_way <= c_addr_reg_REG_1_way;
    c_addr_reg_set <= c_addr_reg_REG_1_set;
    c_addr_reg_beat <= c_addr_reg_REG_1_beat;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:3];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;
        end
        d_addr_reg_REG_way = _RANDOM[2'h0][3:1];
        d_addr_reg_REG_set = _RANDOM[2'h0][14:4];
        d_addr_reg_REG_beat = _RANDOM[2'h0][15];
        d_addr_reg_REG_1_way = _RANDOM[2'h0][20:18];
        d_addr_reg_REG_1_set = _RANDOM[2'h0][31:21];
        d_addr_reg_REG_1_beat = _RANDOM[2'h1][0];
        d_addr_reg_way = _RANDOM[2'h1][5:3];
        d_addr_reg_set = _RANDOM[2'h1][16:6];
        d_addr_reg_beat = _RANDOM[2'h1][17];
        c_addr_reg_REG_way = _RANDOM[2'h1][22:20];
        c_addr_reg_REG_set = {_RANDOM[2'h1][31:23], _RANDOM[2'h2][1:0]};
        c_addr_reg_REG_beat = _RANDOM[2'h2][2];
        c_addr_reg_REG_1_way = _RANDOM[2'h2][7:5];
        c_addr_reg_REG_1_set = _RANDOM[2'h2][18:8];
        c_addr_reg_REG_1_beat = _RANDOM[2'h2][19];
        c_addr_reg_way = _RANDOM[2'h2][24:22];
        c_addr_reg_set = {_RANDOM[2'h2][31:25], _RANDOM[2'h3][3:0]};
        c_addr_reg_beat = _RANDOM[2'h3][4];
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SRAMWrapper bankedData_0 (
    .clock                (clock),
    .reset                (reset),
    .io_r_req_valid       (ren),
    .io_r_req_bits_setIdx (_GEN_5),
    .io_r_resp_data_0     (_bankedData_0_io_r_resp_data_0),
    .io_w_req_valid       (wen),
    .io_w_req_bits_setIdx (_GEN_5),
    .io_w_req_bits_data_0 (sel_req_0_data_0)
  );
  SRAMWrapper bankedData_1 (
    .clock                (clock),
    .reset                (reset),
    .io_r_req_valid       (bank_en_1 & ~sel_req_1_wen),
    .io_r_req_bits_setIdx (_GEN_6),
    .io_r_resp_data_0     (_bankedData_1_io_r_resp_data_0),
    .io_w_req_valid       (bank_en_1 & sel_req_1_wen),
    .io_w_req_bits_setIdx (_GEN_6),
    .io_w_req_bits_data_0 (sel_req_1_data_1)
  );
  SRAMWrapper bankedData_2 (
    .clock                (clock),
    .reset                (reset),
    .io_r_req_valid       (bank_en_2 & ~sel_req_2_wen),
    .io_r_req_bits_setIdx (_GEN_7),
    .io_r_resp_data_0     (_bankedData_2_io_r_resp_data_0),
    .io_w_req_valid       (bank_en_2 & sel_req_2_wen),
    .io_w_req_bits_setIdx (_GEN_7),
    .io_w_req_bits_data_0 (sel_req_2_data_2)
  );
  SRAMWrapper bankedData_3 (
    .clock                (clock),
    .reset                (reset),
    .io_r_req_valid       (bank_en_3 & ~sel_req_3_wen),
    .io_r_req_bits_setIdx (_GEN_8),
    .io_r_resp_data_0     (_bankedData_3_io_r_resp_data_0),
    .io_w_req_valid       (bank_en_3 & sel_req_3_wen),
    .io_w_req_bits_setIdx (_GEN_8),
    .io_w_req_bits_data_0 (sel_req_3_data_3)
  );
  SRAMWrapper bankedData_4 (
    .clock                (clock),
    .reset                (reset),
    .io_r_req_valid       (ren_4),
    .io_r_req_bits_setIdx (_GEN_9),
    .io_r_resp_data_0     (_bankedData_4_io_r_resp_data_0),
    .io_w_req_valid       (wen_4),
    .io_w_req_bits_setIdx (_GEN_9),
    .io_w_req_bits_data_0 (sel_req_4_data_4)
  );
  SRAMWrapper bankedData_5 (
    .clock                (clock),
    .reset                (reset),
    .io_r_req_valid       (bank_en_5 & ~sel_req_5_wen),
    .io_r_req_bits_setIdx (_GEN_10),
    .io_r_resp_data_0     (_bankedData_5_io_r_resp_data_0),
    .io_w_req_valid       (bank_en_5 & sel_req_5_wen),
    .io_w_req_bits_setIdx (_GEN_10),
    .io_w_req_bits_data_0 (sel_req_5_data_5)
  );
  SRAMWrapper bankedData_6 (
    .clock                (clock),
    .reset                (reset),
    .io_r_req_valid       (bank_en_6 & ~sel_req_6_wen),
    .io_r_req_bits_setIdx (_GEN_11),
    .io_r_resp_data_0     (_bankedData_6_io_r_resp_data_0),
    .io_w_req_valid       (bank_en_6 & sel_req_6_wen),
    .io_w_req_bits_setIdx (_GEN_11),
    .io_w_req_bits_data_0 (sel_req_6_data_6)
  );
  SRAMWrapper bankedData_7 (
    .clock                (clock),
    .reset                (reset),
    .io_r_req_valid       (bank_en_7 & ~sel_req_7_wen),
    .io_r_req_bits_setIdx (_GEN_12),
    .io_r_resp_data_0     (_bankedData_7_io_r_resp_data_0),
    .io_w_req_valid       (bank_en_7 & sel_req_7_wen),
    .io_w_req_bits_setIdx (_GEN_12),
    .io_w_req_bits_data_0 (sel_req_7_data_7)
  );
  SRAMWrapper_8 dataEccArray_0 (
    .clock                (clock),
    .reset                (reset),
    .io_r_req_valid       (ren),
    .io_r_req_bits_setIdx (_GEN_5),
    .io_r_resp_data_0     (_dataEccArray_0_io_r_resp_data_0),
    .io_w_req_valid       (wen),
    .io_w_req_bits_setIdx (_GEN_5),
    .io_w_req_bits_data_0
      ({^{^_x10_syndromeUInt_T_81,
          ^_x10_syndromeUInt_T_78,
          ^_x10_syndromeUInt_T_75,
          ^_x10_syndromeUInt_T_72,
          ^_x10_syndromeUInt_T_69,
          ^_x10_syndromeUInt_T_66,
          ^_x10_syndromeUInt_T_63,
          sel_req_3_data_3},
        ^_x10_syndromeUInt_T_81,
        ^_x10_syndromeUInt_T_78,
        ^_x10_syndromeUInt_T_75,
        ^_x10_syndromeUInt_T_72,
        ^_x10_syndromeUInt_T_69,
        ^_x10_syndromeUInt_T_66,
        ^_x10_syndromeUInt_T_63,
        ^{^_x10_syndromeUInt_T_60,
          ^_x10_syndromeUInt_T_57,
          ^_x10_syndromeUInt_T_54,
          ^_x10_syndromeUInt_T_51,
          ^_x10_syndromeUInt_T_48,
          ^_x10_syndromeUInt_T_45,
          ^_x10_syndromeUInt_T_42,
          sel_req_2_data_2},
        ^_x10_syndromeUInt_T_60,
        ^_x10_syndromeUInt_T_57,
        ^_x10_syndromeUInt_T_54,
        ^_x10_syndromeUInt_T_51,
        ^_x10_syndromeUInt_T_48,
        ^_x10_syndromeUInt_T_45,
        ^_x10_syndromeUInt_T_42,
        ^{^_x10_syndromeUInt_T_39,
          ^_x10_syndromeUInt_T_36,
          ^_x10_syndromeUInt_T_33,
          ^_x10_syndromeUInt_T_30,
          ^_x10_syndromeUInt_T_27,
          ^_x10_syndromeUInt_T_24,
          ^_x10_syndromeUInt_T_21,
          sel_req_1_data_1},
        ^_x10_syndromeUInt_T_39,
        ^_x10_syndromeUInt_T_36,
        ^_x10_syndromeUInt_T_33,
        ^_x10_syndromeUInt_T_30,
        ^_x10_syndromeUInt_T_27,
        ^_x10_syndromeUInt_T_24,
        ^_x10_syndromeUInt_T_21,
        ^{^_x10_syndromeUInt_T_18,
          ^_x10_syndromeUInt_T_15,
          ^_x10_syndromeUInt_T_12,
          ^_x10_syndromeUInt_T_9,
          ^_x10_syndromeUInt_T_6,
          ^_x10_syndromeUInt_T_3,
          ^_x10_syndromeUInt_T,
          sel_req_0_data_0},
        ^_x10_syndromeUInt_T_18,
        ^_x10_syndromeUInt_T_15,
        ^_x10_syndromeUInt_T_12,
        ^_x10_syndromeUInt_T_9,
        ^_x10_syndromeUInt_T_6,
        ^_x10_syndromeUInt_T_3,
        ^_x10_syndromeUInt_T})
  );
  SRAMWrapper_8 dataEccArray_1 (
    .clock                (clock),
    .reset                (reset),
    .io_r_req_valid       (ren_4),
    .io_r_req_bits_setIdx (_GEN_9),
    .io_r_resp_data_0     (_dataEccArray_1_io_r_resp_data_0),
    .io_w_req_valid       (wen_4),
    .io_w_req_bits_setIdx (_GEN_9),
    .io_w_req_bits_data_0
      ({^{^_x10_syndromeUInt_T_165,
          ^_x10_syndromeUInt_T_162,
          ^_x10_syndromeUInt_T_159,
          ^_x10_syndromeUInt_T_156,
          ^_x10_syndromeUInt_T_153,
          ^_x10_syndromeUInt_T_150,
          ^_x10_syndromeUInt_T_147,
          sel_req_7_data_7},
        ^_x10_syndromeUInt_T_165,
        ^_x10_syndromeUInt_T_162,
        ^_x10_syndromeUInt_T_159,
        ^_x10_syndromeUInt_T_156,
        ^_x10_syndromeUInt_T_153,
        ^_x10_syndromeUInt_T_150,
        ^_x10_syndromeUInt_T_147,
        ^{^_x10_syndromeUInt_T_144,
          ^_x10_syndromeUInt_T_141,
          ^_x10_syndromeUInt_T_138,
          ^_x10_syndromeUInt_T_135,
          ^_x10_syndromeUInt_T_132,
          ^_x10_syndromeUInt_T_129,
          ^_x10_syndromeUInt_T_126,
          sel_req_6_data_6},
        ^_x10_syndromeUInt_T_144,
        ^_x10_syndromeUInt_T_141,
        ^_x10_syndromeUInt_T_138,
        ^_x10_syndromeUInt_T_135,
        ^_x10_syndromeUInt_T_132,
        ^_x10_syndromeUInt_T_129,
        ^_x10_syndromeUInt_T_126,
        ^{^_x10_syndromeUInt_T_123,
          ^_x10_syndromeUInt_T_120,
          ^_x10_syndromeUInt_T_117,
          ^_x10_syndromeUInt_T_114,
          ^_x10_syndromeUInt_T_111,
          ^_x10_syndromeUInt_T_108,
          ^_x10_syndromeUInt_T_105,
          sel_req_5_data_5},
        ^_x10_syndromeUInt_T_123,
        ^_x10_syndromeUInt_T_120,
        ^_x10_syndromeUInt_T_117,
        ^_x10_syndromeUInt_T_114,
        ^_x10_syndromeUInt_T_111,
        ^_x10_syndromeUInt_T_108,
        ^_x10_syndromeUInt_T_105,
        ^{^_x10_syndromeUInt_T_102,
          ^_x10_syndromeUInt_T_99,
          ^_x10_syndromeUInt_T_96,
          ^_x10_syndromeUInt_T_93,
          ^_x10_syndromeUInt_T_90,
          ^_x10_syndromeUInt_T_87,
          ^_x10_syndromeUInt_T_84,
          sel_req_4_data_4},
        ^_x10_syndromeUInt_T_102,
        ^_x10_syndromeUInt_T_99,
        ^_x10_syndromeUInt_T_96,
        ^_x10_syndromeUInt_T_93,
        ^_x10_syndromeUInt_T_90,
        ^_x10_syndromeUInt_T_87,
        ^_x10_syndromeUInt_T_84})
  );
  DataSel DataSel (
    .clock        (clock),
    .reset        (reset),
    .io_ecc_in_0  (_dataEccArray_0_io_r_resp_data_0[7:0]),
    .io_ecc_in_1  (_dataEccArray_1_io_r_resp_data_0[7:0]),
    .io_in_0      (_bankedData_0_io_r_resp_data_0),
    .io_in_1      (_bankedData_4_io_r_resp_data_0),
    .io_sel_0     ({sourceD_rreq_bankEn[4], sourceD_rreq_bankEn[0]}),
    .io_sel_1     ({sourceC_req_bankEn[4], sourceC_req_bankEn[0]}),
    .io_en_0      (_GEN_13),
    .io_en_1      (_GEN_14),
    .io_out_0     (_DataSel_io_out_0),
    .io_out_1     (_DataSel_io_out_1),
    .io_err_out_0 (_DataSel_io_err_out_0),
    .io_err_out_1 (_DataSel_io_err_out_1)
  );
  DataSel DataSel_1 (
    .clock        (clock),
    .reset        (reset),
    .io_ecc_in_0  (_dataEccArray_0_io_r_resp_data_0[15:8]),
    .io_ecc_in_1  (_dataEccArray_1_io_r_resp_data_0[15:8]),
    .io_in_0      (_bankedData_1_io_r_resp_data_0),
    .io_in_1      (_bankedData_5_io_r_resp_data_0),
    .io_sel_0     ({sourceD_rreq_bankEn[5], sourceD_rreq_bankEn[1]}),
    .io_sel_1     ({sourceC_req_bankEn[5], sourceC_req_bankEn[1]}),
    .io_en_0      (_GEN_13),
    .io_en_1      (_GEN_14),
    .io_out_0     (_DataSel_1_io_out_0),
    .io_out_1     (_DataSel_1_io_out_1),
    .io_err_out_0 (_DataSel_1_io_err_out_0),
    .io_err_out_1 (_DataSel_1_io_err_out_1)
  );
  DataSel DataSel_2 (
    .clock        (clock),
    .reset        (reset),
    .io_ecc_in_0  (_dataEccArray_0_io_r_resp_data_0[23:16]),
    .io_ecc_in_1  (_dataEccArray_1_io_r_resp_data_0[23:16]),
    .io_in_0      (_bankedData_2_io_r_resp_data_0),
    .io_in_1      (_bankedData_6_io_r_resp_data_0),
    .io_sel_0     ({sourceD_rreq_bankEn[6], sourceD_rreq_bankEn[2]}),
    .io_sel_1     ({sourceC_req_bankEn[6], sourceC_req_bankEn[2]}),
    .io_en_0      (_GEN_13),
    .io_en_1      (_GEN_14),
    .io_out_0     (_DataSel_2_io_out_0),
    .io_out_1     (_DataSel_2_io_out_1),
    .io_err_out_0 (_DataSel_2_io_err_out_0),
    .io_err_out_1 (_DataSel_2_io_err_out_1)
  );
  DataSel DataSel_3 (
    .clock        (clock),
    .reset        (reset),
    .io_ecc_in_0  (_dataEccArray_0_io_r_resp_data_0[31:24]),
    .io_ecc_in_1  (_dataEccArray_1_io_r_resp_data_0[31:24]),
    .io_in_0      (_bankedData_3_io_r_resp_data_0),
    .io_in_1      (_bankedData_7_io_r_resp_data_0),
    .io_sel_0     ({sourceD_rreq_bankEn[7], sourceD_rreq_bankEn[3]}),
    .io_sel_1     ({sourceC_req_bankEn[7], sourceC_req_bankEn[3]}),
    .io_en_0      (_GEN_13),
    .io_en_1      (_GEN_14),
    .io_out_0     (_DataSel_3_io_out_0),
    .io_out_1     (_DataSel_3_io_out_1),
    .io_err_out_0 (_DataSel_3_io_err_out_0),
    .io_err_out_1 (_DataSel_3_io_err_out_1)
  );
  assign io_sourceC_raddr_ready = _sourceC_req_io_sourceC_raddr_ready_T[0];
  assign io_sourceC_rdata_data =
    {_DataSel_3_io_out_1, _DataSel_2_io_out_1, _DataSel_1_io_out_1, _DataSel_io_out_1};
  assign io_sourceC_rdata_corrupt = |_io_sourceC_rdata_corrupt_T;
  assign io_sinkD_waddr_ready = _sinkD_wreq_io_sinkD_waddr_ready_T[0];
  assign io_sourceD_raddr_ready = _sourceD_rreq_io_sourceD_raddr_ready_T[0];
  assign io_sourceD_rdata_data =
    {_DataSel_3_io_out_0, _DataSel_2_io_out_0, _DataSel_1_io_out_0, _DataSel_io_out_0};
  assign io_sourceD_rdata_corrupt = |_io_sourceD_rdata_corrupt_T;
  assign io_sourceD_waddr_ready = _sourceD_wreq_io_sourceD_waddr_ready_T[0];
  assign io_sinkC_waddr_ready = _sinkC_req_io_sinkC_waddr_ready_T[0];
  assign io_ecc_valid = (|_io_sourceD_rdata_corrupt_T) | (|_io_sourceC_rdata_corrupt_T);
  assign io_ecc_bits_addr =
    {49'h0,
     (|_io_sourceD_rdata_corrupt_T)
       ? {d_addr_reg_set, d_addr_reg_way, d_addr_reg_beat}
       : {c_addr_reg_set, c_addr_reg_way, c_addr_reg_beat}};
endmodule

