--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml OExp09_IP2MCPU.twx OExp09_IP2MCPU.ncd -o
OExp09_IP2MCPU.twr OExp09_IP2MCPU.pcf -ucf ok.ucf

Design file:              OExp09_IP2MCPU.ncd
Physical constraint file: OExp09_IP2MCPU.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10196 paths analyzed, 922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.385ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_30 (SLICE_X40Y55.B5), 54 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.042ns (Levels of Logic = 6)
  Clock Path Skew:      -0.308ns (0.999 - 1.307)
  Source Clock:         clk_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO18  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X44Y41.C2      net (fanout=1)        1.015   ram_data_out<18>
    SLICE_X44Y41.C       Tilo                  0.043   U1/x_datapath/XLXN_770<30>
                                                       U4/Mmux_Cpu_data4bus101
    SLICE_X48Y43.C2      net (fanout=3)        0.670   Data_in<18>
    SLICE_X48Y43.CMUX    Tilo                  0.244   Addr_out<19>
                                                       U5/MUX1_DispData/Mmux_o_39
                                                       U5/MUX1_DispData/Mmux_o_2_f7_8
    SLICE_X40Y54.A2      net (fanout=14)       1.194   Disp_num<18>
    SLICE_X40Y54.A       Tilo                  0.043   U6/XLXN_9<51>
                                                       U6/SM1/M4/MSEG/XLXI_20
    SLICE_X41Y54.A3      net (fanout=2)        0.269   U6/SM1/M4/MSEG/XLXN_74
    SLICE_X41Y54.A       Tilo                  0.043   U6/XLXN_9<22>
                                                       U6/SM1/M4/MSEG/XLXI_48
    SLICE_X40Y55.C1      net (fanout=1)        0.447   U6/XLXN_9<30>
    SLICE_X40Y55.CMUX    Tilo                  0.135   U6/M2/buffer<30>
                                                       U6/XLXI_6/Mmux_o241
    SLICE_X40Y55.B5      net (fanout=1)        0.161   U6/SEGMENT<30>
    SLICE_X40Y55.CLK     Tas                  -0.022   U6/M2/buffer<30>
                                                       U6/M2/buffer_30_rstpot
                                                       U6/M2/buffer_30
    -------------------------------------------------  ---------------------------
    Total                                      6.042ns (2.286ns logic, 3.756ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.608ns (Levels of Logic = 5)
  Clock Path Skew:      -0.308ns (0.999 - 1.307)
  Source Clock:         clk_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO18  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X44Y41.C2      net (fanout=1)        1.015   ram_data_out<18>
    SLICE_X44Y41.C       Tilo                  0.043   U1/x_datapath/XLXN_770<30>
                                                       U4/Mmux_Cpu_data4bus101
    SLICE_X48Y43.C2      net (fanout=3)        0.670   Data_in<18>
    SLICE_X48Y43.CMUX    Tilo                  0.244   Addr_out<19>
                                                       U5/MUX1_DispData/Mmux_o_39
                                                       U5/MUX1_DispData/Mmux_o_2_f7_8
    SLICE_X41Y54.A4      net (fanout=14)       1.072   Disp_num<18>
    SLICE_X41Y54.A       Tilo                  0.043   U6/XLXN_9<22>
                                                       U6/SM1/M4/MSEG/XLXI_48
    SLICE_X40Y55.C1      net (fanout=1)        0.447   U6/XLXN_9<30>
    SLICE_X40Y55.CMUX    Tilo                  0.135   U6/M2/buffer<30>
                                                       U6/XLXI_6/Mmux_o241
    SLICE_X40Y55.B5      net (fanout=1)        0.161   U6/SEGMENT<30>
    SLICE_X40Y55.CLK     Tas                  -0.022   U6/M2/buffer<30>
                                                       U6/M2/buffer_30_rstpot
                                                       U6/M2/buffer_30
    -------------------------------------------------  ---------------------------
    Total                                      5.608ns (2.243ns logic, 3.365ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.283ns (Levels of Logic = 6)
  Clock Path Skew:      -0.308ns (0.999 - 1.307)
  Source Clock:         clk_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO16  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y42.C4      net (fanout=1)        0.904   ram_data_out<16>
    SLICE_X47Y42.C       Tilo                  0.043   U10/counter0_Lock<7>
                                                       U4/Mmux_Cpu_data4bus81
    SLICE_X49Y41.C4      net (fanout=4)        0.451   Data_in<16>
    SLICE_X49Y41.CMUX    Tilo                  0.244   ram_data_in<22>
                                                       U5/MUX1_DispData/Mmux_o_37
                                                       U5/MUX1_DispData/Mmux_o_2_f7_6
    SLICE_X40Y54.A6      net (fanout=14)       0.765   Disp_num<16>
    SLICE_X40Y54.A       Tilo                  0.043   U6/XLXN_9<51>
                                                       U6/SM1/M4/MSEG/XLXI_20
    SLICE_X41Y54.A3      net (fanout=2)        0.269   U6/SM1/M4/MSEG/XLXN_74
    SLICE_X41Y54.A       Tilo                  0.043   U6/XLXN_9<22>
                                                       U6/SM1/M4/MSEG/XLXI_48
    SLICE_X40Y55.C1      net (fanout=1)        0.447   U6/XLXN_9<30>
    SLICE_X40Y55.CMUX    Tilo                  0.135   U6/M2/buffer<30>
                                                       U6/XLXI_6/Mmux_o241
    SLICE_X40Y55.B5      net (fanout=1)        0.161   U6/SEGMENT<30>
    SLICE_X40Y55.CLK     Tas                  -0.022   U6/M2/buffer<30>
                                                       U6/M2/buffer_30_rstpot
                                                       U6/M2/buffer_30
    -------------------------------------------------  ---------------------------
    Total                                      5.283ns (2.286ns logic, 2.997ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_26 (SLICE_X42Y56.B5), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.928ns (Levels of Logic = 6)
  Clock Path Skew:      -0.310ns (0.997 - 1.307)
  Source Clock:         clk_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO18  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X44Y41.C2      net (fanout=1)        1.015   ram_data_out<18>
    SLICE_X44Y41.C       Tilo                  0.043   U1/x_datapath/XLXN_770<30>
                                                       U4/Mmux_Cpu_data4bus101
    SLICE_X48Y43.C2      net (fanout=3)        0.670   Data_in<18>
    SLICE_X48Y43.CMUX    Tilo                  0.244   Addr_out<19>
                                                       U5/MUX1_DispData/Mmux_o_39
                                                       U5/MUX1_DispData/Mmux_o_2_f7_8
    SLICE_X44Y52.C1      net (fanout=14)       0.897   Disp_num<18>
    SLICE_X44Y52.C       Tilo                  0.043   U6/XLXN_9<26>
                                                       U6/SM1/M4/MSEG/XLXI_7
    SLICE_X44Y52.D4      net (fanout=2)        0.255   U6/SM1/M4/MSEG/XLXN_27
    SLICE_X44Y52.D       Tilo                  0.043   U6/XLXN_9<26>
                                                       U6/SM1/M4/MSEG/XLXI_52
    SLICE_X42Y56.C1      net (fanout=1)        0.644   U6/XLXN_9<26>
    SLICE_X42Y56.CMUX    Tilo                  0.135   U6/M2/buffer<26>
                                                       U6/XLXI_6/Mmux_o191
    SLICE_X42Y56.B5      net (fanout=1)        0.161   U6/SEGMENT<26>
    SLICE_X42Y56.CLK     Tas                  -0.022   U6/M2/buffer<26>
                                                       U6/M2/buffer_26_rstpot
                                                       U6/M2/buffer_26
    -------------------------------------------------  ---------------------------
    Total                                      5.928ns (2.286ns logic, 3.642ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.874ns (Levels of Logic = 6)
  Clock Path Skew:      -0.310ns (0.997 - 1.307)
  Source Clock:         clk_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO17  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y40.A1      net (fanout=1)        0.978   ram_data_out<17>
    SLICE_X47Y40.A       Tilo                  0.043   U5/disp_data<11>
                                                       U4/Mmux_Cpu_data4bus91
    SLICE_X48Y41.C1      net (fanout=4)        0.590   Data_in<17>
    SLICE_X48Y41.CMUX    Tilo                  0.244   Addr_out<9>
                                                       U5/MUX1_DispData/Mmux_o_38
                                                       U5/MUX1_DispData/Mmux_o_2_f7_7
    SLICE_X44Y52.C2      net (fanout=13)       0.960   Disp_num<17>
    SLICE_X44Y52.C       Tilo                  0.043   U6/XLXN_9<26>
                                                       U6/SM1/M4/MSEG/XLXI_7
    SLICE_X44Y52.D4      net (fanout=2)        0.255   U6/SM1/M4/MSEG/XLXN_27
    SLICE_X44Y52.D       Tilo                  0.043   U6/XLXN_9<26>
                                                       U6/SM1/M4/MSEG/XLXI_52
    SLICE_X42Y56.C1      net (fanout=1)        0.644   U6/XLXN_9<26>
    SLICE_X42Y56.CMUX    Tilo                  0.135   U6/M2/buffer<26>
                                                       U6/XLXI_6/Mmux_o191
    SLICE_X42Y56.B5      net (fanout=1)        0.161   U6/SEGMENT<26>
    SLICE_X42Y56.CLK     Tas                  -0.022   U6/M2/buffer<26>
                                                       U6/M2/buffer_26_rstpot
                                                       U6/M2/buffer_26
    -------------------------------------------------  ---------------------------
    Total                                      5.874ns (2.286ns logic, 3.588ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.639ns (Levels of Logic = 5)
  Clock Path Skew:      -0.310ns (0.997 - 1.307)
  Source Clock:         clk_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO18  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X44Y41.C2      net (fanout=1)        1.015   ram_data_out<18>
    SLICE_X44Y41.C       Tilo                  0.043   U1/x_datapath/XLXN_770<30>
                                                       U4/Mmux_Cpu_data4bus101
    SLICE_X48Y43.C2      net (fanout=3)        0.670   Data_in<18>
    SLICE_X48Y43.CMUX    Tilo                  0.244   Addr_out<19>
                                                       U5/MUX1_DispData/Mmux_o_39
                                                       U5/MUX1_DispData/Mmux_o_2_f7_8
    SLICE_X44Y52.D1      net (fanout=14)       0.906   Disp_num<18>
    SLICE_X44Y52.D       Tilo                  0.043   U6/XLXN_9<26>
                                                       U6/SM1/M4/MSEG/XLXI_52
    SLICE_X42Y56.C1      net (fanout=1)        0.644   U6/XLXN_9<26>
    SLICE_X42Y56.CMUX    Tilo                  0.135   U6/M2/buffer<26>
                                                       U6/XLXI_6/Mmux_o191
    SLICE_X42Y56.B5      net (fanout=1)        0.161   U6/SEGMENT<26>
    SLICE_X42Y56.CLK     Tas                  -0.022   U6/M2/buffer<26>
                                                       U6/M2/buffer_26_rstpot
                                                       U6/M2/buffer_26
    -------------------------------------------------  ---------------------------
    Total                                      5.639ns (2.243ns logic, 3.396ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_28 (SLICE_X43Y55.B5), 83 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.897ns (Levels of Logic = 6)
  Clock Path Skew:      -0.309ns (0.998 - 1.307)
  Source Clock:         clk_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO17  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y40.A1      net (fanout=1)        0.978   ram_data_out<17>
    SLICE_X47Y40.A       Tilo                  0.043   U5/disp_data<11>
                                                       U4/Mmux_Cpu_data4bus91
    SLICE_X48Y41.C1      net (fanout=4)        0.590   Data_in<17>
    SLICE_X48Y41.CMUX    Tilo                  0.244   Addr_out<9>
                                                       U5/MUX1_DispData/Mmux_o_38
                                                       U5/MUX1_DispData/Mmux_o_2_f7_7
    SLICE_X45Y52.B1      net (fanout=13)       0.961   Disp_num<17>
    SLICE_X45Y52.B       Tilo                  0.043   U6/SM1/M4/MSEG/XLXN_26
                                                       U6/SM1/M4/MSEG/XLXI_6
    SLICE_X45Y53.B3      net (fanout=2)        0.354   U6/SM1/M4/MSEG/XLXN_26
    SLICE_X45Y53.B       Tilo                  0.043   U6/SM1/M4/MSEG/XLXN_211
                                                       U6/SM1/M4/MSEG/XLXI_29
    SLICE_X43Y55.C2      net (fanout=1)        0.543   U6/SM1/M4/MSEG/XLXN_211
    SLICE_X43Y55.CMUX    Tilo                  0.139   U6/M2/buffer<28>
                                                       U6/XLXI_6/Mmux_o211
    SLICE_X43Y55.B5      net (fanout=1)        0.149   U6/SEGMENT<28>
    SLICE_X43Y55.CLK     Tas                   0.010   U6/M2/buffer<28>
                                                       U6/M2/buffer_28_rstpot
                                                       U6/M2/buffer_28
    -------------------------------------------------  ---------------------------
    Total                                      5.897ns (2.322ns logic, 3.575ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.853ns (Levels of Logic = 6)
  Clock Path Skew:      -0.309ns (0.998 - 1.307)
  Source Clock:         clk_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO18  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X44Y41.C2      net (fanout=1)        1.015   ram_data_out<18>
    SLICE_X44Y41.C       Tilo                  0.043   U1/x_datapath/XLXN_770<30>
                                                       U4/Mmux_Cpu_data4bus101
    SLICE_X48Y43.C2      net (fanout=3)        0.670   Data_in<18>
    SLICE_X48Y43.CMUX    Tilo                  0.244   Addr_out<19>
                                                       U5/MUX1_DispData/Mmux_o_39
                                                       U5/MUX1_DispData/Mmux_o_2_f7_8
    SLICE_X45Y52.B3      net (fanout=14)       0.800   Disp_num<18>
    SLICE_X45Y52.B       Tilo                  0.043   U6/SM1/M4/MSEG/XLXN_26
                                                       U6/SM1/M4/MSEG/XLXI_6
    SLICE_X45Y53.B3      net (fanout=2)        0.354   U6/SM1/M4/MSEG/XLXN_26
    SLICE_X45Y53.B       Tilo                  0.043   U6/SM1/M4/MSEG/XLXN_211
                                                       U6/SM1/M4/MSEG/XLXI_29
    SLICE_X43Y55.C2      net (fanout=1)        0.543   U6/SM1/M4/MSEG/XLXN_211
    SLICE_X43Y55.CMUX    Tilo                  0.139   U6/M2/buffer<28>
                                                       U6/XLXI_6/Mmux_o211
    SLICE_X43Y55.B5      net (fanout=1)        0.149   U6/SEGMENT<28>
    SLICE_X43Y55.CLK     Tas                   0.010   U6/M2/buffer<28>
                                                       U6/M2/buffer_28_rstpot
                                                       U6/M2/buffer_28
    -------------------------------------------------  ---------------------------
    Total                                      5.853ns (2.322ns logic, 3.531ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.672ns (Levels of Logic = 6)
  Clock Path Skew:      -0.309ns (0.998 - 1.307)
  Source Clock:         clk_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO18  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X44Y41.C2      net (fanout=1)        1.015   ram_data_out<18>
    SLICE_X44Y41.C       Tilo                  0.043   U1/x_datapath/XLXN_770<30>
                                                       U4/Mmux_Cpu_data4bus101
    SLICE_X48Y43.C2      net (fanout=3)        0.670   Data_in<18>
    SLICE_X48Y43.CMUX    Tilo                  0.244   Addr_out<19>
                                                       U5/MUX1_DispData/Mmux_o_39
                                                       U5/MUX1_DispData/Mmux_o_2_f7_8
    SLICE_X45Y53.A5      net (fanout=14)       0.772   Disp_num<18>
    SLICE_X45Y53.A       Tilo                  0.043   U6/SM1/M4/MSEG/XLXN_211
                                                       U6/SM1/M4/MSEG/XLXI_5
    SLICE_X45Y53.B6      net (fanout=2)        0.201   U6/SM1/M4/MSEG/XLXN_119
    SLICE_X45Y53.B       Tilo                  0.043   U6/SM1/M4/MSEG/XLXN_211
                                                       U6/SM1/M4/MSEG/XLXI_29
    SLICE_X43Y55.C2      net (fanout=1)        0.543   U6/SM1/M4/MSEG/XLXN_211
    SLICE_X43Y55.CMUX    Tilo                  0.139   U6/M2/buffer<28>
                                                       U6/XLXI_6/Mmux_o211
    SLICE_X43Y55.B5      net (fanout=1)        0.149   U6/SEGMENT<28>
    SLICE_X43Y55.CLK     Tas                   0.010   U6/M2/buffer<28>
                                                       U6/M2/buffer_28_rstpot
                                                       U6/M2/buffer_28
    -------------------------------------------------  ---------------------------
    Total                                      5.672ns (2.322ns logic, 3.350ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_52 (SLICE_X40Y57.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_53 (FF)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_53 to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y57.AQ      Tcko                  0.100   U6/M2/buffer<21>
                                                       U6/M2/buffer_53
    SLICE_X40Y57.A5      net (fanout=2)        0.090   U6/M2/buffer<53>
    SLICE_X40Y57.CLK     Tah         (-Th)     0.059   U6/M2/buffer<20>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.041ns logic, 0.090ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_59 (SLICE_X42Y55.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_60 (FF)
  Destination:          U6/M2/buffer_59 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_60 to U6/M2/buffer_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y55.AQ      Tcko                  0.100   U6/M2/buffer<28>
                                                       U6/M2/buffer_60
    SLICE_X42Y55.A5      net (fanout=2)        0.090   U6/M2/buffer<60>
    SLICE_X42Y55.CLK     Tah         (-Th)     0.059   U6/M2/buffer<59>
                                                       U6/M2/buffer_59_rstpot
                                                       U6/M2/buffer_59
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.041ns logic, 0.090ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/shift_count_0 (SLICE_X22Y64.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/shift_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/shift_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y64.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X22Y64.B6      net (fanout=74)       0.106   U6/M2/state_FSM_FFd2
    SLICE_X22Y64.CLK     Tah         (-Th)     0.059   U6/M2/shift_count<2>
                                                       U6/M2/shift_count_0_rstpot
                                                       U6/M2/shift_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.041ns logic, 0.106ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y8.CLKARDCLKL
  Clock network: clk_100MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y8.CLKARDCLKU
  Clock network: clk_100MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y8.CLKBWRCLKL
  Clock network: clk_100MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |    6.385|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10196 paths, 0 nets, and 2049 connections

Design statistics:
   Minimum period:   6.385ns{1}   (Maximum frequency: 156.617MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 28 20:52:54 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5119 MB



