# Lab 3 for Computer Architecture (ECE09243)
<h2>32x32 register in Verilog</h2> 

Written by Gavin Trutzenbach, Jesselyn Ablett, Manas Gupta.

Single 32-bit register (comparch_lab3.v)

Decoder for 5-bit input to 32-bit output (Decoder.v)

Mux for 32 signals (Mux.v)

32x32 Register (reg_file.v)
