INFO: [VRFC 10-2263] Analyzing Verilog file "C:/temp/Assign 1/6bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module six_bit_ripple_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/temp/Assign 1/assign_1/assign_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/temp/Assign 1/assign_1/assign_1.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/temp/Assign 1/assign_1/assign_1.srcs/sources_1/new/XOR_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/temp/Assign 1/eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/temp/Assign 1/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/temp/Assign 1/assign_1/assign_1.srcs/sources_1/new/greater_or_eq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_or_eq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/temp/Assign 1/eq2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq2_testbench
