Fitter report for ZXNext
Mon Jan 18 12:33:02 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Mon Jan 18 12:33:01 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; ZXNext                                      ;
; Top-level Entity Name           ; sys_top                                     ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEBA6U23I7                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 17,718 / 41,910 ( 42 % )                    ;
; Total registers                 ; 26072                                       ;
; Total pins                      ; 145 / 314 ( 46 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,115,759 / 5,662,720 ( 20 % )              ;
; Total RAM Blocks                ; 157 / 553 ( 28 % )                          ;
; Total DSP Blocks                ; 29 / 112 ( 26 % )                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2 / 6 ( 33 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEBA6U23I7                          ;                                       ;
; Use smart compilation                                              ; On                                    ; Off                                   ;
; Maximum processors allowed for parallel compilation                ; 2                                     ;                                       ;
; Minimum Core Junction Temperature                                  ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 100                                   ;                                       ;
; Router Timing Optimization Level                                   ; MAXIMUM                               ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; On                                    ; Off                                   ;
; Placement Effort Multiplier                                        ; 4.0                                   ; 1.0                                   ;
; Power Optimization During Fitting                                  ; Off                                   ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; On                                    ; Off                                   ;
; Final Placement Optimizations                                      ; Always                                ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 12                                    ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; On                                    ; Off                                   ;
; Auto Delay Chains for High Fanout Input Pins                       ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; On                                    ; Off                                   ;
; Perform Register Duplication for Performance                       ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                          ; On                                    ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; On                                    ; Off                                   ;
; Fitter Effort                                                      ; Standard Fit                          ; Auto Fit                              ;
; Logic Cell Insertion - Logic Duplication                           ; On                                    ; Auto                                  ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  24.6%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+---------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                          ; Action          ; Operation                                         ; Reason                          ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                        ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+---------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; aspi_sck~CLKENA0                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[3]~CLKENA0                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[4]~CLKENA0                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; hdmi_tx_clk~CLKENA0                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; FPGA_CLK2_50~inputCLKENA0                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; FPGA_CLK3_50~inputCLKENA0                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement      ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_h_bil_t.b[4]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[5]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[6]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[7]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[8]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[9]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[10]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[11]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.b[12]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[4]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[5]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[6]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[7]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[8]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[9]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[10]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[11]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.g[12]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[4]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[5]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[6]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[7]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[8]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[9]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[10]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[11]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_h_bil_t.r[12]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; RESULTA          ;                       ;
; ascal:ascal|i_hpix2.b[0]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[0]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[0]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[1]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[1]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[1]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[2]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[2]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[2]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[3]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[3]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[3]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[4]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[4]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[4]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[5]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[5]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[5]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[6]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[6]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[6]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.b[7]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.b[7]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.b[7]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[0]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[0]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[0]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[1]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[1]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[1]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[2]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[2]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[2]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[3]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[3]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[3]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[4]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[4]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[4]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[5]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[5]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[5]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[6]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[6]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[6]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.g[7]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.g[7]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.g[7]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[0]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[0]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[0]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[1]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[1]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[1]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[2]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[2]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[2]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[3]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[3]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[3]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[4]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[4]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[4]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[5]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[5]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[5]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[6]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[6]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[6]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix2.r[7]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; AY               ;                       ;
; ascal:ascal|i_hpix2.r[7]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix2.r[7]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[0]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[0]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[0]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[1]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[1]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[1]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[2]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[2]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[2]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[3]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[3]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[3]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[4]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[4]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[4]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[5]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[5]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[5]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[6]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[6]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[6]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.b[7]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add31~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.b[7]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.b[7]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[0]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[0]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[0]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[1]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[1]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[1]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[2]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[2]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[2]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[3]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[3]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[3]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[4]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[4]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[4]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[5]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[5]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[5]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[6]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[6]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[6]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.g[7]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add30~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.g[7]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.g[7]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[0]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[0]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[0]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[1]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[1]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[1]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[2]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[2]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[2]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[3]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[3]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[3]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[4]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[4]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[4]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[5]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[5]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[5]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[6]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[6]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[6]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|i_hpix3.r[7]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add29~8                                                                                                                                                                                     ; BY               ;                       ;
; ascal:ascal|i_hpix3.r[7]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|i_hpix3.r[7]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Mult13~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[1]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[2]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[3]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[4]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[5]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[6]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[7]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[8]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[9]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[10]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[11]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[12]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[13]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_adrs_pre[14]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[4]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[5]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[6]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[7]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[8]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[9]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[10]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[11]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.b[12]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[4]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[5]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[6]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[7]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[8]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[9]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[10]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[11]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.g[12]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[4]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[5]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[6]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[7]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[8]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[9]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[10]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[11]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_bil_t.r[12]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_frac2[0]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_1                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_2                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_3                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_4                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_5                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_6                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_7                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_8                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_9                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                                                                                  ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_10                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                                                                                  ; Q                ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_h_frac2[0]~_Duplicate_11                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_frac2[0]~_Duplicate_12                                                                                                                                                                  ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[0]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_1                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[0]~_Duplicate_2                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_1                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[1]~_Duplicate_2                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_1                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[2]~_Duplicate_2                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_1                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[3]~_Duplicate_2                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_1                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[4]~_Duplicate_2                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_1                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[5]~_Duplicate_2                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_1                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[6]~_Duplicate_2                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_1                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[7]~_Duplicate_2                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_1                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[8]~_Duplicate_2                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_1                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_2                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[9]~_Duplicate_2                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_1                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[10]~_Duplicate_2                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_1                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[11]~_Duplicate_2                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_1                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[12]~_Duplicate_2                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_1                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[13]~_Duplicate_2                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_1                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[14]~_Duplicate_2                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_1                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[15]~_Duplicate_2                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_1                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[16]~_Duplicate_2                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_1                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[17]~_Duplicate_2                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_1                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[18]~_Duplicate_2                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_1                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[19]~_Duplicate_2                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_1                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[20]~_Duplicate_2                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_1                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[21]~_Duplicate_2                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_1                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[22]~_Duplicate_2                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_1                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[23]~_Duplicate_2                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_1                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[24]~_Duplicate_2                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_1                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[25]~_Duplicate_2                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_1                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[26]~_Duplicate_2                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_1                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[27]~_Duplicate_2                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_1                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[28]~_Duplicate_2                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_1                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[29]~_Duplicate_2                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_1                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[30]~_Duplicate_2                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_1                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[31]~_Duplicate_2                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_1                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[32]~_Duplicate_2                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_1                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[33]~_Duplicate_2                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_1                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[34]~_Duplicate_2                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_1                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_h_poly_dr2[35]~_Duplicate_2                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BY               ;                       ;
; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add151~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[1]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[2]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[3]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[4]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[5]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[6]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[7]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[8]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[9]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[10]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[11]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[12]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[13]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[14]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[15]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[16]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b0[17]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add152~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[1]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[2]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[3]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[4]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[5]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[6]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[7]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[8]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[9]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[10]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[11]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[12]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[13]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[14]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[15]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[16]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.b1[17]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add149~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[1]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[2]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[3]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[4]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[5]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[6]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[7]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[8]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[9]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[10]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[11]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[12]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[13]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[14]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[15]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[16]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g0[17]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add150~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[1]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[2]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[3]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[4]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[5]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[6]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[7]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[8]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[9]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[10]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[11]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[12]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[13]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[14]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[15]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[16]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.g1[17]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add147~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[1]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[2]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[3]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[4]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[5]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[6]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[7]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[8]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[9]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[10]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[11]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[12]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[13]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[14]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[15]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[16]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r0[17]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add148~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[1]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[2]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[3]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[4]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[5]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[6]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[7]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[8]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[9]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[10]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[11]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[12]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[13]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[14]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[15]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[16]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_h_poly_t.r1[17]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_hburst[0]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AX               ;                       ;
; ascal:ascal|o_hburst[0]                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hburst[0]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_hburst[1]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AX               ;                       ;
; ascal:ascal|o_hburst[1]                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hburst[1]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_hburst[2]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AX               ;                       ;
; ascal:ascal|o_hburst[2]                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hburst[2]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_hburst[3]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AX               ;                       ;
; ascal:ascal|o_hburst[3]                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hburst[3]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_hburst[4]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_adrs_pre[0]                                                                                                                                                                               ; AX               ;                       ;
; ascal:ascal|o_hburst[4]                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hburst[4]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_hpixq[0].b[0]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[1]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[2]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[3]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[4]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[5]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[6]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].b[7]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[0]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[1]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[2]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[3]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[4]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[5]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[6]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].g[7]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[0]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[1]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[2]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[3]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[4]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[5]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[6]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[0].r[7]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[1].b[0]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[0]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[0]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[1]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[1]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[1]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[2]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[2]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[2]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[3]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[3]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[3]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[4]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[4]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[4]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[5]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[5]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[5]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[6]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[6]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[6]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].b[7]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].b[7]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].b[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].b[7]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[0]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[0]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[0]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[1]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[1]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[1]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[2]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[2]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[2]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[3]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[3]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[3]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[4]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[4]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[4]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[5]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[5]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[5]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[6]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[6]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[6]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].g[7]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].g[7]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].g[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].g[7]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[0]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[0]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[0]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[1]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[1]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[1]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[2]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[2]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[2]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[3]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[3]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[3]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[4]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[4]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[4]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[5]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[5]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[5]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[6]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[6]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[6]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[1].r[7]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_hpixq[1].r[7]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[1].r[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[1].r[7]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[2].b[0]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[0]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[0]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[1]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[1]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[1]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[2]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[2]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[2]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[3]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[3]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[3]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[4]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[4]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[4]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[5]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[5]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[5]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[6]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[6]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[6]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].b[7]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add107~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].b[7]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].b[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].b[7]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[0]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[0]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[0]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[1]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[1]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[1]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[2]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[2]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[2]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[3]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[3]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[3]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[4]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[4]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[4]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[5]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[5]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[5]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[6]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[6]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[6]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].g[7]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add106~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].g[7]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].g[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].g[7]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[0]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[0]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[0]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[0]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[1]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[1]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[1]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[1]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[2]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[2]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[2]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[2]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[3]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[3]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[3]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[3]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[4]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[4]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[4]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[4]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[5]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[5]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[5]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[5]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[6]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[6]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[6]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[6]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[2].r[7]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add105~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_hpixq[2].r[7]                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_hpixq[2].r[7]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; ascal:ascal|o_hpixq[2].r[7]~_Duplicate_1                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_hpixq[3].b[0]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[1]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[2]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[3]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[4]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[5]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[6]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].b[7]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[0]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[1]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[2]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[3]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[4]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[5]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[6]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].g[7]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[0]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[1]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[2]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[3]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[4]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[5]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[6]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_hpixq[3].r[7]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_h_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Mult12~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[1]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[2]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[3]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[4]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[5]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[6]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[7]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[8]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[9]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[10]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[11]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_ihsize_temp[12]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_ihsize_temp[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[4]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[5]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[6]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[7]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[8]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[9]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[10]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[11]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.b[12]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[4]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[5]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[6]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[7]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[8]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[9]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[10]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[11]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.g[12]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[4]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[5]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[6]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[7]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[8]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[9]                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[10]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[11]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_bil_t.r[12]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_frac[3]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_1                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_2                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_3                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_4                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_5                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_6                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_7                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_8                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                                                                    ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_9                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_10                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; BX               ;                       ;
; ascal:ascal|o_v_frac[3]~_Duplicate_11                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_frac[3]~_Duplicate_12                                                                                                                                                                   ; Q                ;                       ;
; ascal:ascal|o_v_poly_dr2[0]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a0                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[1]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a1                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[2]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a2                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[3]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a3                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[4]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a4                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[5]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a5                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[6]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a6                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[7]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a7                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[8]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a8                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[9]                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a9                                                                                                                       ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[10]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a10                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[11]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a11                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[12]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a12                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[13]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a13                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[14]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a14                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[15]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a15                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[16]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a16                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[17]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a17                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[18]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a18                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[19]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a19                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[20]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a20                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[21]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a21                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[22]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a22                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[23]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a23                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[24]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a24                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[25]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a25                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[26]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a26                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[27]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a27                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[28]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a28                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[29]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a29                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[30]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a30                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[31]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a31                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[32]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a32                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[33]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a33                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[34]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a34                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_dr2[35]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ram_block1a35                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add207~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[1]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[2]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[3]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[4]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[5]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[6]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[7]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[8]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[9]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[10]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[11]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[12]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[13]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[14]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[15]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[16]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b0[17]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add208~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[1]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[2]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[3]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[4]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[5]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[6]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[7]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[8]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[9]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[10]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[11]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[12]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[13]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[14]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[15]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[16]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.b1[17]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add205~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[1]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[2]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[3]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[4]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[5]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[6]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[7]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[8]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[9]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[10]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[11]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[12]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[13]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[14]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[15]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[16]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g0[17]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add206~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[1]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[2]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[3]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[4]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[5]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[6]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[7]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[8]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[9]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[10]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[11]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[12]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[13]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[14]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[15]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[16]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.g1[17]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add203~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[1]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[2]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[3]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[4]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[5]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[6]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[7]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[8]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[9]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[10]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[11]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[12]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[13]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[14]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[15]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[16]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r0[17]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add204~8                                                                                                                                                                                    ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[1]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[2]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[3]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[4]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[5]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[6]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[7]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[8]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[9]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[10]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[11]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[12]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[13]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[14]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[15]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[16]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_v_poly_t.r1[17]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; RESULTA          ;                       ;
; ascal:ascal|o_vpixq1[0].b[0]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[1]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[2]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[3]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[4]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[5]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[6]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].b[7]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[0]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[1]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[2]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[3]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[4]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[5]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[6]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].g[7]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[0]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[1]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[2]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[3]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[4]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[5]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[6]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[0].r[7]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[0]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[0]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[1]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[1]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[2]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[2]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[3]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[3]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[4]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[4]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[5]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[5]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[6]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[6]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].b[7]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].b[7]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[0]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[0]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[1]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[1]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[2]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[2]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[3]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[3]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[4]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[4]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[5]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[5]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[6]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[6]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].g[7]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].g[7]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[0]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[0]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[1]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[1]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[2]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[2]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[3]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[3]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[4]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[4]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[5]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[5]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[6]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[6]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; AY               ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[1].r[7]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[1].r[7]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r0[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[0]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[0]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[1]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[1]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[2]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[2]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[3]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[3]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[4]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[4]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[5]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[5]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[6]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[6]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add163~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].b[7]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].b[7]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[0]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[0]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[1]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[1]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[2]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[2]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[3]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[3]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[4]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[4]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[5]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[5]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[6]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[6]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add162~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].g[7]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].g[7]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[0]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[0]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[1]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[1]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[2]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[2]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[3]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[3]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[4]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[4]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[5]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[5]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[6]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[6]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|Add161~8                                                                                                                                                                                    ; BY               ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_vpixq1[2].r[7]~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; ascal:ascal|o_vpixq1[2].r[7]~_Duplicate_1                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; BX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[0]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[1]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[2]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[3]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[4]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[5]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[6]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].b[7]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.b1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[0]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[1]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[2]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[3]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[4]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[5]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[6]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].g[7]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.g1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[0]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[1]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[2]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[3]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[4]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[5]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[6]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; ascal:ascal|o_vpixq1[3].r[7]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q         ;                ; ascal:ascal|o_v_poly_t.r1[0]                                                                                                                                                                            ; AX               ;                       ;
; hdmi_out_d[0]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[0]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[1]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[1]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[2]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[2]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[3]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[3]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[4]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[4]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[5]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[5]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[6]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[6]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[7]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[7]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[8]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[8]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[9]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[9]~output                                                                                                                                                                                     ; I                ;                       ;
; hdmi_out_d[10]                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[10]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[11]                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[11]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[12]                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[12]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[13]                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[13]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[14]                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[14]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[15]                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[15]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[16]                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[16]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[17]                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[17]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[18]                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[18]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[19]                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[19]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[20]                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[20]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[21]                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[21]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[22]                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[22]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_d[23]                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_D[23]~output                                                                                                                                                                                    ; I                ;                       ;
; hdmi_out_de                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_DE~output                                                                                                                                                                                       ; I                ;                       ;
; hdmi_out_hs                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_HS~output                                                                                                                                                                                       ; I                ;                       ;
; hdmi_out_vs                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; hdmi_out_vs~_Duplicate_1                                                                                                                                                                                ; Q                ;                       ;
; hdmi_out_vs                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q         ;                ; HDMI_TX_VS~output                                                                                                                                                                                       ; I                ;                       ;
; FB_FMT[2]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; FB_FMT[2]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; HSET[6]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; HSET[6]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; HSET[9]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; HSET[9]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; VSET[3]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; VSET[3]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; alsa:alsa|acc[7]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|acc[7]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; alsa:alsa|acc[11]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|acc[11]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; alsa:alsa|acc[13]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|acc[13]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; alsa:alsa|acc[14]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|acc[14]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; alsa:alsa|acc[18]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|acc[18]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; alsa:alsa|acc[27]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|acc[27]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; alsa:alsa|buf_len[12]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|buf_len[12]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; alsa:alsa|buf_len[16]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|buf_len[16]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; alsa:alsa|buf_len[18]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|buf_len[18]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; alsa:alsa|buf_wptr[3]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|buf_wptr[3]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; alsa:alsa|buf_wptr[4]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|buf_wptr[4]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; alsa:alsa|buf_wptr[15]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|buf_wptr[15]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; alsa:alsa|buf_wptr[16]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|buf_wptr[16]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; alsa:alsa|data2[2]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[2]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; alsa:alsa|data2[3]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[3]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; alsa:alsa|data2[38]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[38]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|data2[40]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[40]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|data2[44]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[44]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|data2[45]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[45]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|data2[49]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[49]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|data2[52]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[52]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|data2[57]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[57]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|data2[58]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[58]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|data2[59]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|data2[59]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|spicnt[2]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|spicnt[2]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|spicnt[3]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|spicnt[3]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; alsa:alsa|spicnt[5]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; alsa:alsa|spicnt[5]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_vuu:auto_generated|cntr_uhf:cntr1|counter_reg_bit[1]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_vuu:auto_generated|cntr_uhf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                       ;                  ;                       ;
; ascal:ascal|avl_read_sr                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|avl_read_sr~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|avl_write_sr                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|avl_write_sr~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_acpt[0]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_acpt[0]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_acpt[1]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_acpt[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_acpt[3]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_acpt[3]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_adrsi[9]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_adrsi[9]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_adrsi[17]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_adrsi[17]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_adrsi[18]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_adrsi[18]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_adrsi[20]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_adrsi[20]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_adrsi[21]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_adrsi[21]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_adrsi[22]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_adrsi[22]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_de_delay[0]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_de_delay[0]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|i_divcpt[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_divcpt[0]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_h_frac[11]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_h_frac[11]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_hbcpt[0]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hbcpt[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_hbcpt[1]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hbcpt[1]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_hbcpt[2]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hbcpt[2]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_hcpt[7]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hcpt[7]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_hcpt[11]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hcpt[11]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_hmax[9]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hmax[9]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_hpix1.b[2]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hpix1.b[2]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_hpix1.g[0]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hpix1.g[0]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_hpix1.g[6]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hpix1.g[6]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_hpix2.b[3]~_Duplicate_1                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hpix2.b[3]~_Duplicate_1DUPLICATE                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_hpix2.b[4]~_Duplicate_1                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hpix2.b[4]~_Duplicate_1DUPLICATE                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_hpix2.b[6]~_Duplicate_1                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hpix2.b[6]~_Duplicate_1DUPLICATE                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_hpix2.b[7]~_Duplicate_1                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_hpix2.b[7]~_Duplicate_1DUPLICATE                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_lrad[1]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_lrad[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_lrad[2]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_lrad[2]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_lwad[1]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_lwad[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_lwad[4]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_lwad[4]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_pde                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_pde~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; ascal:ascal|i_shift[111]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_shift[111]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|i_vacc[12]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_vacc[12]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_vcpt[7]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_vcpt[7]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|i_vdivr[2]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_vdivr[2]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|i_vdivr[24]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_vdivr[24]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_vsize[10]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_vsize[10]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|i_wad[0]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_wad[0]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_wad[2]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_wad[2]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_wad[3]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_wad[3]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; ascal:ascal|i_wdelay[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|i_wdelay[1]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_acpt4[2]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_acpt4[2]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_acpt[0]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_acpt[0]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_ad[3]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_ad[3]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; ascal:ascal|o_dcpt[6]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_dcpt[6]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ascal:ascal|o_dcpt[11]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_dcpt[11]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_dcptv[1][8]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_dcptv[1][8]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_divcpt[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_divcpt[0]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_divcpt[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_divcpt[1]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_divcpt[2]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_divcpt[2]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_divcpt[4]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_divcpt[4]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_fload[0]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_fload[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_fload[1]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_fload[1]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_hacc_ini[2]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hacc_ini[2]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; ascal:ascal|o_hacc_next[0]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hacc_next[0]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_hacpt[2]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hacpt[2]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_hbcpt[0]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hbcpt[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_hbcpt[2]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hbcpt[2]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_hbcpt[3]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hbcpt[3]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_hbcpt[4]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hbcpt[4]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_hpix1.b[3]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hpix1.b[3]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_hpix1.b[6]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hpix1.b[6]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_hpix1.g[0]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hpix1.g[0]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_hpix1.g[2]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hpix1.g[2]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_hpix1.g[4]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hpix1.g[4]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_hpix1.r[2]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hpix1.r[2]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_hpix1.r[4]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hpix1.r[4]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_hsize[2]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hsize[2]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_hsize[6]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hsize[6]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_hsize[7]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hsize[7]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_hsize[8]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hsize[8]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_hsize[9]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hsize[9]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_hsize[10]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_hsize[10]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_primv[0]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_primv[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_shift[26]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[26]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[29]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[29]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[33]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[33]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[34]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[34]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[35]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[35]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[36]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[36]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[39]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[39]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[40]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[40]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[42]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[42]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[43]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[43]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[45]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[45]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[48]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[48]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[51]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[51]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[55]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[55]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[56]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[56]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[57]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[57]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[59]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[59]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[60]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[60]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[64]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[64]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[65]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[65]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[66]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[66]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[70]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[70]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[71]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[71]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[73]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[73]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[74]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[74]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[76]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[76]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[82]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[82]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[85]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[85]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[86]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[86]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[88]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[88]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[90]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[90]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[91]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[91]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[92]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[92]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[94]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[94]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[96]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[96]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[97]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[97]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ascal:ascal|o_shift[100]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[100]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[102]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[102]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[103]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[103]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[105]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[105]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[106]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[106]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[108]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[108]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[110]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[110]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[111]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[111]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[113]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[113]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[114]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[114]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[115]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[115]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[117]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[117]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[119]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[119]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[120]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[120]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[122]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[122]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[123]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[123]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[125]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[125]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[126]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[126]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[128]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[128]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[129]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[129]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[131]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[131]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[133]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[133]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[136]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[136]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[137]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[137]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[138]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[138]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[139]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[139]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[142]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[142]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_shift[143]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_shift[143]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; ascal:ascal|o_state.sHSYNC                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_state.sHSYNC~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_state.sWAITREAD                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_state.sWAITREAD~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; ascal:ascal|o_vacc_ini[11]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vacc_ini[11]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_vacc_next[1]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vacc_next[1]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_vacc_next[2]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vacc_next[2]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_vacc_next[3]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vacc_next[3]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_vacc_next[4]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vacc_next[4]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_vacc_next[7]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vacc_next[7]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_vacc_next[9]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vacc_next[9]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; ascal:ascal|o_vacpt[2]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vacpt[2]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_vacpt[7]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vacpt[7]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_vacpt[9]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vacpt[9]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_vdivr[9]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vdivr[9]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_vsize[1]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vsize[1]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_vsize[4]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vsize[4]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ascal:ascal|o_vsize[7]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; ascal:ascal|o_vsize[7]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; aud_mix_top:audmix_r|a2[0]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; aud_mix_top:audmix_r|a2[0]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|div[7]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|div[7]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|div[17]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|div[17]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; audio_out:audio_out|div[21]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|div[21]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[17]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[17]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[22]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[22]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[29]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[29]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[54]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[54]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[59]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[59]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[79]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[79]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[95]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[95]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[110]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[110]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[111]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[111]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[116]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[116]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[145]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[145]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[150]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[150]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[178]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[178]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[194]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[194]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[203]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[203]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[215]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[215]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[239]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[239]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[241]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[241]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[245]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[245]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[265]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[265]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[298]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[298]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[335]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[335]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[337]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[337]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[340]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[340]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[343]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[343]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[352]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[352]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[367]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[367]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[405]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[405]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[437]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[437]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_l|acc[443]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_l|acc[443]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|ODATA[1]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|ODATA[1]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|ODATA[10]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|ODATA[10]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[22]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[22]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[47]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[47]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[63]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[63]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[75]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[75]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[79]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[79]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[95]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[95]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[111]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[111]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[143]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[143]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[145]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[145]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[156]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[156]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[159]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[159]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[193]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[193]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[207]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[207]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[239]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[239]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[255]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[255]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[287]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[287]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[335]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[335]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[342]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[342]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[383]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[383]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[445]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[445]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[463]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[463]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|lpf_aud:lpf_r|acc[487]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|lpf_aud:lpf_r|acc[487]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[1]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[1]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[3]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[3]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; audio_out:audio_out|spdif:toslink|bit_count_q[4]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; audio_out:audio_out|spdif:toslink|bit_count_q[4]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; btn_osd                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; btn_osd~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; cfg_dis                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; cfg_dis~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; coef_data[5]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; coef_data[5]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; csync:csync_hdmi|h_cnt[0]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_hdmi|h_cnt[0]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; csync:csync_hdmi|h_cnt[1]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_hdmi|h_cnt[1]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; csync:csync_hdmi|h_cnt[3]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_hdmi|h_cnt[3]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; csync:csync_hdmi|h_cnt[4]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_hdmi|h_cnt[4]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; csync:csync_hdmi|h_cnt[6]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_hdmi|h_cnt[6]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; csync:csync_hdmi|h_cnt[10]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_hdmi|h_cnt[10]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; csync:csync_hdmi|h_cnt[11]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_hdmi|h_cnt[11]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; csync:csync_hdmi|h_cnt[13]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_hdmi|h_cnt[13]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; csync:csync_hdmi|h_cnt[14]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_hdmi|h_cnt[14]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; csync:csync_vga|h_cnt[4]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_vga|h_cnt[4]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; csync:csync_vga|h_cnt[11]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_vga|h_cnt[11]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; csync:csync_vga|h_cnt[12]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_vga|h_cnt[12]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; csync:csync_vga|h_cnt[15]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; csync:csync_vga|h_cnt[15]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; deb_osd[3]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; deb_osd[3]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; deb_osd[5]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; deb_osd[5]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; deb_user[4]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; deb_user[4]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; div[0]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[0]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; div[1]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[1]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; div[2]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[2]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; div[3]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[3]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; div[4]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[4]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; div[5]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[5]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; div[6]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[6]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; div[7]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[7]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; div[8]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[8]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; div[9]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[9]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; div[10]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[10]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; div[11]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[11]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; div[12]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[12]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; div[13]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[13]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; div[14]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[14]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; div[15]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[15]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; div[16]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[16]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; div[27]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[27]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; div[31]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; div[31]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|days_reg[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|days_reg[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|hours_reg[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|hours_reg[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|hours_reg[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|hours_reg[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|hours_reg[4]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|hours_reg[4]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|hours_reg[5]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|hours_reg[5]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|sclPipe[3]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|sclPipe[3]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface|CurrState_SISt.0000                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface|CurrState_SISt.0000~DUPLICATE                                                                                           ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface|CurrState_SISt.0001                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface|CurrState_SISt.0001~DUPLICATE                                                                                           ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface|CurrState_SISt.0010                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface|CurrState_SISt.0010~DUPLICATE                                                                                           ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface|CurrState_SISt.1100                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface|CurrState_SISt.1100~DUPLICATE                                                                                           ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface|bitCnt[1]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface|bitCnt[1]~DUPLICATE                                                                                                     ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface|regAddr[0]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface|regAddr[0]~DUPLICATE                                                                                                    ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface|regAddr[1]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface|regAddr[1]~DUPLICATE                                                                                                    ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface|regAddr[2]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface|regAddr[2]~DUPLICATE                                                                                                    ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface|regAddr[3]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface|regAddr[3]~DUPLICATE                                                                                                    ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface|regAddr[4]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface|regAddr[4]~DUPLICATE                                                                                                    ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface|regAddr[5]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface|regAddr[5]~DUPLICATE                                                                                                    ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface|sdaOut                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface|sdaOut~DUPLICATE                                                                                                        ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface|streamSt.00                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface|streamSt.00~DUPLICATE                                                                                                   ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|minutes_reg[0]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|minutes_reg[0]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|minutes_reg[1]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|minutes_reg[1]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|minutes_reg[3]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|minutes_reg[3]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|month_reg[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|month_reg[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|month_reg[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|month_reg[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|month_reg[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|month_reg[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|month_reg[4]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|month_reg[4]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|month_reg[7]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|month_reg[7]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|pre_scaler[17]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|pre_scaler[17]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|seconds_reg[3]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|seconds_reg[3]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|seconds_reg[6]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|seconds_reg[6]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|year_reg[0]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|year_reg[0]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|year_reg[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|year_reg[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|year_reg[5]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|year_reg[5]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|year_reg[6]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|year_reg[6]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|DS1307:RTCWrapper|year_reg[7]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|DS1307:RTCWrapper|year_reg[7]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|clk_28_div[10]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|clk_28_div[10]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|clk_28_div[17]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|clk_28_div[17]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_0_noise|button[0]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_0_noise|button[0]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_1_bounce|button[0]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_1_bounce|button[0]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_1_bounce|button[1]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_1_bounce|button[1]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_1_noise|button[0]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_1_noise|button[0]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_1_noise|button[1]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_1_noise|button[1]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_1_noise|counter[0]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_1_noise|counter[0]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_1_noise|counter[4]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_1_noise|counter[4]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_2_bounce|button[1]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_2_bounce|button[1]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_2_bounce|counter[0]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_2_bounce|counter[0]~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_2_noise|button[1]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_2_noise|button[1]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_expbus_rst_noise|button[1]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_expbus_rst_noise|button[1]~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_expbus_rst_noise|counter[0]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_expbus_rst_noise|counter[0]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_expbus_rst_noise|counter[4]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_expbus_rst_noise|counter[4]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|emu_fnkeys:emu_fnkeys_mod|button_m1_n_edge[0]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|emu_fnkeys:emu_fnkeys_mod|button_m1_n_edge[0]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|emu_fnkeys:emu_fnkeys_mod|state.S_IDLE                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|emu_fnkeys:emu_fnkeys_mod|state.S_IDLE~DUPLICATE                                                                                                                    ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|poweron_counter[1]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|poweron_counter[1]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|poweron_counter[2]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|poweron_counter[2]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|extended_s                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|extended_s~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|ps2_iobase:ps2_alt0|count[2]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|ps2_iobase:ps2_alt0|count[2]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|ps2_iobase:ps2_alt0|parchecked                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|ps2_iobase:ps2_alt0|parchecked~DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|ps2_iobase:ps2_alt0|sdata[2]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|ps2_iobase:ps2_alt0|sdata[2]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_mouse:ps2_mouse_mod|mcmd_cnt[1]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_mouse:ps2_mouse_mod|mcmd_cnt[1]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_mouse:ps2_mouse_mod|mreceive[4]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_mouse:ps2_mouse_mod|mreceive[4]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_mouse:ps2_mouse_mod|msend[9]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_mouse:ps2_mouse_mod|msend[9]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_mouse:ps2_mouse_mod|mstate.100                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_mouse:ps2_mouse_mod|mstate.100~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_mouse:ps2_mouse_mod|mstate.101                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_mouse:ps2_mouse_mod|mstate.101~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_mouse:ps2_mouse_mod|mtimer[13]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_mouse:ps2_mouse_mod|mtimer[13]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_mouse:ps2_mouse_mod|mtimer[15]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_mouse:ps2_mouse_mod|mtimer[15]~DUPLICATE                                                                                                                        ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_mouse:ps2_mouse_mod|xcount[0]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_mouse:ps2_mouse_mod|xcount[0]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_mouse:ps2_mouse_mod|ycount[7]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_mouse:ps2_mouse_mod|ycount[7]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_mouse:ps2_mouse_mod|zcount[1]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_mouse:ps2_mouse_mod|zcount[1]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|reset_state.S_RESET_SOFT_0                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|reset_state.S_RESET_SOFT_0~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|sram_we_n_o                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|sram_we_n_o~DUPLICATE                                                                                                                                               ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|MREQ                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|MREQ~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|ACC[0]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|ACC[0]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|ACC[1]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|ACC[1]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|ALU_Op_r[0]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|ALU_Op_r[0]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|ALU_Op_r[1]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|ALU_Op_r[1]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|Alternate                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|Alternate~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|BusA[0]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|BusA[0]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|F[0]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|F[0]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|F[2]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|F[2]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|F[4]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|F[4]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|I[0]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|I[0]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|I[4]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|I[4]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|I[6]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|I[6]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|IntE_FF1                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|IntE_FF1~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|PC[0]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|PC[0]~DUPLICATE                                                                                                               ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|PC[7]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|PC[7]~DUPLICATE                                                                                                               ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|PC[8]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|PC[8]~DUPLICATE                                                                                                               ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|R[1]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|R[1]~DUPLICATE                                                                                                                ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|Read_To_Reg_r[0]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|Read_To_Reg_r[0]~DUPLICATE                                                                                                    ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|Read_To_Reg_r[1]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|Read_To_Reg_r[1]~DUPLICATE                                                                                                    ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsH[0][0]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsH[0][0]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsH[0][2]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsH[0][2]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsH[0][3]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsH[0][3]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsH[2][1]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsH[2][1]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsH[6][1]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsH[6][1]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsH[6][6]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsH[6][6]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsH[6][7]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsH[6][7]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsL[2][2]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsL[2][2]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsL[6][1]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsL[6][1]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsL[6][4]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsL[6][4]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsL[6][6]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsL[6][6]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsL[6][7]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsL[6][7]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|SP[5]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|SP[5]~DUPLICATE                                                                                                               ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|SP[15]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|SP[15]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|TState[0]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|TState[0]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|TState[1]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|TState[1]~DUPLICATE                                                                                                           ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|TmpAddr[7]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|TmpAddr[7]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|TmpAddr[8]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|TmpAddr[8]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|TmpAddr[9]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|TmpAddr[9]~DUPLICATE                                                                                                          ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|TmpAddr[10]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|TmpAddr[10]~DUPLICATE                                                                                                         ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|reg_direct_val_H_a[6]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|reg_direct_val_H_a[6]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|reg_direct_val_H_b[6]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|reg_direct_val_H_b[6]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|reg_direct_val_H_b[7]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|reg_direct_val_H_b[7]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|reg_direct_val_L_a[2]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|reg_direct_val_L_a[2]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|reg_direct_val_L_a[5]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|reg_direct_val_L_a[5]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|reg_direct_val_L_a[7]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|reg_direct_val_L_a[7]~DUPLICATE                                                                                               ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc0|iowr_d                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc0|iowr_d~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc2|iowr_d                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc2|iowr_d~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc2|iowr_tc_exp                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc2|iowr_tc_exp~DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc3|iowr_d                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc3|iowr_d~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc4|iowr_tc_exp                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc4|iowr_tc_exp~DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc5|iowr_d                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc5|iowr_d~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc5|iowr_tc_exp                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc5|iowr_tc_exp~DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc6|iowr_tc_exp                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc6|iowr_tc_exp~DUPLICATE                                                                                                       ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_09_scanlines[0]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_09_scanlines[0]~DUPLICATE                                                                                                                      ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|hotkeys_0[7]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|hotkeys_0[7]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|layer2:layer2_mod|layer2_resolution_q[0]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|layer2:layer2_mod|layer2_resolution_q[0]~DUPLICATE                                                                                                    ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|layer_priorities_2[0]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|layer_priorities_2[0]~DUPLICATE                                                                                                                       ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|lores_pixel_en_1a                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|lores_pixel_en_1a~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|rgb_vblank_n_2                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|rgb_vblank_n_2~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|x_e_v[8]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|x_e_v[8]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sram_pre_bank5                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sram_pre_bank5~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sram_pre_bank7                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sram_pre_bank7~DUPLICATE                                                                                                                              ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tilemap:tilemap_mod|xsv[8]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tilemap:tilemap_mod|xsv[8]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tilemap:tilemap_mod|yev[5]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tilemap:tilemap_mod|yev[5]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tm_rgb_2[6]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tm_rgb_2[6]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|A[0]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|A[0]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|A[1]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|A[1]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|A[3]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|A[3]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|B[3]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|B[3]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|C[2]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|C[2]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|env_gen_cnt[6]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|env_gen_cnt[6]~DUPLICATE                                                                                        ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|env_vol[1]                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|env_vol[1]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|env_vol[2]                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|env_vol[2]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|env_vol[3]                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|env_vol[3]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|env_vol[4]                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|env_vol[4]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|noise_gen_cnt[0]                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|noise_gen_cnt[0]~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|poly17[0]                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|poly17[0]~DUPLICATE                                                                                             ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|poly17[1]                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|poly17[1]~DUPLICATE                                                                                             ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|poly17[12]                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|poly17[12]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|poly17[14]                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|poly17[14]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|A[0]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|A[0]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|cnt_div[2]                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|cnt_div[2]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|env_vol[2]                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|env_vol[2]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|env_vol[3]                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|env_vol[3]~DUPLICATE                                                                                            ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|tone_gen_cnt[2][9]                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|tone_gen_cnt[2][9]~DUPLICATE                                                                                    ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|A[0]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|A[0]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|A[1]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|A[1]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|A[4]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|A[4]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|B[3]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|B[3]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|C[1]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|C[1]~DUPLICATE                                                                                                  ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|env_hold                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|env_hold~DUPLICATE                                                                                              ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|noise_gen_cnt[2]                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|noise_gen_cnt[2]~DUPLICATE                                                                                      ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|tone_gen_cnt[1][11]                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|tone_gen_cnt[1][11]~DUPLICATE                                                                                   ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ula_bank_req_dly                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ula_bank_req_dly~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ulanext_format_0[1]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ulanext_format_0[1]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_wr_s                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_wr_s~DUPLICATE                                                                                                                     ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula:ula_mod|attr_scroll_r[1]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula:ula_mod|attr_scroll_r[1]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula:ula_mod|attr_scroll_r[4]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula:ula_mod|attr_scroll_r[4]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula:ula_mod|px[3]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula:ula_mod|px[3]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula:ula_mod|px[8]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula:ula_mod|px[8]~DUPLICATE                                                                                                                         ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula:ula_mod|screen_mode_r[2]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula:ula_mod|screen_mode_r[2]~DUPLICATE                                                                                                              ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula:ula_mod|ula_pixel[2]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula:ula_mod|ula_pixel[2]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula_timing:timing_mod|hc_s[1]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula_timing:timing_mod|hc_s[1]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula_timing:timing_mod|hc_s[2]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula_timing:timing_mod|hc_s[2]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula_timing:timing_mod|hc_s[3]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula_timing:timing_mod|hc_s[3]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula_timing:timing_mod|hc_s[7]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula_timing:timing_mod|hc_s[7]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula_timing:timing_mod|phc_s[3]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula_timing:timing_mod|phc_s[3]~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula_timing:timing_mod|phc_s[5]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula_timing:timing_mod|phc_s[5]~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula_timing:timing_mod|phc_s[6]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula_timing:timing_mod|phc_s[6]~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula_timing:timing_mod|phc_s[7]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula_timing:timing_mod|phc_s[7]~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula_timing:timing_mod|vc_s[6]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula_timing:timing_mod|vc_s[6]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula_timing:timing_mod|vc_s[8]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula_timing:timing_mod|vc_s[8]~DUPLICATE                                                                                                             ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula_timing:timing_mod|whc_s[5]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula_timing:timing_mod|whc_s[5]~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula_timing:timing_mod|whc_s[8]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula_timing:timing_mod|whc_s[8]~DUPLICATE                                                                                                            ;                  ;                       ;
; emu:emu|hps_io:hps_io|byte_cnt[4]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|byte_cnt[4]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; emu:emu|hps_io:hps_io|byte_cnt[6]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|byte_cnt[6]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; emu:emu|hps_io:hps_io|clk_ps2                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|clk_ps2~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; emu:emu|hps_io:hps_io|cmd[5]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|cmd[5]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|cnt[7]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|cnt[7]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; emu:emu|hps_io:hps_io|cnt[11]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|cnt[11]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; emu:emu|hps_io:hps_io|cnt[14]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|cnt[14]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; emu:emu|hps_io:hps_io|cnt[17]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|cnt[17]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; emu:emu|hps_io:hps_io|cnt[18]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|cnt[18]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; emu:emu|hps_io:hps_io|io_dout[0]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|io_dout[0]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|joystick_0[5]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|joystick_0[5]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|joystick_1[1]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|joystick_1[1]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|old_clk                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_device:keyboard|old_clk~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|rptr[2]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_device:keyboard|rptr[2]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|rx_state[0]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_device:keyboard|rx_state[0]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|timeout[0]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_device:keyboard|timeout[0]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|timeout[1]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_device:keyboard|timeout[1]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|tx_state[0]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_device:keyboard|tx_state[0]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|tx_state[3]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_device:keyboard|tx_state[3]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|wptr[0]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_device:keyboard|wptr[0]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|wptr[1]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_device:keyboard|wptr[1]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|wptr[2]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_device:keyboard|wptr[2]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|wptr[3]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_device:keyboard|wptr[3]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|rptr[0]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_device:mouse|rptr[0]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|rptr[1]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_device:mouse|rptr[1]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|rptr[3]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_device:mouse|rptr[3]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|rx_cnt[0]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_device:mouse|rx_cnt[0]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|rx_state[1]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_device:mouse|rx_state[1]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|rx_state[2]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_device:mouse|rx_state[2]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|tx_state[0]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_device:mouse|tx_state[0]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|tx_state[1]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_device:mouse|tx_state[1]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|tx_state[2]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_device:mouse|tx_state[2]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|tx_state[3]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_device:mouse|tx_state[3]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|wptr[2]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|ps2_device:mouse|wptr[2]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; emu:emu|hps_io:hps_io|sd_buff_addr[3]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|sd_buff_addr[3]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[3]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|status[3]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[4]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|status[4]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|status[5]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|status[5]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[0]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[0]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[0]~reg1                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[0]~reg1DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[1]~reg1                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[1]~reg1DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[4]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[4]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[4]~reg1                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[4]~reg1DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[6]~reg1                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[6]~reg1DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[9]~reg1                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[9]~reg1DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[10]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[10]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[14]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[14]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[14]~reg1                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[14]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[15]~reg1                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[15]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[16]~reg1                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[16]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[17]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[17]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[21]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[21]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[24]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[24]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[25]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[25]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[25]~reg1                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[25]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[27]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[27]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[27]~reg1                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[27]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[30]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[30]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[30]~reg1                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[30]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[31]~reg1                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[31]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[7]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[7]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[12]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[12]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[13]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[13]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[16]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[16]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[30]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|htime[30]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|resto[0]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|resto[0]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[0]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[0]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[1]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[1]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[7]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[7]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[15]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[15]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[17]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[17]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[21]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[21]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[22]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[22]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]~reg1                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[0]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[1]~reg1                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[1]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[3]~reg1                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[3]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[4]~reg1                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[4]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[7]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[7]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[9]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[9]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[9]~reg1                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[9]~reg1DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[11]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[11]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[14]~reg1                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[14]~reg1DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[15]~reg1                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[15]~reg1DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[24]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|hps_io:hps_io|video_calc:video_calc|vtime[24]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; emu:emu|ltc2308_tape:ltc2308_tape|data4[7]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ltc2308_tape:ltc2308_tape|data4[7]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|adcin[3]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|adcin[3]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|bitcnt[1]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|bitcnt[1]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|sck                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|sck~DUPLICATE                                                                                                                                             ;                  ;                       ;
; emu:emu|ltc2308_tape:ltc2308_tape|onesec[16]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ltc2308_tape:ltc2308_tape|onesec[16]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|ltc2308_tape:ltc2308_tape|onesec[21]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|ltc2308_tape:ltc2308_tape|onesec[21]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; emu:emu|sd_card:sd_card|ack[5]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|sd_card:sd_card|ack[5]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; emu:emu|sd_card:sd_card|buffer_ptr[0]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|sd_card:sd_card|buffer_ptr[0]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|sd_card:sd_card|buffer_ptr[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|sd_card:sd_card|buffer_ptr[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|sd_card:sd_card|buffer_ptr[2]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|sd_card:sd_card|buffer_ptr[2]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|sd_card:sd_card|buffer_ptr[3]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|sd_card:sd_card|buffer_ptr[3]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; emu:emu|sd_card:sd_card|cmd[0]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|sd_card:sd_card|cmd[0]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; emu:emu|sd_card:sd_card|cmd[5]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|sd_card:sd_card|cmd[5]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; emu:emu|sd_card:sd_card|cmd[6]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|sd_card:sd_card|cmd[6]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; emu:emu|sd_card:sd_card|cmd[7]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|sd_card:sd_card|cmd[7]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; emu:emu|sd_card:sd_card|idle_cnt[4]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|sd_card:sd_card|idle_cnt[4]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|sd_card:sd_card|lba[0]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|sd_card:sd_card|lba[0]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; emu:emu|sd_card:sd_card|lba[2]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|sd_card:sd_card|lba[2]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; emu:emu|sd_card:sd_card|lba[3]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|sd_card:sd_card|lba[3]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; emu:emu|sd_card:sd_card|lba[4]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|sd_card:sd_card|lba[4]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; emu:emu|sd_card:sd_card|lba[6]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|sd_card:sd_card|lba[6]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; emu:emu|sd_card:sd_card|lba[7]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|sd_card:sd_card|lba[7]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; emu:emu|sd_card:sd_card|lba[8]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|sd_card:sd_card|lba[8]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; emu:emu|sd_card:sd_card|lba[14]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|sd_card:sd_card|lba[14]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|sd_card:sd_card|lba[18]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|sd_card:sd_card|lba[18]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|sd_card:sd_card|lba[19]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|sd_card:sd_card|lba[19]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|sd_card:sd_card|lba[20]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|sd_card:sd_card|lba[20]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|sd_card:sd_card|lba[22]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|sd_card:sd_card|lba[22]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|sd_card:sd_card|lba[24]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|sd_card:sd_card|lba[24]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|sd_card:sd_card|lba[27]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|sd_card:sd_card|lba[27]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|sd_card:sd_card|lba[29]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|sd_card:sd_card|lba[29]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|sd_card:sd_card|new_lba[0]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|sd_card:sd_card|new_lba[0]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|sd_card:sd_card|new_lba[2]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|sd_card:sd_card|new_lba[2]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; emu:emu|sd_card:sd_card|new_lba[13]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|sd_card:sd_card|new_lba[13]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; emu:emu|sd_card:sd_card|old_sck                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|sd_card:sd_card|old_sck~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; emu:emu|sd_card:sd_card|sd_rd                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|sd_card:sd_card|sd_rd~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|VGA_B[1]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|VGA_B[1]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|VGA_G[1]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|VGA_G[1]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|HBlank_out                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|HBlank_out~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|RGB_out[6]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|RGB_out[6]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|RGB_out[17]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|RGB_out[17]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|RGB_out[19]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|RGB_out[19]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|VBlank_out                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|VBlank_out~DUPLICATE                                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|ctr[0]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|ctr[0]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[1]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[1]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[11]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[11]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[22]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|B[22]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[0]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[0]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[2]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[2]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[4]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[4]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[6]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[6]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[16]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[16]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[18]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[18]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[19]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[19]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[20]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|b[20]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[2]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[2]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[4]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[4]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[9]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[9]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[13]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[13]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[17]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[17]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[19]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|d[19]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[7]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[7]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[9]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[9]~DUPLICATE                                                                                                                   ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[15]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|e[15]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[6]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[6]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[13]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i1[13]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[0]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[0]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[9]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[9]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[16]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i2[16]~DUPLICATE                                                                                                                 ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[1]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i3[1]~DUPLICATE                                                                                                                  ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[1]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[1]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[2]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[2]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[10]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr0[10]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[9]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[9]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[7]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[7]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[13]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[13]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[14]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[14]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[19]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[19]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[20]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[20]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[22]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|D[22]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|F[9]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|F[9]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|H[9]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|H[9]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|H[12]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|H[12]~DUPLICATE                                                                                                                                ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[0]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[0]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[1]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[1]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[6]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[6]~DUPLICATE                                                                                                                             ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[11]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[11]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[16]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[16]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[17]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[17]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[22]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next1[22]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[11]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[11]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[14]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[14]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[21]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev1[21]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|cyc[0]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|cyc[0]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|cyc[1]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|cyc[1]~DUPLICATE                                                                                                                               ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[2]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|nextpatt[2]~DUPLICATE                                                                                                                          ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|pattern[7]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|pattern[7]~DUPLICATE                                                                                                                           ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[3]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[3]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[4]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[4]~DUPLICATE                                                                                                                            ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[10]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[10]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[11]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[11]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[12]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[12]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[14]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[14]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[17]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[17]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[20]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[20]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[24]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[24]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[31]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|hcnt[31]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz2[2]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz2[2]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[1]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[1]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[2]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[2]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[4]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[4]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[7]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[7]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[11]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[11]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[12]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[12]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[15]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[15]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[21]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[21]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[30]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[30]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_line[0]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; emu:emu|video_mixer:video_mixer|scandoubler:sd|sd_line[0]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; gotd2                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; gotd2~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|END                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|END~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[0]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[0]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[1]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[1]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[2]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[2]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[3]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[3]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[4]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[4]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[5]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[5]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; line_cnt[6]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; line_cnt[6]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SCLK                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|i2c:i2c|SCLK~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[1]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[1]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[2]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[2]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[3]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[3]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[5]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[5]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; mcp23009:mcp23009|i2c:i2c|old_clk                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|i2c:i2c|old_clk~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; mcp23009:mcp23009|idx[0]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|idx[0]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; mcp23009:mcp23009|idx[1]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|idx[1]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; mcp23009:mcp23009|idx[2]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|idx[2]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; mcp23009:mcp23009|rw                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|rw~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; mcp23009:mcp23009|state.10                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|state.10~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; mcp23009:mcp23009|timeout[3]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; mcp23009:mcp23009|timeout[3]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; old_hs                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; old_hs~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|bcnt[4]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|bcnt[4]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|bcnt[9]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|bcnt[9]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|bcnt[10]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|bcnt[10]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|bcnt[11]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|bcnt[11]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|cmd[7]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|cmd[7]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; osd:hdmi_osd|deD~reg1                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|deD~reg1DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|h_cnt[0]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[0]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|h_cnt[5]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[5]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|h_cnt[9]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[9]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|h_cnt[12]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[12]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|h_cnt[13]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[13]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|h_cnt[16]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[16]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|h_cnt[21]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|h_cnt[21]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|has_cmd                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|has_cmd~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:hdmi_osd|hs_out                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|hs_out~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; osd:hdmi_osd|infoh[5]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|infoh[5]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|infoh[7]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|infoh[7]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|infow[4]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|infow[4]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|infow[6]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|infow[6]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|infow[8]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|infow[8]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|infox[2]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|infox[2]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|infox[8]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|infox[8]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|infoy[9]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|infoy[9]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:hdmi_osd|pixcnt[1]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[1]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:hdmi_osd|pixcnt[11]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[11]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|pixcnt[12]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[12]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|pixcnt[13]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[13]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|pixcnt[15]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[15]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; osd:hdmi_osd|pixcnt[19]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:hdmi_osd|pixcnt[19]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_htu:auto_generated|cntr_shf:cntr1|counter_reg_bit[1]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_htu:auto_generated|cntr_shf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                        ;                  ;                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                                        ;                  ;                       ;
; osd:vga_osd|bcnt[8]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|bcnt[8]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; osd:vga_osd|cmd[6]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|cmd[6]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; osd:vga_osd|h_cnt[6]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|h_cnt[6]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; osd:vga_osd|h_cnt[11]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|h_cnt[11]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|h_cnt[12]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|h_cnt[12]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|h_cnt[17]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|h_cnt[17]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|h_cnt[19]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|h_cnt[19]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|has_cmd                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|has_cmd~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; osd:vga_osd|pixcnt[0]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|pixcnt[0]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|pixcnt[7]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|pixcnt[7]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|pixcnt[8]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|pixcnt[8]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|pixcnt[9]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|pixcnt[9]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; osd:vga_osd|pixcnt[11]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|pixcnt[11]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:vga_osd|pixcnt[13]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|pixcnt[13]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:vga_osd|pixcnt[17]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|pixcnt[17]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; osd:vga_osd|pixcnt[19]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; osd:vga_osd|pixcnt[19]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|dprio_init_done ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|dprio_init_done~DUPLICATE ;                  ;                       ;
; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|cntr_phf:cntr1|counter_reg_bit[0]                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|cntr_phf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                            ;                  ;                       ;
; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|cntr_phf:cntr1|counter_reg_bit[1]                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|cntr_phf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                            ;                  ;                       ;
; scanlines:VGA_scanlines|vs1                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; scanlines:VGA_scanlines|vs1~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; state[1]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; state[1]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; sync_fix:sync_h|cnt[1]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[1]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sync_fix:sync_h|cnt[2]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[2]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sync_fix:sync_h|cnt[4]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[4]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sync_fix:sync_h|cnt[7]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[7]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sync_fix:sync_h|cnt[9]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[9]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sync_fix:sync_h|cnt[10]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[10]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_h|cnt[12]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[12]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_h|cnt[17]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[17]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_h|cnt[19]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[19]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_h|cnt[31]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|cnt[31]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_h|pos[13]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_h|pos[13]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_v|cnt[2]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_v|cnt[2]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sync_fix:sync_v|cnt[7]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_v|cnt[7]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sync_fix:sync_v|cnt[9]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_v|cnt[9]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sync_fix:sync_v|cnt[10]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_v|cnt[10]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_v|cnt[11]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_v|cnt[11]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_v|cnt[12]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_v|cnt[12]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_v|cnt[13]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_v|cnt[13]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_v|cnt[14]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_v|cnt[14]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sync_fix:sync_v|cnt[27]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sync_fix:sync_v|cnt[27]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; sysmem_lite:sysmem|timeout[18]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; sysmem_lite:sysmem|timeout[18]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; vcnt[1]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vcnt[1]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; vcnt[2]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;           ;                ; vcnt[2]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+---------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                   ;
+---------------------------------------+----------------+--------------+--------------------------------------------+-----------------+--------------------------------+
; Name                                  ; Ignored Entity ; Ignored From ; Ignored To                                 ; Ignored Value   ; Ignored Source                 ;
+---------------------------------------+----------------+--------------+--------------------------------------------+-----------------+--------------------------------+
; Fast Output Register                  ; sys_top        ;              ; HDMI_TX_CLK                                ; ON              ; QSF Assignment                 ;
; Unforce Merging of PLL Output Counter ; sys_top        ;              ; *pll_hdmi_0002*|altera_pll:altera_pll_i*|* ; ON              ; sys/pll_hdmi/pll_hdmi_0002.qip ;
; Current Strength                      ; sys_top        ;              ; ARDUINO_IO[*]                              ; MAXIMUM CURRENT ; QSF Assignment                 ;
; I/O Standard                          ; sys_top        ;              ; ARDUINO_IO[*]                              ; 3.3-V LVTTL     ; QSF Assignment                 ;
; Weak Pull-Up Resistor                 ; sys_top        ;              ; ARDUINO_IO[*]                              ; ON              ; QSF Assignment                 ;
+---------------------------------------+----------------+--------------+--------------------------------------------+-----------------+--------------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 53399 ) ; 0.00 % ( 0 / 53399 )       ; 0.00 % ( 0 / 53399 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 53399 ) ; 0.00 % ( 0 / 53399 )       ; 0.00 % ( 0 / 53399 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 53353 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 46 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/github/ZXnext_MiSTer/output_files/ZXNext.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 17,718 / 41,910       ; 42 %  ;
; ALMs needed [=A-B+C]                                        ; 17,718                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 22,466 / 41,910       ; 54 %  ;
;         [a] ALMs used for LUT logic and registers           ; 5,945                 ;       ;
;         [b] ALMs used for LUT logic                         ; 10,125                ;       ;
;         [c] ALMs used for registers                         ; 6,396                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 4,838 / 41,910        ; 12 %  ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 90 / 41,910           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 15                    ;       ;
;         [c] Due to LAB input limits                         ; 75                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 2,850 / 4,191         ; 68 %  ;
;     -- Logic LABs                                           ; 2,850                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 26,145                ;       ;
;     -- 7 input functions                                    ; 442                   ;       ;
;     -- 6 input functions                                    ; 7,649                 ;       ;
;     -- 5 input functions                                    ; 3,583                 ;       ;
;     -- 4 input functions                                    ; 3,559                 ;       ;
;     -- <=3 input functions                                  ; 10,912                ;       ;
; Combinational ALUT usage for route-throughs                 ; 6,004                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 26,043                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 24,680 / 83,820       ; 29 %  ;
;         -- Secondary logic registers                        ; 1,363 / 83,820        ; 2 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 25,273                ;       ;
;         -- Routing optimization registers                   ; 770                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 145 / 314             ; 46 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
; I/O registers                                               ; 29                    ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 1 / 1 ( 100 % )       ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 157 / 553             ; 28 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 1,115,759 / 5,662,720 ; 20 %  ;
; Total block memory implementation bits                      ; 1,607,680 / 5,662,720 ; 28 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 29 / 112              ; 26 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 2 / 6                 ; 33 %  ;
; Global signals                                              ; 13                    ;       ;
;     -- Global clocks                                        ; 12 / 16               ; 75 %  ;
;     -- Quadrant clocks                                      ; 1 / 66                ; 2 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 1                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 18.8% / 19.6% / 16.4% ;       ;
; Peak interconnect usage (total/H/V)                         ; 53.3% / 55.9% / 45.0% ;       ;
; Maximum fan-out                                             ; 17876                 ;       ;
; Highest non-global fan-out                                  ; 1110                  ;       ;
; Total fan-out                                               ; 202481                ;       ;
; Average fan-out                                             ; 3.45                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                           ;
+-------------------------------------------------------------+------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 17718 / 41910 ( 42 % ) ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 17718                  ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 22466 / 41910 ( 54 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 5945                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 10125                  ; 0                              ;
;         [c] ALMs used for registers                         ; 6396                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 4838 / 41910 ( 12 % )  ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 90 / 41910 ( < 1 % )   ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 15                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 75                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                            ;
;                                                             ;                        ;                                ;
; Total LABs:  partially or completely used                   ; 2850 / 4191 ( 68 % )   ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 2850                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Combinational ALUT usage for logic                          ; 26145                  ; 0                              ;
;     -- 7 input functions                                    ; 442                    ; 0                              ;
;     -- 6 input functions                                    ; 7649                   ; 0                              ;
;     -- 5 input functions                                    ; 3583                   ; 0                              ;
;     -- 4 input functions                                    ; 3559                   ; 0                              ;
;     -- <=3 input functions                                  ; 10912                  ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 6004                   ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                              ;
;     -- By type:                                             ;                        ;                                ;
;         -- Primary logic registers                          ; 24680 / 83820 ( 29 % ) ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 1363 / 83820 ( 2 % )   ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                        ;                                ;
;         -- Design implementation registers                  ; 25273                  ; 0                              ;
;         -- Routing optimization registers                   ; 770                    ; 0                              ;
;                                                             ;                        ;                                ;
;                                                             ;                        ;                                ;
; Virtual pins                                                ; 0                      ; 0                              ;
; I/O pins                                                    ; 141                    ; 4                              ;
; I/O registers                                               ; 27                     ; 2                              ;
; Total block memory bits                                     ; 1115759                ; 0                              ;
; Total block memory implementation bits                      ; 1607680                ; 0                              ;
; M10K block                                                  ; 157 / 553 ( 28 % )     ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 29 / 112 ( 25 % )      ; 0 / 112 ( 0 % )                ;
; Clock enable block                                          ; 0 / 116 ( 0 % )        ; 13 / 116 ( 11 % )              ;
; Double data rate I/O output circuitry                       ; 27 / 400 ( 6 % )       ; 1 / 400 ( < 1 % )              ;
; Clock select block                                          ; 0 / 16 ( 0 % )         ; 1 / 16 ( 6 % )                 ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )          ; 2 / 6 ( 33 % )                 ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS MPU general-purpose interface                           ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HPS peripheral SPI Master interface                         ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                 ;
; HPS peripheral UART interface                               ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                 ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )         ; 6 / 54 ( 11 % )                ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )          ; 2 / 6 ( 33 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )          ; 2 / 6 ( 33 % )                 ;
;                                                             ;                        ;                                ;
; Connections                                                 ;                        ;                                ;
;     -- Input Connections                                    ; 25944                  ; 256                            ;
;     -- Registered Input Connections                         ; 25296                  ; 0                              ;
;     -- Output Connections                                   ; 288                    ; 25912                          ;
;     -- Registered Output Connections                        ; 67                     ; 0                              ;
;                                                             ;                        ;                                ;
; Internal Connections                                        ;                        ;                                ;
;     -- Total Connections                                    ; 207191                 ; 26316                          ;
;     -- Registered Connections                               ; 105152                 ; 0                              ;
;                                                             ;                        ;                                ;
; External Connections                                        ;                        ;                                ;
;     -- Top                                                  ; 64                     ; 26168                          ;
;     -- hard_block:auto_generated_inst                       ; 26168                  ; 0                              ;
;                                                             ;                        ;                                ;
; Partition Interface                                         ;                        ;                                ;
;     -- Input Ports                                          ; 16                     ; 259                            ;
;     -- Output Ports                                         ; 97                     ; 255                            ;
;     -- Bidir Ports                                          ; 32                     ; 0                              ;
;                                                             ;                        ;                                ;
; Registered Ports                                            ;                        ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Port Connectivity                                           ;                        ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 2                              ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                              ;
+-------------------------------------------------------------+------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; ADC_SDO      ; AD4   ; 3A       ; 6            ; 0            ; 51           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_OSD      ; AG25  ; 4A       ; 86           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_RESET    ; AG23  ; 4A       ; 78           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; BTN_USER     ; AH24  ; 4A       ; 80           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK1_50 ; V11   ; 3B       ; 32           ; 0            ; 0            ; 1226                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK2_50 ; Y13   ; 4A       ; 56           ; 0            ; 0            ; 190                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK3_50 ; E11   ; 8A       ; 32           ; 81           ; 0            ; 2213                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_TX_INT  ; AF11  ; 3B       ; 34           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]       ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]       ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SD_SPI_MISO  ; AH8   ; 4A       ; 52           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]        ; Y24   ; 5B       ; 89           ; 25           ; 3            ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[1]        ; W24   ; 5B       ; 89           ; 25           ; 20           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[2]        ; W21   ; 5B       ; 89           ; 23           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[3]        ; W20   ; 5B       ; 89           ; 23           ; 20           ; 13                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; VGA_EN       ; AH27  ; 4A       ; 86           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CONVST    ; U9    ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCK       ; V10   ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SDI       ; AC4   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_L       ; AC24  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_R       ; AE25  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUDIO_SPDIF   ; AG26  ; 4A       ; 82           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_I2C_SCL  ; U10   ; 3A       ; 6            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_I2S      ; T13   ; 3B       ; 36           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_LRCLK    ; T11   ; 3B       ; 28           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_MCLK     ; U11   ; 3B       ; 28           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_SCLK     ; T12   ; 3B       ; 36           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_CLK   ; AG5   ; 3B       ; 38           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_DE    ; AD19  ; 4A       ; 66           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[0]  ; AD12  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[10] ; AE9   ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[11] ; AB4   ; 3A       ; 4            ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[12] ; AE7   ; 3B       ; 28           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[13] ; AF6   ; 3B       ; 32           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[14] ; AF8   ; 3B       ; 28           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[15] ; AF5   ; 3B       ; 32           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[16] ; AE4   ; 3B       ; 26           ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[17] ; AH2   ; 3B       ; 36           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[18] ; AH4   ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[19] ; AH5   ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[1]  ; AE12  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[20] ; AH6   ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[21] ; AG6   ; 3B       ; 34           ; 0            ; 91           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[22] ; AF9   ; 3B       ; 30           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[23] ; AE8   ; 3B       ; 30           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[2]  ; W8    ; 3A       ; 2            ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[3]  ; Y8    ; 3A       ; 2            ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[4]  ; AD11  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[5]  ; AD10  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[6]  ; AE11  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[7]  ; Y5    ; 3A       ; 2            ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[8]  ; AF10  ; 3B       ; 34           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[9]  ; Y4    ; 3A       ; 2            ; 0            ; 91           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_HS    ; T8    ; 3A       ; 4            ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_VS    ; V13   ; 4A       ; 60           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IO_SCL        ; U14   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]        ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]        ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]        ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]        ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]        ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]        ; AE26  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]        ; Y16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]        ; AA23  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_HDD       ; AA15  ; 4A       ; 64           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_POWER     ; AG28  ; 4A       ; 86           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_USER      ; Y15   ; 4A       ; 64           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDIO_CLK      ; AH26  ; 4A       ; 84           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[0]    ; Y11   ; 3A       ; 8            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[10]   ; AB26  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[11]   ; AD17  ; 4A       ; 62           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[12]   ; D12   ; 8A       ; 40           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[1]    ; AA26  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[2]    ; AA13  ; 4A       ; 56           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[3]    ; AA11  ; 3A       ; 8            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[4]    ; W11   ; 3B       ; 32           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[5]    ; Y19   ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[6]    ; AB23  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[7]    ; AC23  ; 4A       ; 84           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[8]    ; AC22  ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_A[9]    ; C12   ; 8A       ; 40           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_BA[0]   ; Y17   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_BA[1]   ; AB25  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_CKE     ; AG10  ; 4A       ; 54           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_CLK     ; AD20  ; 4A       ; 70           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_DQMH    ; AF13  ; 4A       ; 50           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_DQML    ; AG13  ; 4A       ; 50           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nCAS    ; AA18  ; 4A       ; 68           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nCS     ; Y18   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nRAS    ; W14   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SDRAM_nWE     ; AA19  ; 4A       ; 68           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_CLK    ; AG8   ; 4A       ; 50           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_CS     ; AE15  ; 4A       ; 54           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_SPI_MOSI   ; U13   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; AG21  ; 4A       ; 74           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; AA20  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; AE22  ; 4A       ; 76           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; AF22  ; 4A       ; 74           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]      ; AH23  ; 4A       ; 78           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]      ; AH21  ; 4A       ; 76           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; AE19  ; 4A       ; 66           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; AG15  ; 4A       ; 62           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; AF18  ; 4A       ; 66           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; AG18  ; 4A       ; 68           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]      ; AG19  ; 4A       ; 70           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]      ; AG20  ; 4A       ; 72           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; AE17  ; 4A       ; 62           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; AE20  ; 4A       ; 70           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; AF20  ; 4A       ; 72           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; AH18  ; 4A       ; 68           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]      ; AH19  ; 4A       ; 70           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]      ; AF21  ; 4A       ; 74           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS        ; AG24  ; 4A       ; 80           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                       ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------+
; HDMI_I2C_SDA ; AA4   ; 3A       ; 4            ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hdmi_config:hdmi_config|i2c:i2c_av|SDO[3]                 ;
; IO_SDA       ; AG9   ; 4A       ; 52           ; 0            ; 34           ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; mcp23009:mcp23009|i2c:i2c|SDO[3]                          ;
; SDCD_SPDIF   ; AH7   ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; SDCD_SPDIF~2 (inverted)                                   ;
; SDIO_CMD     ; AF27  ; 4A       ; 88           ; 0            ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; SW[3]~input                                               ;
; SDIO_DAT[0]  ; AF25  ; 4A       ; 86           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; SDIO_DAT[1]  ; AF23  ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; SDIO_DAT[2]  ; AD26  ; 5A       ; 89           ; 6            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; SDIO_DAT[3]  ; AF28  ; 4A       ; 88           ; 0            ; 52           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; SW[3]~input                                               ;
; SDRAM_DQ[0]  ; E8    ; 8A       ; 38           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; SDRAM_DQ[10] ; AE6   ; 3A       ; 8            ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|sram_we_n_o~DUPLICATE ;
; SDRAM_DQ[11] ; AE23  ; 4A       ; 82           ; 0            ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|sram_we_n_o~DUPLICATE ;
; SDRAM_DQ[12] ; AG14  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; SDRAM_DQ[13] ; AD5   ; 3A       ; 8            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; SDRAM_DQ[14] ; AF4   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; SDRAM_DQ[15] ; AH3   ; 3B       ; 36           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; SDRAM_DQ[1]  ; V12   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; SDRAM_DQ[2]  ; D11   ; 8A       ; 32           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; SDRAM_DQ[3]  ; W12   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; SDRAM_DQ[4]  ; AH13  ; 4A       ; 60           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|sram_we_n_o~DUPLICATE ;
; SDRAM_DQ[5]  ; D8    ; 8A       ; 38           ; 81           ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|sram_we_n_o~DUPLICATE ;
; SDRAM_DQ[6]  ; AH14  ; 4A       ; 62           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|sram_we_n_o~DUPLICATE ;
; SDRAM_DQ[7]  ; AF7   ; 3B       ; 34           ; 0            ; 74           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|sram_we_n_o~DUPLICATE ;
; SDRAM_DQ[8]  ; AE24  ; 4A       ; 82           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|sram_we_n_o~DUPLICATE ;
; SDRAM_DQ[9]  ; AD23  ; 4A       ; 76           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|sram_we_n_o~DUPLICATE ;
; USER_IO[0]   ; AG11  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; USER_IO[1]   ; AH9   ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; USER_IO[2]   ; AH12  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~14 (inverted)                                     ;
; USER_IO[3]   ; AH11  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; USER_IO[4]   ; AG16  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~15 (inverted)                                     ;
; USER_IO[5]   ; AF15  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; USER_IO~16 (inverted)                                     ;
; USER_IO[6]   ; AF17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; VGA_HS       ; AH22  ; 4A       ; 78           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; VGA_R~6 (inverted)                                        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 68 / 68 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 7 / 7 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 6 / 6 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; HDMI_I2C_SDA                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; SDRAM_A[3]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; SDRAM_A[2]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; LED_HDD                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; SDRAM_nCAS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 170        ; 4A             ; SDRAM_nWE                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 213        ; 5A             ; VGA_B[1]                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; LED[7]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 224        ; 5A             ; LED[1]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; SDRAM_A[1]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; HDMI_TX_D[11]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB5      ; 46         ; 3A             ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; SDRAM_A[6]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; SDRAM_BA[1]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 253        ; 5B             ; SDRAM_A[10]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; ADC_SDI                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; SDRAM_A[8]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 200        ; 4A             ; SDRAM_A[7]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ; 220        ; 5A             ; AUDIO_L                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; ADC_SDO                         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD5      ; 67         ; 3A             ; SDRAM_DQ[13]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; HDMI_TX_D[5]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 111        ; 3B             ; HDMI_TX_D[4]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 125        ; 3B             ; HDMI_TX_D[0]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; SDRAM_A[11]                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; HDMI_TX_DE                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 173        ; 4A             ; SDRAM_CLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; SDRAM_DQ[9]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; SDIO_DAT[2]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; HDMI_TX_D[16]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; SDRAM_DQ[10]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE7      ; 107        ; 3B             ; HDMI_TX_D[12]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 110        ; 3B             ; HDMI_TX_D[23]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE9      ; 101        ; 3B             ; HDMI_TX_D[10]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; HDMI_TX_D[6]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 127        ; 3B             ; HDMI_TX_D[1]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; SD_SPI_CS                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; VGA_R[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; VGA_G[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ; 175        ; 4A             ; VGA_R[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; VGA_B[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 197        ; 4A             ; SDRAM_DQ[11]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 199        ; 4A             ; SDRAM_DQ[8]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ; 216        ; 5A             ; AUDIO_R                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE26     ; 214        ; 5A             ; LED[5]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; SDRAM_DQ[14]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF5      ; 115        ; 3B             ; HDMI_TX_D[15]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF6      ; 113        ; 3B             ; HDMI_TX_D[13]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ; 118        ; 3B             ; SDRAM_DQ[7]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 105        ; 3B             ; HDMI_TX_D[14]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 108        ; 3B             ; HDMI_TX_D[22]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 117        ; 3B             ; HDMI_TX_D[8]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 119        ; 3B             ; HDMI_TX_INT                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; SDRAM_DQMH                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; USER_IO[5]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; USER_IO[6]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF18     ; 166        ; 4A             ; VGA_G[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; VGA_R[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 181        ; 4A             ; VGA_R[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ; 183        ; 4A             ; VGA_B[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF23     ; 189        ; 4A             ; SDIO_DAT[1]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; SDIO_DAT[0]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF26     ; 212        ; 5A             ; LED[4]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 211        ; 4A             ; SDIO_CMD                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AF28     ; 209        ; 4A             ; SDIO_DAT[3]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; HDMI_TX_CLK                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 116        ; 3B             ; HDMI_TX_D[21]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; SD_SPI_CLK                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG9      ; 139        ; 4A             ; IO_SDA                          ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG10     ; 142        ; 4A             ; SDRAM_CKE                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 147        ; 4A             ; USER_IO[0]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; SDRAM_DQML                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ; 155        ; 4A             ; SDRAM_DQ[12]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG15     ; 158        ; 4A             ; VGA_G[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 149        ; 4A             ; USER_IO[4]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; VGA_G[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ; 174        ; 4A             ; VGA_G[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG20     ; 177        ; 4A             ; VGA_G[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 182        ; 4A             ; VGA_B[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; BTN_RESET                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG24     ; 195        ; 4A             ; VGA_VS                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG25     ; 205        ; 4A             ; BTN_OSD                         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AG26     ; 198        ; 4A             ; AUDIO_SPDIF                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; LED_POWER                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH2      ; 121        ; 3B             ; HDMI_TX_D[17]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH3      ; 123        ; 3B             ; SDRAM_DQ[15]                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 124        ; 3B             ; HDMI_TX_D[18]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH5      ; 129        ; 3B             ; HDMI_TX_D[19]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ; 131        ; 3B             ; HDMI_TX_D[20]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH7      ; 132        ; 4A             ; SDCD_SPDIF                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH8      ; 137        ; 4A             ; SD_SPI_MISO                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH9      ; 140        ; 4A             ; USER_IO[1]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; USER_IO[3]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH12     ; 150        ; 4A             ; USER_IO[2]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH13     ; 153        ; 4A             ; SDRAM_DQ[4]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 156        ; 4A             ; SDRAM_DQ[6]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; VGA_R[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 172        ; 4A             ; VGA_R[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; VGA_B[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH22     ; 188        ; 4A             ; VGA_HS                          ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 190        ; 4A             ; VGA_B[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 193        ; 4A             ; BTN_USER                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; SDIO_CLK                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH27     ; 204        ; 4A             ; VGA_EN                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; B1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; SDRAM_A[9]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; SDRAM_DQ[5]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; SDRAM_DQ[2]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 458        ; 8A             ; SDRAM_A[12]                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; SDRAM_DQ[0]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; FPGA_CLK3_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; HDMI_TX_HS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; HDMI_LRCLK                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T12      ; 120        ; 3B             ; HDMI_SCLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 122        ; 3B             ; HDMI_I2S                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; ADC_CONVST                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U10      ; 62         ; 3A             ; HDMI_I2C_SCL                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 104        ; 3B             ; HDMI_MCLK                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; SD_SPI_MOSI                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; U14      ; 138        ; 4A             ; IO_SCL                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; On           ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; ADC_SCK                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ; 114        ; 3B             ; FPGA_CLK1_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; SDRAM_DQ[1]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V13      ; 152        ; 4A             ; HDMI_TX_VS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; LED[3]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; LED[2]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; HDMI_TX_D[2]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W11      ; 112        ; 3B             ; SDRAM_A[4]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W12      ; 128        ; 3B             ; SDRAM_DQ[3]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; SDRAM_nRAS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W15      ; 223        ; 5A             ; LED[0]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; SW[3]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 252        ; 5B             ; SW[2]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W24      ; 258        ; 5B             ; SW[1]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; HDMI_TX_D[9]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y5       ; 55         ; 3A             ; HDMI_TX_D[7]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y8       ; 52         ; 3A             ; HDMI_TX_D[3]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y9       ; 42         ; 3A             ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; SDRAM_A[0]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; FPGA_CLK2_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; LED_USER                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 221        ; 5A             ; LED[6]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 217        ; 5A             ; SDRAM_BA[0]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y18      ; 219        ; 5A             ; SDRAM_nCS                       ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y19      ; 215        ; 5A             ; SDRAM_A[5]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; SW[0]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; HDMI_I2C_SCL  ; Missing drive strength and slew rate ;
; HDMI_TX_CLK   ; Missing drive strength and slew rate ;
; SDRAM_nCS     ; Missing slew rate                    ;
; SDRAM_CKE     ; Missing slew rate                    ;
; VGA_R[0]      ; Missing slew rate                    ;
; VGA_R[1]      ; Missing slew rate                    ;
; VGA_R[2]      ; Missing slew rate                    ;
; VGA_R[3]      ; Missing slew rate                    ;
; VGA_R[4]      ; Missing slew rate                    ;
; VGA_R[5]      ; Missing slew rate                    ;
; VGA_G[0]      ; Missing slew rate                    ;
; VGA_G[1]      ; Missing slew rate                    ;
; VGA_G[2]      ; Missing slew rate                    ;
; VGA_G[3]      ; Missing slew rate                    ;
; VGA_G[4]      ; Missing slew rate                    ;
; VGA_G[5]      ; Missing slew rate                    ;
; VGA_B[0]      ; Missing slew rate                    ;
; VGA_B[1]      ; Missing slew rate                    ;
; VGA_B[2]      ; Missing slew rate                    ;
; VGA_B[3]      ; Missing slew rate                    ;
; VGA_B[4]      ; Missing slew rate                    ;
; VGA_B[5]      ; Missing slew rate                    ;
; VGA_VS        ; Missing slew rate                    ;
; AUDIO_L       ; Missing slew rate                    ;
; AUDIO_R       ; Missing slew rate                    ;
; AUDIO_SPDIF   ; Missing slew rate                    ;
; SDIO_CLK      ; Missing slew rate                    ;
; LED_USER      ; Missing drive strength and slew rate ;
; LED_HDD       ; Missing drive strength and slew rate ;
; LED_POWER     ; Missing drive strength and slew rate ;
; SD_SPI_CS     ; Missing slew rate                    ;
; SD_SPI_CLK    ; Missing slew rate                    ;
; SD_SPI_MOSI   ; Missing slew rate                    ;
; SDRAM_nWE     ; Missing slew rate                    ;
; SDRAM_nCAS    ; Missing slew rate                    ;
; ADC_SCK       ; Missing drive strength and slew rate ;
; ADC_SDI       ; Missing drive strength and slew rate ;
; ADC_CONVST    ; Missing drive strength and slew rate ;
; IO_SCL        ; Missing slew rate                    ;
; HDMI_SCLK     ; Missing drive strength and slew rate ;
; HDMI_LRCLK    ; Missing drive strength and slew rate ;
; HDMI_I2S      ; Missing drive strength and slew rate ;
; HDMI_TX_DE    ; Missing drive strength and slew rate ;
; HDMI_TX_D[0]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[1]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[2]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[3]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[4]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[5]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[6]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[7]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[8]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[9]  ; Missing drive strength and slew rate ;
; HDMI_TX_D[10] ; Missing drive strength and slew rate ;
; HDMI_TX_D[11] ; Missing drive strength and slew rate ;
; HDMI_TX_D[12] ; Missing drive strength and slew rate ;
; HDMI_TX_D[13] ; Missing drive strength and slew rate ;
; HDMI_TX_D[14] ; Missing drive strength and slew rate ;
; HDMI_TX_D[15] ; Missing drive strength and slew rate ;
; HDMI_TX_D[16] ; Missing drive strength and slew rate ;
; HDMI_TX_D[17] ; Missing drive strength and slew rate ;
; HDMI_TX_D[18] ; Missing drive strength and slew rate ;
; HDMI_TX_D[19] ; Missing drive strength and slew rate ;
; HDMI_TX_D[20] ; Missing drive strength and slew rate ;
; HDMI_TX_D[21] ; Missing drive strength and slew rate ;
; HDMI_TX_D[22] ; Missing drive strength and slew rate ;
; HDMI_TX_D[23] ; Missing drive strength and slew rate ;
; HDMI_TX_HS    ; Missing drive strength and slew rate ;
; HDMI_TX_VS    ; Missing drive strength and slew rate ;
; SDRAM_A[0]    ; Missing slew rate                    ;
; SDRAM_A[1]    ; Missing slew rate                    ;
; SDRAM_A[2]    ; Missing slew rate                    ;
; SDRAM_A[3]    ; Missing slew rate                    ;
; SDRAM_A[4]    ; Missing slew rate                    ;
; SDRAM_A[7]    ; Missing slew rate                    ;
; SDRAM_A[8]    ; Missing slew rate                    ;
; SDRAM_A[9]    ; Missing slew rate                    ;
; SDRAM_A[10]   ; Missing slew rate                    ;
; SDRAM_A[11]   ; Missing slew rate                    ;
; SDRAM_A[12]   ; Missing slew rate                    ;
; SDRAM_BA[0]   ; Missing slew rate                    ;
; SDRAM_BA[1]   ; Missing slew rate                    ;
; LED[0]        ; Missing drive strength and slew rate ;
; LED[1]        ; Missing drive strength and slew rate ;
; LED[2]        ; Missing drive strength and slew rate ;
; LED[3]        ; Missing drive strength and slew rate ;
; LED[4]        ; Missing drive strength and slew rate ;
; LED[5]        ; Missing drive strength and slew rate ;
; LED[6]        ; Missing drive strength and slew rate ;
; LED[7]        ; Missing drive strength and slew rate ;
; SDRAM_A[5]    ; Missing slew rate                    ;
; SDRAM_A[6]    ; Missing slew rate                    ;
; SDRAM_DQML    ; Missing slew rate                    ;
; SDRAM_DQMH    ; Missing slew rate                    ;
; SDRAM_nRAS    ; Missing slew rate                    ;
; SDRAM_CLK     ; Missing slew rate                    ;
; HDMI_MCLK     ; Missing drive strength and slew rate ;
; HDMI_I2C_SDA  ; Missing drive strength and slew rate ;
; SDRAM_DQ[0]   ; Missing slew rate                    ;
; SDRAM_DQ[1]   ; Missing slew rate                    ;
; SDRAM_DQ[2]   ; Missing slew rate                    ;
; SDRAM_DQ[3]   ; Missing slew rate                    ;
; SDRAM_DQ[12]  ; Missing slew rate                    ;
; SDRAM_DQ[13]  ; Missing slew rate                    ;
; SDRAM_DQ[14]  ; Missing slew rate                    ;
; SDRAM_DQ[15]  ; Missing slew rate                    ;
; VGA_HS        ; Missing slew rate                    ;
; SDIO_DAT[0]   ; Missing slew rate                    ;
; SDIO_DAT[3]   ; Missing slew rate                    ;
; SDIO_CMD      ; Missing slew rate                    ;
; SDCD_SPDIF    ; Missing slew rate                    ;
; USER_IO[2]    ; Missing slew rate                    ;
; USER_IO[4]    ; Missing slew rate                    ;
; USER_IO[5]    ; Missing slew rate                    ;
; SDRAM_DQ[4]   ; Missing slew rate                    ;
; SDRAM_DQ[5]   ; Missing slew rate                    ;
; SDRAM_DQ[6]   ; Missing slew rate                    ;
; SDRAM_DQ[7]   ; Missing slew rate                    ;
; SDRAM_DQ[8]   ; Missing slew rate                    ;
; SDRAM_DQ[9]   ; Missing slew rate                    ;
; SDRAM_DQ[10]  ; Missing slew rate                    ;
; SDRAM_DQ[11]  ; Missing slew rate                    ;
; IO_SDA        ; Missing slew rate                    ;
; SDIO_DAT[1]   ; Missing slew rate                    ;
; SDIO_DAT[2]   ; Missing slew rate                    ;
; USER_IO[0]    ; Missing slew rate                    ;
; USER_IO[1]    ; Missing slew rate                    ;
; USER_IO[3]    ; Missing slew rate                    ;
; USER_IO[6]    ; Missing slew rate                    ;
+---------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                             ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll ;                            ;
;     -- PLL Type                                                                                                                             ; Fractional PLL             ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X0_Y1_N0     ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 445.499998 MHz             ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 89.786756 MHz              ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; 3908420153 / 4294967296    ;
;     -- M Counter                                                                                                                            ; 8                          ;
;     -- N Counter                                                                                                                            ; 1                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X0_Y7_N0   ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; clk_0                      ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; FPGA_CLK1_50~input         ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[0].output_counter ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 148.499999 MHz             ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y5_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; On                         ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 3                          ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                    ;                            ;
;     -- PLL Type                                                                                                                             ; Integer PLL                ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X89_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 800000 to 400000 Hz        ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 560.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 26.785715 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 71.428571 MHz              ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; N/A                        ;
;     -- M Counter                                                                                                                            ; 56                         ;
;     -- N Counter                                                                                                                            ; 5                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X89_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; FPGA_CLK2_50~input         ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                                     ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 28.0 MHz                   ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X89_Y5_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; Off                        ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 20                         ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;         -- emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER                                     ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 56.0 MHz                   ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X89_Y2_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; Off                        ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 10                         ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;         -- emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER                                     ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 7.0 MHz                    ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X89_Y0_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; Off                        ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 80                         ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;         -- emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER                                     ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 14.0 MHz                   ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X89_Y1_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; Off                        ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 40                         ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;         -- emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER                                     ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 28.0 MHz                   ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X89_Y6_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; Off                        ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 180.000000 degrees         ;
;             -- C Counter                                                                                                                    ; 20                         ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 11                         ;
;                                                                                                                                             ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; Compilation Hierarchy Node                                                                     ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                       ; Entity Name                ; Library Name ;
+------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; |sys_top                                                                                       ; 17718.1 (418.1)      ; 22465.1 (542.1)                  ; 4836.5 (128.6)                                    ; 89.5 (4.6)                       ; 0.0 (0.0)            ; 26145 (661)         ; 26043 (802)               ; 29 (29)       ; 1115759           ; 157   ; 29         ; 145  ; 0            ; |sys_top                                                                                                                                                                                                                  ; sys_top                    ; work         ;
;    |alsa:alsa|                                                                                 ; 282.5 (282.5)        ; 379.2 (379.2)                    ; 97.6 (97.6)                                       ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 419 (419)           ; 551 (551)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|alsa:alsa                                                                                                                                                                                                        ; alsa                       ; work         ;
;    |altddio_out:hdmiclk_ddr|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|altddio_out:hdmiclk_ddr                                                                                                                                                                                          ; altddio_out                ; work         ;
;       |ddio_out_b2j:auto_generated|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|altddio_out:hdmiclk_ddr|ddio_out_b2j:auto_generated                                                                                                                                                              ; ddio_out_b2j               ; work         ;
;    |ascal:ascal|                                                                               ; 1538.6 (1534.3)      ; 1929.5 (1925.5)                  ; 403.3 (403.6)                                     ; 12.4 (12.4)                      ; 0.0 (0.0)            ; 2229 (2221)         ; 2561 (2554)               ; 0 (0)         ; 261336            ; 38    ; 26         ; 0    ; 0            ; |sys_top|ascal:ascal                                                                                                                                                                                                      ; ascal                      ; work         ;
;       |altshift_taps:o_dcptv_rtl_0|                                                            ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 7 (0)                     ; 0 (0)         ; 88                ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0                                                                                                                                                                          ; altshift_taps              ; work         ;
;          |shift_taps_vuu:auto_generated|                                                       ; 4.0 (2.5)            ; 4.0 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 7 (3)                     ; 0 (0)         ; 88                ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_vuu:auto_generated                                                                                                                                            ; shift_taps_vuu             ; work         ;
;             |altsyncram_lr91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 88                ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_vuu:auto_generated|altsyncram_lr91:altsyncram4                                                                                                                ; altsyncram_lr91            ; work         ;
;             |cntr_uhf:cntr1|                                                                   ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_vuu:auto_generated|cntr_uhf:cntr1                                                                                                                             ; cntr_uhf                   ; work         ;
;       |altsyncram:i_dpram_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_dpram_rtl_0                                                                                                                                                                             ; altsyncram                 ; work         ;
;          |altsyncram_g9j1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated                                                                                                                                              ; altsyncram_g9j1            ; work         ;
;       |altsyncram:i_mem[0].r[7]__1|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_mem[0].r[7]__1                                                                                                                                                                          ; altsyncram                 ; work         ;
;          |altsyncram_89q1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated                                                                                                                                           ; altsyncram_89q1            ; work         ;
;       |altsyncram:o_dpram_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_dpram_rtl_0                                                                                                                                                                             ; altsyncram                 ; work         ;
;          |altsyncram_32k1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 4     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated                                                                                                                                              ; altsyncram_32k1            ; work         ;
;       |altsyncram:o_h_poly_rtl_0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_h_poly_rtl_0                                                                                                                                                                            ; altsyncram                 ; work         ;
;          |altsyncram_4sm1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_4sm1:auto_generated                                                                                                                                             ; altsyncram_4sm1            ; work         ;
;       |altsyncram:o_line0[0].r[7]__2|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line0[0].r[7]__2                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line1[0].r[7]__3|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line1[0].r[7]__3                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line2[0].r[7]__4|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line2[0].r[7]__4                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line3[0].r[7]__5|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line3[0].r[7]__5                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 49152             ; 5     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_v_poly_rtl_0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_v_poly_rtl_0                                                                                                                                                                            ; altsyncram                 ; work         ;
;          |altsyncram_pin1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 576               ; 1     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated                                                                                                                                             ; altsyncram_pin1            ; work         ;
;       |altsyncram:pal_mem_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 2     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal_mem_rtl_0                                                                                                                                                                             ; altsyncram                 ; work         ;
;          |altsyncram_2aj1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 2     ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:pal_mem_rtl_0|altsyncram_2aj1:auto_generated                                                                                                                                              ; altsyncram_2aj1            ; work         ;
;    |aud_mix_top:audmix_l|                                                                      ; 103.8 (103.8)        ; 118.4 (118.4)                    ; 16.3 (16.3)                                       ; 1.7 (1.7)                        ; 0.0 (0.0)            ; 136 (136)           ; 143 (143)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|aud_mix_top:audmix_l                                                                                                                                                                                             ; aud_mix_top                ; work         ;
;    |aud_mix_top:audmix_r|                                                                      ; 103.9 (103.9)        ; 115.2 (115.2)                    ; 15.6 (15.6)                                       ; 4.3 (4.3)                        ; 0.0 (0.0)            ; 136 (136)           ; 144 (144)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|aud_mix_top:audmix_r                                                                                                                                                                                             ; aud_mix_top                ; work         ;
;    |audio_out:audio_out|                                                                       ; 430.4 (51.5)         ; 751.0 (51.5)                     ; 328.1 (0.0)                                       ; 7.5 (0.0)                        ; 0.0 (0.0)            ; 802 (96)            ; 1314 (64)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out                                                                                                                                                                                              ; audio_out                  ; work         ;
;       |i2s:i2s|                                                                                ; 20.4 (20.4)          ; 32.0 (32.0)                      ; 11.6 (11.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|i2s:i2s                                                                                                                                                                                      ; i2s                        ; work         ;
;       |lpf_aud:lpf_l|                                                                          ; 153.5 (153.5)        ; 303.8 (303.8)                    ; 153.3 (153.3)                                     ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 301 (301)           ; 558 (558)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|lpf_aud:lpf_l                                                                                                                                                                                ; lpf_aud                    ; work         ;
;       |lpf_aud:lpf_r|                                                                          ; 154.4 (154.4)        ; 307.7 (307.7)                    ; 157.2 (157.2)                                     ; 3.9 (3.9)                        ; 0.0 (0.0)            ; 301 (301)           ; 552 (552)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|lpf_aud:lpf_r                                                                                                                                                                                ; lpf_aud                    ; work         ;
;       |sigma_delta_dac:sd_l|                                                                   ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|sigma_delta_dac:sd_l                                                                                                                                                                         ; sigma_delta_dac            ; work         ;
;       |sigma_delta_dac:sd_r|                                                                   ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|sigma_delta_dac:sd_r                                                                                                                                                                         ; sigma_delta_dac            ; work         ;
;       |spdif:toslink|                                                                          ; 30.1 (30.1)          ; 36.5 (36.5)                      ; 7.0 (7.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 36 (36)             ; 58 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|spdif:toslink                                                                                                                                                                                ; spdif                      ; work         ;
;    |csync:csync_hdmi|                                                                          ; 23.1 (23.1)          ; 31.1 (31.1)                      ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|csync:csync_hdmi                                                                                                                                                                                                 ; csync                      ; work         ;
;    |csync:csync_vga|                                                                           ; 24.3 (24.3)          ; 30.5 (30.5)                      ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|csync:csync_vga                                                                                                                                                                                                  ; csync                      ; work         ;
;    |ddr_svc:ddr_svc|                                                                           ; 31.1 (31.1)          ; 70.5 (70.5)                      ; 43.0 (43.0)                                       ; 3.6 (3.6)                        ; 0.0 (0.0)            ; 26 (26)             ; 157 (157)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|ddr_svc:ddr_svc                                                                                                                                                                                                  ; ddr_svc                    ; work         ;
;    |emu:emu|                                                                                   ; 11221.1 (13.8)       ; 14734.2 (14.8)                   ; 3550.6 (1.0)                                      ; 37.5 (0.0)                       ; 0.0 (0.0)            ; 15861 (30)          ; 17395 (5)                 ; 0 (0)         ; 788560            ; 107   ; 1          ; 0    ; 0            ; |sys_top|emu:emu                                                                                                                                                                                                          ; emu                        ; work         ;
;       |DS1307:RTCWrapper|                                                                      ; 370.9 (80.9)         ; 505.7 (84.3)                     ; 134.8 (3.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 560 (146)           ; 654 (104)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|DS1307:RTCWrapper                                                                                                                                                                                        ; DS1307                     ; work         ;
;          |i2cSlave:u_i2cSlave|                                                                 ; 290.0 (12.8)         ; 421.4 (13.5)                     ; 131.4 (0.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 414 (26)            ; 550 (25)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave                                                                                                                                                                    ; i2cSlave                   ; work         ;
;             |registerInterface:u_registerInterface|                                            ; 230.7 (230.7)        ; 360.2 (360.2)                    ; 129.5 (129.5)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 307 (307)           ; 456 (456)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface                                                                                                                              ; registerInterface          ; work         ;
;             |serialInterface:u_serialInterface|                                                ; 46.5 (46.5)          ; 47.8 (47.8)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (81)             ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface                                                                                                                                  ; serialInterface            ; work         ;
;       |Mister_sRam:sRam|                                                                       ; 2.1 (2.1)            ; 2.5 (2.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|Mister_sRam:sRam                                                                                                                                                                                         ; Mister_sRam                ; work         ;
;       |ZXNEXT_Mister:ZXNEXT_Mister|                                                            ; 9210.3 (114.3)       ; 12103.9 (153.4)                  ; 2917.9 (39.3)                                     ; 24.2 (0.3)                       ; 0.0 (0.0)            ; 12865 (139)         ; 13608 (240)               ; 0 (0)         ; 666704            ; 90    ; 1          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister                                                                                                                                                                              ; ZXNEXT_Mister              ; work         ;
;          |BUFGMUX1:BUFGMUX1_i0|                                                                ; 3.2 (3.2)            ; 4.0 (4.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|BUFGMUX1:BUFGMUX1_i0                                                                                                                                                         ; BUFGMUX1                   ; work         ;
;          |BUFGMUX1:BUFGMUX1_i1|                                                                ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|BUFGMUX1:BUFGMUX1_i1                                                                                                                                                         ; BUFGMUX1                   ; work         ;
;          |BUFGMUX1:BUFGMUX1_i2|                                                                ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|BUFGMUX1:BUFGMUX1_i2                                                                                                                                                         ; BUFGMUX1                   ; work         ;
;          |debounce:db_0_bounce|                                                                ; 4.3 (4.3)            ; 4.5 (4.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_0_bounce                                                                                                                                                         ; debounce                   ; work         ;
;          |debounce:db_0_noise|                                                                 ; 4.8 (4.8)            ; 5.7 (5.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_0_noise                                                                                                                                                          ; debounce                   ; work         ;
;          |debounce:db_1_bounce|                                                                ; 4.2 (4.2)            ; 4.4 (4.4)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_1_bounce                                                                                                                                                         ; debounce                   ; work         ;
;          |debounce:db_1_noise|                                                                 ; 5.0 (5.0)            ; 5.4 (5.4)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_1_noise                                                                                                                                                          ; debounce                   ; work         ;
;          |debounce:db_2_bounce|                                                                ; 4.5 (4.5)            ; 5.0 (5.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_2_bounce                                                                                                                                                         ; debounce                   ; work         ;
;          |debounce:db_2_noise|                                                                 ; 4.5 (4.5)            ; 5.7 (5.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_2_noise                                                                                                                                                          ; debounce                   ; work         ;
;          |debounce:db_expbus_rst|                                                              ; 4.0 (4.0)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_expbus_rst                                                                                                                                                       ; debounce                   ; work         ;
;          |debounce:db_expbus_rst_noise|                                                        ; 4.2 (4.2)            ; 5.0 (5.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_expbus_rst_noise                                                                                                                                                 ; debounce                   ; work         ;
;          |emu_fnkeys:emu_fnkeys_mod|                                                           ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|emu_fnkeys:emu_fnkeys_mod                                                                                                                                                    ; emu_fnkeys                 ; work         ;
;          |ps2_keyb:ps2_kbd_mod|                                                                ; 82.2 (55.2)          ; 88.7 (57.8)                      ; 6.5 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 143 (102)           ; 102 (68)                  ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod                                                                                                                                                         ; ps2_keyb                   ; work         ;
;             |keymaps:keymaps|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|keymaps:keymaps                                                                                                                                         ; keymaps                    ; work         ;
;                |altsyncram:ram_q_rtl_0|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|keymaps:keymaps|altsyncram:ram_q_rtl_0                                                                                                                  ; altsyncram                 ; work         ;
;                   |altsyncram_mkr1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|keymaps:keymaps|altsyncram:ram_q_rtl_0|altsyncram_mkr1:auto_generated                                                                                   ; altsyncram_mkr1            ; work         ;
;             |ps2_iobase:ps2_alt0|                                                              ; 27.0 (27.0)          ; 30.8 (30.8)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|ps2_iobase:ps2_alt0                                                                                                                                     ; ps2_iobase                 ; work         ;
;          |ps2_mouse:ps2_mouse_mod|                                                             ; 66.8 (66.8)          ; 73.3 (73.3)                      ; 6.5 (6.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 116 (116)           ; 92 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_mouse:ps2_mouse_mod                                                                                                                                                      ; ps2_mouse                  ; work         ;
;          |scan_convert:sc_mod|                                                                 ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|scan_convert:sc_mod                                                                                                                                                          ; scan_convert               ; work         ;
;          |synchronize:ear_sync|                                                                ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|synchronize:ear_sync                                                                                                                                                         ; synchronize                ; work         ;
;          |zxnext:zxnext|                                                                       ; 8882.7 (1309.1)      ; 11719.3 (1593.4)                 ; 2860.6 (287.7)                                    ; 24.0 (3.4)                       ; 0.0 (0.0)            ; 12347 (1993)        ; 13076 (1400)              ; 0 (0)         ; 662608            ; 89    ; 1          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext                                                                                                                                                                ; zxnext                     ; work         ;
;             |T80Na:cpu_mod|                                                                    ; 1559.1 (12.0)        ; 1630.9 (15.6)                    ; 80.6 (3.6)                                        ; 8.7 (0.0)                        ; 0.0 (0.0)            ; 2275 (15)           ; 456 (18)                  ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod                                                                                                                                                  ; T80Na                      ; work         ;
;                |T80N:z80n|                                                                     ; 1547.0 (989.4)       ; 1615.3 (1034.9)                  ; 77.0 (53.6)                                       ; 8.7 (8.1)                        ; 0.0 (0.0)            ; 2260 (1389)         ; 438 (438)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n                                                                                                                                        ; T80N                       ; work         ;
;                   |T80N_ALU:alu|                                                               ; 87.2 (87.2)          ; 89.5 (89.5)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 141 (141)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_ALU:alu                                                                                                                           ; T80N_ALU                   ; work         ;
;                   |T80N_MCode:mcode|                                                           ; 470.4 (470.4)        ; 490.9 (490.9)                    ; 21.1 (21.1)                                       ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 730 (730)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode                                                                                                                       ; T80N_MCode                 ; work         ;
;             |altshift_taps:rgb_vblank_n_3_rtl_0|                                               ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 44                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|altshift_taps:rgb_vblank_n_3_rtl_0                                                                                                                             ; altshift_taps              ; work         ;
;                |shift_taps_puu:auto_generated|                                                 ; 3.0 (2.0)            ; 3.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 4 (2)                     ; 0 (0)         ; 44                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|altshift_taps:rgb_vblank_n_3_rtl_0|shift_taps_puu:auto_generated                                                                                               ; shift_taps_puu             ; work         ;
;                   |altsyncram_br91:altsyncram4|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 44                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|altshift_taps:rgb_vblank_n_3_rtl_0|shift_taps_puu:auto_generated|altsyncram_br91:altsyncram4                                                                   ; altsyncram_br91            ; work         ;
;                   |cntr_phf:cntr1|                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|altshift_taps:rgb_vblank_n_3_rtl_0|shift_taps_puu:auto_generated|cntr_phf:cntr1                                                                                ; cntr_phf                   ; work         ;
;             |altshift_taps:ula_en_1a_rtl_0|                                                    ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 4 (0)                     ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|altshift_taps:ula_en_1a_rtl_0                                                                                                                                  ; altshift_taps              ; work         ;
;                |shift_taps_quu:auto_generated|                                                 ; 3.5 (1.0)            ; 3.5 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 4 (2)                     ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|altshift_taps:ula_en_1a_rtl_0|shift_taps_quu:auto_generated                                                                                                    ; shift_taps_quu             ; work         ;
;                   |altsyncram_cr91:altsyncram4|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|altshift_taps:ula_en_1a_rtl_0|shift_taps_quu:auto_generated|altsyncram_cr91:altsyncram4                                                                        ; altsyncram_cr91            ; work         ;
;                   |cntr_ohf:cntr1|                                                             ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|altshift_taps:ula_en_1a_rtl_0|shift_taps_quu:auto_generated|cntr_ohf:cntr1                                                                                     ; cntr_ohf                   ; work         ;
;             |audio_mixer:audio_mixer_mod|                                                      ; 29.3 (29.3)          ; 30.3 (30.3)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (60)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|audio_mixer:audio_mixer_mod                                                                                                                                    ; audio_mixer                ; work         ;
;             |bootrom:bootrom_mod|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|bootrom:bootrom_mod                                                                                                                                            ; bootrom                    ; work         ;
;                |altsyncram:Mux7_rtl_0|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|bootrom:bootrom_mod|altsyncram:Mux7_rtl_0                                                                                                                      ; altsyncram                 ; work         ;
;                   |altsyncram_cs51:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|bootrom:bootrom_mod|altsyncram:Mux7_rtl_0|altsyncram_cs51:auto_generated                                                                                       ; altsyncram_cs51            ; work         ;
;             |copper:copper_mod|                                                                ; 32.7 (32.7)          ; 36.3 (36.3)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (51)             ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|copper:copper_mod                                                                                                                                              ; copper                     ; work         ;
;             |ctc:ctc_mod|                                                                      ; 216.2 (19.3)         ; 260.5 (21.7)                     ; 44.3 (2.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 393 (29)            ; 312 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod                                                                                                                                                    ; ctc                        ; work         ;
;                |ctc_chan:ctc0|                                                                 ; 25.7 (25.7)          ; 32.0 (32.0)                      ; 6.3 (6.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (49)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc0                                                                                                                                      ; ctc_chan                   ; work         ;
;                |ctc_chan:ctc1|                                                                 ; 23.9 (23.9)          ; 29.7 (29.7)                      ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc1                                                                                                                                      ; ctc_chan                   ; work         ;
;                |ctc_chan:ctc2|                                                                 ; 26.3 (26.3)          ; 30.1 (30.1)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (48)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc2                                                                                                                                      ; ctc_chan                   ; work         ;
;                |ctc_chan:ctc3|                                                                 ; 24.3 (24.3)          ; 29.6 (29.6)                      ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc3                                                                                                                                      ; ctc_chan                   ; work         ;
;                |ctc_chan:ctc4|                                                                 ; 24.7 (24.7)          ; 31.0 (31.0)                      ; 6.3 (6.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc4                                                                                                                                      ; ctc_chan                   ; work         ;
;                |ctc_chan:ctc5|                                                                 ; 23.7 (23.7)          ; 28.0 (28.0)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc5                                                                                                                                      ; ctc_chan                   ; work         ;
;                |ctc_chan:ctc6|                                                                 ; 24.0 (24.0)          ; 30.0 (30.0)                      ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc6                                                                                                                                      ; ctc_chan                   ; work         ;
;                |ctc_chan:ctc7|                                                                 ; 24.3 (24.3)          ; 28.5 (28.5)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc7                                                                                                                                      ; ctc_chan                   ; work         ;
;             |divmmc:divmmc_mod|                                                                ; 12.8 (12.8)          ; 15.8 (15.8)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|divmmc:divmmc_mod                                                                                                                                              ; divmmc                     ; work         ;
;             |dpram2:bank5_ram|                                                                 ; 8.0 (0.0)            ; 8.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 2 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:bank5_ram                                                                                                                                               ; dpram2                     ; work         ;
;                |altsyncram:ram_q_rtl_0|                                                        ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 1 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:bank5_ram|altsyncram:ram_q_rtl_0                                                                                                                        ; altsyncram                 ; work         ;
;                   |altsyncram_6dn1:auto_generated|                                             ; 2.3 (0.3)            ; 2.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 1 (1)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:bank5_ram|altsyncram:ram_q_rtl_0|altsyncram_6dn1:auto_generated                                                                                         ; altsyncram_6dn1            ; work         ;
;                      |mux_lfb:mux3|                                                            ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:bank5_ram|altsyncram:ram_q_rtl_0|altsyncram_6dn1:auto_generated|mux_lfb:mux3                                                                            ; mux_lfb                    ; work         ;
;                |altsyncram:ram_q_rtl_1|                                                        ; 5.5 (0.0)            ; 6.2 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 1 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:bank5_ram|altsyncram:ram_q_rtl_1                                                                                                                        ; altsyncram                 ; work         ;
;                   |altsyncram_cgj1:auto_generated|                                             ; 5.5 (0.3)            ; 6.2 (0.3)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 1 (1)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:bank5_ram|altsyncram:ram_q_rtl_1|altsyncram_cgj1:auto_generated                                                                                         ; altsyncram_cgj1            ; work         ;
;                      |decode_5la:decode2|                                                      ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:bank5_ram|altsyncram:ram_q_rtl_1|altsyncram_cgj1:auto_generated|decode_5la:decode2                                                                      ; decode_5la                 ; work         ;
;                      |mux_lfb:mux3|                                                            ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:bank5_ram|altsyncram:ram_q_rtl_1|altsyncram_cgj1:auto_generated|mux_lfb:mux3                                                                            ; mux_lfb                    ; work         ;
;             |dpram2:bank7_ram|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:bank7_ram                                                                                                                                               ; dpram2                     ; work         ;
;                |altsyncram:ram_q_rtl_0|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:bank7_ram|altsyncram:ram_q_rtl_0                                                                                                                        ; altsyncram                 ; work         ;
;                   |altsyncram_0an1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:bank7_ram|altsyncram:ram_q_rtl_0|altsyncram_0an1:auto_generated                                                                                         ; altsyncram_0an1            ; work         ;
;                |altsyncram:ram_q_rtl_1|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:bank7_ram|altsyncram:ram_q_rtl_1                                                                                                                        ; altsyncram                 ; work         ;
;                   |altsyncram_6dj1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:bank7_ram|altsyncram:ram_q_rtl_1|altsyncram_6dj1:auto_generated                                                                                         ; altsyncram_6dj1            ; work         ;
;             |dpram2:copper_inst_lsb_ram|                                                       ; 14.6 (14.6)          ; 18.8 (18.8)                      ; 4.4 (4.4)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 5 (5)               ; 37 (37)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:copper_inst_lsb_ram                                                                                                                                     ; dpram2                     ; work         ;
;                |altsyncram:ram_q_rtl_0|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:copper_inst_lsb_ram|altsyncram:ram_q_rtl_0                                                                                                              ; altsyncram                 ; work         ;
;                   |altsyncram_09n1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:copper_inst_lsb_ram|altsyncram:ram_q_rtl_0|altsyncram_09n1:auto_generated                                                                               ; altsyncram_09n1            ; work         ;
;             |dpram2:copper_inst_msb_ram|                                                       ; 14.4 (14.4)          ; 16.9 (16.9)                      ; 2.7 (2.7)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 5 (5)               ; 37 (37)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:copper_inst_msb_ram                                                                                                                                     ; dpram2                     ; work         ;
;                |altsyncram:ram_q_rtl_0|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:copper_inst_msb_ram|altsyncram:ram_q_rtl_0                                                                                                              ; altsyncram                 ; work         ;
;                   |altsyncram_09n1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:copper_inst_msb_ram|altsyncram:ram_q_rtl_0|altsyncram_09n1:auto_generated                                                                               ; altsyncram_09n1            ; work         ;
;             |dpram2:palette_l2s|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 21504             ; 3     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_l2s                                                                                                                                             ; dpram2                     ; work         ;
;                |altsyncram:ram_q_rtl_0|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11264             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_0                                                                                                                      ; altsyncram                 ; work         ;
;                   |altsyncram_ubn1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11264             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_0|altsyncram_ubn1:auto_generated                                                                                       ; altsyncram_ubn1            ; work         ;
;                |altsyncram:ram_q_rtl_1|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 10240             ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_1                                                                                                                      ; altsyncram                 ; work         ;
;                   |altsyncram_4fj1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 10240             ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_1|altsyncram_4fj1:auto_generated                                                                                       ; altsyncram_4fj1            ; work         ;
;             |dpram2:palette_utm|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 3     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_utm                                                                                                                                             ; dpram2                     ; work         ;
;                |altsyncram:ram_q_rtl_0|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11264             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_utm|altsyncram:ram_q_rtl_0                                                                                                                      ; altsyncram                 ; work         ;
;                   |altsyncram_ubn1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11264             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_utm|altsyncram:ram_q_rtl_0|altsyncram_ubn1:auto_generated                                                                                       ; altsyncram_ubn1            ; work         ;
;                |altsyncram:ram_q_rtl_1|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 9216              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_utm|altsyncram:ram_q_rtl_1                                                                                                                      ; altsyncram                 ; work         ;
;                   |altsyncram_4fj1:auto_generated|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 9216              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_utm|altsyncram:ram_q_rtl_1|altsyncram_4fj1:auto_generated                                                                                       ; altsyncram_4fj1            ; work         ;
;             |fifop:fifop_uart0_rx|                                                             ; 17.0 (17.0)          ; 17.0 (17.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|fifop:fifop_uart0_rx                                                                                                                                           ; fifop                      ; work         ;
;             |fifop:fifop_uart1_rx|                                                             ; 17.5 (17.5)          ; 17.8 (17.8)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|fifop:fifop_uart1_rx                                                                                                                                           ; fifop                      ; work         ;
;             |layer2:layer2_mod|                                                                ; 80.2 (80.2)          ; 85.8 (85.8)                      ; 6.1 (6.1)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 111 (111)           ; 106 (106)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|layer2:layer2_mod                                                                                                                                              ; layer2                     ; work         ;
;             |lores:lores_mod|                                                                  ; 25.0 (25.0)          ; 26.7 (26.7)                      ; 1.9 (1.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 72 (72)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|lores:lores_mod                                                                                                                                                ; lores                      ; work         ;
;             |multiface:multiface_mod|                                                          ; 11.3 (11.3)          ; 13.0 (13.0)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|multiface:multiface_mod                                                                                                                                        ; multiface                  ; work         ;
;             |soundrive:soundrive_mod|                                                          ; 28.8 (28.8)          ; 29.3 (29.3)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (56)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|soundrive:soundrive_mod                                                                                                                                        ; soundrive                  ; work         ;
;             |spi_master:spi_master_mod|                                                        ; 19.2 (19.2)          ; 22.5 (22.5)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|spi_master:spi_master_mod                                                                                                                                      ; spi_master                 ; work         ;
;             |sprites:sprite_mod|                                                               ; 337.1 (302.1)        ; 385.8 (324.4)                    ; 48.7 (22.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 578 (516)           ; 353 (237)                 ; 0 (0)         ; 145408            ; 23    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod                                                                                                                                             ; sprites                    ; work         ;
;                |dpram:pattern|                                                                 ; 5.1 (0.0)            ; 5.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 1 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|dpram:pattern                                                                                                                               ; dpram                      ; work         ;
;                   |altsyncram:ram_q_rtl_0|                                                     ; 5.1 (0.0)            ; 5.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 1 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|dpram:pattern|altsyncram:ram_q_rtl_0                                                                                                        ; altsyncram                 ; work         ;
;                      |altsyncram_cgj1:auto_generated|                                          ; 5.1 (0.3)            ; 5.3 (0.3)                        ; 0.3 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 1 (1)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|dpram:pattern|altsyncram:ram_q_rtl_0|altsyncram_cgj1:auto_generated                                                                         ; altsyncram_cgj1            ; work         ;
;                         |decode_5la:decode2|                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|dpram:pattern|altsyncram:ram_q_rtl_0|altsyncram_cgj1:auto_generated|decode_5la:decode2                                                      ; decode_5la                 ; work         ;
;                         |mux_lfb:mux3|                                                         ; 3.8 (3.8)            ; 4.0 (4.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|dpram:pattern|altsyncram:ram_q_rtl_0|altsyncram_cgj1:auto_generated|mux_lfb:mux3                                                            ; mux_lfb                    ; work         ;
;                |sdpram:attr0|                                                                  ; 5.0 (5.0)            ; 11.1 (11.1)                      ; 6.1 (6.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 23 (23)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|sdpram:attr0                                                                                                                                ; sdpram                     ; work         ;
;                   |altsyncram:ram_q_rtl_0|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|sdpram:attr0|altsyncram:ram_q_rtl_0                                                                                                         ; altsyncram                 ; work         ;
;                      |altsyncram_sji1:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|sdpram:attr0|altsyncram:ram_q_rtl_0|altsyncram_sji1:auto_generated                                                                          ; altsyncram_sji1            ; work         ;
;                |sdpram:attr1|                                                                  ; 5.3 (5.3)            ; 10.9 (10.9)                      ; 5.6 (5.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 23 (23)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|sdpram:attr1                                                                                                                                ; sdpram                     ; work         ;
;                   |altsyncram:ram_q_rtl_0|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|sdpram:attr1|altsyncram:ram_q_rtl_0                                                                                                         ; altsyncram                 ; work         ;
;                      |altsyncram_sji1:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|sdpram:attr1|altsyncram:ram_q_rtl_0|altsyncram_sji1:auto_generated                                                                          ; altsyncram_sji1            ; work         ;
;                |sdpram:attr2|                                                                  ; 7.3 (7.3)            ; 13.3 (13.3)                      ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 23 (23)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|sdpram:attr2                                                                                                                                ; sdpram                     ; work         ;
;                   |altsyncram:ram_q_rtl_0|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|sdpram:attr2|altsyncram:ram_q_rtl_0                                                                                                         ; altsyncram                 ; work         ;
;                      |altsyncram_sji1:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|sdpram:attr2|altsyncram:ram_q_rtl_0|altsyncram_sji1:auto_generated                                                                          ; altsyncram_sji1            ; work         ;
;                |sdpram:attr3|                                                                  ; 5.3 (5.3)            ; 10.1 (10.1)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 23 (23)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|sdpram:attr3                                                                                                                                ; sdpram                     ; work         ;
;                   |altsyncram:ram_q_rtl_0|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|sdpram:attr3|altsyncram:ram_q_rtl_0                                                                                                         ; altsyncram                 ; work         ;
;                      |altsyncram_sji1:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|sdpram:attr3|altsyncram:ram_q_rtl_0|altsyncram_sji1:auto_generated                                                                          ; altsyncram_sji1            ; work         ;
;                |sdpram:attr4|                                                                  ; 7.1 (7.1)            ; 10.6 (10.6)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 23 (23)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|sdpram:attr4                                                                                                                                ; sdpram                     ; work         ;
;                   |altsyncram:ram_q_rtl_0|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|sdpram:attr4|altsyncram:ram_q_rtl_0                                                                                                         ; altsyncram                 ; work         ;
;                      |altsyncram_sji1:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|sdpram:attr4|altsyncram:ram_q_rtl_0|altsyncram_sji1:auto_generated                                                                          ; altsyncram_sji1            ; work         ;
;                |spram:linebuf0|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|spram:linebuf0                                                                                                                              ; spram                      ; work         ;
;                   |altsyncram:ram_q_rtl_0|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|spram:linebuf0|altsyncram:ram_q_rtl_0                                                                                                       ; altsyncram                 ; work         ;
;                      |altsyncram_k3n1:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|spram:linebuf0|altsyncram:ram_q_rtl_0|altsyncram_k3n1:auto_generated                                                                        ; altsyncram_k3n1            ; work         ;
;                |spram:linebuf1|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|spram:linebuf1                                                                                                                              ; spram                      ; work         ;
;                   |altsyncram:ram_q_rtl_0|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|spram:linebuf1|altsyncram:ram_q_rtl_0                                                                                                       ; altsyncram                 ; work         ;
;                      |altsyncram_k3n1:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|spram:linebuf1|altsyncram:ram_q_rtl_0|altsyncram_k3n1:auto_generated                                                                        ; altsyncram_k3n1            ; work         ;
;             |tdpram:uart_fifo_rx|                                                              ; 3435.6 (3435.6)      ; 5592.8 (5592.8)                  ; 2159.7 (2159.7)                                   ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 3840 (3840)         ; 8208 (8208)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx                                                                                                                                            ; tdpram                     ; work         ;
;             |tilemap:tilemap_mod|                                                              ; 149.9 (96.9)         ; 194.3 (105.1)                    ; 46.1 (9.7)                                        ; 1.7 (1.5)                        ; 0.0 (0.0)            ; 209 (148)           ; 257 (113)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tilemap:tilemap_mod                                                                                                                                            ; tilemap                    ; work         ;
;                |sdpram:tilemem|                                                                ; 53.0 (53.0)          ; 89.2 (89.2)                      ; 36.3 (36.3)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 61 (61)             ; 144 (144)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tilemap:tilemap_mod|sdpram:tilemem                                                                                                                             ; sdpram                     ; work         ;
;             |turbosound:turbosound_mod|                                                        ; 794.3 (94.0)         ; 855.5 (99.2)                     ; 64.2 (5.2)                                        ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 1262 (164)          ; 939 (92)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod                                                                                                                                      ; turbosound                 ; work         ;
;                |YM2149:psg0|                                                                   ; 231.0 (231.0)        ; 257.5 (257.5)                    ; 27.5 (27.5)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 363 (363)           ; 288 (288)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0                                                                                                                          ; YM2149                     ; work         ;
;                |YM2149:psg1|                                                                   ; 228.5 (228.5)        ; 239.7 (239.7)                    ; 12.2 (12.2)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 357 (357)           ; 278 (278)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1                                                                                                                          ; YM2149                     ; work         ;
;                |YM2149:psg2|                                                                   ; 240.8 (240.8)        ; 259.2 (259.2)                    ; 19.3 (19.3)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 378 (378)           ; 281 (281)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2                                                                                                                          ; YM2149                     ; work         ;
;             |uart:uart0_mod|                                                                   ; 78.9 (75.8)          ; 84.3 (81.2)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 135 (130)           ; 109 (103)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart:uart0_mod                                                                                                                                                 ; uart                       ; work         ;
;                |debounce:db|                                                                   ; 3.1 (3.1)            ; 3.1 (3.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart:uart0_mod|debounce:db                                                                                                                                     ; debounce                   ; work         ;
;             |uart:uart1_mod|                                                                   ; 77.2 (73.9)          ; 84.2 (80.3)                      ; 6.9 (6.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 136 (131)           ; 109 (103)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart:uart1_mod                                                                                                                                                 ; uart                       ; work         ;
;                |debounce:db|                                                                   ; 3.3 (3.3)            ; 3.8 (3.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart:uart1_mod|debounce:db                                                                                                                                     ; debounce                   ; work         ;
;             |z80dma:dma_mod|                                                                   ; 265.9 (265.9)        ; 282.5 (282.5)                    ; 18.6 (18.6)                                       ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 431 (431)           ; 228 (228)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod                                                                                                                                                 ; z80dma                     ; work         ;
;             |zx_i2s:i2s_mod|                                                                   ; 32.0 (4.1)           ; 45.2 (8.4)                       ; 13.3 (4.4)                                        ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 54 (2)              ; 72 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zx_i2s:i2s_mod                                                                                                                                                 ; zx_i2s                     ; work         ;
;                |i2s_receive:i2s_receiver_mod|                                                  ; 17.3 (17.3)          ; 25.2 (25.2)                      ; 7.9 (7.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zx_i2s:i2s_mod|i2s_receive:i2s_receiver_mod                                                                                                                    ; i2s_receive                ; work         ;
;                |i2s_slave:i2s_slave_mod|                                                       ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zx_i2s:i2s_mod|i2s_slave:i2s_slave_mod                                                                                                                         ; i2s_slave                  ; work         ;
;                |i2s_transmit:i2s_transmit_mod|                                                 ; 9.7 (9.7)            ; 10.1 (10.1)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zx_i2s:i2s_mod|i2s_transmit:i2s_transmit_mod                                                                                                                   ; i2s_transmit               ; work         ;
;             |zxula:ula_mod|                                                                    ; 192.6 (192.6)        ; 234.6 (234.6)                    ; 42.0 (42.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 305 (305)           ; 181 (181)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula:ula_mod                                                                                                                                                  ; zxula                      ; work         ;
;             |zxula_timing:timing_mod|                                                          ; 117.1 (117.1)        ; 130.2 (130.2)                    ; 14.4 (14.4)                                       ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 205 (205)           ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula_timing:timing_mod                                                                                                                                        ; zxula_timing               ; work         ;
;       |hps_io:hps_io|                                                                          ; 640.0 (184.7)        ; 903.9 (245.7)                    ; 265.4 (61.0)                                      ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 930 (262)           ; 1376 (300)                ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io                                                                                                                                                                                            ; hps_io                     ; work         ;
;          |ps2_device:keyboard|                                                                 ; 119.7 (119.7)        ; 201.2 (201.2)                    ; 81.6 (81.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 163 (163)           ; 303 (303)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|ps2_device:keyboard                                                                                                                                                                        ; ps2_device                 ; work         ;
;          |ps2_device:mouse|                                                                    ; 120.7 (120.7)        ; 201.5 (201.5)                    ; 80.8 (80.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 162 (162)           ; 303 (303)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|ps2_device:mouse                                                                                                                                                                           ; ps2_device                 ; work         ;
;          |video_calc:video_calc|                                                               ; 215.0 (215.0)        ; 255.5 (255.5)                    ; 42.0 (42.0)                                       ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 343 (343)           ; 470 (470)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc                                                                                                                                                                      ; video_calc                 ; work         ;
;       |ltc2308_tape:ltc2308_tape|                                                              ; 92.8 (38.8)          ; 115.8 (53.8)                     ; 23.0 (15.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 179 (77)            ; 174 (100)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ltc2308_tape:ltc2308_tape                                                                                                                                                                                ; ltc2308_tape               ; work         ;
;          |ltc2308:adc|                                                                         ; 54.0 (54.0)          ; 62.0 (62.0)                      ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 102 (102)           ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc                                                                                                                                                                    ; ltc2308                    ; work         ;
;       |pll:pll|                                                                                ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll                                                                                                                                                                                                  ; pll                        ; pll          ;
;          |pll_0002:pll_inst|                                                                   ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst                                                                                                                                                                                ; pll_0002                   ; pll          ;
;             |altera_pll:altera_pll_i|                                                          ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                        ; altera_pll                 ; work         ;
;       |sd_card:sd_card|                                                                        ; 166.3 (166.3)        ; 178.9 (178.9)                    ; 12.6 (12.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 273 (273)           ; 176 (176)                 ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sd_card:sd_card                                                                                                                                                                                          ; sd_card                    ; work         ;
;          |sdbuf:buffer|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sd_card:sd_card|sdbuf:buffer                                                                                                                                                                             ; sdbuf                      ; work         ;
;             |altsyncram:ram_rtl_0|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sd_card:sd_card|sdbuf:buffer|altsyncram:ram_rtl_0                                                                                                                                                        ; altsyncram                 ; work         ;
;                |altsyncram_cdt1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sd_card:sd_card|sdbuf:buffer|altsyncram:ram_rtl_0|altsyncram_cdt1:auto_generated                                                                                                                         ; altsyncram_cdt1            ; work         ;
;          |sdbuf:conf|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sd_card:sd_card|sdbuf:conf                                                                                                                                                                               ; sdbuf                      ; work         ;
;             |altsyncram:ram_rtl_0|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sd_card:sd_card|sdbuf:conf|altsyncram:ram_rtl_0                                                                                                                                                          ; altsyncram                 ; work         ;
;                |altsyncram_o6j1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sd_card:sd_card|sdbuf:conf|altsyncram:ram_rtl_0|altsyncram_o6j1:auto_generated                                                                                                                           ; altsyncram_o6j1            ; work         ;
;       |video_mixer:video_mixer|                                                                ; 724.5 (22.1)         ; 908.2 (30.5)                     ; 195.4 (8.4)                                       ; 11.8 (0.0)                       ; 0.0 (0.0)            ; 1015 (29)           ; 1402 (57)                 ; 0 (0)         ; 113664            ; 15    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer                                                                                                                                                                                  ; video_mixer                ; work         ;
;          |gamma_corr:gamma|                                                                    ; 19.8 (19.8)          ; 31.7 (31.7)                      ; 12.3 (12.3)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 13 (13)             ; 70 (70)                   ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|gamma_corr:gamma                                                                                                                                                                 ; gamma_corr                 ; work         ;
;             |altsyncram:gamma_curve_rtl_0|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0                                                                                                                                    ; altsyncram                 ; work         ;
;                |altsyncram_4ni1:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_4ni1:auto_generated                                                                                                     ; altsyncram_4ni1            ; work         ;
;          |scandoubler:sd|                                                                      ; 682.6 (123.2)        ; 846.0 (162.0)                    ; 174.7 (39.3)                                      ; 11.3 (0.5)                       ; 0.0 (0.0)            ; 973 (222)           ; 1275 (292)                ; 0 (0)         ; 107520            ; 14    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd                                                                                                                                                                   ; scandoubler                ; work         ;
;             |Hq2x:Hq2x|                                                                        ; 559.4 (223.1)        ; 684.0 (312.3)                    ; 135.3 (94.9)                                      ; 10.8 (5.8)                       ; 0.0 (0.0)            ; 751 (180)           ; 983 (634)                 ; 0 (0)         ; 107520            ; 14    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x                                                                                                                                                         ; Hq2x                       ; work         ;
;                |Blend:blender|                                                                 ; 270.5 (239.7)        ; 306.7 (275.5)                    ; 41.2 (40.9)                                       ; 5.0 (5.0)                        ; 0.0 (0.0)            ; 431 (360)           ; 349 (349)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender                                                                                                                                           ; Blend                      ; work         ;
;                   |DiffCheck:diff_checker|                                                     ; 30.8 (30.8)          ; 31.2 (31.2)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (71)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|DiffCheck:diff_checker                                                                                                                    ; DiffCheck                  ; work         ;
;                |DiffCheck:diffcheck0|                                                          ; 34.1 (34.1)          ; 34.1 (34.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (69)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|DiffCheck:diffcheck0                                                                                                                                    ; DiffCheck                  ; work         ;
;                |DiffCheck:diffcheck1|                                                          ; 29.7 (29.7)          ; 29.9 (29.9)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (69)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|DiffCheck:diffcheck1                                                                                                                                    ; DiffCheck                  ; work         ;
;                |hq2x_buf:hq2x_out|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 86016             ; 10    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out                                                                                                                                       ; hq2x_buf                   ; work         ;
;                   |altsyncram:ram_rtl_0|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 86016             ; 10    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0                                                                                                                  ; altsyncram                 ; work         ;
;                      |altsyncram_ean1:auto_generated|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 86016             ; 10    ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0|altsyncram_ean1:auto_generated                                                                                   ; altsyncram_ean1            ; work         ;
;                |hq2x_in:hq2x_in|                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 21504             ; 4     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in                                                                                                                                         ; hq2x_in                    ; work         ;
;                   |hq2x_buf:buf0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 10752             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0                                                                                                                           ; hq2x_buf                   ; work         ;
;                      |altsyncram:ram_rtl_0|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 10752             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0                                                                                                      ; altsyncram                 ; work         ;
;                         |altsyncram_u6n1:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 10752             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0|altsyncram_u6n1:auto_generated                                                                       ; altsyncram_u6n1            ; work         ;
;                   |hq2x_buf:buf1|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 10752             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1                                                                                                                           ; hq2x_buf                   ; work         ;
;                      |altsyncram:ram_rtl_0|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 10752             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0                                                                                                      ; altsyncram                 ; work         ;
;                         |altsyncram_u6n1:auto_generated|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 10752             ; 2     ; 0          ; 0    ; 0            ; |sys_top|emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0|altsyncram_u6n1:auto_generated                                                                       ; altsyncram_u6n1            ; work         ;
;    |hdmi_config:hdmi_config|                                                                   ; 148.7 (92.4)         ; 148.7 (92.4)                     ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 216 (128)           ; 77 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|hdmi_config:hdmi_config                                                                                                                                                                                          ; hdmi_config                ; work         ;
;       |i2c:i2c_av|                                                                             ; 56.2 (56.2)          ; 56.2 (56.2)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 88 (88)             ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|hdmi_config:hdmi_config|i2c:i2c_av                                                                                                                                                                               ; i2c                        ; work         ;
;    |lpm_divide:Div0|                                                                           ; 166.7 (0.0)          ; 168.3 (0.0)                      ; 2.6 (0.0)                                         ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 343 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|lpm_divide:Div0                                                                                                                                                                                                  ; lpm_divide                 ; work         ;
;       |lpm_divide_jbm:auto_generated|                                                          ; 166.7 (0.0)          ; 168.3 (0.0)                      ; 2.6 (0.0)                                         ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 343 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|lpm_divide:Div0|lpm_divide_jbm:auto_generated                                                                                                                                                                    ; lpm_divide_jbm             ; work         ;
;          |sign_div_unsign_plh:divider|                                                         ; 166.7 (0.0)          ; 168.3 (0.0)                      ; 2.6 (0.0)                                         ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 343 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|lpm_divide:Div0|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider                                                                                                                                        ; sign_div_unsign_plh        ; work         ;
;             |alt_u_div_ove:divider|                                                            ; 166.7 (166.7)        ; 168.3 (168.3)                    ; 2.6 (2.6)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 343 (343)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|lpm_divide:Div0|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider                                                                                                                  ; alt_u_div_ove              ; work         ;
;    |lpm_divide:Div1|                                                                           ; 164.1 (0.0)          ; 163.9 (0.0)                      ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 339 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|lpm_divide:Div1                                                                                                                                                                                                  ; lpm_divide                 ; work         ;
;       |lpm_divide_jbm:auto_generated|                                                          ; 164.1 (0.0)          ; 163.9 (0.0)                      ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 339 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|lpm_divide:Div1|lpm_divide_jbm:auto_generated                                                                                                                                                                    ; lpm_divide_jbm             ; work         ;
;          |sign_div_unsign_plh:divider|                                                         ; 164.1 (0.0)          ; 163.9 (0.0)                      ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 339 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|lpm_divide:Div1|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider                                                                                                                                        ; sign_div_unsign_plh        ; work         ;
;             |alt_u_div_ove:divider|                                                            ; 164.1 (164.1)        ; 163.9 (163.9)                    ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 339 (339)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|lpm_divide:Div1|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider                                                                                                                  ; alt_u_div_ove              ; work         ;
;    |mcp23009:mcp23009|                                                                         ; 90.0 (28.5)          ; 93.5 (28.8)                      ; 3.5 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 165 (54)            ; 110 (45)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|mcp23009:mcp23009                                                                                                                                                                                                ; mcp23009                   ; work         ;
;       |i2c:i2c|                                                                                ; 61.5 (61.5)          ; 64.7 (64.7)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (111)           ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|mcp23009:mcp23009|i2c:i2c                                                                                                                                                                                        ; i2c                        ; work         ;
;    |osd:hdmi_osd|                                                                              ; 546.4 (542.6)        ; 573.6 (569.7)                    ; 27.7 (27.7)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 912 (905)           ; 586 (582)                 ; 0 (0)         ; 32843             ; 5     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd                                                                                                                                                                                                     ; osd                        ; work         ;
;       |altshift_taps:rdout2_rtl_0|                                                             ; 3.8 (0.0)            ; 3.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 4 (0)                     ; 0 (0)         ; 75                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altshift_taps:rdout2_rtl_0                                                                                                                                                                          ; altshift_taps              ; work         ;
;          |shift_taps_uuu:auto_generated|                                                       ; 3.8 (1.3)            ; 3.8 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 4 (2)                     ; 0 (0)         ; 75                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_uuu:auto_generated                                                                                                                                            ; shift_taps_uuu             ; work         ;
;             |altsyncram_kr91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 75                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_uuu:auto_generated|altsyncram_kr91:altsyncram4                                                                                                                ; altsyncram_kr91            ; work         ;
;             |cntr_ohf:cntr1|                                                                   ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_uuu:auto_generated|cntr_ohf:cntr1                                                                                                                             ; cntr_ohf                   ; work         ;
;       |altsyncram:osd_buffer_rtl_0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                         ; altsyncram                 ; work         ;
;          |altsyncram_i6k1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated                                                                                                                                          ; altsyncram_i6k1            ; work         ;
;    |osd:vga_osd|                                                                               ; 503.8 (493.5)        ; 536.4 (525.6)                    ; 33.1 (32.6)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 899 (879)           ; 597 (585)                 ; 0 (0)         ; 32924             ; 6     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd                                                                                                                                                                                                      ; osd                        ; work         ;
;       |altshift_taps:rdout2_rtl_0|                                                             ; 6.5 (0.0)            ; 7.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 7 (0)                     ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_0                                                                                                                                                                           ; altshift_taps              ; work         ;
;          |shift_taps_htu:auto_generated|                                                       ; 6.5 (2.5)            ; 7.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (6)              ; 7 (3)                     ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_htu:auto_generated                                                                                                                                             ; shift_taps_htu             ; work         ;
;             |altsyncram_to91:altsyncram5|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_htu:auto_generated|altsyncram_to91:altsyncram5                                                                                                                 ; altsyncram_to91            ; work         ;
;             |cntr_shf:cntr1|                                                                   ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_htu:auto_generated|cntr_shf:cntr1                                                                                                                              ; cntr_shf                   ; work         ;
;       |altshift_taps:rdout2_rtl_1|                                                             ; 3.8 (0.0)            ; 3.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 108               ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_1                                                                                                                                                                           ; altshift_taps              ; work         ;
;          |shift_taps_0vu:auto_generated|                                                       ; 3.8 (1.3)            ; 3.8 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 5 (2)                     ; 0 (0)         ; 108               ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated                                                                                                                                             ; shift_taps_0vu             ; work         ;
;             |altsyncram_nr91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 108               ; 1     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated|altsyncram_nr91:altsyncram4                                                                                                                 ; altsyncram_nr91            ; work         ;
;             |cntr_ohf:cntr1|                                                                   ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated|cntr_ohf:cntr1                                                                                                                              ; cntr_ohf                   ; work         ;
;       |altsyncram:osd_buffer_rtl_0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                          ; altsyncram                 ; work         ;
;          |altsyncram_0nl1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_0nl1:auto_generated                                                                                                                                           ; altsyncram_0nl1            ; work         ;
;    |pll_cfg:pll_cfg|                                                                           ; 1094.4 (0.0)         ; 1173.5 (0.0)                     ; 87.1 (0.0)                                        ; 8.0 (0.0)                        ; 0.0 (0.0)            ; 1599 (0)            ; 634 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg                                                                                                                                                                                                  ; pll_cfg                    ; pll_cfg      ;
;       |altera_pll_reconfig_top:pll_cfg_inst|                                                   ; 1094.4 (0.0)         ; 1173.5 (0.0)                     ; 87.1 (0.0)                                        ; 8.0 (0.0)                        ; 0.0 (0.0)            ; 1599 (0)            ; 634 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst                                                                                                                                                             ; altera_pll_reconfig_top    ; pll_cfg      ;
;          |altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0| ; 1094.4 (967.4)       ; 1173.5 (1036.7)                  ; 87.1 (75.7)                                       ; 8.0 (6.4)                        ; 0.0 (0.0)            ; 1599 (1372)         ; 634 (566)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0                                                                         ; altera_pll_reconfig_core   ; pll_cfg      ;
;             |altera_std_synchronizer:altera_std_synchronizer_inst|                             ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst                    ; altera_std_synchronizer    ; pll_cfg      ;
;             |dprio_mux:dprio_mux_inst|                                                         ; 65.0 (65.0)          ; 73.1 (73.1)                      ; 8.3 (8.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 117 (117)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                ; dprio_mux                  ; pll_cfg      ;
;             |dyn_phase_shift:dyn_phase_shift_inst|                                             ; 42.6 (38.6)          ; 42.3 (38.3)                      ; 1.0 (1.0)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 76 (71)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                    ; dyn_phase_shift            ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_0|                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_1|                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_2|                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_3|                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_4|                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ; generic_lcell_comb         ; pll_cfg      ;
;             |fpll_dprio_init:fpll_dprio_init_inst|                                             ; 6.2 (6.2)            ; 7.3 (7.3)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                    ; fpll_dprio_init            ; pll_cfg      ;
;             |generic_lcell_comb:lcell_dprio_read|                                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                     ; generic_lcell_comb         ; pll_cfg      ;
;             |generic_lcell_comb:lcell_fpll_0_1|                                                ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                       ; generic_lcell_comb         ; pll_cfg      ;
;             |self_reset:self_reset_inst|                                                       ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                              ; self_reset                 ; pll_cfg      ;
;    |pll_hdmi:pll_hdmi|                                                                         ; 3.7 (0.0)            ; 3.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi                                                                                                                                                                                                ; pll_hdmi                   ; pll_hdmi     ;
;       |pll_hdmi_0002:pll_hdmi_inst|                                                            ; 3.7 (0.0)            ; 3.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst                                                                                                                                                                    ; pll_hdmi_0002              ; pll_hdmi     ;
;          |altera_pll:altera_pll_i|                                                             ; 3.7 (0.0)            ; 3.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i                                                                                                                                            ; altera_pll                 ; work         ;
;             |altera_cyclonev_pll:cyclonev_pll|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                           ; altera_cyclonev_pll        ; work         ;
;                |altera_cyclonev_pll_base:fpll_0|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                           ; altera_cyclonev_pll_base   ; work         ;
;             |dps_extra_kick:dps_extra_inst|                                                    ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                              ; dps_extra_kick             ; work         ;
;    |pll_hdmi_adj:pll_hdmi_adj|                                                                 ; 526.5 (526.5)        ; 549.8 (549.8)                    ; 27.9 (27.9)                                       ; 4.7 (4.7)                        ; 0.0 (0.0)            ; 790 (790)           ; 502 (502)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi_adj:pll_hdmi_adj                                                                                                                                                                                        ; pll_hdmi_adj               ; work         ;
;    |scanlines:HDMI_scanlines|                                                                  ; 34.3 (31.3)          ; 41.3 (38.3)                      ; 7.0 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (52)             ; 17 (11)                   ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines                                                                                                                                                                                         ; scanlines                  ; work         ;
;       |altshift_taps:dout1_rtl_0|                                                              ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0                                                                                                                                                               ; altshift_taps              ; work         ;
;          |shift_taps_tuu:auto_generated|                                                       ; 3.0 (2.0)            ; 3.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 6 (2)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated                                                                                                                                 ; shift_taps_tuu             ; work         ;
;             |altsyncram_jr91:altsyncram4|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|altsyncram_jr91:altsyncram4                                                                                                     ; altsyncram_jr91            ; work         ;
;             |cntr_phf:cntr1|                                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|cntr_phf:cntr1                                                                                                                  ; cntr_phf                   ; work         ;
;    |scanlines:VGA_scanlines|                                                                   ; 32.7 (32.7)          ; 52.3 (52.3)                      ; 19.7 (19.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (51)             ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines                                                                                                                                                                                          ; scanlines                  ; work         ;
;    |sync_fix:sync_h|                                                                           ; 38.2 (38.2)          ; 50.0 (50.0)                      ; 11.8 (11.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 110 (110)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sync_fix:sync_h                                                                                                                                                                                                  ; sync_fix                   ; work         ;
;    |sync_fix:sync_v|                                                                           ; 39.7 (39.7)          ; 50.8 (50.8)                      ; 11.0 (11.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (62)             ; 108 (108)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sync_fix:sync_v                                                                                                                                                                                                  ; sync_fix                   ; work         ;
;    |sysmem_lite:sysmem|                                                                        ; 22.5 (22.0)          ; 23.0 (22.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (41)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem                                                                                                                                                                                               ; sysmem_lite                ; work         ;
;       |sysmem_HPS_fpga_interfaces:fpga_interfaces|                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                    ; sysmem_HPS_fpga_interfaces ; work         ;
;    |vga_out:vga_out|                                                                           ; 129.0 (129.0)        ; 134.8 (134.8)                    ; 8.0 (8.0)                                         ; 2.1 (2.1)                        ; 0.0 (0.0)            ; 233 (233)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_out                                                                                                                                                                                                  ; vga_out                    ; work         ;
+------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                          ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; HDMI_I2C_SCL  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_CLK   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_nCS     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_CKE     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_L       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_R       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUDIO_SPDIF   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_CLK      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_USER      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_HDD       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_POWER     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_CS     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_CLK    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SD_SPI_MOSI   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_nWE     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_nCAS    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SCK       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SDI       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_CONVST    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IO_SCL        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_SCLK     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_LRCLK    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2S      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_DE    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[4]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[5]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[6]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[7]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[8]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[9]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[10] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[11] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[12] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[13] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[14] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[15] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[16] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[17] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[18] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[19] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[20] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[21] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[22] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_D[23] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_HS    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_VS    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; SDRAM_A[0]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[1]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[2]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[3]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[4]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[7]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[8]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[9]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[10]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[11]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[12]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_BA[0]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_BA[1]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[0]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[1]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[2]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[3]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[4]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[5]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[6]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[7]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[5]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_A[6]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQML    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQMH    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_nRAS    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_CLK     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_MCLK     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[2]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_I2C_SDA  ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[0]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[1]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[2]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[3]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[12]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[13]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[14]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[15]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS        ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[0]   ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[3]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_CMD      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDCD_SPDIF    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[2]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[4]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[5]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[4]   ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[5]   ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[6]   ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[7]   ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[8]   ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[9]   ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[10]  ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDRAM_DQ[11]  ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IO_SDA        ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[1]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDIO_DAT[2]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[0]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[1]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[3]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USER_IO[6]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[3]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK3_50  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BTN_RESET     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK1_50  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; VGA_EN        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]         ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK2_50  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_INT   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BTN_OSD       ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; BTN_USER      ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SD_SPI_MISO   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_SDO       ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                    ;
+---------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                 ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------+-------------------+---------+
; SW[2]                                                               ;                   ;         ;
; HDMI_I2C_SDA                                                        ;                   ;         ;
;      - hdmi_config:hdmi_config|i2c:i2c_av|ACK~1                     ; 1                 ; 0       ;
; SDRAM_DQ[0]                                                         ;                   ;         ;
; SDRAM_DQ[1]                                                         ;                   ;         ;
; SDRAM_DQ[2]                                                         ;                   ;         ;
; SDRAM_DQ[3]                                                         ;                   ;         ;
; SDRAM_DQ[12]                                                        ;                   ;         ;
; SDRAM_DQ[13]                                                        ;                   ;         ;
; SDRAM_DQ[14]                                                        ;                   ;         ;
; SDRAM_DQ[15]                                                        ;                   ;         ;
; VGA_HS                                                              ;                   ;         ;
; SDIO_DAT[0]                                                         ;                   ;         ;
;      - emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|spi_miso~0 ; 1                 ; 0       ;
; SDIO_DAT[3]                                                         ;                   ;         ;
; SDIO_CMD                                                            ;                   ;         ;
; SDCD_SPDIF                                                          ;                   ;         ;
; USER_IO[2]                                                          ;                   ;         ;
; USER_IO[4]                                                          ;                   ;         ;
; USER_IO[5]                                                          ;                   ;         ;
; SDRAM_DQ[4]                                                         ;                   ;         ;
;      - emu:emu|Mister_sRam:sRam|SRAM_DQ[7]~0                        ; 1                 ; 0       ;
; SDRAM_DQ[5]                                                         ;                   ;         ;
;      - emu:emu|Mister_sRam:sRam|SRAM_DQ[6]~1                        ; 1                 ; 0       ;
; SDRAM_DQ[6]                                                         ;                   ;         ;
;      - emu:emu|Mister_sRam:sRam|SRAM_DQ[5]~2                        ; 0                 ; 0       ;
; SDRAM_DQ[7]                                                         ;                   ;         ;
;      - emu:emu|Mister_sRam:sRam|SRAM_DQ[4]~3                        ; 1                 ; 0       ;
; SDRAM_DQ[8]                                                         ;                   ;         ;
;      - emu:emu|Mister_sRam:sRam|SRAM_DQ[2]~4                        ; 0                 ; 0       ;
; SDRAM_DQ[9]                                                         ;                   ;         ;
;      - emu:emu|Mister_sRam:sRam|SRAM_DQ[3]~5                        ; 1                 ; 0       ;
; SDRAM_DQ[10]                                                        ;                   ;         ;
;      - emu:emu|Mister_sRam:sRam|SRAM_DQ[1]~6                        ; 1                 ; 0       ;
; SDRAM_DQ[11]                                                        ;                   ;         ;
;      - emu:emu|Mister_sRam:sRam|SRAM_DQ[0]~7                        ; 0                 ; 0       ;
; IO_SDA                                                              ;                   ;         ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[3]~0                         ; 1                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|Selector2~0                        ; 1                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[0]~1                         ; 1                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[2]~2                         ; 1                 ; 0       ;
;      - mcp23009:mcp23009|i2c:i2c|rdata[4]~3                         ; 1                 ; 0       ;
; SDIO_DAT[1]                                                         ;                   ;         ;
; SDIO_DAT[2]                                                         ;                   ;         ;
; USER_IO[0]                                                          ;                   ;         ;
; USER_IO[1]                                                          ;                   ;         ;
; USER_IO[3]                                                          ;                   ;         ;
; USER_IO[6]                                                          ;                   ;         ;
; SW[3]                                                               ;                   ;         ;
;      - AUDIO_L~output                                               ; 0                 ; 0       ;
;      - AUDIO_R~output                                               ; 0                 ; 0       ;
;      - AUDIO_SPDIF~output                                           ; 0                 ; 0       ;
;      - SDIO_DAT[3]~output                                           ; 0                 ; 0       ;
;      - SDIO_CMD~output                                              ; 0                 ; 0       ;
;      - SDIO_CLK~output                                              ; 0                 ; 0       ;
;      - LED_POWER~output                                             ; 0                 ; 0       ;
;      - comb~17                                                      ; 0                 ; 0       ;
;      - VGA_R~6                                                      ; 0                 ; 0       ;
;      - LED_USER~1                                                   ; 0                 ; 0       ;
;      - LED_HDD~1                                                    ; 0                 ; 0       ;
;      - SDCD_SPDIF~2                                                 ; 0                 ; 0       ;
;      - emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|spi_miso~0 ; 0                 ; 0       ;
; FPGA_CLK3_50                                                        ;                   ;         ;
; BTN_RESET                                                           ;                   ;         ;
;      - btn_r                                                        ; 1                 ; 0       ;
; FPGA_CLK1_50                                                        ;                   ;         ;
; VGA_EN                                                              ;                   ;         ;
;      - VGA_R~6                                                      ; 0                 ; 0       ;
;      - SD_SPI_CS~2                                                  ; 0                 ; 0       ;
; SW[0]                                                               ;                   ;         ;
;      - AUDIO_L~1                                                    ; 1                 ; 0       ;
;      - AUDIO_R~1                                                    ; 1                 ; 0       ;
;      - AUDIO_SPDIF~1                                                ; 1                 ; 0       ;
; FPGA_CLK2_50                                                        ;                   ;         ;
; HDMI_TX_INT                                                         ;                   ;         ;
;      - comb~40                                                      ; 1                 ; 0       ;
; SW[1]                                                               ;                   ;         ;
;      - USER_IO~14                                                   ; 0                 ; 0       ;
;      - USER_IO~15                                                   ; 0                 ; 0       ;
;      - USER_IO~16                                                   ; 0                 ; 0       ;
; BTN_OSD                                                             ;                   ;         ;
;      - deb_osd~0                                                    ; 1                 ; 0       ;
; KEY[0]                                                              ;                   ;         ;
;      - deb_osd~0                                                    ; 0                 ; 0       ;
; BTN_USER                                                            ;                   ;         ;
;      - deb_user~0                                                   ; 1                 ; 0       ;
; KEY[1]                                                              ;                   ;         ;
;      - deb_user~0                                                   ; 1                 ; 0       ;
; SD_SPI_MISO                                                         ;                   ;         ;
;      - emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|spi_miso~0 ; 0                 ; 0       ;
; ADC_SDO                                                             ;                   ;         ;
;      - emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|Selector3~0    ; 0                 ; 0       ;
;      - emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|adcin[0]       ; 0                 ; 0       ;
;      - emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|dout[0]~1      ; 0                 ; 0       ;
+---------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+
; Name                                                                                                                                                                                                    ; Location                                     ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ; Input Clock 0 ; Input Clock 1 ; Input Clock 2                                                                                                    ; Input Clock 3                                                            ; Clock Select 0 ; Clock Select 1 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+
; Decoder1~1                                                                                                                                                                                              ; MLABCELL_X25_Y67_N24                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; Decoder1~2                                                                                                                                                                                              ; LABCELL_X24_Y64_N9                           ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; Decoder1~3                                                                                                                                                                                              ; LABCELL_X24_Y64_N51                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; Decoder1~4                                                                                                                                                                                              ; MLABCELL_X25_Y67_N39                         ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; Decoder1~5                                                                                                                                                                                              ; MLABCELL_X25_Y67_N18                         ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; Decoder1~6                                                                                                                                                                                              ; MLABCELL_X25_Y67_N21                         ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; Decoder1~7                                                                                                                                                                                              ; MLABCELL_X25_Y67_N36                         ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; Decoder1~8                                                                                                                                                                                              ; LABCELL_X22_Y56_N9                           ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; Decoder1~9                                                                                                                                                                                              ; MLABCELL_X25_Y67_N27                         ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; Decoder2~0                                                                                                                                                                                              ; LABCELL_X29_Y68_N54                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FB_EN                                                                                                                                                                                                   ; FF_X33_Y59_N50                               ; 35      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FPGA_CLK1_50                                                                                                                                                                                            ; PIN_V11                                      ; 1225    ; Clock                                               ; yes    ; Global Clock         ; GCLK0            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FPGA_CLK2_50                                                                                                                                                                                            ; PIN_Y13                                      ; 189     ; Clock                                               ; yes    ; Global Clock         ; GCLK1            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FPGA_CLK3_50                                                                                                                                                                                            ; PIN_E11                                      ; 2211    ; Clock                                               ; yes    ; Global Clock         ; GCLK2            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FREESCALE                                                                                                                                                                                               ; FF_X29_Y57_N14                               ; 37      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HBP[0]~0                                                                                                                                                                                                ; MLABCELL_X25_Y67_N54                         ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HEIGHT[0]~0                                                                                                                                                                                             ; LABCELL_X36_Y65_N6                           ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HFP[0]~0                                                                                                                                                                                                ; MLABCELL_X25_Y67_N9                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HSET[0]~0                                                                                                                                                                                               ; LABCELL_X22_Y58_N0                           ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; HS[0]~1                                                                                                                                                                                                 ; MLABCELL_X25_Y67_N30                         ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LessThan0~3                                                                                                                                                                                             ; LABCELL_X64_Y2_N30                           ; 51      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LessThan4~10                                                                                                                                                                                            ; MLABCELL_X28_Y70_N21                         ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; LessThan5~10                                                                                                                                                                                            ; LABCELL_X33_Y68_N54                          ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; SD_SPI_CS~2                                                                                                                                                                                             ; LABCELL_X43_Y37_N54                          ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; SW[3]                                                                                                                                                                                                   ; PIN_W20                                      ; 13      ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VBP[0]~1                                                                                                                                                                                                ; LABCELL_X31_Y62_N36                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VFP[0]~0                                                                                                                                                                                                ; MLABCELL_X25_Y67_N6                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VGA_R~6                                                                                                                                                                                                 ; LABCELL_X63_Y1_N51                           ; 20      ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VSET[0]~0                                                                                                                                                                                               ; LABCELL_X22_Y58_N3                           ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; VS[0]~2                                                                                                                                                                                                 ; LABCELL_X31_Y62_N15                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; WIDTH[0]~2                                                                                                                                                                                              ; MLABCELL_X25_Y67_N0                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; WideNor0                                                                                                                                                                                                ; LABCELL_X64_Y2_N24                           ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; adj_data[10]~0                                                                                                                                                                                          ; LABCELL_X18_Y12_N9                           ; 37      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; adj_write                                                                                                                                                                                               ; FF_X19_Y8_N41                                ; 42      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|Equal0~30                                                                                                                                                                                     ; MLABCELL_X47_Y38_N51                         ; 68      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|LessThan7~6                                                                                                                                                                                   ; LABCELL_X43_Y39_N27                          ; 32      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|buf_info[60]~0                                                                                                                                                                                ; LABCELL_X46_Y35_N48                          ; 61      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|buf_rptr[18]~1                                                                                                                                                                                ; LABCELL_X46_Y40_N15                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|ce_cnt[5]~1                                                                                                                                                                                   ; LABCELL_X46_Y39_N42                          ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|ce_cnt[5]~2                                                                                                                                                                                   ; MLABCELL_X47_Y39_N24                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|len[14]~1                                                                                                                                                                                     ; LABCELL_X46_Y40_N42                          ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|len[14]~2                                                                                                                                                                                     ; LABCELL_X46_Y40_N33                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|pcm_l[0]~2                                                                                                                                                                                    ; MLABCELL_X47_Y39_N18                         ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|ram_req~1                                                                                                                                                                                     ; LABCELL_X46_Y41_N48                          ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|readdata[16]~1                                                                                                                                                                                ; LABCELL_X46_Y40_N54                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|readdata[32]~0                                                                                                                                                                                ; LABCELL_X46_Y40_N0                           ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; alsa:alsa|state.01                                                                                                                                                                                      ; FF_X47_Y40_N20                               ; 57      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always11~0                                                                                                                                                                                              ; LABCELL_X22_Y50_N48                          ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always1~0                                                                                                                                                                                               ; LABCELL_X40_Y56_N36                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always3~0                                                                                                                                                                                               ; LABCELL_X37_Y52_N48                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always7~0                                                                                                                                                                                               ; MLABCELL_X21_Y37_N45                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always8~0                                                                                                                                                                                               ; LABCELL_X17_Y12_N36                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always8~1                                                                                                                                                                                               ; LABCELL_X18_Y12_N36                          ; 37      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; always9~0                                                                                                                                                                                               ; MLABCELL_X25_Y39_N30                         ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add153~9                                                                                                                                                                                    ; LABCELL_X31_Y51_N51                          ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add154~9                                                                                                                                                                                    ; LABCELL_X31_Y43_N51                          ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add155~9                                                                                                                                                                                    ; LABCELL_X31_Y55_N51                          ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add209~9                                                                                                                                                                                    ; LABCELL_X19_Y57_N51                          ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add210~9                                                                                                                                                                                    ; LABCELL_X31_Y59_N51                          ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add211~9                                                                                                                                                                                    ; LABCELL_X19_Y61_N51                          ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add21~1                                                                                                                                                                                     ; LABCELL_X40_Y69_N39                          ; 18      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Add97~1                                                                                                                                                                                     ; LABCELL_X35_Y66_N57                          ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Decoder1~0                                                                                                                                                                                  ; LABCELL_X23_Y56_N12                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Decoder1~1                                                                                                                                                                                  ; LABCELL_X23_Y56_N39                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Decoder1~2                                                                                                                                                                                  ; MLABCELL_X25_Y56_N42                         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Decoder1~3                                                                                                                                                                                  ; MLABCELL_X25_Y56_N30                         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Equal10~1                                                                                                                                                                                   ; LABCELL_X30_Y69_N0                           ; 46      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Equal33~5                                                                                                                                                                                   ; MLABCELL_X28_Y65_N54                         ; 35      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|Equal4~2                                                                                                                                                                                    ; LABCELL_X37_Y62_N54                          ; 15      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|InAT~4                                                                                                                                                                                      ; LABCELL_X35_Y62_N39                          ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|InAT~5                                                                                                                                                                                      ; LABCELL_X30_Y69_N57                          ; 15      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|LessThan26~10                                                                                                                                                                               ; LABCELL_X30_Y66_N48                          ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|LessThan27~10                                                                                                                                                                               ; MLABCELL_X28_Y62_N54                         ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|LessThan41~10                                                                                                                                                                               ; LABCELL_X24_Y58_N6                           ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_address[27]~0                                                                                                                                                                           ; MLABCELL_X47_Y61_N0                          ; 28      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_fb_ena                                                                                                                                                                                  ; FF_X43_Y57_N32                               ; 55      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_o_offset0[4]~0                                                                                                                                                                          ; LABCELL_X45_Y58_N12                          ; 56      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_readack~0                                                                                                                                                                               ; MLABCELL_X47_Y61_N51                         ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_readdataack~0                                                                                                                                                                           ; LABCELL_X45_Y58_N54                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_reset_na                                                                                                                                                                                ; FF_X37_Y56_N14                               ; 178     ; Async. clear, Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_state.sREAD                                                                                                                                                                             ; FF_X47_Y61_N26                               ; 34      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_wad[3]~1                                                                                                                                                                                ; LABCELL_X45_Y58_N0                           ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_wadrs[22]~0                                                                                                                                                                             ; MLABCELL_X47_Y61_N36                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|avl_wr                                                                                                                                                                                      ; FF_X45_Y58_N17                               ; 4       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_adrs[22]~0                                                                                                                                                                                ; LABCELL_X46_Y64_N45                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_adrsi[22]~1                                                                                                                                                                               ; MLABCELL_X39_Y62_N24                         ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_count[2]~0                                                                                                                                                                                ; LABCELL_X46_Y63_N21                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_dw[0]~1                                                                                                                                                                                   ; LABCELL_X42_Y63_N51                          ; 128     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hbcpt[4]~1                                                                                                                                                                                ; MLABCELL_X39_Y62_N33                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hdown                                                                                                                                                                                     ; FF_X43_Y67_N56                               ; 42      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_himax[0]~0                                                                                                                                                                                ; LABCELL_X30_Y69_N54                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hpix.b[7]~0                                                                                                                                                                               ; LABCELL_X31_Y67_N24                          ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hpix.g[0]~0                                                                                                                                                                               ; LABCELL_X23_Y66_N36                          ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_hpix.r[7]~0                                                                                                                                                                               ; LABCELL_X19_Y65_N45                          ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_lrad[10]~0                                                                                                                                                                                ; MLABCELL_X39_Y64_N48                         ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_lwad[10]~0                                                                                                                                                                                ; MLABCELL_X39_Y65_N54                         ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_lwr                                                                                                                                                                                       ; FF_X42_Y63_N56                               ; 19      ; Sync. clear, Write enable                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_ohsize[11]~0                                                                                                                                                                              ; MLABCELL_X39_Y62_N21                         ; 367     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pce                                                                                                                                                                                       ; FF_X21_Y54_N41                               ; 25      ; Read enable, Sync. clear                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pix.b[0]~0                                                                                                                                                                                ; LABCELL_X46_Y67_N12                          ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pix.g[6]~0                                                                                                                                                                                ; LABCELL_X46_Y67_N45                          ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pix.r[0]~0                                                                                                                                                                                ; LABCELL_X37_Y65_N18                          ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_pushhead                                                                                                                                                                                  ; FF_X39_Y62_N50                               ; 81      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_reset_na                                                                                                                                                                                  ; FF_X25_Y55_N11                               ; 183     ; Async. clear, Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_shift[0]~0                                                                                                                                                                                ; LABCELL_X43_Y63_N33                          ; 121     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_v_frac[11]~0                                                                                                                                                                              ; MLABCELL_X21_Y63_N33                         ; 28      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_v_frac[11]~1                                                                                                                                                                              ; LABCELL_X24_Y66_N3                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vacc[12]~1                                                                                                                                                                                ; MLABCELL_X39_Y65_N39                         ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vcpt[11]~0                                                                                                                                                                                ; MLABCELL_X39_Y62_N27                         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vcpt[5]~1                                                                                                                                                                                 ; LABCELL_X37_Y62_N39                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vdown                                                                                                                                                                                     ; FF_X35_Y61_N38                               ; 42      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vimax[11]~0                                                                                                                                                                               ; MLABCELL_X39_Y65_N48                         ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_vmax[11]~0                                                                                                                                                                                ; MLABCELL_X39_Y62_N39                         ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wad[0]~1                                                                                                                                                                                  ; MLABCELL_X47_Y63_N36                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wadrs[22]~0                                                                                                                                                                               ; LABCELL_X46_Y63_N9                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wadrs_mem[22]~0                                                                                                                                                                           ; LABCELL_X46_Y63_N39                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wdelay[1]~1                                                                                                                                                                               ; LABCELL_X46_Y63_N54                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wr                                                                                                                                                                                        ; FF_X47_Y63_N41                               ; 4       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|i_wreq~1                                                                                                                                                                                    ; MLABCELL_X47_Y63_N12                         ; 44      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_acpt[3]~0                                                                                                                                                                                 ; LABCELL_X35_Y59_N57                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_ad[3]~0                                                                                                                                                                                   ; LABCELL_X35_Y63_N15                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_adrs[18]~7                                                                                                                                                                                ; LABCELL_X29_Y60_N15                          ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_adrs[22]~1                                                                                                                                                                                ; LABCELL_X30_Y60_N36                          ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_altx[3]~0                                                                                                                                                                                 ; MLABCELL_X34_Y60_N30                         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_copy                                                                                                                                                                                      ; FF_X33_Y63_N26                               ; 90      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_copylev~0                                                                                                                                                                                 ; MLABCELL_X34_Y63_N54                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_first                                                                                                                                                                                     ; FF_X36_Y58_N23                               ; 56      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_h_bil_t.b[12]                                                                                                                                                                             ; DSP_X20_Y47_N0                               ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_h_bil_t.g[12]                                                                                                                                                                             ; DSP_X32_Y47_N0                               ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_h_bil_t.r[12]                                                                                                                                                                             ; DSP_X20_Y49_N0                               ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hacc_next[12]~2                                                                                                                                                                           ; LABCELL_X33_Y65_N33                          ; 39      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hdown~0                                                                                                                                                                                   ; LABCELL_X36_Y58_N24                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hmode[2]                                                                                                                                                                                  ; FF_X23_Y55_N32                               ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hpix0.b[0]~0                                                                                                                                                                              ; MLABCELL_X39_Y55_N39                         ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hpix1.b[0]~0                                                                                                                                                                              ; LABCELL_X36_Y58_N15                          ; 80      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_hpixs.b[1]~0                                                                                                                                                                              ; LABCELL_X35_Y59_N33                          ; 28      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_ibuf0[1]~0                                                                                                                                                                                ; LABCELL_X36_Y58_N18                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_ihsize[11]~0                                                                                                                                                                              ; LABCELL_X36_Y58_N42                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_last2~0                                                                                                                                                                                   ; MLABCELL_X34_Y63_N39                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_lastv[0]~2                                                                                                                                                                                ; LABCELL_X33_Y63_N36                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_lastv[1]~4                                                                                                                                                                                ; LABCELL_X33_Y63_N3                           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_last~0                                                                                                                                                                                    ; MLABCELL_X34_Y64_N12                         ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_obuf0[1]~2                                                                                                                                                                                ; LABCELL_X36_Y58_N3                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_pev[5]                                                                                                                                                                                    ; FF_X17_Y54_N5                                ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_primv[2]~3                                                                                                                                                                                ; LABCELL_X33_Y64_N48                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_read_pre~0                                                                                                                                                                                ; LABCELL_X33_Y63_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_reset_na                                                                                                                                                                                  ; FF_X33_Y56_N41                               ; 382     ; Async. clear, Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_shift[126]~7                                                                                                                                                                              ; MLABCELL_X39_Y59_N12                         ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_shift[14]~0                                                                                                                                                                               ; LABCELL_X36_Y58_N0                           ; 224     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_v_bil_t.b[12]                                                                                                                                                                             ; DSP_X20_Y63_N0                               ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_v_bil_t.g[12]                                                                                                                                                                             ; DSP_X20_Y53_N0                               ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_v_bil_t.r[12]                                                                                                                                                                             ; DSP_X20_Y51_N0                               ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vacc[12]~0                                                                                                                                                                                ; MLABCELL_X25_Y61_N39                         ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vacpt[0]~0                                                                                                                                                                                ; MLABCELL_X25_Y61_N45                         ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vcpt_pre3[11]~0                                                                                                                                                                           ; LABCELL_X29_Y66_N45                          ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vfrac[11]~0                                                                                                                                                                               ; MLABCELL_X25_Y62_N18                         ; 27      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vfrac[11]~1                                                                                                                                                                               ; LABCELL_X27_Y64_N18                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_vmode[2]                                                                                                                                                                                  ; FF_X23_Y55_N35                               ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[0]                                                                                                                                                                                     ; FF_X29_Y60_N25                               ; 5       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[1]                                                                                                                                                                                     ; FF_X29_Y60_N28                               ; 5       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[2]                                                                                                                                                                                     ; FF_X29_Y60_N22                               ; 5       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|o_wr[3]                                                                                                                                                                                     ; FF_X29_Y60_N19                               ; 5       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|poly_h_wr                                                                                                                                                                                   ; FF_X25_Y56_N40                               ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|poly_v_wr                                                                                                                                                                                   ; FF_X25_Y56_N37                               ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ascal:ascal|vcarry_v~0                                                                                                                                                                                  ; MLABCELL_X25_Y61_N51                         ; 15      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aspi_sck                                                                                                                                                                                                ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 132     ; Clock                                               ; yes    ; Regional Clock       ; RCLK80           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aspi_ss                                                                                                                                                                                                 ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 91      ; Async. clear, Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aud_mix_top:audmix_l|Equal0~5                                                                                                                                                                           ; LABCELL_X50_Y44_N27                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aud_mix_top:audmix_l|WideXor0                                                                                                                                                                           ; LABCELL_X50_Y39_N30                          ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aud_mix_top:audmix_l|a4~0                                                                                                                                                                               ; MLABCELL_X47_Y43_N36                         ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aud_mix_top:audmix_r|Add2~0                                                                                                                                                                             ; MLABCELL_X47_Y46_N6                          ; 34      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aud_mix_top:audmix_r|Equal0~5                                                                                                                                                                           ; LABCELL_X46_Y43_N33                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aud_mix_top:audmix_r|WideXor0                                                                                                                                                                           ; LABCELL_X50_Y42_N33                          ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|Equal0~8                                                                                                                                                                            ; LABCELL_X62_Y33_N48                          ; 35      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|LessThan0~7                                                                                                                                                                         ; MLABCELL_X21_Y40_N54                         ; 26      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|bit_cnt[6]~0                                                                                                                                                                ; LABCELL_X61_Y35_N48                          ; 7       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|bit_cnt[6]~1                                                                                                                                                                ; LABCELL_X61_Y35_N51                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|right[2]~0                                                                                                                                                                  ; LABCELL_X61_Y35_N30                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|i2s:i2s|sdata~1                                                                                                                                                                     ; LABCELL_X61_Y35_N15                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|lpf_ce                                                                                                                                                                              ; FF_X62_Y33_N53                               ; 1110    ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|mclk_ce                                                                                                                                                                             ; FF_X59_Y34_N50                               ; 45      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|Equal0~1                                                                                                                                                              ; LABCELL_X63_Y34_N12                          ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|load_subframe_q                                                                                                                                                       ; FF_X60_Y34_N47                               ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|sample_buf_q[15]~0                                                                                                                                                    ; LABCELL_X64_Y34_N42                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; audio_out:audio_out|spdif:toslink|subframe_count_q[0]                                                                                                                                                   ; FF_X63_Y34_N32                               ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; cfg_custom_p1[0]~0                                                                                                                                                                                      ; LABCELL_X22_Y56_N0                           ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; cfg_custom_p2[0]~8                                                                                                                                                                                      ; LABCELL_X22_Y56_N54                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; cfg_custom_p2[16]~9                                                                                                                                                                                     ; LABCELL_X22_Y56_N3                           ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; cfg_dis~1                                                                                                                                                                                               ; LABCELL_X22_Y56_N30                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; cfg_set~1                                                                                                                                                                                               ; LABCELL_X23_Y59_N18                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; cmd[2]~0                                                                                                                                                                                                ; MLABCELL_X25_Y61_N57                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; coef_data[0]~1                                                                                                                                                                                          ; LABCELL_X22_Y58_N9                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; comb~40                                                                                                                                                                                                 ; MLABCELL_X21_Y37_N39                         ; 12      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_hdmi|always0~0                                                                                                                                                                              ; LABCELL_X35_Y57_N3                           ; 25      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_hdmi|hs_len[1]~0                                                                                                                                                                            ; LABCELL_X35_Y57_N0                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_hdmi|line_len[0]~0                                                                                                                                                                          ; LABCELL_X35_Y57_N9                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_vga|always0~0                                                                                                                                                                               ; LABCELL_X31_Y41_N48                          ; 20      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_vga|hs_len[14]~0                                                                                                                                                                            ; LABCELL_X31_Y41_N54                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; csync:csync_vga|line_len[3]~0                                                                                                                                                                           ; LABCELL_X33_Y41_N51                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|always0~0                                                                                                                                                                               ; LABCELL_X45_Y55_N51                          ; 32      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ram_address[3]~0                                                                                                                                                                        ; LABCELL_X45_Y55_N42                          ; 31      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ram_bcnt[0]~0                                                                                                                                                                           ; LABCELL_X45_Y55_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ram_q[1][0]~0                                                                                                                                                                           ; LABCELL_X45_Y55_N24                          ; 49      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ready[1]                                                                                                                                                                                ; FF_X45_Y55_N23                               ; 2       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|ready~0                                                                                                                                                                                 ; LABCELL_X45_Y55_N12                          ; 65      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; ddr_svc:ddr_svc|state                                                                                                                                                                                   ; FF_X43_Y55_N50                               ; 16      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|always0~0                                                                                                                                                                     ; LABCELL_X35_Y45_N51                          ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|hours_reg[2]~7                                                                                                                                                                ; MLABCELL_X34_Y44_N51                         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|comb~0                                                                                                                                                    ; LABCELL_X29_Y42_N51                          ; 40      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~555                                                                                                             ; MLABCELL_X21_Y44_N36                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~557                                                                                                             ; LABCELL_X19_Y42_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~559                                                                                                             ; MLABCELL_X21_Y44_N39                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~561                                                                                                             ; LABCELL_X23_Y45_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~563                                                                                                             ; LABCELL_X22_Y45_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~565                                                                                                             ; LABCELL_X19_Y42_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~567                                                                                                             ; MLABCELL_X21_Y42_N24                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~569                                                                                                             ; MLABCELL_X21_Y42_N54                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~571                                                                                                             ; LABCELL_X22_Y42_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~573                                                                                                             ; LABCELL_X23_Y44_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~575                                                                                                             ; LABCELL_X27_Y42_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~577                                                                                                             ; MLABCELL_X21_Y45_N0                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~579                                                                                                             ; LABCELL_X19_Y45_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~581                                                                                                             ; LABCELL_X19_Y42_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~583                                                                                                             ; LABCELL_X27_Y45_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~585                                                                                                             ; LABCELL_X24_Y44_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~587                                                                                                             ; LABCELL_X27_Y43_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~589                                                                                                             ; LABCELL_X24_Y44_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~591                                                                                                             ; MLABCELL_X21_Y42_N36                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~593                                                                                                             ; LABCELL_X19_Y43_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~595                                                                                                             ; LABCELL_X24_Y42_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~597                                                                                                             ; LABCELL_X19_Y44_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~599                                                                                                             ; LABCELL_X27_Y42_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~601                                                                                                             ; LABCELL_X19_Y42_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~603                                                                                                             ; LABCELL_X27_Y42_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~605                                                                                                             ; LABCELL_X23_Y45_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~607                                                                                                             ; MLABCELL_X25_Y45_N30                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~609                                                                                                             ; LABCELL_X22_Y45_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~611                                                                                                             ; LABCELL_X27_Y44_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~613                                                                                                             ; MLABCELL_X28_Y42_N3                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~615                                                                                                             ; LABCELL_X23_Y42_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~617                                                                                                             ; LABCELL_X23_Y42_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~619                                                                                                             ; LABCELL_X19_Y44_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~621                                                                                                             ; LABCELL_X22_Y42_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~623                                                                                                             ; MLABCELL_X21_Y43_N57                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~625                                                                                                             ; MLABCELL_X21_Y43_N51                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~627                                                                                                             ; LABCELL_X23_Y43_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~629                                                                                                             ; MLABCELL_X28_Y45_N6                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~631                                                                                                             ; MLABCELL_X21_Y43_N48                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~633                                                                                                             ; LABCELL_X23_Y42_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~635                                                                                                             ; LABCELL_X23_Y42_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~637                                                                                                             ; LABCELL_X22_Y43_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~639                                                                                                             ; LABCELL_X23_Y42_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~641                                                                                                             ; MLABCELL_X25_Y42_N9                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~643                                                                                                             ; LABCELL_X19_Y44_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~645                                                                                                             ; MLABCELL_X21_Y45_N12                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~647                                                                                                             ; LABCELL_X19_Y44_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~649                                                                                                             ; LABCELL_X22_Y42_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~651                                                                                                             ; LABCELL_X27_Y46_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~653                                                                                                             ; LABCELL_X29_Y43_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~655                                                                                                             ; MLABCELL_X25_Y42_N33                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~657                                                                                                             ; MLABCELL_X28_Y45_N21                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~659                                                                                                             ; LABCELL_X23_Y42_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~661                                                                                                             ; LABCELL_X22_Y45_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~663                                                                                                             ; LABCELL_X27_Y46_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|registerInterface:u_registerInterface|mem~665                                                                                                             ; LABCELL_X19_Y44_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|rstPipe[1]                                                                                                                                                ; FF_X37_Y42_N41                               ; 24      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface|CurrState_SISt.1001                                                                                                     ; FF_X29_Y41_N56                               ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface|regAddr[4]~0                                                                                                            ; LABCELL_X29_Y41_N0                           ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface|rxData[0]~0                                                                                                             ; MLABCELL_X28_Y41_N12                         ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface|rxData[0]~2                                                                                                             ; MLABCELL_X28_Y41_N30                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|serialInterface:u_serialInterface|txData[6]~3                                                                                                             ; LABCELL_X30_Y41_N12                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|i2cSlave:u_i2cSlave|startStopDetState[1]~1                                                                                                                                    ; LABCELL_X29_Y42_N27                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|minutes_reg[2]~7                                                                                                                                                              ; LABCELL_X33_Y44_N30                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|minutes_reg[4]~4                                                                                                                                                              ; MLABCELL_X28_Y44_N6                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|seconds_reg[0]~6                                                                                                                                                              ; LABCELL_X31_Y44_N45                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|seconds_reg[5]~3                                                                                                                                                              ; LABCELL_X30_Y44_N21                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|weeks_reg[1]~2                                                                                                                                                                ; MLABCELL_X34_Y45_N48                         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|year_reg[0]~7                                                                                                                                                                 ; LABCELL_X31_Y45_N48                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|DS1307:RTCWrapper|year_reg[5]~4                                                                                                                                                                 ; LABCELL_X29_Y45_N57                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|BUFGMUX1:BUFGMUX1_i0|O                                                                                                                                              ; LABCELL_X37_Y29_N42                          ; 3       ; Latch enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|BUFGMUX1:BUFGMUX1_i1|O                                                                                                                                              ; MLABCELL_X39_Y29_N57                         ; 3       ; Latch enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|BUFGMUX1:BUFGMUX1_i2|O                                                                                                                                              ; LABCELL_X36_Y31_N57                          ; 855     ; Clock                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|CLK_3M5_CONT                                                                                                                                                        ; FF_X37_Y29_N26                               ; 4       ; Latch enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|Equal0~0                                                                                                                                                            ; LABCELL_X24_Y18_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|Equal1~0                                                                                                                                                            ; LABCELL_X43_Y23_N33                          ; 76      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|Equal3~0                                                                                                                                                            ; LABCELL_X45_Y23_N6                           ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|clk_28_div[6]                                                                                                                                                       ; FF_X43_Y25_N59                               ; 15      ; Clock                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|clk_28_div[7]                                                                                                                                                       ; FF_X43_Y25_N56                               ; 96      ; Clock                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|comb~1                                                                                                                                                              ; LABCELL_X36_Y30_N15                          ; 158     ; Clock enable, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|comb~2                                                                                                                                                              ; LABCELL_X42_Y28_N48                          ; 23      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_0_bounce|counter[2]~2                                                                                                                                   ; LABCELL_X48_Y25_N18                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_0_bounce|counter[3]                                                                                                                                     ; FF_X48_Y25_N53                               ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_0_noise|counter[0]~3                                                                                                                                    ; LABCELL_X53_Y27_N54                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_1_bounce|counter[0]~2                                                                                                                                   ; MLABCELL_X39_Y19_N24                         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_1_bounce|counter[3]                                                                                                                                     ; FF_X39_Y19_N14                               ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_1_noise|counter[1]~3                                                                                                                                    ; MLABCELL_X39_Y19_N33                         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_2_bounce|counter[1]~2                                                                                                                                   ; MLABCELL_X15_Y18_N51                         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_2_noise|counter[0]~3                                                                                                                                    ; MLABCELL_X15_Y18_N6                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_2_noise|counter[4]                                                                                                                                      ; FF_X15_Y18_N11                               ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_expbus_rst_noise|counter[3]~2                                                                                                                           ; LABCELL_X16_Y23_N42                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_expbus_rst|counter[2]~2                                                                                                                                 ; LABCELL_X16_Y24_N51                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|debounce:db_expbus_rst|counter[3]                                                                                                                                   ; FF_X16_Y24_N32                               ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|data_send_rdy_s                                                                                                                                ; FF_X46_Y23_N50                               ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|keymap_seq_s~10                                                                                                                                ; LABCELL_X45_Y23_N15                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|ps2_iobase:ps2_alt0|FROMPS2~0                                                                                                                  ; LABCELL_X43_Y23_N57                          ; 15      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|ps2_iobase:ps2_alt0|TOPS2~0                                                                                                                    ; LABCELL_X43_Y23_N3                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|ps2_iobase:ps2_alt0|\TOPS2:count[3]~0                                                                                                          ; LABCELL_X43_Y23_N30                          ; 5       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|ps2_iobase:ps2_alt0|count[6]~3                                                                                                                 ; LABCELL_X42_Y25_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|ps2_iobase:ps2_alt0|process_5~0                                                                                                                ; LABCELL_X43_Y23_N12                          ; 11      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|ps2_iobase:ps2_alt0|sigsending                                                                                                                 ; FF_X46_Y23_N26                               ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|ps2_iobase:ps2_alt0|sigtrigger                                                                                                                 ; FF_X43_Y23_N41                               ; 21      ; Clock                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_mouse:ps2_mouse_mod|mleft~1                                                                                                                                     ; LABCELL_X42_Y26_N57                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_mouse:ps2_mouse_mod|mreceive[10]~1                                                                                                                              ; LABCELL_X42_Y26_N0                           ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_mouse:ps2_mouse_mod|msend~1                                                                                                                                     ; LABCELL_X45_Y25_N42                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_mouse:ps2_mouse_mod|mstate.001                                                                                                                                  ; FF_X43_Y26_N11                               ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_mouse:ps2_mouse_mod|mtreset~1                                                                                                                                   ; LABCELL_X45_Y25_N45                          ; 18      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_mouse:ps2_mouse_mod|xcount[4]~0                                                                                                                                 ; LABCELL_X43_Y26_N3                           ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_mouse:ps2_mouse_mod|ycount[0]~0                                                                                                                                 ; LABCELL_X43_Y26_N0                           ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_mouse:ps2_mouse_mod|zcount[3]~1                                                                                                                                 ; LABCELL_X43_Y26_N30                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|reset_counter[9]~0                                                                                                                                                  ; MLABCELL_X15_Y24_N27                         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|reset_counter_start~0                                                                                                                                               ; LABCELL_X16_Y24_N21                          ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|reset~1                                                                                                                                                             ; LABCELL_X16_Y24_N54                          ; 39      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|sram_port_a_read                                                                                                                                                    ; FF_X42_Y21_N32                               ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|sram_port_b_read                                                                                                                                                    ; FF_X35_Y21_N50                               ; 16      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|sram_we_n_o~DUPLICATE                                                                                                                                               ; FF_X42_Y16_N13                               ; 9       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxn_ram_b_req                                                                                                                                                       ; LABCELL_X42_Y21_N21                          ; 16      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|MMU0[3]~0                                                                                                                                             ; LABCELL_X30_Y20_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|MMU1[3]~2                                                                                                                                             ; LABCELL_X29_Y20_N42                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|MMU2[7]~1                                                                                                                                             ; LABCELL_X30_Y20_N33                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|MMU2~0                                                                                                                                                ; LABCELL_X30_Y20_N3                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|MMU3[7]~10                                                                                                                                            ; LABCELL_X30_Y20_N30                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|MMU3~4                                                                                                                                                ; LABCELL_X30_Y20_N9                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|MMU4[4]~2                                                                                                                                             ; LABCELL_X30_Y20_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|MMU5[2]~1                                                                                                                                             ; LABCELL_X30_Y20_N57                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|MMU6~1                                                                                                                                                ; LABCELL_X29_Y22_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|MMU7[2]~1                                                                                                                                             ; LABCELL_X29_Y22_N45                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|Reset_s                                                                                                                                 ; FF_X35_Y31_N29                               ; 185     ; Async. clear, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|ACC[6]~12                                                                                                                     ; MLABCELL_X39_Y32_N0                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|ALU_Op_r[0]~0                                                                                                                 ; MLABCELL_X28_Y33_N9                          ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|A[15]~20                                                                                                                      ; LABCELL_X29_Y35_N39                          ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|A[7]~21                                                                                                                       ; LABCELL_X31_Y33_N0                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|BusA[1]~3                                                                                                                     ; LABCELL_X31_Y34_N18                          ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|BusA[1]~4                                                                                                                     ; LABCELL_X31_Y34_N12                          ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|BusA[7]~5                                                                                                                     ; LABCELL_X31_Y34_N54                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|BusAck                                                                                                                        ; FF_X31_Y33_N5                                ; 174     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|BusB[0]~6                                                                                                                     ; LABCELL_X30_Y34_N30                          ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|DO[6]~3                                                                                                                       ; MLABCELL_X28_Y33_N0                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|Decoder1~2                                                                                                                    ; MLABCELL_X34_Y39_N45                         ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|Decoder1~3                                                                                                                    ; MLABCELL_X34_Y39_N42                         ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|Decoder1~4                                                                                                                    ; MLABCELL_X34_Y39_N6                          ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|Decoder1~5                                                                                                                    ; MLABCELL_X34_Y39_N24                         ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|Decoder1~6                                                                                                                    ; MLABCELL_X34_Y38_N36                         ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|Decoder1~7                                                                                                                    ; MLABCELL_X34_Y38_N21                         ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|Decoder2~0                                                                                                                    ; LABCELL_X36_Y35_N57                          ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|Decoder2~1                                                                                                                    ; LABCELL_X36_Y35_N24                          ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|Decoder2~3                                                                                                                    ; LABCELL_X36_Y35_N54                          ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|Decoder2~5                                                                                                                    ; LABCELL_X36_Y35_N42                          ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|Decoder2~6                                                                                                                    ; LABCELL_X36_Y35_N45                          ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|Decoder2~7                                                                                                                    ; LABCELL_X36_Y35_N30                          ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|F[5]~72                                                                                                                       ; LABCELL_X22_Y32_N54                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|Fp[6]~0                                                                                                                       ; MLABCELL_X28_Y32_N27                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|IR[2]~2                                                                                                                       ; MLABCELL_X28_Y31_N12                         ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|IR[2]~3                                                                                                                       ; LABCELL_X24_Y30_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|ISet[1]~2                                                                                                                     ; LABCELL_X27_Y30_N30                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|IStatus[0]~1                                                                                                                  ; MLABCELL_X28_Y31_N51                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|I[1]~0                                                                                                                        ; MLABCELL_X25_Y36_N42                         ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|MCycle[1]~1                                                                                                                   ; MLABCELL_X21_Y30_N39                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|NMICycle~1                                                                                                                    ; LABCELL_X29_Y32_N54                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|PC[14]~29                                                                                                                     ; LABCELL_X33_Y31_N30                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|PC[2]~20                                                                                                                      ; LABCELL_X33_Y31_N12                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|Pre_XY_F_M[1]~1                                                                                                               ; MLABCELL_X21_Y30_N42                         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|PreserveC_r~0                                                                                                                 ; LABCELL_X24_Y31_N57                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|R[1]~3                                                                                                                        ; LABCELL_X37_Y32_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsH[0][2]~14                                                                                                                ; LABCELL_X33_Y38_N3                           ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsH[1][2]~13                                                                                                                ; MLABCELL_X34_Y39_N54                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsH[3][2]~15                                                                                                                ; MLABCELL_X34_Y38_N3                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsH[4][2]~10                                                                                                                ; LABCELL_X33_Y39_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsH[5][2]~11                                                                                                                ; MLABCELL_X34_Y39_N48                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsH[7][2]~12                                                                                                                ; LABCELL_X35_Y39_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsL[0][7]~15                                                                                                                ; LABCELL_X37_Y35_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsL[1][7]~14                                                                                                                ; LABCELL_X35_Y35_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsL[3][7]~16                                                                                                                ; LABCELL_X37_Y35_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsL[4][7]~1                                                                                                                 ; LABCELL_X37_Y35_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsL[5][7]~2                                                                                                                 ; LABCELL_X37_Y35_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsL[6][6]~0                                                                                                                 ; MLABCELL_X28_Y36_N0                          ; 71      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsL[7][7]~8                                                                                                                 ; LABCELL_X37_Y35_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|SP[0]~15                                                                                                                      ; LABCELL_X31_Y33_N51                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|SP[12]~5                                                                                                                      ; LABCELL_X31_Y33_N48                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode|Mux59~4                                                                                                      ; LABCELL_X22_Y30_N45                          ; 92      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode|Z80N_data_o[15]~1                                                                                            ; LABCELL_X23_Y29_N30                          ; 8       ; Latch enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode|Z80N_data_o[7]~2                                                                                             ; LABCELL_X24_Y30_N57                          ; 8       ; Latch enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|TmpAddr[11]~2                                                                                                                 ; LABCELL_X37_Y34_N42                          ; 11      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|TmpAddr[11]~6                                                                                                                 ; LABCELL_X37_Y34_N15                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|TmpAddr[1]~10                                                                                                                 ; LABCELL_X37_Y34_N30                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|TmpAddr~3                                                                                                                     ; LABCELL_X37_Y34_N21                          ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|XY_State[1]~2                                                                                                                 ; LABCELL_X27_Y30_N18                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|reg_direct_add_H_c[2]~0                                                                                                       ; MLABCELL_X34_Y35_N48                         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|reg_direct_val_H_b[2]~2                                                                                                       ; MLABCELL_X34_Y35_N33                         ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|reg_direct_val_H_b~0                                                                                                          ; LABCELL_X31_Y38_N9                           ; 21      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|process_1~0                                                                                                                             ; LABCELL_X29_Y31_N9                           ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|audio_ay_reset                                                                                                                                        ; MLABCELL_X39_Y18_N6                          ; 505     ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|copper:copper_mod|copper_data_o[2]~0                                                                                                                  ; LABCELL_X19_Y19_N12                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|copper:copper_mod|last_state_s[1]~0                                                                                                                   ; LABCELL_X19_Y19_N18                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|copper_lsb_we~0                                                                                                                                       ; LABCELL_X18_Y20_N45                          ; 2       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|copper_msb_we~0                                                                                                                                       ; LABCELL_X18_Y20_N42                          ; 2       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|copper_nr_reg[6]~0                                                                                                                                    ; MLABCELL_X25_Y21_N3                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|cpu_bank5_sched_dly                                                                                                                                   ; FF_X36_Y21_N23                               ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|cpu_bank7_we~1                                                                                                                                        ; LABCELL_X36_Y21_N45                          ; 16      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|cpu_mreq_n~1                                                                                                                                          ; LABCELL_X35_Y30_N6                           ; 39      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|cpu_nr_dat[7]~4                                                                                                                                       ; MLABCELL_X25_Y25_N54                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|cpu_speed[1]~1                                                                                                                                        ; LABCELL_X30_Y27_N51                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc0|control_reg[0]~4                                                                                                            ; LABCELL_X55_Y28_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc0|control_reg[4]~1                                                                                                            ; LABCELL_X51_Y27_N18                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc0|state.S_RUNNING                                                                                                             ; FF_X53_Y28_N38                               ; 11      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc0|t_count[0]~2                                                                                                                ; MLABCELL_X52_Y28_N21                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc0|t_count~0                                                                                                                   ; MLABCELL_X52_Y28_N3                          ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc0|time_constant_reg[7]~0                                                                                                      ; LABCELL_X50_Y27_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc1|control_reg[2]~0                                                                                                            ; LABCELL_X51_Y28_N21                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc1|state.S_RUNNING                                                                                                             ; FF_X46_Y28_N50                               ; 11      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc1|t_count[6]~1                                                                                                                ; LABCELL_X46_Y28_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc1|t_count~0                                                                                                                   ; LABCELL_X46_Y28_N33                          ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc1|time_constant_reg[2]~0                                                                                                      ; LABCELL_X45_Y28_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc2|control_reg[4]~1                                                                                                            ; LABCELL_X46_Y27_N24                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc2|state.S_RUNNING                                                                                                             ; FF_X46_Y27_N38                               ; 11      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc2|t_count[0]~1                                                                                                                ; LABCELL_X48_Y27_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc2|t_count~0                                                                                                                   ; LABCELL_X48_Y27_N57                          ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc2|time_constant_reg[7]~0                                                                                                      ; LABCELL_X46_Y29_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc3|control_reg[2]~0                                                                                                            ; LABCELL_X51_Y27_N9                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc3|state.S_RUNNING                                                                                                             ; FF_X48_Y29_N32                               ; 11      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc3|t_count[5]~1                                                                                                                ; MLABCELL_X47_Y29_N54                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc3|t_count~0                                                                                                                   ; MLABCELL_X47_Y29_N15                         ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc3|time_constant_reg[4]~0                                                                                                      ; LABCELL_X48_Y29_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc4|control_reg[2]~1                                                                                                            ; LABCELL_X51_Y28_N15                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc4|state.S_RUNNING                                                                                                             ; FF_X50_Y29_N5                                ; 11      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc4|t_count[1]~2                                                                                                                ; LABCELL_X50_Y29_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc4|t_count~0                                                                                                                   ; LABCELL_X51_Y29_N3                           ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc4|time_constant_reg[3]~0                                                                                                      ; LABCELL_X50_Y29_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc5|control_reg[2]~1                                                                                                            ; LABCELL_X53_Y28_N57                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc5|state.S_RUNNING                                                                                                             ; FF_X50_Y28_N2                                ; 11      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc5|t_count[6]~1                                                                                                                ; MLABCELL_X52_Y28_N12                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc5|t_count~0                                                                                                                   ; LABCELL_X51_Y31_N45                          ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc5|time_constant_reg[2]~0                                                                                                      ; LABCELL_X51_Y30_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc6|control_reg[1]~1                                                                                                            ; LABCELL_X50_Y28_N45                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc6|state.S_RUNNING                                                                                                             ; FF_X55_Y28_N32                               ; 11      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc6|t_count[1]~1                                                                                                                ; LABCELL_X53_Y30_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc6|t_count~0                                                                                                                   ; LABCELL_X53_Y30_N45                          ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc6|time_constant_reg[0]~0                                                                                                      ; LABCELL_X51_Y30_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc7|control_reg[1]~1                                                                                                            ; LABCELL_X55_Y29_N12                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc7|state.S_RUNNING                                                                                                             ; FF_X53_Y29_N38                               ; 11      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc7|t_count[7]~1                                                                                                                ; LABCELL_X53_Y29_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc7|t_count~0                                                                                                                   ; MLABCELL_X52_Y31_N15                         ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ctc:ctc_mod|ctc_chan:ctc7|time_constant_reg[2]~0                                                                                                      ; LABCELL_X55_Y29_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:bank5_ram|altsyncram:ram_q_rtl_1|altsyncram_cgj1:auto_generated|decode_5la:decode2|eq_node[0]                                                  ; LABCELL_X40_Y17_N42                          ; 16      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:bank5_ram|altsyncram:ram_q_rtl_1|altsyncram_cgj1:auto_generated|decode_5la:decode2|eq_node[1]                                                  ; LABCELL_X40_Y17_N6                           ; 16      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:copper_inst_lsb_ram|ram_q~23                                                                                                                   ; LABCELL_X16_Y20_N18                          ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:copper_inst_msb_ram|ram_q~23                                                                                                                   ; LABCELL_X17_Y20_N36                          ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_03_machine_timing[0]~0                                                                                                                         ; MLABCELL_X28_Y16_N54                         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|fifop:fifop_uart0_rx|rd_addr[8]~0                                                                                                                     ; LABCELL_X55_Y27_N0                           ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|fifop:fifop_uart0_rx|wr_addr[5]~0                                                                                                                     ; LABCELL_X55_Y31_N51                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|fifop:fifop_uart1_rx|rd_addr[7]~0                                                                                                                     ; LABCELL_X57_Y16_N54                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|fifop:fifop_uart1_rx|wr_addr[2]~0                                                                                                                     ; LABCELL_X60_Y14_N33                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|io_mode[1]~1                                                                                                                                          ; MLABCELL_X52_Y27_N45                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|layer2:layer2_mod|Equal0~0                                                                                                                            ; LABCELL_X17_Y17_N3                           ; 18      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|layer2:layer2_mod|Equal1~0                                                                                                                            ; LABCELL_X33_Y17_N57                          ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|layer2:layer2_mod|Equal7~0                                                                                                                            ; LABCELL_X24_Y20_N45                          ; 31      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|lores_vram_ack_dly                                                                                                                                    ; FF_X39_Y18_N25                               ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_03_machine_type[0]~3                                                                                                                               ; LABCELL_X36_Y23_N42                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_03_machine_type~1                                                                                                                                  ; MLABCELL_X28_Y23_N30                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_04_romram_bank~1                                                                                                                                   ; LABCELL_X27_Y24_N24                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_06_divmmc_automap_en~1                                                                                                                             ; MLABCELL_X28_Y23_N24                         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_06_hotkey_5060_en~0                                                                                                                                ; MLABCELL_X28_Y23_N45                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_07_cpu_speed[0]~1                                                                                                                                  ; LABCELL_X30_Y23_N36                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_08_keyboard_issue2~1                                                                                                                               ; LABCELL_X35_Y23_N54                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_09_hdmi_audio_disable~1                                                                                                                            ; MLABCELL_X28_Y23_N57                         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_09_psg_mono[0]                                                                                                                                     ; FF_X23_Y24_N59                               ; 28      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_09_psg_mono[1]                                                                                                                                     ; FF_X24_Y24_N59                               ; 28      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_09_psg_mono[2]                                                                                                                                     ; FF_X24_Y24_N17                               ; 28      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_09_scanlines[1]~1                                                                                                                                  ; LABCELL_X42_Y19_N57                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_0a_mf_type[1]~0                                                                                                                                    ; LABCELL_X27_Y24_N15                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_0a_mouse_dpi~2                                                                                                                                     ; LABCELL_X27_Y24_N3                           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_12_layer2_active_bank[1]~1                                                                                                                         ; LABCELL_X29_Y21_N30                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_13_layer2_shadow_bank[0]~0                                                                                                                         ; LABCELL_X29_Y21_N33                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_14_global_transparent_rgb[5]~0                                                                                                                     ; MLABCELL_X28_Y21_N24                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_15_lores_en~0                                                                                                                                      ; MLABCELL_X28_Y21_N33                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_15_sprite_over_border_en                                                                                                                           ; FF_X23_Y21_N23                               ; 38      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_16_layer2_scrollx[4]~0                                                                                                                             ; MLABCELL_X28_Y21_N0                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_17_layer2_scrolly[3]~0                                                                                                                             ; MLABCELL_X28_Y21_N3                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_18_layer2_clip_idx[0]~1                                                                                                                            ; MLABCELL_X21_Y20_N57                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_18_layer2_clip_x1[3]~0                                                                                                                             ; LABCELL_X22_Y17_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_18_layer2_clip_x2[7]~0                                                                                                                             ; LABCELL_X19_Y17_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_18_layer2_clip_y1[2]~0                                                                                                                             ; LABCELL_X22_Y17_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_18_layer2_clip_y2[5]~4                                                                                                                             ; LABCELL_X19_Y17_N45                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_19_sprite_clip_idx[1]~1                                                                                                                            ; MLABCELL_X21_Y20_N6                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_19_sprite_clip_x1[4]~0                                                                                                                             ; MLABCELL_X21_Y22_N51                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_19_sprite_clip_x2[7]~0                                                                                                                             ; LABCELL_X19_Y20_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_19_sprite_clip_y1[0]~0                                                                                                                             ; LABCELL_X22_Y20_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_19_sprite_clip_y2[7]~1                                                                                                                             ; LABCELL_X22_Y20_N6                           ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_1a_ula_clip_idx[1]~1                                                                                                                               ; LABCELL_X22_Y17_N27                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_1a_ula_clip_x1[5]~0                                                                                                                                ; LABCELL_X23_Y16_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_1a_ula_clip_x2[1]~0                                                                                                                                ; LABCELL_X23_Y16_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_1a_ula_clip_y1[2]~0                                                                                                                                ; LABCELL_X23_Y16_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_1a_ula_clip_y2[5]~0                                                                                                                                ; LABCELL_X23_Y16_N42                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_1b_tm_clip_idx[0]~1                                                                                                                                ; MLABCELL_X21_Y20_N45                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_1b_tm_clip_x1[6]~0                                                                                                                                 ; LABCELL_X22_Y18_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_1b_tm_clip_x2[0]~0                                                                                                                                 ; LABCELL_X22_Y18_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_1b_tm_clip_y1[1]~0                                                                                                                                 ; LABCELL_X22_Y18_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_1b_tm_clip_y2[4]~0                                                                                                                                 ; LABCELL_X22_Y18_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_23_line_interrupt[3]~2                                                                                                                             ; MLABCELL_X28_Y22_N0                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_23_line_interrupt[8]~3                                                                                                                             ; MLABCELL_X28_Y22_N54                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_26_ula_scrollx[3]~0                                                                                                                                ; MLABCELL_X28_Y22_N24                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_27_ula_scrolly[7]~0                                                                                                                                ; MLABCELL_X28_Y22_N3                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_29_we~0                                                                                                                                            ; LABCELL_X33_Y24_N9                           ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_2b_we~0                                                                                                                                            ; LABCELL_X33_Y24_N45                          ; 2       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_2d_i2s_sample[0]~0                                                                                                                                 ; LABCELL_X31_Y24_N42                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_30_tm_scrollx[5]~1                                                                                                                                 ; LABCELL_X22_Y20_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_30_tm_scrollx[8]~2                                                                                                                                 ; MLABCELL_X28_Y22_N30                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_31_tm_scrolly[0]~1                                                                                                                                 ; MLABCELL_X25_Y20_N0                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_32_lores_scrollx[0]~0                                                                                                                              ; MLABCELL_X25_Y20_N42                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_33_lores_scrolly[0]~0                                                                                                                              ; MLABCELL_X25_Y20_N9                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_42_ulanext_format[0]~0                                                                                                                             ; MLABCELL_X28_Y21_N39                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_43_palette_write_select[1]~0                                                                                                                       ; LABCELL_X27_Y23_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_4a_fallback_rgb[7]~0                                                                                                                               ; MLABCELL_X21_Y24_N21                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_4b_sprite_transparent_index[1]~0                                                                                                                   ; MLABCELL_X21_Y24_N15                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_4c_tm_transparent_index[3]~0                                                                                                                       ; MLABCELL_X28_Y21_N12                         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_62_copper_mode[1]~1                                                                                                                                ; MLABCELL_X21_Y19_N27                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_64_copper_offset[4]~0                                                                                                                              ; LABCELL_X27_Y23_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_68_ula_stencil_mode~0                                                                                                                              ; LABCELL_X24_Y21_N57                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_6a_lores_radastan~0                                                                                                                                ; MLABCELL_X28_Y21_N18                         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_6b_tm_control[1]~0                                                                                                                                 ; LABCELL_X27_Y21_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_6c_tm_default_attr[3]~0                                                                                                                            ; LABCELL_X24_Y21_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_6e_tilemap_base_7~0                                                                                                                                ; MLABCELL_X28_Y21_N21                         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_6f_tilemap_tiles_7~0                                                                                                                               ; MLABCELL_X28_Y21_N15                         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_70_layer2_palette_offset[0]~0                                                                                                                      ; MLABCELL_X25_Y20_N21                         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_7f_user_register_0[2]~0                                                                                                                            ; LABCELL_X22_Y20_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_80_expbus[0]~7                                                                                                                                     ; MLABCELL_X25_Y27_N48                         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_80_expbus[4]~5                                                                                                                                     ; LABCELL_X30_Y27_N33                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_81_expbus_clken~1                                                                                                                                  ; MLABCELL_X28_Y24_N33                         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_82_internal_port_enable~1                                                                                                                          ; MLABCELL_X25_Y27_N39                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_83_internal_port_enable~0                                                                                                                          ; MLABCELL_X28_Y24_N12                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_84_internal_port_enable~1                                                                                                                          ; LABCELL_X27_Y24_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_85_internal_port_enable~1                                                                                                                          ; MLABCELL_X28_Y27_N33                         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_86_bus_port_enable~2                                                                                                                               ; MLABCELL_X28_Y24_N9                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_87_bus_port_enable~0                                                                                                                               ; MLABCELL_X28_Y24_N27                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_88_bus_port_enable~2                                                                                                                               ; MLABCELL_X28_Y24_N36                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_89_bus_port_enable~2                                                                                                                               ; MLABCELL_X28_Y24_N54                         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_8a_bus_port_propagate~1                                                                                                                            ; LABCELL_X27_Y24_N6                           ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_8c_altrom[2]~6                                                                                                                                     ; LABCELL_X30_Y24_N51                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_8c_altrom[7]~1                                                                                                                                     ; LABCELL_X30_Y24_N33                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_8f_mapping_mode[0]~0                                                                                                                               ; LABCELL_X29_Y24_N18                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_90_pi_gpio_o_en[3]~0                                                                                                                               ; MLABCELL_X21_Y24_N54                         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_91_pi_gpio_o_en[1]~0                                                                                                                               ; MLABCELL_X21_Y24_N42                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_92_pi_gpio_o_en[0]~0                                                                                                                               ; MLABCELL_X21_Y24_N0                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_93_pi_gpio_o_en[0]~0                                                                                                                               ; LABCELL_X22_Y24_N15                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_98_pi_gpio_o[3]~0                                                                                                                                  ; LABCELL_X22_Y24_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_99_pi_gpio_o[1]~1                                                                                                                                  ; MLABCELL_X28_Y25_N57                         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_9a_pi_gpio_o[2]~0                                                                                                                                  ; MLABCELL_X21_Y24_N33                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_9b_pi_gpio_o[2]~0                                                                                                                                  ; LABCELL_X24_Y22_N57                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_a0_pi_peripheral_en[0]~1                                                                                                                           ; MLABCELL_X28_Y22_N9                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_a2_pi_i2s_ctl[4]~0                                                                                                                                 ; MLABCELL_X28_Y22_N6                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_c6_we~2                                                                                                                                            ; LABCELL_X51_Y25_N12                          ; 45      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_copper_addr[10]~3                                                                                                                                  ; MLABCELL_X21_Y20_N54                         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_copper_addr[5]~0                                                                                                                                   ; LABCELL_X22_Y23_N48                          ; 21      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_copper_addr[5]~1                                                                                                                                   ; LABCELL_X18_Y20_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_copper_data_stored[0]~0                                                                                                                            ; LABCELL_X18_Y20_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_keymap_addr[0]~0                                                                                                                                   ; LABCELL_X33_Y24_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_l2s_palette_we~3                                                                                                                                   ; LABCELL_X27_Y25_N3                           ; 3       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_palette_idx[7]~0                                                                                                                                   ; LABCELL_X24_Y22_N9                           ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_palette_idx[7]~1                                                                                                                                   ; MLABCELL_X21_Y24_N51                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_register[6]~0                                                                                                                                      ; LABCELL_X37_Y28_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_stored_palette_value[2]~1                                                                                                                          ; LABCELL_X27_Y23_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_ulatm_we~0                                                                                                                                         ; LABCELL_X27_Y25_N57                          ; 3       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|o_BUS_RD_n~3                                                                                                                                          ; LABCELL_X40_Y29_N33                          ; 53      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|p3_floating_bus_dat[0]~1                                                                                                                              ; LABCELL_X33_Y29_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|pi_si2s_sck                                                                                                                                           ; LABCELL_X45_Y26_N30                          ; 9       ; Clock                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|port_123b_layer2_map_wr_en~0                                                                                                                          ; MLABCELL_X39_Y28_N45                         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|port_123b_layer2_offset[0]~0                                                                                                                          ; LABCELL_X33_Y21_N57                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|port_133b_dat_20~1                                                                                                                                    ; LABCELL_X55_Y31_N48                          ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|port_1ffd_reg[0]~2                                                                                                                                    ; LABCELL_X29_Y24_N54                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|port_1ffd_reg[4]~1                                                                                                                                    ; LABCELL_X29_Y24_N39                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|port_7ffd_reg[0]~5                                                                                                                                    ; MLABCELL_X28_Y23_N42                         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|port_7ffd_reg[7]~4                                                                                                                                    ; LABCELL_X29_Y24_N30                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|port_bf3b_ulap_index[0]~5                                                                                                                             ; MLABCELL_X25_Y23_N54                         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|port_bf3b_ulap_mode[0]~0                                                                                                                              ; LABCELL_X27_Y25_N45                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|port_dffd_reg[1]~5                                                                                                                                    ; LABCELL_X31_Y23_N42                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|port_dffd_reg_6~0                                                                                                                                     ; LABCELL_X31_Y23_N15                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|port_e3_reg[1]~0                                                                                                                                      ; MLABCELL_X34_Y25_N54                         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|port_e7_reg~0                                                                                                                                         ; LABCELL_X40_Y26_N6                           ; 1087    ; Async. clear, Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|port_e7_reg~3                                                                                                                                         ; LABCELL_X46_Y27_N21                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|port_eff7_reg_3~0                                                                                                                                     ; LABCELL_X31_Y23_N33                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|port_fe_reg[4]~0                                                                                                                                      ; MLABCELL_X39_Y28_N51                         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|port_ff3b_dat[5]~1                                                                                                                                    ; LABCELL_X27_Y25_N36                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|port_ff_reg[0]~1                                                                                                                                      ; LABCELL_X36_Y24_N45                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|process_100~0                                                                                                                                         ; LABCELL_X19_Y16_N15                          ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|rgb_vsync_n_7                                                                                                                                         ; FF_X19_Y22_N14                               ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|soundrive:soundrive_mod|chA[6]~2                                                                                                                      ; LABCELL_X33_Y22_N54                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|soundrive:soundrive_mod|chB[0]~3                                                                                                                      ; LABCELL_X33_Y22_N9                           ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|soundrive:soundrive_mod|chC[2]~3                                                                                                                      ; LABCELL_X33_Y22_N42                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|soundrive:soundrive_mod|chD[0]~2                                                                                                                      ; LABCELL_X33_Y22_N12                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|spi_master:spi_master_mod|Equal0~0                                                                                                                    ; LABCELL_X37_Y27_N39                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|spi_master:spi_master_mod|shift[1]~4                                                                                                                  ; LABCELL_X37_Y27_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|anchor_rotate~0                                                                                                                    ; LABCELL_X16_Y27_N54                          ; 38      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|attr0_we                                                                                                                           ; MLABCELL_X21_Y28_N21                         ; 2       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|attr1_we                                                                                                                           ; MLABCELL_X21_Y28_N12                         ; 2       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|attr2_we                                                                                                                           ; MLABCELL_X21_Y28_N18                         ; 2       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|attr3_we                                                                                                                           ; MLABCELL_X21_Y28_N36                         ; 2       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|attr4_we                                                                                                                           ; MLABCELL_X21_Y28_N39                         ; 2       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|attr_index[9]~6                                                                                                                    ; LABCELL_X22_Y28_N54                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|cpu_sprite_q[6]~0                                                                                                                  ; LABCELL_X18_Y28_N27                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|dpram:pattern|altsyncram:ram_q_rtl_0|altsyncram_cgj1:auto_generated|decode_5la:decode2|eq_node[0]                                  ; MLABCELL_X28_Y28_N33                         ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|dpram:pattern|altsyncram:ram_q_rtl_0|altsyncram_cgj1:auto_generated|decode_5la:decode2|eq_node[1]                                  ; MLABCELL_X28_Y28_N30                         ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|io_port_re                                                                                                                         ; MLABCELL_X28_Y28_N21                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|l0_we~0                                                                                                                            ; LABCELL_X18_Y25_N48                          ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|l1_we~1                                                                                                                            ; LABCELL_X19_Y25_N36                          ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|mirror_sprite_q[4]~4                                                                                                               ; LABCELL_X27_Y28_N57                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|pattern_index[6]~7                                                                                                                 ; MLABCELL_X28_Y28_N24                         ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|spr_cur_hcount[0]~2                                                                                                                ; LABCELL_X17_Y25_N27                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|spr_cur_hcount~0                                                                                                                   ; LABCELL_X13_Y25_N42                          ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|spr_cur_pattern_addr[13]                                                                                                           ; FF_X17_Y29_N8                                ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|spr_cur_pattern_addr[6]~4                                                                                                          ; LABCELL_X17_Y25_N33                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|spr_cur_vcount[5]~0                                                                                                                ; LABCELL_X19_Y26_N18                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|spr_cur_x_wrap~0                                                                                                                   ; LABCELL_X18_Y25_N39                          ; 37      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|spr_width_count[0]~0                                                                                                               ; LABCELL_X17_Y25_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|spr_width_count_delta[0]~0                                                                                                         ; LABCELL_X17_Y25_N45                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|status_reg_read[0]~1                                                                                                               ; MLABCELL_X28_Y28_N0                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sram_pre_A20_A13[6]~1                                                                                                                                 ; LABCELL_X36_Y22_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10017                                                                                                                         ; LABCELL_X64_Y19_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10019                                                                                                                         ; LABCELL_X63_Y19_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10020                                                                                                                         ; LABCELL_X63_Y19_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10021                                                                                                                         ; LABCELL_X70_Y20_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10022                                                                                                                         ; LABCELL_X66_Y19_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10023                                                                                                                         ; LABCELL_X66_Y19_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10024                                                                                                                         ; LABCELL_X68_Y21_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10025                                                                                                                         ; LABCELL_X66_Y19_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10026                                                                                                                         ; LABCELL_X70_Y21_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10027                                                                                                                         ; LABCELL_X64_Y22_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10028                                                                                                                         ; MLABCELL_X72_Y21_N21                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10029                                                                                                                         ; LABCELL_X68_Y20_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10030                                                                                                                         ; LABCELL_X66_Y22_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10031                                                                                                                         ; LABCELL_X64_Y22_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10032                                                                                                                         ; LABCELL_X71_Y22_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10033                                                                                                                         ; LABCELL_X71_Y22_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10034                                                                                                                         ; LABCELL_X61_Y19_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10035                                                                                                                         ; LABCELL_X62_Y21_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10036                                                                                                                         ; LABCELL_X61_Y21_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10037                                                                                                                         ; LABCELL_X62_Y21_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10038                                                                                                                         ; LABCELL_X71_Y22_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10039                                                                                                                         ; LABCELL_X62_Y23_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10040                                                                                                                         ; LABCELL_X73_Y21_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10041                                                                                                                         ; LABCELL_X73_Y21_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10042                                                                                                                         ; LABCELL_X66_Y22_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10043                                                                                                                         ; LABCELL_X67_Y22_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10044                                                                                                                         ; LABCELL_X71_Y22_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10045                                                                                                                         ; LABCELL_X67_Y22_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10046                                                                                                                         ; LABCELL_X66_Y22_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10047                                                                                                                         ; MLABCELL_X65_Y24_N39                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10048                                                                                                                         ; LABCELL_X61_Y21_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10049                                                                                                                         ; LABCELL_X67_Y22_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10050                                                                                                                         ; LABCELL_X61_Y19_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10051                                                                                                                         ; LABCELL_X62_Y19_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10052                                                                                                                         ; LABCELL_X63_Y19_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10053                                                                                                                         ; LABCELL_X62_Y19_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10054                                                                                                                         ; LABCELL_X70_Y21_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10055                                                                                                                         ; LABCELL_X64_Y23_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10056                                                                                                                         ; LABCELL_X64_Y21_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10057                                                                                                                         ; LABCELL_X64_Y21_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10058                                                                                                                         ; LABCELL_X70_Y21_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10059                                                                                                                         ; LABCELL_X68_Y20_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10060                                                                                                                         ; LABCELL_X64_Y19_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10061                                                                                                                         ; LABCELL_X64_Y19_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10062                                                                                                                         ; MLABCELL_X72_Y21_N39                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10063                                                                                                                         ; LABCELL_X71_Y22_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10064                                                                                                                         ; LABCELL_X64_Y19_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10065                                                                                                                         ; LABCELL_X63_Y20_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10066                                                                                                                         ; LABCELL_X67_Y21_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10067                                                                                                                         ; LABCELL_X66_Y21_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10068                                                                                                                         ; LABCELL_X70_Y21_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10069                                                                                                                         ; LABCELL_X71_Y21_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10070                                                                                                                         ; LABCELL_X63_Y23_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10071                                                                                                                         ; LABCELL_X64_Y23_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10072                                                                                                                         ; LABCELL_X62_Y23_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10073                                                                                                                         ; LABCELL_X63_Y23_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10074                                                                                                                         ; LABCELL_X70_Y23_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10075                                                                                                                         ; LABCELL_X66_Y21_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10076                                                                                                                         ; LABCELL_X71_Y22_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10077                                                                                                                         ; LABCELL_X63_Y20_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10078                                                                                                                         ; LABCELL_X62_Y21_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10079                                                                                                                         ; LABCELL_X63_Y20_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10080                                                                                                                         ; LABCELL_X64_Y22_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10081                                                                                                                         ; LABCELL_X63_Y20_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10084                                                                                                                         ; LABCELL_X62_Y4_N33                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10086                                                                                                                         ; LABCELL_X62_Y3_N12                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10088                                                                                                                         ; LABCELL_X66_Y3_N54                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10090                                                                                                                         ; LABCELL_X60_Y3_N21                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10092                                                                                                                         ; LABCELL_X56_Y3_N6                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10094                                                                                                                         ; LABCELL_X57_Y5_N51                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10096                                                                                                                         ; LABCELL_X66_Y3_N9                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10098                                                                                                                         ; MLABCELL_X59_Y3_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10100                                                                                                                         ; LABCELL_X57_Y3_N9                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10102                                                                                                                         ; LABCELL_X63_Y5_N24                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10104                                                                                                                         ; MLABCELL_X65_Y4_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10106                                                                                                                         ; MLABCELL_X65_Y5_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10108                                                                                                                         ; LABCELL_X56_Y3_N36                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10110                                                                                                                         ; LABCELL_X63_Y3_N15                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10112                                                                                                                         ; LABCELL_X64_Y3_N3                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10114                                                                                                                         ; LABCELL_X64_Y5_N3                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10116                                                                                                                         ; LABCELL_X62_Y4_N36                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10117                                                                                                                         ; LABCELL_X62_Y6_N51                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10118                                                                                                                         ; LABCELL_X62_Y5_N42                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10119                                                                                                                         ; LABCELL_X63_Y5_N9                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10120                                                                                                                         ; LABCELL_X62_Y4_N51                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10121                                                                                                                         ; LABCELL_X62_Y4_N12                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10122                                                                                                                         ; MLABCELL_X65_Y4_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10123                                                                                                                         ; MLABCELL_X65_Y4_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10124                                                                                                                         ; LABCELL_X60_Y4_N21                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10125                                                                                                                         ; LABCELL_X57_Y5_N54                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10126                                                                                                                         ; LABCELL_X55_Y3_N33                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10127                                                                                                                         ; LABCELL_X61_Y3_N6                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10128                                                                                                                         ; LABCELL_X67_Y4_N30                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10129                                                                                                                         ; LABCELL_X57_Y4_N3                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10130                                                                                                                         ; LABCELL_X57_Y4_N54                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10131                                                                                                                         ; LABCELL_X64_Y5_N57                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10133                                                                                                                         ; MLABCELL_X59_Y5_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10135                                                                                                                         ; MLABCELL_X59_Y5_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10137                                                                                                                         ; LABCELL_X56_Y4_N42                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10139                                                                                                                         ; MLABCELL_X59_Y3_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10141                                                                                                                         ; LABCELL_X56_Y4_N54                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10143                                                                                                                         ; LABCELL_X56_Y5_N36                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10145                                                                                                                         ; LABCELL_X67_Y4_N12                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10147                                                                                                                         ; MLABCELL_X59_Y3_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10149                                                                                                                         ; LABCELL_X61_Y7_N54                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10151                                                                                                                         ; LABCELL_X61_Y7_N21                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10153                                                                                                                         ; LABCELL_X66_Y4_N3                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10155                                                                                                                         ; LABCELL_X56_Y6_N57                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10157                                                                                                                         ; LABCELL_X60_Y3_N15                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10159                                                                                                                         ; LABCELL_X60_Y5_N15                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10161                                                                                                                         ; LABCELL_X66_Y4_N39                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10163                                                                                                                         ; MLABCELL_X65_Y5_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10164                                                                                                                         ; LABCELL_X56_Y6_N48                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10165                                                                                                                         ; LABCELL_X61_Y6_N39                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10166                                                                                                                         ; LABCELL_X62_Y4_N30                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10167                                                                                                                         ; LABCELL_X67_Y4_N27                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10168                                                                                                                         ; LABCELL_X62_Y6_N54                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10169                                                                                                                         ; LABCELL_X57_Y5_N45                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10170                                                                                                                         ; LABCELL_X56_Y6_N0                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10171                                                                                                                         ; MLABCELL_X59_Y6_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10172                                                                                                                         ; LABCELL_X56_Y6_N54                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10173                                                                                                                         ; LABCELL_X55_Y6_N24                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10174                                                                                                                         ; LABCELL_X56_Y6_N27                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10175                                                                                                                         ; LABCELL_X55_Y3_N12                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10176                                                                                                                         ; LABCELL_X61_Y7_N51                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10177                                                                                                                         ; LABCELL_X60_Y5_N57                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10178                                                                                                                         ; LABCELL_X56_Y6_N45                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10179                                                                                                                         ; LABCELL_X60_Y5_N27                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10181                                                                                                                         ; LABCELL_X51_Y4_N6                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10182                                                                                                                         ; LABCELL_X53_Y3_N6                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10183                                                                                                                         ; LABCELL_X53_Y3_N45                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10184                                                                                                                         ; LABCELL_X53_Y5_N12                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10186                                                                                                                         ; MLABCELL_X52_Y4_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10187                                                                                                                         ; LABCELL_X56_Y3_N48                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10188                                                                                                                         ; LABCELL_X57_Y3_N48                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10189                                                                                                                         ; LABCELL_X55_Y3_N45                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10190                                                                                                                         ; MLABCELL_X52_Y7_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10191                                                                                                                         ; LABCELL_X50_Y7_N54                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10192                                                                                                                         ; LABCELL_X53_Y6_N36                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10193                                                                                                                         ; LABCELL_X48_Y7_N54                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10194                                                                                                                         ; MLABCELL_X52_Y4_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10195                                                                                                                         ; LABCELL_X51_Y2_N30                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10196                                                                                                                         ; LABCELL_X53_Y6_N57                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10197                                                                                                                         ; LABCELL_X51_Y2_N33                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10198                                                                                                                         ; LABCELL_X51_Y4_N21                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10199                                                                                                                         ; LABCELL_X57_Y3_N18                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10200                                                                                                                         ; LABCELL_X55_Y6_N15                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10201                                                                                                                         ; LABCELL_X55_Y5_N33                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10202                                                                                                                         ; LABCELL_X50_Y4_N21                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10203                                                                                                                         ; LABCELL_X50_Y4_N18                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10204                                                                                                                         ; LABCELL_X50_Y6_N27                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10205                                                                                                                         ; LABCELL_X51_Y6_N24                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10206                                                                                                                         ; LABCELL_X51_Y5_N45                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10207                                                                                                                         ; MLABCELL_X52_Y6_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10208                                                                                                                         ; LABCELL_X51_Y5_N30                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10209                                                                                                                         ; MLABCELL_X52_Y4_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10210                                                                                                                         ; LABCELL_X50_Y7_N15                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10211                                                                                                                         ; MLABCELL_X52_Y6_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10212                                                                                                                         ; MLABCELL_X47_Y5_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10213                                                                                                                         ; MLABCELL_X47_Y6_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10214                                                                                                                         ; MLABCELL_X47_Y3_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10215                                                                                                                         ; LABCELL_X50_Y3_N0                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10216                                                                                                                         ; LABCELL_X51_Y4_N15                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10217                                                                                                                         ; LABCELL_X46_Y5_N6                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10218                                                                                                                         ; LABCELL_X53_Y6_N42                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10219                                                                                                                         ; LABCELL_X56_Y4_N15                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10220                                                                                                                         ; LABCELL_X55_Y4_N12                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10221                                                                                                                         ; MLABCELL_X52_Y4_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10222                                                                                                                         ; LABCELL_X53_Y6_N33                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10223                                                                                                                         ; LABCELL_X50_Y7_N6                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10224                                                                                                                         ; MLABCELL_X47_Y3_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10225                                                                                                                         ; LABCELL_X46_Y5_N54                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10226                                                                                                                         ; LABCELL_X53_Y6_N30                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10227                                                                                                                         ; LABCELL_X51_Y4_N12                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10228                                                                                                                         ; LABCELL_X50_Y6_N57                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10229                                                                                                                         ; LABCELL_X55_Y3_N3                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10230                                                                                                                         ; MLABCELL_X47_Y4_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10231                                                                                                                         ; MLABCELL_X52_Y7_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10232                                                                                                                         ; MLABCELL_X47_Y3_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10233                                                                                                                         ; LABCELL_X50_Y4_N15                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10234                                                                                                                         ; MLABCELL_X47_Y4_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10235                                                                                                                         ; MLABCELL_X47_Y4_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10236                                                                                                                         ; LABCELL_X51_Y4_N3                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10237                                                                                                                         ; LABCELL_X50_Y4_N54                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10238                                                                                                                         ; LABCELL_X53_Y5_N15                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10239                                                                                                                         ; LABCELL_X50_Y6_N51                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10240                                                                                                                         ; LABCELL_X53_Y5_N21                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10241                                                                                                                         ; MLABCELL_X47_Y5_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10242                                                                                                                         ; LABCELL_X51_Y6_N3                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10243                                                                                                                         ; LABCELL_X50_Y6_N30                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10244                                                                                                                         ; MLABCELL_X52_Y4_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10245                                                                                                                         ; MLABCELL_X47_Y6_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10247                                                                                                                         ; LABCELL_X51_Y7_N30                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10248                                                                                                                         ; LABCELL_X48_Y10_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10249                                                                                                                         ; LABCELL_X51_Y9_N42                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10250                                                                                                                         ; LABCELL_X53_Y11_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10252                                                                                                                         ; LABCELL_X50_Y9_N18                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10253                                                                                                                         ; LABCELL_X48_Y10_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10254                                                                                                                         ; LABCELL_X57_Y9_N54                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10255                                                                                                                         ; LABCELL_X53_Y9_N6                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10256                                                                                                                         ; LABCELL_X53_Y11_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10257                                                                                                                         ; MLABCELL_X47_Y11_N18                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10258                                                                                                                         ; LABCELL_X48_Y11_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10259                                                                                                                         ; MLABCELL_X47_Y11_N57                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10260                                                                                                                         ; LABCELL_X50_Y9_N21                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10261                                                                                                                         ; MLABCELL_X47_Y10_N3                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10262                                                                                                                         ; LABCELL_X50_Y9_N57                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10263                                                                                                                         ; MLABCELL_X47_Y11_N12                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10264                                                                                                                         ; LABCELL_X55_Y8_N27                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10265                                                                                                                         ; LABCELL_X55_Y8_N57                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10266                                                                                                                         ; LABCELL_X57_Y9_N21                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10267                                                                                                                         ; LABCELL_X57_Y9_N27                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10268                                                                                                                         ; LABCELL_X55_Y8_N24                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10269                                                                                                                         ; MLABCELL_X52_Y8_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10270                                                                                                                         ; LABCELL_X56_Y9_N36                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10271                                                                                                                         ; LABCELL_X56_Y9_N12                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10272                                                                                                                         ; MLABCELL_X52_Y10_N9                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10273                                                                                                                         ; MLABCELL_X52_Y10_N33                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10274                                                                                                                         ; LABCELL_X51_Y10_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10275                                                                                                                         ; LABCELL_X51_Y10_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10276                                                                                                                         ; LABCELL_X53_Y10_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10277                                                                                                                         ; LABCELL_X53_Y10_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10278                                                                                                                         ; MLABCELL_X52_Y10_N15                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10279                                                                                                                         ; MLABCELL_X52_Y10_N6                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10280                                                                                                                         ; LABCELL_X46_Y11_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10281                                                                                                                         ; LABCELL_X50_Y10_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10282                                                                                                                         ; LABCELL_X55_Y9_N21                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10283                                                                                                                         ; MLABCELL_X47_Y10_N12                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10284                                                                                                                         ; MLABCELL_X47_Y8_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10285                                                                                                                         ; LABCELL_X50_Y8_N24                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10286                                                                                                                         ; MLABCELL_X52_Y8_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10287                                                                                                                         ; LABCELL_X46_Y9_N12                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10288                                                                                                                         ; LABCELL_X46_Y10_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10289                                                                                                                         ; MLABCELL_X47_Y10_N36                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10290                                                                                                                         ; LABCELL_X48_Y11_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10291                                                                                                                         ; LABCELL_X46_Y11_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10292                                                                                                                         ; LABCELL_X46_Y9_N0                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10293                                                                                                                         ; MLABCELL_X47_Y10_N6                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10294                                                                                                                         ; MLABCELL_X47_Y8_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10295                                                                                                                         ; LABCELL_X46_Y9_N57                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10296                                                                                                                         ; LABCELL_X51_Y7_N36                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10297                                                                                                                         ; LABCELL_X50_Y10_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10298                                                                                                                         ; MLABCELL_X47_Y10_N57                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10299                                                                                                                         ; LABCELL_X53_Y9_N12                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10300                                                                                                                         ; LABCELL_X50_Y8_N21                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10301                                                                                                                         ; MLABCELL_X52_Y8_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10302                                                                                                                         ; MLABCELL_X52_Y8_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10303                                                                                                                         ; MLABCELL_X52_Y8_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10304                                                                                                                         ; LABCELL_X51_Y9_N30                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10305                                                                                                                         ; LABCELL_X53_Y11_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10306                                                                                                                         ; MLABCELL_X52_Y11_N9                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10307                                                                                                                         ; LABCELL_X53_Y11_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10308                                                                                                                         ; LABCELL_X51_Y9_N9                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10309                                                                                                                         ; LABCELL_X50_Y8_N15                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10310                                                                                                                         ; LABCELL_X53_Y9_N45                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10311                                                                                                                         ; LABCELL_X53_Y11_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10397                                                                                                                         ; MLABCELL_X72_Y4_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10399                                                                                                                         ; MLABCELL_X72_Y5_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10400                                                                                                                         ; LABCELL_X75_Y4_N15                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10401                                                                                                                         ; LABCELL_X71_Y5_N3                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10402                                                                                                                         ; LABCELL_X73_Y4_N9                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10403                                                                                                                         ; LABCELL_X67_Y5_N33                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10404                                                                                                                         ; LABCELL_X77_Y4_N9                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10405                                                                                                                         ; MLABCELL_X72_Y5_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10406                                                                                                                         ; LABCELL_X75_Y3_N54                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10407                                                                                                                         ; LABCELL_X74_Y5_N3                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10408                                                                                                                         ; LABCELL_X73_Y3_N57                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10409                                                                                                                         ; LABCELL_X74_Y5_N33                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10410                                                                                                                         ; LABCELL_X80_Y5_N33                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10411                                                                                                                         ; LABCELL_X80_Y5_N27                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10412                                                                                                                         ; LABCELL_X77_Y4_N6                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10413                                                                                                                         ; LABCELL_X79_Y5_N45                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10414                                                                                                                         ; MLABCELL_X72_Y4_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10415                                                                                                                         ; MLABCELL_X72_Y6_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10416                                                                                                                         ; LABCELL_X70_Y4_N9                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10417                                                                                                                         ; LABCELL_X71_Y5_N27                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10418                                                                                                                         ; LABCELL_X74_Y5_N6                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10419                                                                                                                         ; MLABCELL_X72_Y6_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10420                                                                                                                         ; MLABCELL_X78_Y6_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10421                                                                                                                         ; MLABCELL_X78_Y6_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10422                                                                                                                         ; LABCELL_X75_Y3_N9                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10423                                                                                                                         ; LABCELL_X75_Y5_N27                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10424                                                                                                                         ; LABCELL_X79_Y4_N21                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10425                                                                                                                         ; LABCELL_X74_Y5_N30                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10426                                                                                                                         ; MLABCELL_X78_Y4_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10427                                                                                                                         ; MLABCELL_X78_Y7_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10428                                                                                                                         ; LABCELL_X79_Y7_N54                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10429                                                                                                                         ; LABCELL_X79_Y7_N6                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10430                                                                                                                         ; MLABCELL_X72_Y4_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10431                                                                                                                         ; LABCELL_X71_Y3_N27                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10432                                                                                                                         ; LABCELL_X70_Y3_N9                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10433                                                                                                                         ; LABCELL_X70_Y3_N6                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10434                                                                                                                         ; LABCELL_X70_Y4_N51                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10435                                                                                                                         ; LABCELL_X70_Y4_N33                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10436                                                                                                                         ; LABCELL_X71_Y6_N12                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10437                                                                                                                         ; LABCELL_X71_Y6_N27                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10438                                                                                                                         ; LABCELL_X74_Y7_N33                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10439                                                                                                                         ; LABCELL_X74_Y7_N18                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10440                                                                                                                         ; LABCELL_X74_Y7_N12                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10441                                                                                                                         ; LABCELL_X74_Y6_N6                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10442                                                                                                                         ; LABCELL_X73_Y3_N39                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10443                                                                                                                         ; LABCELL_X73_Y6_N0                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10444                                                                                                                         ; LABCELL_X73_Y6_N54                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10445                                                                                                                         ; LABCELL_X73_Y6_N3                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10446                                                                                                                         ; MLABCELL_X72_Y3_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10447                                                                                                                         ; LABCELL_X75_Y4_N45                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10448                                                                                                                         ; LABCELL_X75_Y3_N57                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10449                                                                                                                         ; LABCELL_X74_Y3_N51                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10450                                                                                                                         ; LABCELL_X70_Y4_N48                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10451                                                                                                                         ; LABCELL_X70_Y3_N33                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10452                                                                                                                         ; LABCELL_X75_Y5_N45                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10453                                                                                                                         ; LABCELL_X73_Y6_N57                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10454                                                                                                                         ; MLABCELL_X72_Y3_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10455                                                                                                                         ; LABCELL_X77_Y6_N18                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10456                                                                                                                         ; LABCELL_X70_Y4_N57                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10457                                                                                                                         ; LABCELL_X73_Y5_N45                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10458                                                                                                                         ; MLABCELL_X72_Y6_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10459                                                                                                                         ; LABCELL_X77_Y6_N9                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10460                                                                                                                         ; LABCELL_X75_Y6_N39                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~10461                                                                                                                         ; LABCELL_X71_Y6_N24                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11639                                                                                                                         ; MLABCELL_X82_Y19_N21                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11640                                                                                                                         ; LABCELL_X83_Y19_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11641                                                                                                                         ; LABCELL_X81_Y19_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11642                                                                                                                         ; LABCELL_X81_Y19_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11644                                                                                                                         ; LABCELL_X83_Y17_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11645                                                                                                                         ; LABCELL_X85_Y17_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11646                                                                                                                         ; LABCELL_X81_Y17_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11647                                                                                                                         ; LABCELL_X80_Y17_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11648                                                                                                                         ; MLABCELL_X84_Y17_N30                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11649                                                                                                                         ; LABCELL_X83_Y17_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11650                                                                                                                         ; MLABCELL_X82_Y19_N15                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11651                                                                                                                         ; LABCELL_X81_Y19_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11652                                                                                                                         ; MLABCELL_X84_Y17_N42                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11653                                                                                                                         ; LABCELL_X85_Y17_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11654                                                                                                                         ; LABCELL_X81_Y19_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11655                                                                                                                         ; LABCELL_X81_Y19_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11656                                                                                                                         ; LABCELL_X81_Y18_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11657                                                                                                                         ; LABCELL_X83_Y17_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11658                                                                                                                         ; LABCELL_X83_Y18_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11659                                                                                                                         ; LABCELL_X79_Y16_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11660                                                                                                                         ; LABCELL_X80_Y16_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11661                                                                                                                         ; LABCELL_X79_Y16_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11662                                                                                                                         ; LABCELL_X74_Y17_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11663                                                                                                                         ; LABCELL_X77_Y17_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11664                                                                                                                         ; MLABCELL_X82_Y16_N12                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11665                                                                                                                         ; MLABCELL_X82_Y16_N18                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11666                                                                                                                         ; LABCELL_X77_Y20_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11667                                                                                                                         ; LABCELL_X77_Y17_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11668                                                                                                                         ; LABCELL_X81_Y16_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11669                                                                                                                         ; MLABCELL_X82_Y16_N21                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11670                                                                                                                         ; LABCELL_X81_Y16_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11671                                                                                                                         ; MLABCELL_X78_Y16_N27                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11672                                                                                                                         ; MLABCELL_X84_Y18_N57                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11673                                                                                                                         ; MLABCELL_X84_Y19_N21                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11674                                                                                                                         ; MLABCELL_X82_Y20_N51                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11675                                                                                                                         ; LABCELL_X81_Y19_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11676                                                                                                                         ; LABCELL_X75_Y18_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11677                                                                                                                         ; LABCELL_X85_Y18_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11678                                                                                                                         ; LABCELL_X80_Y18_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11679                                                                                                                         ; LABCELL_X80_Y18_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11680                                                                                                                         ; LABCELL_X83_Y16_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11681                                                                                                                         ; LABCELL_X83_Y18_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11682                                                                                                                         ; MLABCELL_X82_Y20_N12                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11683                                                                                                                         ; LABCELL_X80_Y19_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11684                                                                                                                         ; MLABCELL_X84_Y18_N12                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11685                                                                                                                         ; LABCELL_X85_Y18_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11686                                                                                                                         ; LABCELL_X81_Y19_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11687                                                                                                                         ; LABCELL_X79_Y17_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11688                                                                                                                         ; LABCELL_X81_Y18_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11689                                                                                                                         ; LABCELL_X83_Y16_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11690                                                                                                                         ; LABCELL_X77_Y18_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11691                                                                                                                         ; LABCELL_X77_Y18_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11692                                                                                                                         ; LABCELL_X75_Y18_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11693                                                                                                                         ; MLABCELL_X78_Y18_N3                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11694                                                                                                                         ; LABCELL_X74_Y19_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11695                                                                                                                         ; LABCELL_X81_Y19_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11696                                                                                                                         ; LABCELL_X77_Y17_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11697                                                                                                                         ; LABCELL_X77_Y20_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11698                                                                                                                         ; LABCELL_X74_Y19_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11699                                                                                                                         ; LABCELL_X77_Y20_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11700                                                                                                                         ; LABCELL_X75_Y18_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11701                                                                                                                         ; LABCELL_X77_Y17_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11702                                                                                                                         ; LABCELL_X74_Y19_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11703                                                                                                                         ; LABCELL_X77_Y17_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11705                                                                                                                         ; LABCELL_X83_Y28_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11707                                                                                                                         ; LABCELL_X83_Y28_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11708                                                                                                                         ; LABCELL_X85_Y27_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11709                                                                                                                         ; LABCELL_X83_Y28_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11710                                                                                                                         ; MLABCELL_X87_Y27_N18                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11711                                                                                                                         ; LABCELL_X79_Y26_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11712                                                                                                                         ; MLABCELL_X78_Y27_N36                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11713                                                                                                                         ; LABCELL_X81_Y26_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11714                                                                                                                         ; MLABCELL_X87_Y23_N15                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11715                                                                                                                         ; LABCELL_X74_Y27_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11716                                                                                                                         ; LABCELL_X77_Y24_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11717                                                                                                                         ; LABCELL_X77_Y24_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11718                                                                                                                         ; LABCELL_X83_Y26_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11719                                                                                                                         ; LABCELL_X83_Y26_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11720                                                                                                                         ; MLABCELL_X84_Y26_N12                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11721                                                                                                                         ; LABCELL_X81_Y26_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11722                                                                                                                         ; MLABCELL_X82_Y27_N3                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11723                                                                                                                         ; LABCELL_X77_Y27_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11724                                                                                                                         ; LABCELL_X85_Y26_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11725                                                                                                                         ; MLABCELL_X82_Y28_N33                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11726                                                                                                                         ; LABCELL_X83_Y27_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11727                                                                                                                         ; LABCELL_X83_Y27_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11728                                                                                                                         ; LABCELL_X75_Y27_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11729                                                                                                                         ; LABCELL_X79_Y27_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11730                                                                                                                         ; LABCELL_X81_Y28_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11731                                                                                                                         ; LABCELL_X80_Y25_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11732                                                                                                                         ; LABCELL_X85_Y26_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11733                                                                                                                         ; MLABCELL_X82_Y28_N39                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11734                                                                                                                         ; LABCELL_X83_Y26_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11735                                                                                                                         ; LABCELL_X83_Y26_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11736                                                                                                                         ; LABCELL_X79_Y26_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11737                                                                                                                         ; LABCELL_X81_Y26_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11738                                                                                                                         ; LABCELL_X77_Y24_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11739                                                                                                                         ; LABCELL_X77_Y24_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11740                                                                                                                         ; LABCELL_X77_Y25_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11741                                                                                                                         ; MLABCELL_X78_Y25_N12                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11742                                                                                                                         ; LABCELL_X75_Y27_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11743                                                                                                                         ; LABCELL_X75_Y27_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11744                                                                                                                         ; LABCELL_X73_Y25_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11745                                                                                                                         ; LABCELL_X73_Y27_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11746                                                                                                                         ; LABCELL_X81_Y25_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11747                                                                                                                         ; MLABCELL_X72_Y25_N12                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11748                                                                                                                         ; LABCELL_X77_Y24_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11749                                                                                                                         ; MLABCELL_X72_Y25_N21                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11750                                                                                                                         ; LABCELL_X77_Y26_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11751                                                                                                                         ; LABCELL_X73_Y28_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11752                                                                                                                         ; LABCELL_X73_Y25_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11753                                                                                                                         ; LABCELL_X74_Y27_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11754                                                                                                                         ; LABCELL_X81_Y27_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11755                                                                                                                         ; LABCELL_X79_Y26_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11756                                                                                                                         ; LABCELL_X81_Y25_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11757                                                                                                                         ; MLABCELL_X78_Y26_N15                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11758                                                                                                                         ; MLABCELL_X78_Y27_N45                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11759                                                                                                                         ; LABCELL_X77_Y27_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11760                                                                                                                         ; LABCELL_X80_Y25_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11761                                                                                                                         ; MLABCELL_X78_Y25_N36                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11762                                                                                                                         ; MLABCELL_X78_Y27_N42                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11763                                                                                                                         ; LABCELL_X74_Y27_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11764                                                                                                                         ; MLABCELL_X78_Y27_N0                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11765                                                                                                                         ; LABCELL_X77_Y26_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11766                                                                                                                         ; MLABCELL_X78_Y27_N39                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11767                                                                                                                         ; LABCELL_X74_Y27_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11768                                                                                                                         ; MLABCELL_X78_Y27_N18                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11769                                                                                                                         ; LABCELL_X74_Y27_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11771                                                                                                                         ; LABCELL_X80_Y24_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11773                                                                                                                         ; LABCELL_X77_Y23_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11774                                                                                                                         ; MLABCELL_X84_Y22_N24                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11775                                                                                                                         ; MLABCELL_X84_Y22_N21                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11776                                                                                                                         ; MLABCELL_X87_Y23_N54                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11777                                                                                                                         ; LABCELL_X77_Y23_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11778                                                                                                                         ; LABCELL_X75_Y22_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11779                                                                                                                         ; LABCELL_X75_Y22_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11780                                                                                                                         ; MLABCELL_X87_Y24_N54                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11781                                                                                                                         ; LABCELL_X79_Y22_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11782                                                                                                                         ; LABCELL_X85_Y24_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11783                                                                                                                         ; LABCELL_X83_Y22_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11784                                                                                                                         ; MLABCELL_X82_Y24_N33                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11785                                                                                                                         ; LABCELL_X77_Y22_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11786                                                                                                                         ; LABCELL_X81_Y22_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11787                                                                                                                         ; LABCELL_X80_Y22_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11788                                                                                                                         ; LABCELL_X77_Y21_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11789                                                                                                                         ; LABCELL_X77_Y21_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11790                                                                                                                         ; LABCELL_X79_Y21_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11791                                                                                                                         ; LABCELL_X77_Y21_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11792                                                                                                                         ; MLABCELL_X82_Y24_N48                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11793                                                                                                                         ; LABCELL_X77_Y23_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11794                                                                                                                         ; LABCELL_X79_Y21_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11795                                                                                                                         ; LABCELL_X79_Y23_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11796                                                                                                                         ; MLABCELL_X82_Y24_N39                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11797                                                                                                                         ; LABCELL_X85_Y22_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11798                                                                                                                         ; LABCELL_X85_Y24_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11799                                                                                                                         ; MLABCELL_X84_Y21_N36                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11800                                                                                                                         ; LABCELL_X83_Y25_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11801                                                                                                                         ; MLABCELL_X82_Y22_N18                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11802                                                                                                                         ; LABCELL_X79_Y21_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11803                                                                                                                         ; MLABCELL_X84_Y21_N54                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11804                                                                                                                         ; LABCELL_X80_Y24_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11805                                                                                                                         ; LABCELL_X79_Y23_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11806                                                                                                                         ; LABCELL_X75_Y24_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11807                                                                                                                         ; LABCELL_X79_Y23_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11808                                                                                                                         ; MLABCELL_X78_Y21_N6                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11809                                                                                                                         ; LABCELL_X81_Y21_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11810                                                                                                                         ; LABCELL_X75_Y21_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11811                                                                                                                         ; LABCELL_X75_Y23_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11812                                                                                                                         ; MLABCELL_X82_Y24_N3                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11813                                                                                                                         ; LABCELL_X79_Y22_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11814                                                                                                                         ; MLABCELL_X78_Y21_N51                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11815                                                                                                                         ; MLABCELL_X78_Y22_N3                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11816                                                                                                                         ; LABCELL_X75_Y21_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11817                                                                                                                         ; LABCELL_X74_Y21_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11818                                                                                                                         ; LABCELL_X74_Y21_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11819                                                                                                                         ; LABCELL_X74_Y21_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11820                                                                                                                         ; LABCELL_X80_Y24_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11821                                                                                                                         ; MLABCELL_X78_Y21_N9                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11822                                                                                                                         ; MLABCELL_X82_Y24_N57                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11823                                                                                                                         ; LABCELL_X80_Y24_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11824                                                                                                                         ; LABCELL_X80_Y23_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11825                                                                                                                         ; LABCELL_X83_Y22_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11826                                                                                                                         ; LABCELL_X83_Y22_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11827                                                                                                                         ; LABCELL_X80_Y21_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11828                                                                                                                         ; LABCELL_X85_Y25_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11829                                                                                                                         ; LABCELL_X85_Y24_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11830                                                                                                                         ; LABCELL_X77_Y22_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11831                                                                                                                         ; LABCELL_X77_Y23_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11832                                                                                                                         ; LABCELL_X85_Y23_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11833                                                                                                                         ; LABCELL_X83_Y23_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11834                                                                                                                         ; LABCELL_X77_Y22_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11835                                                                                                                         ; LABCELL_X77_Y23_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11837                                                                                                                         ; MLABCELL_X82_Y29_N6                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11838                                                                                                                         ; LABCELL_X74_Y31_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11839                                                                                                                         ; LABCELL_X83_Y31_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11840                                                                                                                         ; LABCELL_X80_Y29_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11841                                                                                                                         ; LABCELL_X79_Y30_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11842                                                                                                                         ; MLABCELL_X82_Y28_N48                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11843                                                                                                                         ; LABCELL_X79_Y31_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11844                                                                                                                         ; LABCELL_X79_Y28_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11845                                                                                                                         ; LABCELL_X80_Y31_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11846                                                                                                                         ; LABCELL_X83_Y29_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11847                                                                                                                         ; LABCELL_X79_Y30_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11848                                                                                                                         ; LABCELL_X80_Y31_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11849                                                                                                                         ; LABCELL_X79_Y30_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11850                                                                                                                         ; LABCELL_X81_Y30_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11851                                                                                                                         ; LABCELL_X83_Y31_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11852                                                                                                                         ; MLABCELL_X78_Y28_N15                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11854                                                                                                                         ; LABCELL_X79_Y29_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11855                                                                                                                         ; LABCELL_X74_Y31_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11856                                                                                                                         ; LABCELL_X81_Y28_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11857                                                                                                                         ; LABCELL_X83_Y29_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11858                                                                                                                         ; LABCELL_X83_Y31_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11859                                                                                                                         ; LABCELL_X80_Y29_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11860                                                                                                                         ; LABCELL_X79_Y29_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11861                                                                                                                         ; MLABCELL_X78_Y31_N57                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11862                                                                                                                         ; LABCELL_X81_Y28_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11863                                                                                                                         ; LABCELL_X79_Y28_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11864                                                                                                                         ; LABCELL_X81_Y28_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11865                                                                                                                         ; LABCELL_X80_Y28_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11866                                                                                                                         ; LABCELL_X80_Y29_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11867                                                                                                                         ; LABCELL_X79_Y28_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11868                                                                                                                         ; LABCELL_X81_Y29_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11869                                                                                                                         ; MLABCELL_X78_Y28_N42                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11870                                                                                                                         ; LABCELL_X80_Y29_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11871                                                                                                                         ; LABCELL_X74_Y31_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11872                                                                                                                         ; LABCELL_X80_Y29_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11873                                                                                                                         ; LABCELL_X75_Y29_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11874                                                                                                                         ; MLABCELL_X82_Y29_N33                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11875                                                                                                                         ; MLABCELL_X72_Y28_N51                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11876                                                                                                                         ; LABCELL_X83_Y29_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11877                                                                                                                         ; LABCELL_X75_Y29_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11878                                                                                                                         ; LABCELL_X74_Y29_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11879                                                                                                                         ; MLABCELL_X72_Y29_N57                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11880                                                                                                                         ; LABCELL_X73_Y29_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11881                                                                                                                         ; MLABCELL_X72_Y29_N39                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11882                                                                                                                         ; MLABCELL_X82_Y29_N12                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11883                                                                                                                         ; LABCELL_X74_Y29_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11884                                                                                                                         ; LABCELL_X74_Y29_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11885                                                                                                                         ; MLABCELL_X72_Y30_N6                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11886                                                                                                                         ; LABCELL_X83_Y30_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11887                                                                                                                         ; LABCELL_X83_Y29_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11888                                                                                                                         ; MLABCELL_X82_Y30_N54                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11889                                                                                                                         ; MLABCELL_X82_Y30_N0                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11890                                                                                                                         ; LABCELL_X74_Y29_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11891                                                                                                                         ; MLABCELL_X72_Y28_N6                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11892                                                                                                                         ; LABCELL_X75_Y29_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11893                                                                                                                         ; MLABCELL_X78_Y28_N12                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11894                                                                                                                         ; LABCELL_X74_Y29_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11895                                                                                                                         ; LABCELL_X83_Y30_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11896                                                                                                                         ; LABCELL_X73_Y29_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11897                                                                                                                         ; LABCELL_X79_Y29_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11898                                                                                                                         ; LABCELL_X73_Y31_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11899                                                                                                                         ; LABCELL_X74_Y29_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11900                                                                                                                         ; MLABCELL_X72_Y30_N0                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11901                                                                                                                         ; MLABCELL_X72_Y30_N33                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11903                                                                                                                         ; MLABCELL_X78_Y9_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11904                                                                                                                         ; LABCELL_X77_Y10_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11905                                                                                                                         ; LABCELL_X75_Y10_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11906                                                                                                                         ; LABCELL_X74_Y10_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11908                                                                                                                         ; LABCELL_X77_Y12_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11909                                                                                                                         ; LABCELL_X77_Y11_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11910                                                                                                                         ; LABCELL_X75_Y10_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11911                                                                                                                         ; LABCELL_X73_Y11_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11912                                                                                                                         ; MLABCELL_X78_Y9_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11913                                                                                                                         ; LABCELL_X75_Y10_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11914                                                                                                                         ; MLABCELL_X78_Y10_N51                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11915                                                                                                                         ; LABCELL_X75_Y10_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11916                                                                                                                         ; MLABCELL_X78_Y9_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11917                                                                                                                         ; LABCELL_X75_Y10_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11918                                                                                                                         ; LABCELL_X71_Y11_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11919                                                                                                                         ; LABCELL_X77_Y11_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11920                                                                                                                         ; LABCELL_X75_Y9_N45                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11921                                                                                                                         ; MLABCELL_X65_Y13_N48                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11922                                                                                                                         ; LABCELL_X75_Y13_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11923                                                                                                                         ; LABCELL_X75_Y13_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11924                                                                                                                         ; LABCELL_X77_Y9_N36                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11925                                                                                                                         ; LABCELL_X75_Y13_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11926                                                                                                                         ; LABCELL_X74_Y13_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11927                                                                                                                         ; LABCELL_X73_Y10_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11928                                                                                                                         ; LABCELL_X77_Y9_N27                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11929                                                                                                                         ; LABCELL_X73_Y12_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11930                                                                                                                         ; LABCELL_X73_Y12_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11931                                                                                                                         ; LABCELL_X73_Y12_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11932                                                                                                                         ; LABCELL_X77_Y9_N9                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11933                                                                                                                         ; LABCELL_X77_Y12_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11934                                                                                                                         ; LABCELL_X70_Y10_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11935                                                                                                                         ; LABCELL_X70_Y10_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11936                                                                                                                         ; LABCELL_X75_Y9_N33                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11937                                                                                                                         ; LABCELL_X74_Y9_N18                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11938                                                                                                                         ; LABCELL_X74_Y9_N42                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11939                                                                                                                         ; LABCELL_X71_Y11_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11940                                                                                                                         ; MLABCELL_X72_Y9_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11941                                                                                                                         ; LABCELL_X73_Y11_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11942                                                                                                                         ; LABCELL_X73_Y9_N3                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11943                                                                                                                         ; LABCELL_X73_Y11_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11944                                                                                                                         ; LABCELL_X75_Y10_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11945                                                                                                                         ; LABCELL_X70_Y10_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11946                                                                                                                         ; LABCELL_X71_Y9_N39                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11947                                                                                                                         ; LABCELL_X71_Y9_N15                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11948                                                                                                                         ; LABCELL_X75_Y10_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11949                                                                                                                         ; LABCELL_X79_Y11_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11950                                                                                                                         ; LABCELL_X71_Y11_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11951                                                                                                                         ; LABCELL_X71_Y11_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11952                                                                                                                         ; LABCELL_X79_Y12_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11953                                                                                                                         ; LABCELL_X73_Y8_N30                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11954                                                                                                                         ; LABCELL_X75_Y10_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11955                                                                                                                         ; LABCELL_X73_Y12_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11956                                                                                                                         ; LABCELL_X73_Y9_N9                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11957                                                                                                                         ; LABCELL_X79_Y12_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11958                                                                                                                         ; LABCELL_X75_Y10_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11959                                                                                                                         ; MLABCELL_X78_Y12_N0                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11960                                                                                                                         ; LABCELL_X74_Y10_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11961                                                                                                                         ; LABCELL_X73_Y8_N24                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11962                                                                                                                         ; LABCELL_X75_Y10_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11963                                                                                                                         ; LABCELL_X70_Y10_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11964                                                                                                                         ; LABCELL_X73_Y9_N6                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11965                                                                                                                         ; LABCELL_X73_Y10_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11966                                                                                                                         ; LABCELL_X74_Y11_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11967                                                                                                                         ; LABCELL_X70_Y10_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11969                                                                                                                         ; LABCELL_X55_Y12_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11971                                                                                                                         ; LABCELL_X55_Y12_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11972                                                                                                                         ; LABCELL_X53_Y14_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11973                                                                                                                         ; LABCELL_X53_Y12_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11974                                                                                                                         ; LABCELL_X61_Y11_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11975                                                                                                                         ; LABCELL_X57_Y12_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11976                                                                                                                         ; LABCELL_X53_Y14_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11977                                                                                                                         ; LABCELL_X57_Y14_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11978                                                                                                                         ; MLABCELL_X52_Y12_N18                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11979                                                                                                                         ; LABCELL_X48_Y13_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11980                                                                                                                         ; LABCELL_X51_Y14_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11981                                                                                                                         ; LABCELL_X50_Y14_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11982                                                                                                                         ; LABCELL_X50_Y12_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11983                                                                                                                         ; LABCELL_X48_Y13_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11984                                                                                                                         ; MLABCELL_X52_Y13_N24                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11985                                                                                                                         ; LABCELL_X48_Y13_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11986                                                                                                                         ; LABCELL_X56_Y12_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11987                                                                                                                         ; LABCELL_X51_Y13_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11988                                                                                                                         ; LABCELL_X50_Y13_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11989                                                                                                                         ; LABCELL_X55_Y11_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11990                                                                                                                         ; LABCELL_X51_Y12_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11991                                                                                                                         ; LABCELL_X55_Y14_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11992                                                                                                                         ; LABCELL_X50_Y13_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11993                                                                                                                         ; LABCELL_X57_Y14_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11994                                                                                                                         ; LABCELL_X51_Y12_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11995                                                                                                                         ; LABCELL_X51_Y12_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11996                                                                                                                         ; LABCELL_X51_Y13_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11997                                                                                                                         ; LABCELL_X51_Y13_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11998                                                                                                                         ; LABCELL_X50_Y12_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~11999                                                                                                                         ; LABCELL_X48_Y13_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12000                                                                                                                         ; LABCELL_X50_Y13_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12001                                                                                                                         ; LABCELL_X50_Y13_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12002                                                                                                                         ; LABCELL_X63_Y12_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12003                                                                                                                         ; LABCELL_X55_Y12_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12004                                                                                                                         ; LABCELL_X60_Y12_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12005                                                                                                                         ; LABCELL_X60_Y12_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12006                                                                                                                         ; LABCELL_X61_Y11_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12007                                                                                                                         ; LABCELL_X56_Y11_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12008                                                                                                                         ; MLABCELL_X59_Y14_N9                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12009                                                                                                                         ; MLABCELL_X59_Y14_N3                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12010                                                                                                                         ; LABCELL_X63_Y12_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12011                                                                                                                         ; LABCELL_X60_Y13_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12012                                                                                                                         ; LABCELL_X63_Y12_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12013                                                                                                                         ; LABCELL_X60_Y13_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12014                                                                                                                         ; LABCELL_X56_Y15_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12015                                                                                                                         ; LABCELL_X56_Y15_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12016                                                                                                                         ; LABCELL_X53_Y14_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12017                                                                                                                         ; LABCELL_X56_Y15_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12018                                                                                                                         ; LABCELL_X57_Y12_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12019                                                                                                                         ; LABCELL_X51_Y14_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12020                                                                                                                         ; MLABCELL_X52_Y12_N36                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12021                                                                                                                         ; MLABCELL_X52_Y13_N3                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12022                                                                                                                         ; MLABCELL_X59_Y12_N18                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12023                                                                                                                         ; LABCELL_X55_Y11_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12024                                                                                                                         ; LABCELL_X55_Y13_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12025                                                                                                                         ; LABCELL_X55_Y15_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12026                                                                                                                         ; LABCELL_X57_Y12_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12027                                                                                                                         ; LABCELL_X56_Y14_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12028                                                                                                                         ; LABCELL_X53_Y12_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12029                                                                                                                         ; LABCELL_X53_Y11_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12030                                                                                                                         ; LABCELL_X57_Y12_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12031                                                                                                                         ; LABCELL_X56_Y14_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12032                                                                                                                         ; LABCELL_X60_Y13_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12033                                                                                                                         ; LABCELL_X60_Y11_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12035                                                                                                                         ; LABCELL_X67_Y7_N0                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12037                                                                                                                         ; LABCELL_X68_Y6_N48                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12038                                                                                                                         ; MLABCELL_X65_Y9_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12039                                                                                                                         ; LABCELL_X67_Y7_N45                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12040                                                                                                                         ; LABCELL_X68_Y7_N36                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12041                                                                                                                         ; LABCELL_X68_Y7_N0                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12042                                                                                                                         ; LABCELL_X67_Y9_N18                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12043                                                                                                                         ; LABCELL_X68_Y7_N30                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12044                                                                                                                         ; LABCELL_X62_Y7_N15                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12045                                                                                                                         ; LABCELL_X61_Y8_N18                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12046                                                                                                                         ; MLABCELL_X65_Y6_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12047                                                                                                                         ; LABCELL_X67_Y8_N21                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12048                                                                                                                         ; LABCELL_X62_Y7_N18                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12049                                                                                                                         ; LABCELL_X66_Y8_N54                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12050                                                                                                                         ; MLABCELL_X65_Y6_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12051                                                                                                                         ; LABCELL_X66_Y8_N42                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12052                                                                                                                         ; MLABCELL_X65_Y6_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12053                                                                                                                         ; LABCELL_X67_Y6_N33                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12054                                                                                                                         ; LABCELL_X66_Y9_N45                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12055                                                                                                                         ; LABCELL_X62_Y8_N42                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12056                                                                                                                         ; LABCELL_X66_Y6_N9                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12057                                                                                                                         ; LABCELL_X67_Y6_N57                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12058                                                                                                                         ; LABCELL_X63_Y10_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12059                                                                                                                         ; LABCELL_X66_Y8_N57                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12060                                                                                                                         ; LABCELL_X64_Y8_N33                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12061                                                                                                                         ; LABCELL_X60_Y8_N45                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12062                                                                                                                         ; MLABCELL_X65_Y10_N12                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12063                                                                                                                         ; LABCELL_X64_Y8_N6                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12064                                                                                                                         ; LABCELL_X64_Y6_N9                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12065                                                                                                                         ; MLABCELL_X65_Y8_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12066                                                                                                                         ; LABCELL_X67_Y10_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12067                                                                                                                         ; MLABCELL_X65_Y8_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12068                                                                                                                         ; LABCELL_X66_Y7_N21                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12069                                                                                                                         ; LABCELL_X68_Y5_N27                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12070                                                                                                                         ; LABCELL_X64_Y7_N0                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12071                                                                                                                         ; LABCELL_X66_Y7_N0                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12072                                                                                                                         ; LABCELL_X61_Y9_N15                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12073                                                                                                                         ; LABCELL_X61_Y11_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12074                                                                                                                         ; LABCELL_X68_Y9_N18                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12075                                                                                                                         ; LABCELL_X67_Y9_N0                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12076                                                                                                                         ; LABCELL_X64_Y7_N30                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12077                                                                                                                         ; LABCELL_X61_Y8_N36                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12078                                                                                                                         ; MLABCELL_X65_Y7_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12079                                                                                                                         ; LABCELL_X63_Y8_N54                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12080                                                                                                                         ; MLABCELL_X65_Y10_N6                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12081                                                                                                                         ; LABCELL_X63_Y10_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12082                                                                                                                         ; LABCELL_X61_Y9_N42                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12083                                                                                                                         ; MLABCELL_X65_Y10_N30                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12084                                                                                                                         ; LABCELL_X66_Y7_N15                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12085                                                                                                                         ; LABCELL_X66_Y9_N12                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12086                                                                                                                         ; LABCELL_X64_Y9_N45                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12087                                                                                                                         ; LABCELL_X62_Y9_N36                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12088                                                                                                                         ; LABCELL_X68_Y6_N3                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12089                                                                                                                         ; LABCELL_X62_Y9_N12                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12090                                                                                                                         ; LABCELL_X60_Y8_N0                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12091                                                                                                                         ; LABCELL_X63_Y11_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12092                                                                                                                         ; MLABCELL_X65_Y6_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12093                                                                                                                         ; MLABCELL_X65_Y9_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12094                                                                                                                         ; MLABCELL_X65_Y7_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12095                                                                                                                         ; LABCELL_X64_Y8_N30                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12096                                                                                                                         ; LABCELL_X62_Y6_N24                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12097                                                                                                                         ; LABCELL_X62_Y9_N30                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12098                                                                                                                         ; LABCELL_X62_Y8_N21                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12099                                                                                                                         ; LABCELL_X62_Y8_N3                            ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12101                                                                                                                         ; LABCELL_X70_Y13_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12102                                                                                                                         ; LABCELL_X62_Y13_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12103                                                                                                                         ; LABCELL_X63_Y13_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12104                                                                                                                         ; MLABCELL_X65_Y12_N39                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12105                                                                                                                         ; LABCELL_X73_Y12_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12106                                                                                                                         ; LABCELL_X74_Y14_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12107                                                                                                                         ; MLABCELL_X72_Y15_N21                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12108                                                                                                                         ; LABCELL_X71_Y12_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12109                                                                                                                         ; LABCELL_X61_Y13_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12110                                                                                                                         ; LABCELL_X60_Y12_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12111                                                                                                                         ; LABCELL_X70_Y13_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12112                                                                                                                         ; MLABCELL_X65_Y15_N33                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12113                                                                                                                         ; LABCELL_X74_Y15_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12114                                                                                                                         ; LABCELL_X70_Y13_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12115                                                                                                                         ; MLABCELL_X72_Y15_N9                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12116                                                                                                                         ; LABCELL_X74_Y15_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12118                                                                                                                         ; LABCELL_X63_Y14_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12119                                                                                                                         ; MLABCELL_X65_Y13_N15                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12120                                                                                                                         ; LABCELL_X63_Y13_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12121                                                                                                                         ; LABCELL_X62_Y11_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12122                                                                                                                         ; LABCELL_X63_Y13_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12123                                                                                                                         ; MLABCELL_X65_Y13_N18                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12124                                                                                                                         ; LABCELL_X70_Y13_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12125                                                                                                                         ; LABCELL_X64_Y13_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12126                                                                                                                         ; LABCELL_X71_Y13_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12127                                                                                                                         ; LABCELL_X70_Y13_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12128                                                                                                                         ; LABCELL_X70_Y14_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12129                                                                                                                         ; LABCELL_X71_Y13_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12130                                                                                                                         ; LABCELL_X70_Y12_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12131                                                                                                                         ; LABCELL_X71_Y12_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12132                                                                                                                         ; LABCELL_X70_Y14_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12133                                                                                                                         ; LABCELL_X70_Y12_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12134                                                                                                                         ; LABCELL_X63_Y14_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12135                                                                                                                         ; LABCELL_X60_Y15_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12136                                                                                                                         ; LABCELL_X63_Y13_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12137                                                                                                                         ; MLABCELL_X65_Y12_N3                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12138                                                                                                                         ; LABCELL_X70_Y13_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12139                                                                                                                         ; LABCELL_X66_Y11_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12140                                                                                                                         ; LABCELL_X70_Y13_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12141                                                                                                                         ; LABCELL_X67_Y11_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12142                                                                                                                         ; LABCELL_X70_Y13_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12143                                                                                                                         ; LABCELL_X62_Y15_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12144                                                                                                                         ; LABCELL_X63_Y14_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12145                                                                                                                         ; MLABCELL_X65_Y15_N12                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12146                                                                                                                         ; LABCELL_X67_Y14_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12147                                                                                                                         ; LABCELL_X70_Y13_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12148                                                                                                                         ; MLABCELL_X65_Y15_N51                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12149                                                                                                                         ; LABCELL_X62_Y11_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12150                                                                                                                         ; LABCELL_X63_Y14_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12151                                                                                                                         ; LABCELL_X68_Y12_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12152                                                                                                                         ; MLABCELL_X65_Y14_N18                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12153                                                                                                                         ; LABCELL_X70_Y13_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12154                                                                                                                         ; LABCELL_X60_Y15_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12155                                                                                                                         ; LABCELL_X66_Y11_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12156                                                                                                                         ; MLABCELL_X65_Y12_N54                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12157                                                                                                                         ; LABCELL_X71_Y12_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12158                                                                                                                         ; LABCELL_X70_Y13_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12159                                                                                                                         ; LABCELL_X67_Y14_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12160                                                                                                                         ; LABCELL_X66_Y14_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12161                                                                                                                         ; LABCELL_X68_Y14_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12162                                                                                                                         ; LABCELL_X62_Y15_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12163                                                                                                                         ; LABCELL_X70_Y13_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12164                                                                                                                         ; MLABCELL_X65_Y13_N3                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~12165                                                                                                                         ; LABCELL_X62_Y11_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9704                                                                                                                          ; LABCELL_X64_Y18_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9706                                                                                                                          ; LABCELL_X67_Y16_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9708                                                                                                                          ; MLABCELL_X72_Y16_N57                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9710                                                                                                                          ; LABCELL_X66_Y18_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9712                                                                                                                          ; LABCELL_X68_Y18_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9714                                                                                                                          ; LABCELL_X73_Y18_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9716                                                                                                                          ; MLABCELL_X72_Y17_N0                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9718                                                                                                                          ; LABCELL_X68_Y18_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9720                                                                                                                          ; LABCELL_X75_Y16_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9722                                                                                                                          ; LABCELL_X73_Y16_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9724                                                                                                                          ; LABCELL_X75_Y18_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9726                                                                                                                          ; LABCELL_X75_Y16_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9728                                                                                                                          ; LABCELL_X73_Y17_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9730                                                                                                                          ; LABCELL_X73_Y17_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9732                                                                                                                          ; MLABCELL_X72_Y17_N33                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9734                                                                                                                          ; LABCELL_X71_Y19_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9736                                                                                                                          ; LABCELL_X63_Y18_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9737                                                                                                                          ; LABCELL_X74_Y16_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9738                                                                                                                          ; LABCELL_X74_Y16_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9739                                                                                                                          ; LABCELL_X74_Y18_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9740                                                                                                                          ; MLABCELL_X65_Y16_N18                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9741                                                                                                                          ; LABCELL_X66_Y18_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9742                                                                                                                          ; LABCELL_X74_Y19_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9743                                                                                                                          ; LABCELL_X74_Y18_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9744                                                                                                                          ; LABCELL_X74_Y17_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9745                                                                                                                          ; LABCELL_X74_Y17_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9746                                                                                                                          ; MLABCELL_X65_Y17_N24                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9747                                                                                                                          ; LABCELL_X74_Y17_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9748                                                                                                                          ; LABCELL_X66_Y17_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9749                                                                                                                          ; LABCELL_X74_Y19_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9750                                                                                                                          ; MLABCELL_X65_Y17_N6                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9751                                                                                                                          ; LABCELL_X74_Y19_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9753                                                                                                                          ; LABCELL_X66_Y18_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9755                                                                                                                          ; LABCELL_X71_Y18_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9757                                                                                                                          ; MLABCELL_X65_Y16_N45                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9759                                                                                                                          ; LABCELL_X68_Y18_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9761                                                                                                                          ; LABCELL_X68_Y18_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9763                                                                                                                          ; LABCELL_X73_Y21_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9765                                                                                                                          ; LABCELL_X73_Y19_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9767                                                                                                                          ; LABCELL_X70_Y18_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9769                                                                                                                          ; LABCELL_X74_Y19_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9771                                                                                                                          ; LABCELL_X74_Y20_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9773                                                                                                                          ; LABCELL_X74_Y20_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9775                                                                                                                          ; LABCELL_X73_Y20_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9777                                                                                                                          ; LABCELL_X71_Y17_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9779                                                                                                                          ; LABCELL_X70_Y17_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9781                                                                                                                          ; LABCELL_X71_Y17_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9783                                                                                                                          ; LABCELL_X71_Y17_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9784                                                                                                                          ; LABCELL_X63_Y18_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9785                                                                                                                          ; LABCELL_X64_Y18_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9786                                                                                                                          ; LABCELL_X67_Y17_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9787                                                                                                                          ; LABCELL_X73_Y19_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9788                                                                                                                          ; LABCELL_X73_Y18_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9789                                                                                                                          ; LABCELL_X71_Y19_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9790                                                                                                                          ; LABCELL_X73_Y19_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9791                                                                                                                          ; LABCELL_X73_Y19_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9792                                                                                                                          ; LABCELL_X74_Y19_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9793                                                                                                                          ; LABCELL_X64_Y18_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9794                                                                                                                          ; MLABCELL_X65_Y18_N21                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9795                                                                                                                          ; MLABCELL_X65_Y18_N42                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9796                                                                                                                          ; LABCELL_X74_Y20_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9797                                                                                                                          ; LABCELL_X73_Y19_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9798                                                                                                                          ; LABCELL_X71_Y20_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9799                                                                                                                          ; LABCELL_X70_Y19_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9801                                                                                                                          ; LABCELL_X67_Y30_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9802                                                                                                                          ; LABCELL_X62_Y30_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9803                                                                                                                          ; LABCELL_X60_Y30_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9804                                                                                                                          ; MLABCELL_X65_Y29_N51                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9806                                                                                                                          ; MLABCELL_X65_Y30_N54                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9807                                                                                                                          ; LABCELL_X68_Y30_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9808                                                                                                                          ; LABCELL_X62_Y30_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9809                                                                                                                          ; LABCELL_X66_Y28_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9810                                                                                                                          ; LABCELL_X62_Y27_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9811                                                                                                                          ; LABCELL_X67_Y29_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9812                                                                                                                          ; LABCELL_X61_Y29_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9813                                                                                                                          ; LABCELL_X66_Y29_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9814                                                                                                                          ; LABCELL_X64_Y30_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9815                                                                                                                          ; LABCELL_X61_Y28_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9816                                                                                                                          ; LABCELL_X61_Y29_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9817                                                                                                                          ; LABCELL_X61_Y28_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9818                                                                                                                          ; LABCELL_X68_Y30_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9819                                                                                                                          ; LABCELL_X68_Y30_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9820                                                                                                                          ; LABCELL_X60_Y30_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9821                                                                                                                          ; LABCELL_X63_Y27_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9822                                                                                                                          ; LABCELL_X68_Y30_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9823                                                                                                                          ; LABCELL_X68_Y30_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9824                                                                                                                          ; LABCELL_X68_Y30_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9825                                                                                                                          ; LABCELL_X68_Y30_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9826                                                                                                                          ; LABCELL_X70_Y28_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9827                                                                                                                          ; MLABCELL_X65_Y28_N33                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9828                                                                                                                          ; LABCELL_X64_Y30_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9829                                                                                                                          ; MLABCELL_X65_Y28_N30                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9830                                                                                                                          ; LABCELL_X70_Y28_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9831                                                                                                                          ; LABCELL_X68_Y28_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9832                                                                                                                          ; LABCELL_X67_Y28_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9833                                                                                                                          ; LABCELL_X67_Y28_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9834                                                                                                                          ; LABCELL_X64_Y30_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9835                                                                                                                          ; LABCELL_X62_Y30_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9836                                                                                                                          ; LABCELL_X68_Y30_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9837                                                                                                                          ; LABCELL_X66_Y29_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9838                                                                                                                          ; MLABCELL_X65_Y30_N57                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9839                                                                                                                          ; LABCELL_X63_Y28_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9840                                                                                                                          ; LABCELL_X68_Y30_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9841                                                                                                                          ; LABCELL_X66_Y28_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9842                                                                                                                          ; LABCELL_X64_Y30_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9843                                                                                                                          ; LABCELL_X63_Y28_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9844                                                                                                                          ; LABCELL_X63_Y29_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9845                                                                                                                          ; MLABCELL_X65_Y29_N24                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9846                                                                                                                          ; LABCELL_X64_Y28_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9847                                                                                                                          ; LABCELL_X63_Y28_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9848                                                                                                                          ; LABCELL_X63_Y29_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9849                                                                                                                          ; LABCELL_X61_Y28_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9850                                                                                                                          ; LABCELL_X68_Y30_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9851                                                                                                                          ; LABCELL_X68_Y30_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9852                                                                                                                          ; LABCELL_X61_Y29_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9853                                                                                                                          ; LABCELL_X63_Y28_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9854                                                                                                                          ; LABCELL_X64_Y27_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9855                                                                                                                          ; LABCELL_X68_Y30_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9856                                                                                                                          ; LABCELL_X63_Y27_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9857                                                                                                                          ; LABCELL_X68_Y27_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9858                                                                                                                          ; LABCELL_X63_Y27_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9859                                                                                                                          ; LABCELL_X64_Y29_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9860                                                                                                                          ; LABCELL_X64_Y27_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9861                                                                                                                          ; LABCELL_X66_Y29_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9862                                                                                                                          ; LABCELL_X63_Y27_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9863                                                                                                                          ; MLABCELL_X65_Y28_N42                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9864                                                                                                                          ; LABCELL_X67_Y27_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9865                                                                                                                          ; MLABCELL_X65_Y28_N18                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9867                                                                                                                          ; LABCELL_X62_Y24_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9868                                                                                                                          ; LABCELL_X61_Y24_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9869                                                                                                                          ; LABCELL_X60_Y26_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9870                                                                                                                          ; LABCELL_X61_Y24_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9872                                                                                                                          ; LABCELL_X63_Y25_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9873                                                                                                                          ; LABCELL_X61_Y25_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9874                                                                                                                          ; LABCELL_X60_Y26_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9875                                                                                                                          ; LABCELL_X61_Y25_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9876                                                                                                                          ; LABCELL_X62_Y24_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9877                                                                                                                          ; LABCELL_X61_Y24_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9878                                                                                                                          ; LABCELL_X62_Y24_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9879                                                                                                                          ; LABCELL_X68_Y23_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9880                                                                                                                          ; LABCELL_X63_Y25_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9881                                                                                                                          ; LABCELL_X61_Y25_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9882                                                                                                                          ; LABCELL_X62_Y25_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9883                                                                                                                          ; LABCELL_X60_Y25_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9884                                                                                                                          ; LABCELL_X68_Y24_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9885                                                                                                                          ; LABCELL_X68_Y24_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9886                                                                                                                          ; LABCELL_X60_Y26_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9887                                                                                                                          ; LABCELL_X60_Y26_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9888                                                                                                                          ; LABCELL_X68_Y24_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9889                                                                                                                          ; LABCELL_X68_Y26_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9890                                                                                                                          ; LABCELL_X67_Y25_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9891                                                                                                                          ; LABCELL_X67_Y25_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9892                                                                                                                          ; LABCELL_X62_Y23_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9893                                                                                                                          ; LABCELL_X68_Y26_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9894                                                                                                                          ; LABCELL_X63_Y26_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9895                                                                                                                          ; LABCELL_X64_Y26_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9896                                                                                                                          ; LABCELL_X68_Y24_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9897                                                                                                                          ; LABCELL_X68_Y26_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9898                                                                                                                          ; LABCELL_X63_Y26_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9899                                                                                                                          ; LABCELL_X64_Y26_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9900                                                                                                                          ; LABCELL_X66_Y24_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9901                                                                                                                          ; MLABCELL_X65_Y24_N36                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9902                                                                                                                          ; LABCELL_X68_Y24_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9903                                                                                                                          ; MLABCELL_X65_Y24_N45                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9904                                                                                                                          ; LABCELL_X67_Y25_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9905                                                                                                                          ; LABCELL_X66_Y25_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9906                                                                                                                          ; MLABCELL_X72_Y26_N0                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9907                                                                                                                          ; LABCELL_X66_Y25_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9908                                                                                                                          ; LABCELL_X67_Y24_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9909                                                                                                                          ; LABCELL_X67_Y23_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9910                                                                                                                          ; LABCELL_X66_Y24_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9911                                                                                                                          ; LABCELL_X67_Y23_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9912                                                                                                                          ; LABCELL_X67_Y25_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9913                                                                                                                          ; LABCELL_X63_Y25_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9914                                                                                                                          ; MLABCELL_X65_Y25_N15                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9915                                                                                                                          ; MLABCELL_X65_Y25_N54                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9916                                                                                                                          ; LABCELL_X66_Y24_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9917                                                                                                                          ; LABCELL_X67_Y24_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9918                                                                                                                          ; MLABCELL_X65_Y24_N42                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9919                                                                                                                          ; LABCELL_X70_Y24_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9920                                                                                                                          ; LABCELL_X71_Y24_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9921                                                                                                                          ; LABCELL_X67_Y25_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9922                                                                                                                          ; LABCELL_X71_Y25_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9923                                                                                                                          ; LABCELL_X71_Y25_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9924                                                                                                                          ; LABCELL_X68_Y24_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9925                                                                                                                          ; LABCELL_X67_Y24_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9926                                                                                                                          ; LABCELL_X66_Y24_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9927                                                                                                                          ; LABCELL_X68_Y23_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9928                                                                                                                          ; MLABCELL_X72_Y26_N9                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9929                                                                                                                          ; MLABCELL_X72_Y26_N6                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9930                                                                                                                          ; LABCELL_X64_Y26_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tdpram:uart_fifo_rx|RAM~9931                                                                                                                          ; LABCELL_X64_Y26_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tilemap:tilemap_mod|Equal3~0                                                                                                                          ; LABCELL_X24_Y15_N39                          ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tilemap:tilemap_mod|sdpram:tilemem|ram_q~183                                                                                                          ; MLABCELL_X28_Y13_N30                         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tilemap:tilemap_mod|sdpram:tilemem|ram_q~184                                                                                                          ; MLABCELL_X28_Y13_N27                         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tilemap:tilemap_mod|sdpram:tilemem|ram_q~185                                                                                                          ; MLABCELL_X28_Y13_N15                         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tilemap:tilemap_mod|sdpram:tilemem|ram_q~186                                                                                                          ; MLABCELL_X28_Y13_N45                         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tilemap:tilemap_mod|sdpram:tilemem|ram_q~187                                                                                                          ; LABCELL_X33_Y14_N57                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tilemap:tilemap_mod|sdpram:tilemem|ram_q~188                                                                                                          ; LABCELL_X33_Y14_N27                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tilemap:tilemap_mod|sdpram:tilemem|ram_q~189                                                                                                          ; LABCELL_X30_Y14_N18                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tilemap:tilemap_mod|sdpram:tilemem|ram_q~190                                                                                                          ; LABCELL_X30_Y14_N39                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tilemap:tilemap_mod|sdpram:tilemem|ram_q~191                                                                                                          ; MLABCELL_X28_Y13_N24                         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tilemap:tilemap_mod|sdpram:tilemem|ram_q~192                                                                                                          ; LABCELL_X30_Y14_N27                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tilemap:tilemap_mod|sdpram:tilemem|ram_q~193                                                                                                          ; LABCELL_X30_Y14_N6                           ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tilemap:tilemap_mod|sdpram:tilemem|ram_q~194                                                                                                          ; MLABCELL_X28_Y13_N42                         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tilemap:tilemap_mod|sdpram:tilemem|ram_q~195                                                                                                          ; MLABCELL_X28_Y13_N48                         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tilemap:tilemap_mod|sdpram:tilemem|ram_q~196                                                                                                          ; LABCELL_X30_Y14_N33                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tilemap:tilemap_mod|sdpram:tilemem|ram_q~197                                                                                                          ; LABCELL_X33_Y14_N33                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tilemap:tilemap_mod|sdpram:tilemem|ram_q~198                                                                                                          ; LABCELL_X33_Y14_N15                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tilemap:tilemap_mod|tm_abs_x[0]~0                                                                                                                     ; LABCELL_X33_Y16_N6                           ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tilemap:tilemap_mod|tm_abs_x[0]~1                                                                                                                     ; LABCELL_X33_Y16_N24                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tilemap:tilemap_mod|tm_strip_flags_q                                                                                                                  ; FF_X31_Y18_N32                               ; 15      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tilemap:tilemap_mod|tm_tilemap_0[1]~0                                                                                                                 ; LABCELL_X33_Y16_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tilemap:tilemap_mod|tm_tilemap_1[0]~0                                                                                                                 ; LABCELL_X33_Y15_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|tilemap:tilemap_mod|video_data_q[9]~0                                                                                                                 ; MLABCELL_X28_Y15_N33                         ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|LessThan1~12                                                                                                    ; LABCELL_X45_Y15_N42                          ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|LessThan2~12                                                                                                    ; LABCELL_X50_Y16_N42                          ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|LessThan3~12                                                                                                    ; LABCELL_X50_Y16_N36                          ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|addr[1]~0                                                                                                       ; LABCELL_X48_Y19_N57                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|env_gen_cnt[12]~0                                                                                               ; LABCELL_X43_Y16_N51                          ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|env_gen_cnt[12]~1                                                                                               ; LABCELL_X43_Y16_N42                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|env_vol[1]~0                                                                                                    ; LABCELL_X43_Y16_N18                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|noise_gen_cnt[4]~0                                                                                              ; LABCELL_X48_Y18_N24                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|poly17[0]~0                                                                                                     ; MLABCELL_X47_Y18_N6                          ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|reg[0][4]~1                                                                                                     ; MLABCELL_X47_Y17_N3                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|reg[10][4]~12                                                                                                   ; LABCELL_X51_Y17_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|reg[11][2]~13                                                                                                   ; LABCELL_X51_Y17_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|reg[12][1]~9                                                                                                    ; LABCELL_X51_Y17_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|reg[13][3]~17                                                                                                   ; LABCELL_X43_Y16_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|reg[14][1]~18                                                                                                   ; MLABCELL_X52_Y17_N48                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|reg[15][5]~14                                                                                                   ; LABCELL_X51_Y17_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|reg[1][0]~4                                                                                                     ; LABCELL_X51_Y17_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|reg[2][2]~6                                                                                                     ; MLABCELL_X52_Y17_N30                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|reg[3][2]~7                                                                                                     ; LABCELL_X51_Y17_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|reg[4][6]~20                                                                                                    ; MLABCELL_X52_Y17_N18                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|reg[5][5]~22                                                                                                    ; MLABCELL_X52_Y17_N57                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|reg[6][6]~24                                                                                                    ; MLABCELL_X52_Y17_N6                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|reg[7][7]~15                                                                                                    ; LABCELL_X51_Y17_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|reg[8][0]~10                                                                                                    ; LABCELL_X51_Y17_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|reg[9][5]~11                                                                                                    ; LABCELL_X51_Y17_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0|tone_gen_op[1]~0                                                                                                ; LABCELL_X57_Y17_N42                          ; 41      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|LessThan1~9                                                                                                     ; LABCELL_X57_Y23_N0                           ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|LessThan2~12                                                                                                    ; LABCELL_X57_Y23_N36                          ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|LessThan3~12                                                                                                    ; MLABCELL_X52_Y24_N42                         ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|addr[0]~0                                                                                                       ; LABCELL_X53_Y23_N9                           ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|env_gen_cnt[2]~0                                                                                                ; LABCELL_X57_Y22_N3                           ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|env_gen_cnt[2]~1                                                                                                ; LABCELL_X57_Y22_N45                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|env_vol[4]~0                                                                                                    ; LABCELL_X50_Y22_N39                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|noise_gen_cnt[4]~0                                                                                              ; LABCELL_X50_Y22_N33                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|poly17[0]~0                                                                                                     ; LABCELL_X48_Y22_N54                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|reg[0][7]~2                                                                                                     ; LABCELL_X53_Y23_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|reg[10][2]~13                                                                                                   ; MLABCELL_X52_Y23_N18                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|reg[11][0]~14                                                                                                   ; MLABCELL_X52_Y23_N33                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|reg[12][0]~8                                                                                                    ; LABCELL_X53_Y22_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|reg[13][4]~20                                                                                                   ; LABCELL_X50_Y22_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|reg[14][3]~16                                                                                                   ; LABCELL_X53_Y22_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|reg[15][0]~21                                                                                                   ; LABCELL_X53_Y22_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|reg[1][5]~4                                                                                                     ; LABCELL_X53_Y23_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|reg[2][4]~6                                                                                                     ; LABCELL_X53_Y23_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|reg[3][5]~7                                                                                                     ; LABCELL_X53_Y23_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|reg[4][4]~23                                                                                                    ; LABCELL_X50_Y24_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|reg[5][0]~24                                                                                                    ; LABCELL_X53_Y22_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|reg[6][4]~25                                                                                                    ; LABCELL_X53_Y22_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|reg[7][4]~18                                                                                                    ; LABCELL_X50_Y22_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|reg[8][4]~10                                                                                                    ; LABCELL_X53_Y22_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|reg[9][0]~11                                                                                                    ; LABCELL_X53_Y22_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1|tone_gen_op[1]~0                                                                                                ; LABCELL_X50_Y22_N36                          ; 41      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|LessThan1~12                                                                                                    ; LABCELL_X55_Y21_N48                          ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|LessThan2~11                                                                                                    ; LABCELL_X55_Y20_N42                          ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|LessThan3~12                                                                                                    ; LABCELL_X56_Y20_N6                           ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|addr[0]~5                                                                                                       ; LABCELL_X48_Y19_N33                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|env_gen_cnt[14]~0                                                                                               ; LABCELL_X57_Y18_N3                           ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|env_gen_cnt[14]~1                                                                                               ; LABCELL_X57_Y18_N45                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|env_vol[0]~0                                                                                                    ; LABCELL_X48_Y20_N57                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|noise_gen_cnt[4]~0                                                                                              ; LABCELL_X57_Y17_N57                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|poly17[0]~0                                                                                                     ; LABCELL_X53_Y20_N24                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|reg[0][6]~4                                                                                                     ; MLABCELL_X52_Y19_N3                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|reg[10][6]~15                                                                                                   ; MLABCELL_X52_Y18_N48                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|reg[11][6]~16                                                                                                   ; MLABCELL_X52_Y19_N51                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|reg[12][1]~10                                                                                                   ; MLABCELL_X52_Y19_N18                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|reg[13][0]~18                                                                                                   ; LABCELL_X50_Y19_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|reg[14][7]~22                                                                                                   ; MLABCELL_X52_Y19_N30                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|reg[15][2]~23                                                                                                   ; MLABCELL_X52_Y19_N33                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|reg[1][7]~6                                                                                                     ; MLABCELL_X52_Y19_N24                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|reg[2][4]~8                                                                                                     ; MLABCELL_X52_Y19_N45                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|reg[3][4]~9                                                                                                     ; MLABCELL_X52_Y19_N36                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|reg[4][7]~25                                                                                                    ; LABCELL_X53_Y19_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|reg[5][0]~27                                                                                                    ; LABCELL_X53_Y19_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|reg[6][4]~28                                                                                                    ; LABCELL_X53_Y19_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|reg[7][1]~20                                                                                                    ; MLABCELL_X52_Y19_N0                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|reg[8][4]~12                                                                                                    ; MLABCELL_X52_Y19_N9                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|reg[9][7]~13                                                                                                    ; MLABCELL_X52_Y19_N6                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2|tone_gen_op[1]~0                                                                                                ; LABCELL_X57_Y19_N36                          ; 41      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|ay_select[0]~0                                                                                                              ; LABCELL_X48_Y23_N15                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|process_1~0                                                                                                                 ; LABCELL_X48_Y23_N21                          ; 20      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|process_2~0                                                                                                                 ; LABCELL_X48_Y23_N33                          ; 20      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|process_3~0                                                                                                                 ; LABCELL_X48_Y19_N21                          ; 20      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|psg0_pan[1]~0                                                                                                               ; LABCELL_X48_Y23_N24                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|psg1_pan[1]~0                                                                                                               ; LABCELL_X48_Y23_N36                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|turbosound:turbosound_mod|psg2_pan[0]~2                                                                                                               ; LABCELL_X48_Y23_N57                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart0_143b_prescalar[0]~0                                                                                                                             ; MLABCELL_X59_Y27_N6                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart0_143b_prescalar[8]~2                                                                                                                             ; MLABCELL_X59_Y27_N21                         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart0_153b_prescalar_msb~0                                                                                                                            ; LABCELL_X40_Y25_N54                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart1_143b_prescalar[0]~11                                                                                                                            ; MLABCELL_X59_Y25_N30                         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart1_143b_prescalar[10]~10                                                                                                                           ; MLABCELL_X59_Y25_N45                         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart1_153b_prescalar_msb~1                                                                                                                            ; LABCELL_X40_Y25_N48                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart:uart0_mod|debounce:db|counter[0]~2                                                                                                               ; LABCELL_X57_Y27_N57                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart:uart0_mod|debounce:db|counter[2]                                                                                                                 ; FF_X57_Y27_N11                               ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart:uart0_mod|rx_byte_finished_s                                                                                                                     ; FF_X57_Y29_N20                               ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart:uart0_mod|rx_clock_counter_s[0]~1                                                                                                                ; LABCELL_X57_Y29_N39                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart:uart0_mod|rx_clock_counter_s[11]~0                                                                                                               ; LABCELL_X57_Y29_N30                          ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart:uart0_mod|ticks_per_bit_rx[0]~1                                                                                                                  ; LABCELL_X57_Y26_N9                           ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart:uart0_mod|ticks_per_bit_tx[0]~1                                                                                                                  ; LABCELL_X57_Y26_N45                          ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart:uart0_mod|tx_clock_counter_s[0]~1                                                                                                                ; LABCELL_X55_Y26_N15                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart:uart0_mod|tx_clock_counter_s[10]~0                                                                                                               ; LABCELL_X55_Y26_N18                          ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart:uart0_mod|tx_data_s[7]~0                                                                                                                         ; LABCELL_X55_Y26_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart:uart1_mod|debounce:db|counter[1]~2                                                                                                               ; MLABCELL_X59_Y19_N27                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart:uart1_mod|debounce:db|counter[2]                                                                                                                 ; FF_X59_Y19_N41                               ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart:uart1_mod|rx_byte_finished_s                                                                                                                     ; FF_X56_Y17_N20                               ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart:uart1_mod|rx_clock_counter_s[0]~1                                                                                                                ; LABCELL_X56_Y17_N9                           ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart:uart1_mod|rx_clock_counter_s[9]~0                                                                                                                ; LABCELL_X56_Y17_N30                          ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart:uart1_mod|ticks_per_bit_rx[0]~1                                                                                                                  ; LABCELL_X56_Y17_N42                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart:uart1_mod|ticks_per_bit_tx[0]~1                                                                                                                  ; MLABCELL_X59_Y28_N3                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart:uart1_mod|tx_clock_counter_s[0]~1                                                                                                                ; MLABCELL_X59_Y28_N12                         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart:uart1_mod|tx_clock_counter_s[14]~0                                                                                                               ; MLABCELL_X59_Y28_N15                         ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart:uart1_mod|tx_data_s[7]~0                                                                                                                         ; MLABCELL_X59_Y28_N48                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart_153b_select                                                                                                                                      ; FF_X40_Y25_N14                               ; 26      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|ula_bank_sched_dly                                                                                                                                    ; FF_X39_Y15_N17                               ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|video_timing_change_d                                                                                                                                 ; FF_X28_Y16_N35                               ; 59      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|vram_bank_a1[13]~26                                                                                                                                   ; LABCELL_X37_Y15_N24                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|DMA_timer_s[11]~1                                                                                                                      ; LABCELL_X35_Y31_N6                           ; 11      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|R0_block_len_s[15]~0                                                                                                                   ; LABCELL_X46_Y30_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|R0_block_len_s[7]~1                                                                                                                    ; LABCELL_X46_Y30_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|R0_start_addr_port_A_s[10]~0                                                                                                           ; LABCELL_X46_Y32_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|R0_start_addr_port_A_s[7]~1                                                                                                            ; LABCELL_X46_Y32_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|R1_portA_addrMode_s[0]~1                                                                                                               ; LABCELL_X46_Y30_N12                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|R1_portA_timming_byte_s~2                                                                                                              ; LABCELL_X46_Y30_N39                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|R2_portB_addrMode_s[0]~1                                                                                                               ; LABCELL_X46_Y32_N3                           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|R2_portB_preescaler_s[3]~0                                                                                                             ; LABCELL_X40_Y31_N57                          ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|R2_portB_preescaler_s[3]~1                                                                                                             ; LABCELL_X42_Y31_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|R2_portB_timming_byte_s~4                                                                                                              ; LABCELL_X45_Y31_N9                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|R4_mode_s~1                                                                                                                            ; LABCELL_X36_Y30_N24                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|R4_start_addr_port_B_s[15]~0                                                                                                           ; LABCELL_X46_Y32_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|R4_start_addr_port_B_s[7]~1                                                                                                            ; LABCELL_X46_Y30_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|R6_read_mask_s[6]~1                                                                                                                    ; LABCELL_X45_Y31_N6                           ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|cpu_d_o[6]~5                                                                                                                           ; LABCELL_X48_Y31_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_a_s[15]~1                                                                                                                          ; LABCELL_X36_Y30_N42                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_counter_s~0                                                                                                                        ; LABCELL_X42_Y31_N0                           ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_dest_s[0]~2                                                                                                                        ; LABCELL_X42_Y30_N51                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_dest_s[14]~0                                                                                                                       ; LABCELL_X42_Y31_N27                          ; 32      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_read_cycle                                                                                                                         ; FF_X35_Y30_N35                               ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_seq_s.TRANSFERING_READ_1                                                                                                           ; FF_X40_Y32_N56                               ; 7       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_seq_s.TRANSFERING_READ_4                                                                                                           ; FF_X45_Y30_N5                                ; 26      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_src_s[0]~4                                                                                                                         ; LABCELL_X42_Y30_N54                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zx_i2s:i2s_mod|i2s_receive:i2s_receiver_mod|recv_L[6]~0                                                                                               ; LABCELL_X46_Y26_N3                           ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zx_i2s:i2s_mod|i2s_receive:i2s_receiver_mod|recv_R[7]~0                                                                                               ; LABCELL_X46_Y26_N54                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zx_i2s:i2s_mod|i2s_transmit:i2s_transmit_mod|transmitter~0                                                                                            ; LABCELL_X46_Y26_N18                          ; 48      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zx_i2s:i2s_mod|i2s_transmit:i2s_transmit_mod|transmitter~5                                                                                            ; LABCELL_X50_Y26_N36                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula:ula_mod|Equal0~0                                                                                                                                ; LABCELL_X35_Y14_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula:ula_mod|Equal1~0                                                                                                                                ; MLABCELL_X34_Y13_N48                         ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula:ula_mod|Equal4~0                                                                                                                                ; LABCELL_X36_Y14_N30                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula:ula_mod|Mux21~0                                                                                                                                 ; LABCELL_X37_Y14_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula:ula_mod|Mux37~0                                                                                                                                 ; LABCELL_X37_Y14_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula:ula_mod|Mux53~0                                                                                                                                 ; MLABCELL_X34_Y13_N45                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula:ula_mod|Mux69~0                                                                                                                                 ; LABCELL_X35_Y13_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula:ula_mod|Mux77~0                                                                                                                                 ; MLABCELL_X39_Y12_N3                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula:ula_mod|attr_reg[8]~1                                                                                                                           ; LABCELL_X36_Y12_N57                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula:ula_mod|attr_scroll_r[3]~3                                                                                                                      ; MLABCELL_X34_Y12_N30                         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula:ula_mod|floating_bus_r[4]~0                                                                                                                     ; LABCELL_X35_Y18_N48                          ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula:ula_mod|floating_bus_r[4]~1                                                                                                                     ; LABCELL_X37_Y16_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula:ula_mod|process_0~0                                                                                                                             ; LABCELL_X36_Y15_N9                           ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula:ula_mod|sload                                                                                                                                   ; LABCELL_X36_Y12_N45                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula:ula_mod|ula_shadow                                                                                                                              ; FF_X36_Y15_N5                                ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula_timing:timing_mod|cvc_s[1]~0                                                                                                                    ; MLABCELL_X28_Y16_N45                         ; 33      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula_timing:timing_mod|hc_s[0]                                                                                                                       ; FF_X29_Y16_N2                                ; 82      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula_timing:timing_mod|sc_s[0]                                                                                                                       ; FF_X15_Y17_N59                               ; 91      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula_timing:timing_mod|vc_s[7]~0                                                                                                                     ; LABCELL_X23_Y18_N3                           ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula_timing:timing_mod|wvc_s[5]~1                                                                                                                    ; LABCELL_X16_Y17_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ce_vid                                                                                                                                                                                          ; FF_X18_Y47_N29                               ; 51      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|Equal54~8                                                                                                                                                                         ; LABCELL_X42_Y53_N54                          ; 38      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|RTC[24]~5                                                                                                                                                                         ; MLABCELL_X34_Y49_N48                         ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|RTC[40]~6                                                                                                                                                                         ; MLABCELL_X34_Y49_N18                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|RTC[55]~7                                                                                                                                                                         ; MLABCELL_X34_Y49_N21                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|RTC[8]~2                                                                                                                                                                          ; MLABCELL_X34_Y49_N24                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|byte_cnt[2]~4                                                                                                                                                                     ; MLABCELL_X34_Y50_N18                         ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|cfg[0]~2                                                                                                                                                                          ; LABCELL_X35_Y49_N33                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|cmd[2]~0                                                                                                                                                                          ; MLABCELL_X39_Y49_N3                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_en                                                                                                                                                                          ; FF_X34_Y49_N29                               ; 28      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_wr                                                                                                                                                                          ; FF_X35_Y49_N16                               ; 1       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|gamma_wr_addr[9]~0                                                                                                                                                                ; LABCELL_X35_Y49_N30                          ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|img_mounted[0]                                                                                                                                                                    ; FF_X35_Y49_N50                               ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|img_size[0]~2                                                                                                                                                                     ; MLABCELL_X34_Y49_N0                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|img_size[16]~8                                                                                                                                                                    ; MLABCELL_X34_Y49_N36                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|img_size[32]~7                                                                                                                                                                    ; MLABCELL_X34_Y49_N39                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|img_size[48]~4                                                                                                                                                                    ; MLABCELL_X34_Y49_N3                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|io_dout[2]~0                                                                                                                                                                      ; MLABCELL_X34_Y49_N15                         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|joystick_0[0]~1                                                                                                                                                                   ; MLABCELL_X34_Y44_N57                         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|joystick_1[0]~0                                                                                                                                                                   ; MLABCELL_X34_Y44_N27                         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|kbd_data[0]~0                                                                                                                                                                     ; LABCELL_X36_Y49_N30                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|mouse_data[0]~0                                                                                                                                                                   ; LABCELL_X36_Y49_N33                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|always0~0                                                                                                                                                     ; LABCELL_X36_Y48_N54                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|fifo~308                                                                                                                                                      ; LABCELL_X33_Y51_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|fifo~309                                                                                                                                                      ; LABCELL_X33_Y51_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|fifo~311                                                                                                                                                      ; LABCELL_X33_Y51_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|fifo~312                                                                                                                                                      ; LABCELL_X33_Y51_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|fifo~313                                                                                                                                                      ; LABCELL_X33_Y51_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|fifo~314                                                                                                                                                      ; LABCELL_X33_Y51_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|fifo~315                                                                                                                                                      ; LABCELL_X33_Y51_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|fifo~316                                                                                                                                                      ; LABCELL_X33_Y51_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|fifo~317                                                                                                                                                      ; LABCELL_X33_Y51_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|fifo~318                                                                                                                                                      ; LABCELL_X33_Y51_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|fifo~319                                                                                                                                                      ; LABCELL_X33_Y51_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|fifo~320                                                                                                                                                      ; LABCELL_X33_Y51_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|fifo~321                                                                                                                                                      ; LABCELL_X33_Y51_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|fifo~322                                                                                                                                                      ; LABCELL_X33_Y51_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|fifo~323                                                                                                                                                      ; LABCELL_X33_Y51_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|fifo~324                                                                                                                                                      ; LABCELL_X33_Y51_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|fifo~359                                                                                                                                                      ; LABCELL_X35_Y51_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|fifo~360                                                                                                                                                      ; LABCELL_X30_Y52_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|fifo~361                                                                                                                                                      ; LABCELL_X35_Y51_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|fifo~363                                                                                                                                                      ; MLABCELL_X34_Y51_N24                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|fifo~365                                                                                                                                                      ; LABCELL_X35_Y51_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|fifo~366                                                                                                                                                      ; MLABCELL_X34_Y51_N33                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|fifo~367                                                                                                                                                      ; LABCELL_X35_Y51_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|fifo~368                                                                                                                                                      ; LABCELL_X35_Y51_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|fifo~370                                                                                                                                                      ; LABCELL_X35_Y51_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|fifo~371                                                                                                                                                      ; MLABCELL_X34_Y51_N27                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|fifo~372                                                                                                                                                      ; LABCELL_X35_Y51_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|fifo~373                                                                                                                                                      ; MLABCELL_X34_Y51_N18                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|fifo~374                                                                                                                                                      ; LABCELL_X35_Y51_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|fifo~375                                                                                                                                                      ; MLABCELL_X34_Y51_N45                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|fifo~376                                                                                                                                                      ; LABCELL_X35_Y51_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|fifo~377                                                                                                                                                      ; MLABCELL_X34_Y51_N21                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|rx_cnt[3]~0                                                                                                                                                   ; LABCELL_X36_Y48_N9                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|timeout[0]~1                                                                                                                                                  ; LABCELL_X35_Y51_N33                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:keyboard|tx_byte[0]~1                                                                                                                                                  ; LABCELL_X35_Y52_N48                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|always0~0                                                                                                                                                        ; MLABCELL_X34_Y47_N6                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|fifo~308                                                                                                                                                         ; LABCELL_X23_Y48_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|fifo~309                                                                                                                                                         ; LABCELL_X23_Y48_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|fifo~311                                                                                                                                                         ; LABCELL_X23_Y48_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|fifo~312                                                                                                                                                         ; LABCELL_X23_Y48_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|fifo~313                                                                                                                                                         ; LABCELL_X23_Y48_N39                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|fifo~314                                                                                                                                                         ; LABCELL_X23_Y48_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|fifo~315                                                                                                                                                         ; LABCELL_X23_Y48_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|fifo~316                                                                                                                                                         ; LABCELL_X23_Y48_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|fifo~317                                                                                                                                                         ; LABCELL_X23_Y48_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|fifo~318                                                                                                                                                         ; LABCELL_X23_Y48_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|fifo~319                                                                                                                                                         ; LABCELL_X23_Y48_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|fifo~320                                                                                                                                                         ; LABCELL_X23_Y48_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|fifo~321                                                                                                                                                         ; LABCELL_X24_Y47_N12                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|fifo~322                                                                                                                                                         ; LABCELL_X24_Y47_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|fifo~323                                                                                                                                                         ; LABCELL_X23_Y48_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|fifo~324                                                                                                                                                         ; LABCELL_X23_Y48_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|fifo~359                                                                                                                                                         ; MLABCELL_X28_Y47_N45                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|fifo~360                                                                                                                                                         ; LABCELL_X29_Y48_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|fifo~361                                                                                                                                                         ; MLABCELL_X28_Y47_N12                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|fifo~363                                                                                                                                                         ; MLABCELL_X28_Y47_N0                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|fifo~365                                                                                                                                                         ; MLABCELL_X28_Y47_N30                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|fifo~366                                                                                                                                                         ; LABCELL_X29_Y48_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|fifo~367                                                                                                                                                         ; MLABCELL_X28_Y47_N33                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|fifo~368                                                                                                                                                         ; LABCELL_X29_Y48_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|fifo~370                                                                                                                                                         ; MLABCELL_X28_Y47_N21                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|fifo~371                                                                                                                                                         ; LABCELL_X23_Y48_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|fifo~372                                                                                                                                                         ; MLABCELL_X28_Y47_N54                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|fifo~373                                                                                                                                                         ; LABCELL_X29_Y48_N30                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|fifo~374                                                                                                                                                         ; MLABCELL_X28_Y47_N57                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|fifo~375                                                                                                                                                         ; LABCELL_X23_Y47_N36                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|fifo~376                                                                                                                                                         ; MLABCELL_X28_Y47_N48                         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|fifo~377                                                                                                                                                         ; LABCELL_X24_Y47_N3                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|rx_cnt[3]~0                                                                                                                                                      ; MLABCELL_X34_Y47_N21                         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|timeout[0]~1                                                                                                                                                     ; MLABCELL_X28_Y49_N48                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|ps2_device:mouse|tx_byte[0]~1                                                                                                                                                     ; MLABCELL_X28_Y51_N6                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|sd_buff_addr[3]~0                                                                                                                                                                 ; LABCELL_X36_Y48_N57                          ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|sd_buff_addr[3]~3                                                                                                                                                                 ; LABCELL_X37_Y48_N18                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|sd_buff_dout[0]~1                                                                                                                                                                 ; LABCELL_X35_Y49_N9                           ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|status[0]~1                                                                                                                                                                       ; LABCELL_X35_Y49_N36                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always1~0                                                                                                                                                   ; LABCELL_X31_Y54_N39                          ; 83      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~0                                                                                                                                                   ; LABCELL_X35_Y54_N30                          ; 69      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~1                                                                                                                                                   ; LABCELL_X31_Y54_N9                           ; 100     ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always2~2                                                                                                                                                   ; LABCELL_X31_Y54_N57                          ; 44      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|always3~0                                                                                                                                                   ; LABCELL_X40_Y52_N24                          ; 71      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[14]~6                                                                                                                                                  ; LABCELL_X37_Y52_N36                          ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|dout[6]~4                                                                                                                                                   ; LABCELL_X43_Y52_N51                          ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[16]~0                                                                                                                                                  ; LABCELL_X31_Y54_N36                          ; 42      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[25]~1                                                                                                                                                  ; LABCELL_X31_Y54_N0                           ; 44      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|resto[0]~1                                                                                                                                                  ; LABCELL_X33_Y54_N0                           ; 70      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[30]~0                                                                                                                                                  ; LABCELL_X31_Y54_N24                          ; 38      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_nres[0]~1                                                                                                                                               ; LABCELL_X33_Y54_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ltc2308_tape:ltc2308_tape|LessThan2~9                                                                                                                                                           ; LABCELL_X23_Y4_N36                           ; 36      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ltc2308_tape:ltc2308_tape|always0~0                                                                                                                                                             ; LABCELL_X18_Y1_N12                           ; 62      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|LessThan0~8                                                                                                                                               ; LABCELL_X17_Y2_N57                           ; 35      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|bitcnt~0                                                                                                                                                  ; MLABCELL_X15_Y2_N27                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|cfg[3]~3                                                                                                                                                  ; LABCELL_X17_Y2_N42                           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|dout[4]~0                                                                                                                                                 ; MLABCELL_X15_Y2_N3                           ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|ltc2308_tape:ltc2308_tape|ltc2308:adc|pin[0]~0                                                                                                                                                  ; MLABCELL_X15_Y2_N48                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|locked_wire[0]                                                                                                                                ; FRACTIONALPLL_X89_Y1_N0                      ; 38      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                ; PLLOUTPUTCOUNTER_X89_Y5_N1                   ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                ; PLLOUTPUTCOUNTER_X89_Y5_N1                   ; 17869   ; Clock, Latch enable                                 ; yes    ; Global Clock         ; GCLK5            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~0                                                                                                                              ; LABCELL_X18_Y51_N24                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                ; PLLOUTPUTCOUNTER_X89_Y6_N1                   ; 309     ; Clock                                               ; yes    ; Global Clock         ; GCLK6            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[2]                                                                                                                                ; PLLOUTPUTCOUNTER_X89_Y2_N1                   ; 181     ; Clock                                               ; yes    ; Global Clock         ; GCLK8            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[3]                                                                                                                                ; PLLOUTPUTCOUNTER_X89_Y1_N1                   ; 244     ; Clock, Latch enable                                 ; yes    ; Global Clock         ; GCLK9            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[4]                                                                                                                                ; PLLOUTPUTCOUNTER_X89_Y0_N1                   ; 410     ; Clock, Latch enable                                 ; yes    ; Global Clock         ; GCLK11           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sd_card:sd_card|bit_cnt[1]~5                                                                                                                                                                    ; MLABCELL_X39_Y44_N6                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sd_card:sd_card|buffer_ptr[5]~5                                                                                                                                                                 ; LABCELL_X42_Y46_N54                          ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sd_card:sd_card|buffer_ptr[5]~7                                                                                                                                                                 ; LABCELL_X42_Y46_N48                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sd_card:sd_card|buffer_wr                                                                                                                                                                       ; FF_X39_Y48_N19                               ; 2       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sd_card:sd_card|buffer_wr~0                                                                                                                                                                     ; LABCELL_X36_Y46_N15                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sd_card:sd_card|comb~0                                                                                                                                                                          ; MLABCELL_X39_Y48_N15                         ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sd_card:sd_card|comb~1                                                                                                                                                                          ; LABCELL_X40_Y48_N24                          ; 1       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sd_card:sd_card|lba[22]~2                                                                                                                                                                       ; LABCELL_X40_Y46_N12                          ; 47      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sd_card:sd_card|lba[22]~4                                                                                                                                                                       ; LABCELL_X40_Y46_N42                          ; 47      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sd_card:sd_card|new_lba[0]~1                                                                                                                                                                    ; LABCELL_X42_Y45_N48                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sd_card:sd_card|new_lba[16]~2                                                                                                                                                                   ; LABCELL_X42_Y45_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sd_card:sd_card|new_lba[24]~4                                                                                                                                                                   ; LABCELL_X42_Y45_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sd_card:sd_card|new_lba[8]~3                                                                                                                                                                    ; LABCELL_X42_Y45_N9                           ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sd_card:sd_card|reply2[0]~0                                                                                                                                                                     ; LABCELL_X36_Y45_N24                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sd_card:sd_card|sbuf[0]~1                                                                                                                                                                       ; MLABCELL_X39_Y44_N9                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|sd_card:sd_card|wait_m_cnt[0]~0                                                                                                                                                                 ; MLABCELL_X39_Y46_N42                         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|VGA_DE                                                                                                                                                                  ; FF_X16_Y52_N5                                ; 55      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|ce_pix_out~0                                                                                                                                                            ; LABCELL_X13_Y49_N15                          ; 73      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|Decoder0~0                                                                                                                                             ; LABCELL_X17_Y49_N27                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|Decoder0~1                                                                                                                                             ; LABCELL_X17_Y49_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|gamma_index[2]~0                                                                                                                                       ; LABCELL_X18_Y47_N48                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Equal8~17                                                                                                                                                ; MLABCELL_X15_Y44_N12                         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[11]~0                                                                                                                        ; MLABCELL_X8_Y50_N30                          ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[11]~1                                                                                                                        ; MLABCELL_X8_Y50_N45                          ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[7]~0                                                                                                                                     ; LABCELL_X9_Y47_N15                           ; 158     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Equal1~0                                                                                                                                       ; MLABCELL_X6_Y49_N21                          ; 120     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev2[7]~1                                                                                                                                     ; LABCELL_X13_Y48_N48                          ; 72      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|always1~0                                                                                                                                      ; LABCELL_X13_Y47_N12                          ; 245     ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|curbuf                                                                                                                                         ; FF_X13_Y47_N20                               ; 29      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|comb~0                                                                                                                         ; LABCELL_X13_Y48_N42                          ; 2       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|comb~1                                                                                                                         ; LABCELL_X13_Y48_N24                          ; 2       ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[2]~0                                                                                                                                      ; LABCELL_X13_Y47_N0                           ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|old_reset_frame~0                                                                                                                              ; LABCELL_X13_Y47_N9                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|outpixel_x2[0]~1                                                                                                                               ; LABCELL_X10_Y50_N12                          ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|prevbuf                                                                                                                                        ; FF_X13_Y47_N26                               ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[0]~2                                                                                                                                    ; LABCELL_X10_Y50_N18                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|waddr[0]~1                                                                                                                                     ; MLABCELL_X8_Y45_N27                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrdata[0]~2                                                                                                                                    ; LABCELL_X11_Y50_N30                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrdata[48]~1                                                                                                                                   ; MLABCELL_X6_Y49_N12                          ; 72      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrdata[72]~0                                                                                                                                   ; LABCELL_X10_Y47_N54                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrout_addr[0]~0                                                                                                                                ; LABCELL_X13_Y49_N42                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrout_en                                                                                                                                       ; FF_X13_Y49_N46                               ; 10      ; Write enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrpix[0]~0                                                                                                                                     ; LABCELL_X1_Y47_N33                           ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|wrpix[0]~1                                                                                                                                     ; LABCELL_X13_Y48_N36                          ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always0~0                                                                                                                                                ; LABCELL_X19_Y51_N57                          ; 11      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always0~1                                                                                                                                                ; LABCELL_X16_Y48_N33                          ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always0~3                                                                                                                                                ; LABCELL_X16_Y50_N18                          ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always2~1                                                                                                                                                ; LABCELL_X18_Y50_N42                          ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always3~0                                                                                                                                                ; LABCELL_X16_Y48_N30                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always3~1                                                                                                                                                ; LABCELL_X10_Y44_N33                          ; 74      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|always3~2                                                                                                                                                ; LABCELL_X10_Y44_N30                          ; 31      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|ce_x1i                                                                                                                                                   ; FF_X16_Y50_N59                               ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|ce_x4i                                                                                                                                                   ; FF_X16_Y50_N56                               ; 492     ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|ce_x4o                                                                                                                                                   ; FF_X18_Y50_N38                               ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|comb~0                                                                                                                                                   ; LABCELL_X10_Y50_N21                          ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pix_in_cnt[0]~2                                                                                                                                          ; LABCELL_X16_Y50_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pix_len[7]~1                                                                                                                                             ; LABCELL_X19_Y51_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pix_out_cnt[1]~2                                                                                                                                         ; LABCELL_X18_Y50_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|pixsz2[6]~0                                                                                                                                              ; LABCELL_X17_Y50_N33                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|vbo~0                                                                                                                                                    ; LABCELL_X10_Y44_N36                          ; 43      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hcalc[0]~0                                                                                                                                                                                              ; LABCELL_X29_Y68_N33                          ; 37      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_config:hdmi_config|Equal0~6                                                                                                                                                                        ; LABCELL_X16_Y41_N27                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_config:hdmi_config|LUT_INDEX[7]~0                                                                                                                                                                  ; LABCELL_X16_Y41_N6                           ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_config:hdmi_config|i2c:i2c_av|LessThan0~5                                                                                                                                                          ; LABCELL_X7_Y39_N54                           ; 25      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_config:hdmi_config|i2c:i2c_av|always1~0                                                                                                                                                            ; LABCELL_X16_Y41_N57                          ; 29      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_tx_clk                                                                                                                                                                                             ; CLKSEL_X42_Y0_N2                             ; 56      ; Clock                                               ; yes    ; Global Clock         ; GCLK4            ; --                        ; --            ; --            ; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ; comb~41        ; VCC            ;
; height~2                                                                                                                                                                                                ; LABCELL_X35_Y68_N48                          ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; io_uio                                                                                                                                                                                                  ; LABCELL_X17_Y61_N51                          ; 53      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; led_overtake[0]~0                                                                                                                                                                                       ; LABCELL_X22_Y58_N21                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; line_cnt~0                                                                                                                                                                                              ; LABCELL_X19_Y48_N57                          ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|WideNand0                                                                                                                                                                             ; LABCELL_X42_Y4_N18                           ; 31      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|btn[0]~1                                                                                                                                                                              ; LABCELL_X40_Y5_N51                           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|din[0]~1                                                                                                                                                                              ; LABCELL_X42_Y4_N57                           ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|i2c:i2c|LessThan0~5                                                                                                                                                                   ; LABCELL_X42_Y2_N48                           ; 25      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|i2c:i2c|always1~0                                                                                                                                                                     ; LABCELL_X42_Y4_N24                           ; 26      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; mcp23009:mcp23009|sd_cd                                                                                                                                                                                 ; FF_X40_Y5_N43                                ; 6       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; old_vs~0                                                                                                                                                                                                ; LABCELL_X22_Y39_N15                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|Equal10~13                                                                                                                                                                                 ; LABCELL_X11_Y76_N42                          ; 27      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|WideNand0                                                                                                                                                                                  ; LABCELL_X13_Y75_N57                          ; 31      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|WideNand1                                                                                                                                                                                  ; LABCELL_X13_Y77_N54                          ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|always1~0                                                                                                                                                                                  ; LABCELL_X11_Y75_N18                          ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|always1~1                                                                                                                                                                                  ; LABCELL_X11_Y75_N12                          ; 22      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|always3~11                                                                                                                                                                                 ; LABCELL_X13_Y75_N39                          ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|always3~7                                                                                                                                                                                  ; LABCELL_X9_Y76_N39                           ; 85      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|bcnt[11]~1                                                                                                                                                                                 ; LABCELL_X16_Y74_N6                           ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|bcnt[5]~0                                                                                                                                                                                  ; LABCELL_X17_Y74_N12                          ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|ce_pix                                                                                                                                                                                     ; FF_X9_Y74_N50                                ; 412     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|cmd[4]~2                                                                                                                                                                                   ; LABCELL_X16_Y74_N9                           ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|h_osd_start[18]~1                                                                                                                                                                          ; LABCELL_X10_Y77_N3                           ; 22      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|info                                                                                                                                                                                       ; FF_X16_Y74_N2                                ; 113     ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|infoh[3]~0                                                                                                                                                                                 ; LABCELL_X13_Y76_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|infow[3]~4                                                                                                                                                                                 ; LABCELL_X13_Y76_N51                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|infox[0]~0                                                                                                                                                                                 ; LABCELL_X13_Y76_N30                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|infoy[0]~1                                                                                                                                                                                 ; LABCELL_X13_Y76_N33                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|osd_buffer~0                                                                                                                                                                               ; LABCELL_X16_Y74_N42                          ; 4       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|osd_vcnt[13]~22                                                                                                                                                                            ; LABCELL_X10_Y77_N33                          ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|pixcnt[0]~1                                                                                                                                                                                ; LABCELL_X10_Y75_N36                          ; 28      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|pixsz~3                                                                                                                                                                                    ; LABCELL_X11_Y74_N54                          ; 15      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|rot[0]~0                                                                                                                                                                                   ; LABCELL_X13_Y76_N39                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:hdmi_osd|v_cnt[21]~6                                                                                                                                                                                ; LABCELL_X16_Y77_N15                          ; 22      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|Equal10~12                                                                                                                                                                                  ; LABCELL_X23_Y70_N42                          ; 34      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|WideNand0                                                                                                                                                                                   ; LABCELL_X24_Y71_N24                          ; 29      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|WideNand1                                                                                                                                                                                   ; LABCELL_X27_Y70_N54                          ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|always1~0                                                                                                                                                                                   ; LABCELL_X18_Y67_N42                          ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|always1~1                                                                                                                                                                                   ; LABCELL_X18_Y67_N45                          ; 22      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|always3~11                                                                                                                                                                                  ; LABCELL_X22_Y68_N33                          ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|always3~5                                                                                                                                                                                   ; MLABCELL_X21_Y71_N3                          ; 77      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|bcnt[0]~0                                                                                                                                                                                   ; LABCELL_X24_Y69_N0                           ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|bcnt[10]~1                                                                                                                                                                                  ; LABCELL_X24_Y69_N36                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|ce_pix                                                                                                                                                                                      ; FF_X18_Y68_N2                                ; 409     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|cmd[4]~1                                                                                                                                                                                    ; LABCELL_X24_Y69_N24                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|h_osd_start[20]~1                                                                                                                                                                           ; LABCELL_X23_Y70_N45                          ; 22      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|info                                                                                                                                                                                        ; FF_X23_Y69_N11                               ; 90      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|infoh[3]~1                                                                                                                                                                                  ; LABCELL_X19_Y69_N36                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|infow[3]~3                                                                                                                                                                                  ; LABCELL_X23_Y69_N21                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|infox[0]~0                                                                                                                                                                                  ; LABCELL_X19_Y69_N48                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|infoy[0]~0                                                                                                                                                                                  ; LABCELL_X19_Y69_N51                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|osd_buffer~0                                                                                                                                                                                ; LABCELL_X24_Y69_N45                          ; 4       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|osd_vcnt[14]~17                                                                                                                                                                             ; LABCELL_X22_Y72_N51                          ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|pixcnt[18]~0                                                                                                                                                                                ; LABCELL_X16_Y66_N42                          ; 30      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|pixsz~3                                                                                                                                                                                     ; LABCELL_X17_Y67_N54                          ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|rot[0]~0                                                                                                                                                                                    ; LABCELL_X19_Y69_N24                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; osd:vga_osd|v_cnt[9]~2                                                                                                                                                                                  ; MLABCELL_X21_Y70_N48                         ; 23      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]~1                                              ; LABCELL_X12_Y8_N24                           ; 18      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~43                                             ; LABCELL_X2_Y5_N15                            ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~44                                             ; LABCELL_X1_Y6_N3                             ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[1]~0                             ; LABCELL_X2_Y5_N54                            ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[12]~0                            ; LABCELL_X1_Y6_N18                            ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[13]~0    ; LABCELL_X18_Y7_N36                           ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[13]~1    ; LABCELL_X18_Y7_N45                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14]~0 ; LABCELL_X18_Y9_N15                           ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14]~1 ; MLABCELL_X21_Y9_N48                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|int_dprio_init_done~0     ; LABCELL_X17_Y4_N12                           ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|rst_n[1]                  ; FF_X9_Y11_N38                                ; 8       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[5]~1                        ; MLABCELL_X3_Y2_N15                           ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[5]~2                        ; MLABCELL_X3_Y2_N21                           ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset                               ; LABCELL_X7_Y4_N39                            ; 503     ; Async. clear, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][4]~5                                          ; LABCELL_X10_Y9_N9                            ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]~7                                         ; LABCELL_X10_Y9_N6                            ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]~9                                         ; MLABCELL_X8_Y7_N48                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][3]~8                                         ; LABCELL_X10_Y9_N54                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][3]~1                                         ; LABCELL_X10_Y9_N42                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][3]~0                                         ; LABCELL_X12_Y4_N12                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]~10                                        ; LABCELL_X12_Y4_N18                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1]~4                                          ; LABCELL_X10_Y9_N21                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][4]~3                                          ; LABCELL_X10_Y9_N0                            ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][3]~6                                          ; MLABCELL_X8_Y7_N0                            ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]~2                                          ; LABCELL_X10_Y9_N18                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][3]~5                                         ; MLABCELL_X8_Y7_N3                            ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][3]~2                                          ; LABCELL_X12_Y4_N48                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][6]~1                                          ; MLABCELL_X8_Y7_N33                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][0]~0                                          ; LABCELL_X10_Y9_N51                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][1]~3                                          ; LABCELL_X10_Y9_N27                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][7]~4                                          ; LABCELL_X10_Y9_N45                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[10]~0                               ; LABCELL_X10_Y9_N48                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[2]~0                                          ; LABCELL_X16_Y6_N48                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[2]~0                                              ; MLABCELL_X15_Y11_N51                         ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]~5                                               ; LABCELL_X13_Y9_N6                            ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[1]~1                                      ; LABCELL_X16_Y6_N54                           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[3]~0                                     ; LABCELL_X16_Y8_N33                           ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[12]~0                                              ; LABCELL_X16_Y9_N30                           ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[4]~0                                              ; LABCELL_X16_Y9_N24                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[4]~0                                              ; LABCELL_X16_Y9_N33                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[15]~0                                           ; LABCELL_X16_Y9_N27                           ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                        ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                        ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 1899    ; Clock                                               ; yes    ; Global Clock         ; GCLK7            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Delay~0                                                                                                                                                                       ; LABCELL_X17_Y51_N39                          ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Delay~1                                                                                                                                                                       ; LABCELL_X17_Y51_N42                          ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~32                                                                                                                                                                    ; MLABCELL_X25_Y10_N6                          ; 25      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~33                                                                                                                                                                    ; MLABCELL_X25_Y9_N45                          ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Sampler~34                                                                                                                                                                    ; MLABCELL_X25_Y9_N54                          ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|Schmurtz~4                                                                                                                                                                    ; LABCELL_X17_Y14_N18                          ; 43      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|col[3]~3                                                                                                                                                                      ; MLABCELL_X21_Y14_N48                         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|cpt[1]~1                                                                                                                                                                      ; LABCELL_X23_Y14_N21                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|expand                                                                                                                                                                        ; FF_X22_Y10_N26                               ; 25      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|i_delay[1]~7                                                                                                                                                                  ; LABCELL_X18_Y51_N33                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|i_line[11]~0                                                                                                                                                                  ; LABCELL_X17_Y51_N57                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|ifsize[23]~0                                                                                                                                                                  ; LABCELL_X22_Y10_N42                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|itog~0                                                                                                                                                                        ; MLABCELL_X25_Y10_N0                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|logcpt[4]~2                                                                                                                                                                   ; LABCELL_X27_Y10_N9                           ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac[31]~2                                                                                                                                                                   ; MLABCELL_X15_Y13_N30                         ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac[40]~4                                                                                                                                                                   ; MLABCELL_X15_Y13_N3                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_mem[31]~0                                                                                                                                                               ; LABCELL_X18_Y12_N12                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_mem[40]~1                                                                                                                                                               ; LABCELL_X18_Y12_N15                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[0]~0                                                                                                                                                                ; MLABCELL_X15_Y13_N57                         ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[32]~1                                                                                                                                                               ; MLABCELL_X15_Y13_N27                         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|mul[15]~0                                                                                                                                                                     ; MLABCELL_X15_Y13_N39                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|offset[23]~0                                                                                                                                                                  ; MLABCELL_X25_Y10_N9                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|ofsize[22]~0                                                                                                                                                                  ; MLABCELL_X25_Y9_N42                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|osizep[18]~0                                                                                                                                                                  ; MLABCELL_X25_Y9_N57                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|otog~0                                                                                                                                                                        ; MLABCELL_X25_Y9_N48                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|pdata[15]~0                                                                                                                                                                   ; LABCELL_X12_Y13_N33                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|state.sW1                                                                                                                                                                     ; FF_X17_Y12_N44                               ; 21      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|state.sW5                                                                                                                                                                     ; FF_X17_Y12_N32                               ; 20      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|sync                                                                                                                                                                          ; FF_X25_Y10_N26                               ; 36      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_freq[4]~0                                                                                                                                                                ; LABCELL_X22_Y13_N30                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_freq[4]~4                                                                                                                                                                ; MLABCELL_X25_Y10_N15                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|tune_phase[4]~1                                                                                                                                                               ; MLABCELL_X25_Y11_N0                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|udiff[0]~0                                                                                                                                                                    ; MLABCELL_X25_Y10_N27                         ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; pll_hdmi_adj:pll_hdmi_adj|up_v~1                                                                                                                                                                        ; LABCELL_X18_Y14_N51                          ; 50      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; reset_req                                                                                                                                                                                               ; FF_X40_Y40_N5                                ; 242     ; Async. clear, Clock enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scaler_flt[0]~0                                                                                                                                                                                         ; LABCELL_X22_Y58_N42                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scaler_out                                                                                                                                                                                              ; FF_X18_Y57_N14                               ; 231     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scaler_out~0                                                                                                                                                                                            ; LABCELL_X22_Y58_N27                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scanlines:HDMI_scanlines|scanline[0]~1                                                                                                                                                                  ; LABCELL_X23_Y54_N33                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scanlines:VGA_scanlines|scanline[1]                                                                                                                                                                     ; FF_X22_Y50_N47                               ; 25      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; scanlines:VGA_scanlines|scanline[1]~1                                                                                                                                                                   ; LABCELL_X22_Y50_N54                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; state[2]                                                                                                                                                                                                ; FF_X39_Y67_N50                               ; 53      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_h|always0~0                                                                                                                                                                               ; LABCELL_X17_Y59_N24                          ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_h|always0~1                                                                                                                                                                               ; LABCELL_X17_Y59_N39                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_h|always0~2                                                                                                                                                                               ; LABCELL_X17_Y59_N3                           ; 42      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_v|always0~0                                                                                                                                                                               ; MLABCELL_X21_Y52_N36                         ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_v|always0~1                                                                                                                                                                               ; MLABCELL_X21_Y52_N27                         ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_fix:sync_v|always0~2                                                                                                                                                                               ; MLABCELL_X21_Y52_N21                         ; 41      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sync_line[11]~0                                                                                                                                                                                         ; LABCELL_X22_Y50_N36                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|LessThan0~3                                                                                                                                                                          ; LABCELL_X43_Y42_N48                          ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|reset_out                                                                                                                                                                            ; LABCELL_X61_Y35_N9                           ; 97      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]                                                                                                                          ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 616     ; Clock                                               ; yes    ; Global Clock         ; GCLK13           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|intermediate[21]                                                                                                                          ; HPSINTERFACEFPGA2SDRAM_X52_Y53_N111          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vcnt[2]~3                                                                                                                                                                                               ; LABCELL_X23_Y39_N51                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vmin[11]~0                                                                                                                                                                                              ; LABCELL_X29_Y68_N6                           ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vol_att[2]~2                                                                                                                                                                                            ; LABCELL_X22_Y58_N18                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vol_att[4]                                                                                                                                                                                              ; FF_X42_Y44_N23                               ; 34      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vs_line[0]~1                                                                                                                                                                                            ; LABCELL_X22_Y58_N57                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; vsz[0]~0                                                                                                                                                                                                ; MLABCELL_X25_Y39_N33                         ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; width~2                                                                                                                                                                                                 ; MLABCELL_X28_Y69_N12                         ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+
; Name                                                                                                             ; Location                                     ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ; Input Clock 0 ; Input Clock 1 ; Input Clock 2                                                                                                    ; Input Clock 3                                                            ; Clock Select 0 ; Clock Select 1 ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+
; FPGA_CLK1_50                                                                                                     ; PIN_V11                                      ; 1225    ; Global Clock         ; GCLK0            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FPGA_CLK2_50                                                                                                     ; PIN_Y13                                      ; 189     ; Global Clock         ; GCLK1            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; FPGA_CLK3_50                                                                                                     ; PIN_E11                                      ; 2211    ; Global Clock         ; GCLK2            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; aspi_sck                                                                                                         ; HPSINTERFACEPERIPHERALSPIMASTER_X52_Y72_N111 ; 132     ; Regional Clock       ; RCLK80           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                         ; PLLOUTPUTCOUNTER_X89_Y5_N1                   ; 17869   ; Global Clock         ; GCLK5            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1]                                         ; PLLOUTPUTCOUNTER_X89_Y6_N1                   ; 309     ; Global Clock         ; GCLK6            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[2]                                         ; PLLOUTPUTCOUNTER_X89_Y2_N1                   ; 181     ; Global Clock         ; GCLK8            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[3]                                         ; PLLOUTPUTCOUNTER_X89_Y1_N1                   ; 244     ; Global Clock         ; GCLK9            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[4]                                         ; PLLOUTPUTCOUNTER_X89_Y0_N1                   ; 410     ; Global Clock         ; GCLK11           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; hdmi_tx_clk                                                                                                      ; CLKSEL_X42_Y0_N2                             ; 56      ; Global Clock         ; GCLK4            ; --                        ; --            ; --            ; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ; comb~41        ; VCC            ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 1899    ; Global Clock         ; GCLK7            ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                       ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 30      ; Global Clock         ; GCLK15           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]                                   ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 616     ; Global Clock         ; GCLK13           ; --                        ; --            ; --            ; --                                                                                                               ; --                                                                       ; --             ; --             ;
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                      ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; audio_out:audio_out|lpf_ce                                                                                                                                                ; 1110    ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|port_e7_reg~0                                                                                                           ; 1087    ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|BUFGMUX1:BUFGMUX1_i2|O                                                                                                                ; 855     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart0_fifo_we                                                                                                           ; 514     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart1_fifo_we                                                                                                           ; 514     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart1_rx_byte_dly[1]                                                                                                    ; 512     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart1_rx_byte_dly[2]                                                                                                    ; 512     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart1_rx_byte_dly[3]                                                                                                    ; 512     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart1_rx_byte_dly[4]                                                                                                    ; 512     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart1_rx_byte_dly[5]                                                                                                    ; 512     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart1_rx_byte_dly[6]                                                                                                    ; 512     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart1_rx_byte_dly[7]                                                                                                    ; 512     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart0_rx_byte_dly[1]                                                                                                    ; 512     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart0_rx_byte_dly[2]                                                                                                    ; 512     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart0_rx_byte_dly[3]                                                                                                    ; 512     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart0_rx_byte_dly[4]                                                                                                    ; 512     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart0_rx_byte_dly[5]                                                                                                    ; 512     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart0_rx_byte_dly[6]                                                                                                    ; 512     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart0_rx_byte_dly[7]                                                                                                    ; 512     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart0_rx_byte_dly[0]                                                                                                    ; 512     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|uart1_rx_byte_dly[0]                                                                                                    ; 512     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|audio_ay_reset                                                                                                          ; 505     ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset ; 503     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------+
; Name                                                                                                                                                      ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                                     ; Location                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------+
; ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_vuu:auto_generated|altsyncram_lr91:altsyncram4|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 11           ; 8            ; 11           ; yes                    ; no                      ; yes                    ; yes                     ; 88     ; 8                           ; 11                          ; 8                           ; 11                          ; 88                  ; 1           ; 0     ; None                                    ; M10K_X26_Y65_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; ascal:ascal|altsyncram:i_dpram_rtl_0|altsyncram_g9j1:auto_generated|ALTSYNCRAM                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 128          ; 32           ; 128          ; yes                    ; no                      ; yes                    ; no                      ; 4096   ; 32                          ; 128                         ; 32                          ; 128                         ; 4096                ; 4           ; 0     ; None                                    ; M10K_X49_Y68_N0, M10K_X49_Y67_N0, M10K_X49_Y66_N0, M10K_X49_Y65_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated|ALTSYNCRAM                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152  ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0     ; None                                    ; M10K_X41_Y65_N0, M10K_X38_Y65_N0, M10K_X41_Y67_N0, M10K_X38_Y67_N0, M10K_X38_Y66_N0                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; ascal:ascal|altsyncram:o_dpram_rtl_0|altsyncram_32k1:auto_generated|ALTSYNCRAM                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 128          ; 32           ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 32                          ; 128                         ; 32                          ; 128                         ; 4096                ; 4           ; 0     ; None                                    ; M10K_X41_Y59_N0, M10K_X41_Y61_N0, M10K_X41_Y60_N0, M10K_X41_Y58_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; ascal:ascal|altsyncram:o_h_poly_rtl_0|altsyncram_4sm1:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 36           ; 16           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 576    ; 16                          ; 36                          ; 16                          ; 36                          ; 576                 ; 1           ; 0     ; db/ZXNext.ram0_ascal_dd81f3e1.hdl.mif   ; M10K_X26_Y53_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152  ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0     ; None                                    ; M10K_X14_Y55_N0, M10K_X26_Y54_N0, M10K_X26_Y58_N0, M10K_X38_Y60_N0, M10K_X26_Y61_N0                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152  ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0     ; None                                    ; M10K_X14_Y57_N0, M10K_X26_Y56_N0, M10K_X26_Y59_N0, M10K_X26_Y64_N0, M10K_X14_Y60_N0                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152  ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0     ; None                                    ; M10K_X14_Y58_N0, M10K_X38_Y57_N0, M10K_X14_Y59_N0, M10K_X26_Y63_N0, M10K_X26_Y62_N0                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 24           ; 2048         ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 49152  ; 2048                        ; 24                          ; 2048                        ; 24                          ; 49152               ; 5           ; 0     ; None                                    ; M10K_X14_Y56_N0, M10K_X26_Y55_N0, M10K_X38_Y58_N0, M10K_X26_Y60_N0, M10K_X14_Y61_N0                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; ascal:ascal|altsyncram:o_v_poly_rtl_0|altsyncram_pin1:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 36           ; 16           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 576    ; 16                          ; 36                          ; 16                          ; 36                          ; 576                 ; 1           ; 0     ; db/ZXNext.ram1_ascal_dd81f3e1.hdl.mif   ; M10K_X26_Y57_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; ascal:ascal|altsyncram:pal_mem_rtl_0|altsyncram_2aj1:auto_generated|ALTSYNCRAM                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; no                      ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2           ; 0     ; None                                    ; M10K_X41_Y55_N0, M10K_X38_Y55_N0                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|keymaps:keymaps|altsyncram:ram_q_rtl_0|altsyncram_mkr1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 9            ; 512          ; 9            ; yes                    ; no                      ; yes                    ; no                      ; 4608   ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; db/ZXNext.ram0_keymaps_7e92a721.hdl.mif ; M10K_X41_Y24_N0                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|altshift_taps:rgb_vblank_n_3_rtl_0|shift_taps_puu:auto_generated|altsyncram_br91:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 11           ; 4            ; 11           ; yes                    ; no                      ; yes                    ; yes                     ; 44     ; 4                           ; 11                          ; 4                           ; 11                          ; 44                  ; 1           ; 0     ; None                                    ; M10K_X14_Y34_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|altshift_taps:ula_en_1a_rtl_0|shift_taps_quu:auto_generated|altsyncram_cr91:altsyncram4|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 12           ; 3            ; 12           ; yes                    ; no                      ; yes                    ; yes                     ; 36     ; 3                           ; 12                          ; 3                           ; 12                          ; 36                  ; 1           ; 0     ; None                                    ; M10K_X14_Y21_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|bootrom:bootrom_mod|altsyncram:Mux7_rtl_0|altsyncram_cs51:auto_generated|ALTSYNCRAM                     ; AUTO ; ROM              ; Single Clock ; 8192         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 65536  ; 8192                        ; 8                           ; --                          ; --                          ; 65536               ; 8           ; 0     ; ZXNext.sys_top0.rtl.mif                 ; M10K_X26_Y17_N0, M10K_X26_Y26_N0, M10K_X41_Y27_N0, M10K_X26_Y18_N0, M10K_X26_Y19_N0, M10K_X26_Y25_N0, M10K_X38_Y26_N0, M10K_X26_Y20_N0                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:bank5_ram|altsyncram:ram_q_rtl_0|altsyncram_6dn1:auto_generated|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 8            ; 16384        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 131072 ; 16384                       ; 8                           ; 16384                       ; 8                           ; 131072              ; 16          ; 0     ; None                                    ; M10K_X49_Y23_N0, M10K_X58_Y23_N0, M10K_X38_Y23_N0, M10K_X58_Y21_N0, M10K_X41_Y22_N0, M10K_X58_Y24_N0, M10K_X49_Y22_N0, M10K_X41_Y19_N0, M10K_X58_Y19_N0, M10K_X58_Y22_N0, M10K_X58_Y18_N0, M10K_X41_Y21_N0, M10K_X38_Y21_N0, M10K_X41_Y23_N0, M10K_X38_Y22_N0, M10K_X58_Y20_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:bank5_ram|altsyncram:ram_q_rtl_1|altsyncram_cgj1:auto_generated|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16384        ; 8            ; 16384        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 131072 ; 16384                       ; 8                           ; 16384                       ; 8                           ; 131072              ; 16          ; 0     ; None                                    ; M10K_X38_Y16_N0, M10K_X41_Y16_N0, M10K_X58_Y17_N0, M10K_X41_Y17_N0, M10K_X38_Y15_N0, M10K_X58_Y15_N0, M10K_X38_Y14_N0, M10K_X49_Y14_N0, M10K_X58_Y16_N0, M10K_X41_Y18_N0, M10K_X49_Y15_N0, M10K_X41_Y15_N0, M10K_X49_Y17_N0, M10K_X49_Y16_N0, M10K_X58_Y14_N0, M10K_X41_Y14_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:bank7_ram|altsyncram:ram_q_rtl_0|altsyncram_0an1:auto_generated|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 65536  ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 8           ; 0     ; None                                    ; M10K_X41_Y26_N0, M10K_X41_Y25_N0, M10K_X49_Y24_N0, M10K_X49_Y26_N0, M10K_X38_Y24_N0, M10K_X49_Y25_N0, M10K_X49_Y21_N0, M10K_X38_Y25_N0                                                                                                                                         ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:bank7_ram|altsyncram:ram_q_rtl_1|altsyncram_6dj1:auto_generated|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 65536  ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 8           ; 0     ; None                                    ; M10K_X49_Y18_N0, M10K_X38_Y20_N0, M10K_X41_Y20_N0, M10K_X49_Y19_N0, M10K_X38_Y18_N0, M10K_X38_Y19_N0, M10K_X38_Y17_N0, M10K_X49_Y20_N0                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:copper_inst_lsb_ram|altsyncram:ram_q_rtl_0|altsyncram_09n1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0     ; None                                    ; M10K_X14_Y19_N0                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:copper_inst_msb_ram|altsyncram:ram_q_rtl_0|altsyncram_09n1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0     ; None                                    ; M10K_X14_Y20_N0                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_0|altsyncram_ubn1:auto_generated|ALTSYNCRAM                     ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 16384  ; 1024                        ; 11                          ; 1024                        ; 11                          ; 11264               ; 2           ; 0     ; None                                    ; M10K_X14_Y23_N0, M10K_X26_Y24_N0                                                                                                                                                                                                                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_1|altsyncram_4fj1:auto_generated|ALTSYNCRAM                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 16384  ; 1024                        ; 10                          ; 1024                        ; 10                          ; 10240               ; 1           ; 0     ; None                                    ; M10K_X14_Y22_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_utm|altsyncram:ram_q_rtl_0|altsyncram_ubn1:auto_generated|ALTSYNCRAM                     ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 16384  ; 1024                        ; 11                          ; 1024                        ; 11                          ; 11264               ; 2           ; 0     ; None                                    ; M10K_X26_Y23_N0, M10K_X26_Y22_N0                                                                                                                                                                                                                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|dpram2:palette_utm|altsyncram:ram_q_rtl_1|altsyncram_4fj1:auto_generated|ALTSYNCRAM                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 16384  ; 1024                        ; 9                           ; 1024                        ; 9                           ; 9216                ; 1           ; 0     ; None                                    ; M10K_X26_Y21_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|dpram:pattern|altsyncram:ram_q_rtl_0|altsyncram_cgj1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16384        ; 8            ; 16384        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 131072 ; 16384                       ; 8                           ; 16384                       ; 8                           ; 131072              ; 16          ; 0     ; None                                    ; M10K_X26_Y29_N0, M10K_X14_Y33_N0, M10K_X26_Y32_N0, M10K_X14_Y32_N0, M10K_X38_Y29_N0, M10K_X38_Y30_N0, M10K_X26_Y31_N0, M10K_X26_Y33_N0, M10K_X38_Y32_N0, M10K_X38_Y31_N0, M10K_X26_Y27_N0, M10K_X26_Y28_N0, M10K_X38_Y27_N0, M10K_X38_Y28_N0, M10K_X26_Y30_N0, M10K_X14_Y31_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|sdpram:attr0|altsyncram:ram_q_rtl_0|altsyncram_sji1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0     ; None                                    ; M10K_X14_Y27_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|sdpram:attr1|altsyncram:ram_q_rtl_0|altsyncram_sji1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0     ; None                                    ; M10K_X14_Y26_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|sdpram:attr2|altsyncram:ram_q_rtl_0|altsyncram_sji1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0     ; None                                    ; M10K_X14_Y28_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|sdpram:attr3|altsyncram:ram_q_rtl_0|altsyncram_sji1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0     ; None                                    ; M10K_X14_Y30_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|sdpram:attr4|altsyncram:ram_q_rtl_0|altsyncram_sji1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0     ; None                                    ; M10K_X14_Y29_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|spram:linebuf0|altsyncram:ram_q_rtl_0|altsyncram_k3n1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 9            ; 512          ; 9            ; yes                    ; no                      ; yes                    ; no                      ; 4608   ; 512                         ; 9                           ; 512                         ; 9                           ; 4608                ; 1           ; 0     ; None                                    ; M10K_X14_Y24_N0                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|sprites:sprite_mod|spram:linebuf1|altsyncram:ram_q_rtl_0|altsyncram_k3n1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 9            ; 512          ; 9            ; yes                    ; no                      ; yes                    ; no                      ; 4608   ; 512                         ; 9                           ; 512                         ; 9                           ; 4608                ; 1           ; 0     ; None                                    ; M10K_X14_Y25_N0                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; emu:emu|sd_card:sd_card|sdbuf:buffer|altsyncram:ram_rtl_0|altsyncram_cdt1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; True Dual Port   ; Dual Clocks  ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096   ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None                                    ; M10K_X38_Y48_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                     ;
; emu:emu|sd_card:sd_card|sdbuf:conf|altsyncram:ram_rtl_0|altsyncram_o6j1:auto_generated|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096   ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None                                    ; M10K_X41_Y48_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; emu:emu|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_4ni1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Single Clock ; 768          ; 8            ; 768          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 6144   ; 768                         ; 8                           ; 768                         ; 8                           ; 6144                ; 1           ; 0     ; None                                    ; M10K_X26_Y49_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0|altsyncram_ean1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Single Clock ; 896          ; 96           ; 896          ; 96           ; yes                    ; no                      ; yes                    ; no                      ; 86016  ; 896                         ; 96                          ; 896                         ; 96                          ; 86016               ; 10          ; 0     ; None                                    ; M10K_X14_Y49_N0, M10K_X14_Y53_N0, M10K_X5_Y51_N0, M10K_X5_Y52_N0, M10K_X14_Y51_N0, M10K_X14_Y50_N0, M10K_X5_Y49_N0, M10K_X14_Y52_N0, M10K_X5_Y50_N0, M10K_X5_Y53_N0                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0|altsyncram_u6n1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; Single Clock ; 448          ; 24           ; 448          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 10752  ; 448                         ; 24                          ; 448                         ; 24                          ; 10752               ; 2           ; 0     ; None                                    ; M10K_X14_Y47_N0, M10K_X14_Y48_N0                                                                                                                                                                                                                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; emu:emu|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0|altsyncram_u6n1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; Single Clock ; 448          ; 24           ; 448          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 10752  ; 448                         ; 24                          ; 448                         ; 24                          ; 10752               ; 2           ; 0     ; None                                    ; M10K_X14_Y46_N0, M10K_X14_Y45_N0                                                                                                                                                                                                                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; osd:hdmi_osd|altshift_taps:rdout2_rtl_0|shift_taps_uuu:auto_generated|altsyncram_kr91:altsyncram4|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 25           ; 3            ; 25           ; yes                    ; no                      ; yes                    ; yes                     ; 75     ; 3                           ; 25                          ; 3                           ; 25                          ; 75                  ; 1           ; 0     ; None                                    ; M10K_X14_Y40_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0     ; None                                    ; M10K_X14_Y78_N0, M10K_X14_Y77_N0, M10K_X14_Y75_N0, M10K_X14_Y76_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; osd:vga_osd|altshift_taps:rdout2_rtl_0|shift_taps_htu:auto_generated|altsyncram_to91:altsyncram5|ALTSYNCRAM                                               ; AUTO ; Simple Dual Port ; Single Clock ; 6            ; 8            ; 6            ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 48     ; 6                           ; 8                           ; 6                           ; 8                           ; 48                  ; 1           ; 0     ; None                                    ; M10K_X26_Y40_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; osd:vga_osd|altshift_taps:rdout2_rtl_1|shift_taps_0vu:auto_generated|altsyncram_nr91:altsyncram4|ALTSYNCRAM                                               ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 36           ; 3            ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 108    ; 3                           ; 36                          ; 3                           ; 36                          ; 108                 ; 1           ; 0     ; None                                    ; M10K_X14_Y38_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_0nl1:auto_generated|ALTSYNCRAM                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0     ; None                                    ; M10K_X26_Y68_N0, M10K_X26_Y70_N0, M10K_X26_Y71_N0, M10K_X26_Y69_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_tuu:auto_generated|altsyncram_jr91:altsyncram4|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 24           ; 4            ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 96     ; 4                           ; 24                          ; 4                           ; 24                          ; 96                  ; 1           ; 0     ; None                                    ; M10K_X14_Y54_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Fitter DSP Block Usage Summary                  ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Independent 9x9                   ; 1           ;
; Two Independent 18x18             ; 4           ;
; Sum of two 18x18                  ; 24          ;
; Total number of DSP blocks        ; 29          ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 29          ;
; Fixed Point Mixed Sign Multiplier ; 24          ;
+-----------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                              ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-----------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; ascal:ascal|Add33~8                                                               ; Sum of two 18x18      ; DSP_X32_Y65_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add34~8                                                               ; Sum of two 18x18      ; DSP_X32_Y67_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add35~8                                                               ; Sum of two 18x18      ; DSP_X32_Y69_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|Mult0~8 ; Independent 9x9       ; DSP_X32_Y37_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add29~8                                                               ; Sum of two 18x18      ; DSP_X20_Y65_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add30~8                                                               ; Sum of two 18x18      ; DSP_X20_Y67_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add31~8                                                               ; Sum of two 18x18      ; DSP_X20_Y69_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add161~8                                                              ; Sum of two 18x18      ; DSP_X20_Y51_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add162~8                                                              ; Sum of two 18x18      ; DSP_X20_Y53_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add163~8                                                              ; Sum of two 18x18      ; DSP_X20_Y63_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Mult13~8                                                              ; Two Independent 18x18 ; DSP_X32_Y61_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add204~8                                                              ; Sum of two 18x18      ; DSP_X20_Y55_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add203~8                                                              ; Sum of two 18x18      ; DSP_X20_Y57_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add206~8                                                              ; Sum of two 18x18      ; DSP_X32_Y57_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add205~8                                                              ; Sum of two 18x18      ; DSP_X32_Y59_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add207~8                                                              ; Sum of two 18x18      ; DSP_X20_Y61_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add208~8                                                              ; Sum of two 18x18      ; DSP_X20_Y59_N0 ; Mixed               ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Mult12~8                                                              ; Two Independent 18x18 ; DSP_X32_Y63_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Mult1~8                                                                           ; Two Independent 18x18 ; DSP_X32_Y71_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add105~8                                                              ; Sum of two 18x18      ; DSP_X20_Y49_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add106~8                                                              ; Sum of two 18x18      ; DSP_X32_Y47_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add107~8                                                              ; Sum of two 18x18      ; DSP_X20_Y47_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Mult0~8                                                                           ; Two Independent 18x18 ; DSP_X32_Y73_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add147~8                                                              ; Sum of two 18x18      ; DSP_X32_Y49_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add148~8                                                              ; Sum of two 18x18      ; DSP_X32_Y51_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add149~8                                                              ; Sum of two 18x18      ; DSP_X32_Y45_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add150~8                                                              ; Sum of two 18x18      ; DSP_X32_Y43_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add151~8                                                              ; Sum of two 18x18      ; DSP_X32_Y53_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; ascal:ascal|Add152~8                                                              ; Sum of two 18x18      ; DSP_X32_Y55_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+-----------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 69,960 / 289,320 ( 24 % ) ;
; C12 interconnects                           ; 811 / 13,420 ( 6 % )      ;
; C2 interconnects                            ; 19,384 / 119,108 ( 16 % ) ;
; C4 interconnects                            ; 11,729 / 56,300 ( 21 % )  ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 7,303 / 289,320 ( 3 % )   ;
; Global clocks                               ; 12 / 16 ( 75 % )          ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 1 / 7 ( 14 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 2 / 6 ( 33 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 200 / 852 ( 23 % )        ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 196 / 408 ( 48 % )        ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 2 / 64 ( 3 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 24 / 32 ( 75 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 23 / 32 ( 72 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 1 / 4 ( 25 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 3 / 14 ( 21 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 1 / 10 ( 10 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 1 / 10 ( 10 % )           ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 14,424 / 84,580 ( 17 % )  ;
; Quadrant clocks                             ; 1 / 66 ( 2 % )            ;
; R14 interconnects                           ; 1,623 / 12,676 ( 13 % )   ;
; R14/C12 interconnect drivers                ; 2,228 / 20,720 ( 11 % )   ;
; R3 interconnects                            ; 28,256 / 130,992 ( 22 % ) ;
; R6 interconnects                            ; 44,306 / 266,960 ( 17 % ) ;
; Spine clocks                                ; 57 / 360 ( 16 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 16    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                         ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                     ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.         ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.             ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.            ; I/O  ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.            ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found. ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 145       ; 28           ; 145       ; 0            ; 0            ; 145       ; 145       ; 0            ; 145       ; 145       ; 83           ; 0            ; 0            ; 23           ; 0            ; 83           ; 0            ; 0            ; 23           ; 0            ; 22           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 117          ; 0         ; 145          ; 145          ; 0         ; 0         ; 145          ; 0         ; 0         ; 62           ; 145          ; 145          ; 122          ; 145          ; 62           ; 145          ; 145          ; 122          ; 145          ; 123          ; 145          ; 145          ; 145          ; 145          ; 145          ; 145          ; 145          ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; HDMI_I2C_SCL       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_CLK        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nCS          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_CKE          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_VS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_L            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_R            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUDIO_SPDIF        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_CLK           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_USER           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_HDD            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED_POWER          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_CS          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_CLK         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_MOSI        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nWE          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nCAS         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SCK            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDI            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_CONVST         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IO_SCL             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_SCLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_LRCLK         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2S           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_DE         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[0]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[1]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[2]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[3]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[4]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[5]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[6]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[7]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[8]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[9]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[10]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[11]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[12]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[13]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[14]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[15]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[16]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[17]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[18]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[19]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[20]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[21]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[22]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[23]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_HS         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_VS         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[8]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[9]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[10]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[11]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[12]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_BA[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_BA[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_A[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQML         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQMH         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_nRAS         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_CLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_MCLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2C_SDA       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[12]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[13]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[14]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[15]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_HS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_CMD           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDCD_SPDIF         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[6]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[7]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[8]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[9]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[10]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[11]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IO_SDA             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDIO_DAT[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USER_IO[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK3_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_RESET          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK1_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_EN             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK2_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_INT        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_OSD            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BTN_USER           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SD_SPI_MISO        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDO            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                                                                                                                                                                                         ; Destination Clock(s)                                                                                                                                                                                                    ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk,emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk,emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk                                                                 ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk,emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk,emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk ; 5977.9            ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                                                                                 ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                 ; 2902.1            ;
; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                       ; pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                       ; 376.9             ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                                                                                 ; emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                 ; 320.3             ;
; FPGA_CLK2_50,sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk,emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk,emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk,emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk,emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk,emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk ; 251.9             ;
; spi_sck                                                                                                                                                                                                                                                                                 ; FPGA_CLK3_50                                                                                                                                                                                                            ; 232.9             ;
; FPGA_CLK3_50                                                                                                                                                                                                                                                                            ; FPGA_CLK3_50                                                                                                                                                                                                            ; 180.0             ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                                                                                 ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk,emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk,emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk ; 137.9             ;
; emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                                                                                 ; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                 ; 111.5             ;
; emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                                                                                 ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                 ; 97.0              ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                                                                                 ; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                 ; 81.1              ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk,emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk,emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk                                                                 ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                 ; 75.9              ;
; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                                                                                                                                                                                                                      ; sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk                                                                                                                                                                      ; 71.2              ;
; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                                                                                 ; emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                 ; 70.4              ;
; FPGA_CLK1_50                                                                                                                                                                                                                                                                            ; FPGA_CLK1_50                                                                                                                                                                                                            ; 62.7              ;
; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk,emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                         ; emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                 ; 62.2              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                 ; Destination Register                                                                            ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------+
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|reset_state.S_RESET_SOFT_0                                  ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 9.561             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|reset_state.S_RESET_SOFT_1                                  ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 9.527             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|reset_state.S_RESET_HARD_1                                  ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 9.439             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|reset_state.S_RESET_HARD_0                                  ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 9.355             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_dest_s[1]                  ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_dest_s[14]                 ; 9.231             ;
; emu:emu|hps_io:hps_io|cfg[1]                                                                    ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 9.166             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_src_s[1]                   ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_src_s[3]                   ; 9.040             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_03_machine_type[2]                         ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nmi_state.S_NMI_IDLE                          ; 8.793             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_03_machine_type[0]                         ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nmi_state.S_NMI_IDLE                          ; 8.790             ;
; emu:emu|hps_io:hps_io|status[0]                                                                 ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 8.629             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_dest_s[0]                  ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_dest_s[14]                 ; 8.497             ;
; emu:emu|hps_io:hps_io|status[14]                                                                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 8.453             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|R1_portA_addrMode_s[1]         ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_src_s[3]                   ; 8.444             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_03_machine_type[1]                         ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nmi_state.S_NMI_IDLE                          ; 8.392             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|R1_portA_addrMode_s[0]         ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_src_s[3]                   ; 8.366             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|SP[0]                 ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|SP[5]                 ; 8.332             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_src_s[0]                   ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_src_s[3]                   ; 8.307             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|R2_portB_addrMode_s[0]         ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_dest_s[14]                 ; 8.273             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|R2_portB_addrMode_s[1]         ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_dest_s[14]                 ; 8.154             ;
; sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|clocks_resets~FF_4365             ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 8.136             ;
; reset_req                                                                                       ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 8.136             ;
; sysmem_lite:sysmem|init_reset_n                                                                 ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 8.136             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|XY_State[0]           ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|F[1]                  ; 8.118             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|XY_State[1]           ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|F[1]                  ; 8.106             ;
; emu:emu|hps_io:hps_io|img_mounted[0]                                                            ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 7.999             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|R0_dir_AtoB_s                  ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_dest_s[14]                 ; 7.603             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|MReq_Inhibit                    ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 7.544             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_wr_s                       ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 7.506             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|MREQ                            ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 7.504             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_rd_s                       ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 7.501             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|ISet[1]               ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|F[1]                  ; 7.361             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|TState[2]             ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|F[1]                  ; 7.331             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|reg_temp[4]                    ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|reg_wr_seq_s.IDLE              ; 7.289             ;
; emu:emu|hps_io:hps_io|status[15]                                                                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 7.280             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|Req_Inhibit                     ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 7.256             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|BusAck                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|reg_direct_val_H_a[6] ; 7.251             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|ISet[0]               ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|F[1]                  ; 7.217             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|IORQ_int                        ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 6.943             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_mreq_cycle                 ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 6.939             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_read_cycle                 ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 6.856             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_write_cycle                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 6.738             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|Reset_s                         ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|reg_direct_val_H_a[6] ; 6.725             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_85_internal_port_enable[0]                 ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|IR[5]                 ; 6.568             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_89_bus_port_enable[0]                      ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|IR[5]                 ; 6.568             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|MCycle[0]             ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|F[1]                  ; 6.551             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|MCycle[2]             ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|F[1]                  ; 6.551             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|MCycle[1]             ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|F[1]                  ; 6.551             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|TState[0]             ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|reg_direct_val_H_a[6] ; 6.504             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|reg_direct_val_H_a[3] ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsH[2][3]           ; 6.445             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|IORQ_t2                         ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 6.436             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_03_machine_timing[2]                       ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|IR[5]                 ; 6.434             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|cpu_speed[0]                                  ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 6.407             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|TState[1]             ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|reg_direct_val_H_a[6] ; 6.404             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|IR[2]                 ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 6.378             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|IR[3]                 ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|IntE_FF1              ; 6.356             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_03_machine_timing[1]                       ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|IR[5]                 ; 6.355             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_03_machine_timing[0]                       ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|IR[5]                 ; 6.353             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|IR[0]                 ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|IntE_FF1              ; 6.348             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|cpu_speed[1]                                  ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 6.339             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_seq_s.TRANSFERING_WRITE_4  ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 6.268             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_seq_s.TRANSFERING_READ_4   ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 6.268             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_80_expbus[7]                               ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|cpu_speed[0]                                  ; 6.229             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_80_expbus[5]                               ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|expbus_eff_disable_io                         ; 6.181             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_80_expbus[4]                               ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|expbus_eff_disable_mem                        ; 6.181             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|IR[6]                 ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 6.178             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|IR[7]                 ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 6.177             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|IR[1]                 ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|IntE_FF1              ; 6.154             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|IR[4]                 ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|IntE_FF1              ; 6.153             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|IR[5]                 ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 6.143             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nmi_divmmc                                    ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nmi_state.S_NMI_ASSERT                        ; 6.132             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nmi_mf                                        ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nmi_state.S_NMI_ASSERT                        ; 6.077             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_08_contention_disable                      ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 6.035             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 5.949             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|IORQ_t1                         ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 5.949             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|M1_n                  ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 5.949             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zxula_timing:timing_mod|hc_s[8]               ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_nr_08_contention_disable                  ; 5.949             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nmi_state.S_NMI_END                           ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nmi_state.S_NMI_IDLE                          ; 5.848             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nmi_state.S_NMI_IDLE                          ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nmi_state.S_NMI_IDLE                          ; 5.848             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|divmmc:divmmc_mod|button_nmi                  ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nmi_state.S_NMI_END                           ; 5.750             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|eff_bootrom_en                                ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|IR[5]                 ; 5.739             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|reg_direct_add_H_a[2] ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|reg_direct_val_H_a[6] ; 5.658             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|IntCycle              ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|BusB[7]               ; 5.590             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_a_s[3]                     ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_src_s[1]                   ; 5.590             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|NMICycle              ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|BusB[7]               ; 5.569             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_a_s[6]                     ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_src_s[1]                   ; 5.557             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_82_internal_port_enable[5]                 ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_src_s[1]                   ; 5.528             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_86_bus_port_enable[5]                      ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_src_s[1]                   ; 5.528             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_a_s[7]                     ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_src_s[1]                   ; 5.528             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_a_s[5]                     ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_src_s[1]                   ; 5.528             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|A[3]                  ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_src_s[1]                   ; 5.528             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|expbus_eff_en                                 ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_src_s[1]                   ; 5.528             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|A[5]                  ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_src_s[1]                   ; 5.528             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|A[6]                  ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_src_s[1]                   ; 5.528             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|A[7]                  ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|z80dma:dma_mod|dma_src_s[1]                   ; 5.528             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_07_cpu_speed[1]                            ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|cpu_speed[1]                                  ; 5.481             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|nr_07_cpu_speed[0]                            ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|cpu_speed[0]                                  ; 5.471             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsH[1][1]           ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|reg_direct_val_H_a[6] ; 5.428             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsL[0][5]           ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|PC[5]                 ; 5.409             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|RegsL[1][5]           ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|PC[5]                 ; 5.405             ;
; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|spi_master:spi_master_mod|counter[2]          ; emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|spi_master:spi_master_mod|counter[1]          ; 5.400             ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (119006): Selected device 5CSEBA6U23I7 for design "ZXNext"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning: RST port on the PLL is not properly connected on instance emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 10 clocks (9 global, 1 regional)
    Info (11162): aspi_sck~CLKENA0 with 129 fanout uses regional clock CLKCTRL_R80
        Info (11177): Node drives Regional Clock Region 2 from (45, 0) to (89, 36)
    Info (11162): sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 30 fanout uses global clock CLKCTRL_G15
    Info (11162): sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0 with 837 fanout uses global clock CLKCTRL_G13
    Info (11162): hdmi_tx_clk~CLKENA0 with 57 fanout uses global clock CLKCTRL_G4
    Info (11162): pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 with 2738 fanout uses global clock CLKCTRL_G7
    Info (11162): emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 18067 fanout uses global clock CLKCTRL_G5
    Info (11162): emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0 with 164 fanout uses global clock CLKCTRL_G8
    Info (11162): emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[4]~CLKENA0 with 392 fanout uses global clock CLKCTRL_G11
    Info (11162): emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[3]~CLKENA0 with 280 fanout uses global clock CLKCTRL_G9
    Info (11162): emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 423 fanout uses global clock CLKCTRL_G6
Info (11191): Automatically promoted 3 clocks (3 global)
    Info (11162): FPGA_CLK3_50~inputCLKENA0 with 2174 fanout uses global clock CLKCTRL_G2
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 1216 fanout uses global clock CLKCTRL_G0
    Info (11162): FPGA_CLK2_50~inputCLKENA0 with 154 fanout uses global clock CLKCTRL_G1
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:02
Warning (335093): The Timing Analyzer is analyzing 28 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (332104): Reading SDC File: 'sys/sys_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 512 -multiply_by 4563 -duty_cycle 50.00 -name {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 5 -multiply_by 56 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 20 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 10 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk} {emu|pll|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 80 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk} {emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 40 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk} {emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 20 -phase 180.00 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'ZXNext.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|ps2_iobase:ps2_alt0|sigtrigger was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|ps2_iobase:ps2_alt0|sdata[0] is being clocked by emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|ps2_iobase:ps2_alt0|sigtrigger
Warning (332060): Node: emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|data_send_rdy_s was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|ps2_iobase:ps2_alt0|sigsending is being clocked by emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|data_send_rdy_s
Warning (332060): Node: emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|clk_28_div[6] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_keyb:ps2_kbd_mod|ps2_iobase:ps2_alt0|sigclkreleased is being clocked by emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|clk_28_div[6]
Warning (332060): Node: emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|IR[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode|Z80N_data_o[0] is being clocked by emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|IR[0]
Warning (332060): Node: emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|clk_28_div[7] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|ps2_mouse:ps2_mouse_mod|ycount[0] is being clocked by emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|clk_28_div[7]
Warning (332060): Node: emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|CLK_3M5_CONT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|BUFGMUX1:BUFGMUX1_i0|q0 is being clocked by emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|CLK_3M5_CONT
Warning (332060): Node: emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|accel_i_q[18] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|zxnext:zxnext|zx_i2s:i2s_mod|i2s_slave:i2s_slave_mod|o_i2s_wsp is being clocked by emu:emu|ZXNEXT_Mister:ZXNEXT_Mister|accel_i_q[18]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_2  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_920
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 13 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    1.785 emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   35.714 emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   35.714 emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   17.857 emu|pll|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   71.428 emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):  142.857 emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   20.000 FPGA_CLK1_50
    Info (332111):   20.000 FPGA_CLK2_50
    Info (332111):   20.000 FPGA_CLK3_50
    Info (332111):    6.732 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332111):    2.244 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]
    Info (332111):   10.000      spi_sck
    Info (332111):   10.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (176235): Finished register packing
    Extra Info (176218): Packed 36 registers into blocks of type Block RAM
    Extra Info (176218): Packed 798 registers into blocks of type DSP block
    Extra Info (176218): Packed 27 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 246 register duplicates
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:01:22
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:02:28
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:03:22
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:04:20
Info (170193): Fitter routing operations beginning
Info (170089): 9e+03 ns of routing delay (approximately 4.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 16% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 49% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34
Info (170194): Fitter routing operations ending: elapsed time is 00:09:40
Info (11888): Total time spent on timing analysis during the Fitter is 500.52 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:03:17
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 15 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin SDRAM_DQ[0] has a permanently enabled output enable File: C:/github/ZXnext_MiSTer/sys/sys_top.v Line: 53
    Info (169065): Pin SDRAM_DQ[1] has a permanently enabled output enable File: C:/github/ZXnext_MiSTer/sys/sys_top.v Line: 53
    Info (169065): Pin SDRAM_DQ[2] has a permanently enabled output enable File: C:/github/ZXnext_MiSTer/sys/sys_top.v Line: 53
    Info (169065): Pin SDRAM_DQ[3] has a permanently enabled output enable File: C:/github/ZXnext_MiSTer/sys/sys_top.v Line: 53
    Info (169065): Pin SDRAM_DQ[12] has a permanently enabled output enable File: C:/github/ZXnext_MiSTer/sys/sys_top.v Line: 53
    Info (169065): Pin SDRAM_DQ[13] has a permanently enabled output enable File: C:/github/ZXnext_MiSTer/sys/sys_top.v Line: 53
    Info (169065): Pin SDRAM_DQ[14] has a permanently enabled output enable File: C:/github/ZXnext_MiSTer/sys/sys_top.v Line: 53
    Info (169065): Pin SDRAM_DQ[15] has a permanently enabled output enable File: C:/github/ZXnext_MiSTer/sys/sys_top.v Line: 53
    Info (169065): Pin SDIO_DAT[0] has a permanently disabled output enable File: C:/github/ZXnext_MiSTer/sys/sys_top.v Line: 90
    Info (169065): Pin SDIO_DAT[1] has a permanently disabled output enable File: C:/github/ZXnext_MiSTer/sys/sys_top.v Line: 90
    Info (169065): Pin SDIO_DAT[2] has a permanently disabled output enable File: C:/github/ZXnext_MiSTer/sys/sys_top.v Line: 90
    Info (169065): Pin USER_IO[0] has a permanently disabled output enable File: C:/github/ZXnext_MiSTer/sys/sys_top.v Line: 130
    Info (169065): Pin USER_IO[1] has a permanently disabled output enable File: C:/github/ZXnext_MiSTer/sys/sys_top.v Line: 130
    Info (169065): Pin USER_IO[3] has a permanently disabled output enable File: C:/github/ZXnext_MiSTer/sys/sys_top.v Line: 130
    Info (169065): Pin USER_IO[6] has a permanently disabled output enable File: C:/github/ZXnext_MiSTer/sys/sys_top.v Line: 130
Info (144001): Generated suppressed messages file C:/github/ZXnext_MiSTer/output_files/ZXNext.fit.smsg
Info (14661): Generated JSON formatted report files in C:/github/ZXnext_MiSTer/db/ZXNext.fit.json_files/
Info (14661): Generated JSON formatted report files in C:/github/ZXnext_MiSTer/db/ZXNext.flow.json_files/
Info: Quartus Prime Fitter was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 7426 megabytes
    Info: Processing ended: Mon Jan 18 12:33:15 2021
    Info: Elapsed time: 00:27:18
    Info: Total CPU time (on all processors): 00:40:02


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/github/ZXnext_MiSTer/output_files/ZXNext.fit.smsg.


