Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Dec 18 21:18:35 2020
| Host         : LAPTOP-D025KD3I running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ToFPGA_control_sets_placed.rpt
| Design       : ToFPGA
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    80 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             608 |          160 |
| No           | No                    | Yes                    |               7 |            2 |
| No           | Yes                   | No                     |             100 |           25 |
| Yes          | No                    | No                     |             520 |          343 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+---------------------------------+--------------------------------+------------------+----------------+
|           Clock Signal          |          Enable Signal          |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+---------------------------------+---------------------------------+--------------------------------+------------------+----------------+
|  cpu/ID_/control/Branch_reg/G0  |                                 |                                |                1 |              1 |
|  cpu/ID_/control/MemRead_reg/G0 |                                 |                                |                1 |              1 |
|  cpu/Reg1/StoreBranch_reg       |                                 | cpu/Reg1/Address_reg[1]        |                1 |              1 |
|  cpu/ID_/control//i__n_0        |                                 | cpu/Reg1/StoreALUSrc2_reg_0    |                1 |              2 |
|  cpu/Reg1/StoreRegWrite_reg     |                                 | cpu/Reg1/StoreMemToReg_reg_0   |                1 |              2 |
|  clk_IBUF_BUFG                  |                                 | cpu/IF_/pc/Address[7]_i_2_n_0  |                2 |              7 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[7][7][0]    |                                |                4 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[8][0][0]    |                                |                7 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[13][0]_0[0] |                                |                7 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[14][0][0]   |                                |                4 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[12][0][0]   |                                |                4 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[0][0][0]    |                                |                4 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[11][7][0]   |                                |                7 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[10][0][0]   |                                |                4 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[16][0][0]   |                                |                7 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[1][0][0]    |                                |                4 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[15][7][0]   |                                |                6 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[19][7][0]   |                                |                4 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[20][0][0]   |                                |                3 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[18][0][0]   |                                |                6 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[22][0][0]   |                                |                4 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[17][0][0]   |                                |                6 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[21][0][0]   |                                |                5 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[27][7][0]   |                                |                7 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[23][7][0]   |                                |                7 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[25][0][0]   |                                |                3 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[2][0][0]    |                                |                4 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[26][0][0]   |                                |                5 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[29][0]_0[0] |                                |                8 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[28][0][0]   |                                |                6 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[24][0][0]   |                                |                4 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[37][0][0]   |                                |                8 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[30][0][0]   |                                |                5 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[36][0][0]   |                                |                4 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[33][0][0]   |                                |                4 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[35][7][0]   |                                |                6 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[38][0][0]   |                                |                4 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[34][0][0]   |                                |                3 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[31][7][0]   |                                |                6 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[32][0]_1[0] |                                |                6 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[42][0][0]   |                                |                3 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[45][0][0]   |                                |                8 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[44][0][0]   |                                |                4 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[39][7][0]   |                                |                5 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[43][7][0]   |                                |                6 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[47][7][0]   |                                |                8 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[3][7][0]    |                                |                6 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[46][0][0]   |                                |                3 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[40][0][0]   |                                |                5 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[41][0][0]   |                                |                3 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[54][0][0]   |                                |                4 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[4][0][0]    |                                |                5 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[50][0][0]   |                                |                7 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[55][7][0]   |                                |                8 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[56][0][0]   |                                |                4 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[51][7][0]   |                                |                6 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[53][0][0]   |                                |                7 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[52][0][0]   |                                |                6 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[48][0][0]   |                                |                4 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[49][0][0]   |                                |                5 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[59][7][0]   |                                |                7 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[60][0][0]   |                                |                8 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[61][0][0]   |                                |                7 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[5][0][0]    |                                |                5 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[62][0][0]   |                                |                4 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[58][0]_0[0] |                                |                7 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[57][0][0]   |                                |                4 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[63][7][0]   |                                |                6 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[64][0]_1[0] |                                |                4 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[6][0][0]    |                                |                5 |              8 |
|  clk_IBUF_BUFG                  | cpu/Reg3/Memory_reg[9][0][0]    |                                |                3 |              8 |
|  rclk_IBUF_BUFG                 |                                 |                                |                8 |             14 |
|  rclk_IBUF_BUFG                 |                                 | light/divclk_cnt[31]_i_1_n_0   |                8 |             31 |
|  MemToRegFromEXMEM              |                                 |                                |               12 |             32 |
| ~clk_IBUF_BUFG                  |                                 | cpu/Reg1/StoreReadData1_reg[0] |                8 |             32 |
| ~clk_IBUF_BUFG                  |                                 | cpu/Reg1/StoreReadData2_reg[0] |                6 |             32 |
| ~EX_/ResultFromALUControl__0[0] |                                 |                                |                8 |             32 |
| ~clk_IBUF_BUFG                  | cpu/Reg4/p_0_in                 |                                |               12 |             96 |
| ~clk_IBUF_BUFG                  |                                 |                                |               59 |            221 |
|  clk_IBUF_BUFG                  |                                 |                                |               71 |            307 |
+---------------------------------+---------------------------------+--------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     2 |
| 7      |                     1 |
| 8      |                    65 |
| 14     |                     1 |
| 16+    |                     8 |
+--------+-----------------------+


