<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ddr_scheduler_register</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ddr_scheduler_register</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r.html">Component : ALT_NOC_FW_L4_SYS_SCR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Per-Master Security bit for ddr_scheduler_register</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0</a> </td></tr>
<tr>
<td align="left">[15:1] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H</a> </td></tr>
<tr>
<td align="left">[23:17] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP</a> </td></tr>
<tr>
<td align="left">[31:25] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : mpu_m0 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3856db4c9c8c1a9a6eb24933a65f079b"></a><a class="anchor" id="ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0"></a></p>
<p>Security bit configuration for transactions from mpu_m0 to ddr_scheduler_register. When cleared (0), only Secure transactions are allowed. When set (1), both Secure and Non-Secure transactions are allowed.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2daa3926d4cec909060e612827e4bce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ga2daa3926d4cec909060e612827e4bce1">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga2daa3926d4cec909060e612827e4bce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa23aae8f0a6957748b13c17806a63d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ga4aa23aae8f0a6957748b13c17806a63d">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4aa23aae8f0a6957748b13c17806a63d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1825b9ac2f749d1f1e81fa624739b517"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ga1825b9ac2f749d1f1e81fa624739b517">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga1825b9ac2f749d1f1e81fa624739b517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e1af650dbe2514cb4a3e5910bc46663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ga8e1af650dbe2514cb4a3e5910bc46663">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga8e1af650dbe2514cb4a3e5910bc46663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdbb3e2c57e5826783cc89ae13ed2ae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#gacdbb3e2c57e5826783cc89ae13ed2ae9">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:gacdbb3e2c57e5826783cc89ae13ed2ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34ebde66c50f950287a76a0a5d80154f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ga34ebde66c50f950287a76a0a5d80154f">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga34ebde66c50f950287a76a0a5d80154f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd909335a7c0f7157477d50902fe9e8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#gafd909335a7c0f7157477d50902fe9e8b">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:gafd909335a7c0f7157477d50902fe9e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66ad551f72ffa9ed92f9321d82be890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#gad66ad551f72ffa9ed92f9321d82be890">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:gad66ad551f72ffa9ed92f9321d82be890"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : fpga2soc </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0776fd7b180676164ac448ade6a4235d"></a><a class="anchor" id="ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H"></a></p>
<p>Security bit configuration for transactions from fpga2soc to ddr_scheduler_register. When cleared (0), only Secure transactions are allowed. When set (1), both Secure and Non-Secure transactions are allowed.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga10cc73676f6f12013788ea22a0b6903d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ga10cc73676f6f12013788ea22a0b6903d">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga10cc73676f6f12013788ea22a0b6903d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9079afd315e78267ffb168af579250a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ga9079afd315e78267ffb168af579250a6">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H_MSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga9079afd315e78267ffb168af579250a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b6a558c194a54ca9692082cdcb361e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ga4b6a558c194a54ca9692082cdcb361e0">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga4b6a558c194a54ca9692082cdcb361e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbbba0c13a2743388cee243c5bc91f2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#gabbbba0c13a2743388cee243c5bc91f2f">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H_SET_MSK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:gabbbba0c13a2743388cee243c5bc91f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fbf60f6aac2c79be9704c445c97d6f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ga9fbf60f6aac2c79be9704c445c97d6f0">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H_CLR_MSK</a>&#160;&#160;&#160;0xfffeffff</td></tr>
<tr class="separator:ga9fbf60f6aac2c79be9704c445c97d6f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7da5614059d1c4740621487f4170bc05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ga7da5614059d1c4740621487f4170bc05">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7da5614059d1c4740621487f4170bc05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab68d56a4c452e21d1c2db3df5b98fd65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#gab68d56a4c452e21d1c2db3df5b98fd65">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td></tr>
<tr class="separator:gab68d56a4c452e21d1c2db3df5b98fd65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab80748730f7f477f1a78bf1a06a88d73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#gab80748730f7f477f1a78bf1a06a88d73">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td></tr>
<tr class="separator:gab80748730f7f477f1a78bf1a06a88d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ahb_ap </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf6bc55b207d8bc54db71eaccee5bd13e"></a><a class="anchor" id="ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP"></a></p>
<p>Security bit configuration for transactions from ahb_ap to ddr_schedule_register. When cleared (0), only Secure transactions are allowed. When set (1), both Secure and Non-Secure transactions are allowed.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga30c02079c75f59a14fd5bb73dbeb42a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ga30c02079c75f59a14fd5bb73dbeb42a7">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga30c02079c75f59a14fd5bb73dbeb42a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f5c82bf4b0d113a991223bf017826e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ga5f5c82bf4b0d113a991223bf017826e6">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP_MSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga5f5c82bf4b0d113a991223bf017826e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad439c5de30114a1807549f1c781601c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#gad439c5de30114a1807549f1c781601c6">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad439c5de30114a1807549f1c781601c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae7ba654bdbe861bcb861218a2f88958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#gaae7ba654bdbe861bcb861218a2f88958">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP_SET_MSK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:gaae7ba654bdbe861bcb861218a2f88958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga765231dc8ba18255aca610505bd16bd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ga765231dc8ba18255aca610505bd16bd8">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP_CLR_MSK</a>&#160;&#160;&#160;0xfeffffff</td></tr>
<tr class="separator:ga765231dc8ba18255aca610505bd16bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb4c5c5dc2d7c6e4078766ee4c8215bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#gadb4c5c5dc2d7c6e4078766ee4c8215bb">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gadb4c5c5dc2d7c6e4078766ee4c8215bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f25e6afb3b9ef0c5ff4ff0c4685494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ga00f25e6afb3b9ef0c5ff4ff0c4685494">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x01000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga00f25e6afb3b9ef0c5ff4ff0c4685494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50ebeee6e6f781224d660ac68d5380f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ga50ebeee6e6f781224d660ac68d5380f7">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x01000000)</td></tr>
<tr class="separator:ga50ebeee6e6f781224d660ac68d5380f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g__s">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga3bfcc9208142a4dd85a11a1bb72b10fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ga3bfcc9208142a4dd85a11a1bb72b10fa">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga3bfcc9208142a4dd85a11a1bb72b10fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9af5b45c0d630607801a86ee477c46e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#gab9af5b45c0d630607801a86ee477c46e">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_OFST</a>&#160;&#160;&#160;0x88</td></tr>
<tr class="separator:gab9af5b45c0d630607801a86ee477c46e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga411d36a43018d8da732649559dc85531"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g__s">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ga411d36a43018d8da732649559dc85531">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_t</a></td></tr>
<tr class="separator:ga411d36a43018d8da732649559dc85531"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g__s" id="struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a503731a2d0bc88e0d341fd6fe6629ce2"></a>uint32_t</td>
<td class="fieldname">
mpu_m0: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac725db0330b0a17ab7b508b7aa074647"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 15</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac07175198aa8f3aa4ab340195fbcf98b"></a>uint32_t</td>
<td class="fieldname">
fpga2soc: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8dbcf47e806f8be7ea46e305adc35a4a"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 7</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abcbbb2190ba9ef39d389d421e8d826c0"></a>uint32_t</td>
<td class="fieldname">
ahb_ap: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2effb9424ca03bde4a437d0955f001e5"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 7</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga2daa3926d4cec909060e612827e4bce1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4aa23aae8f0a6957748b13c17806a63d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1825b9ac2f749d1f1e81fa624739b517"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8e1af650dbe2514cb4a3e5910bc46663"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacdbb3e2c57e5826783cc89ae13ed2ae9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga34ebde66c50f950287a76a0a5d80154f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafd909335a7c0f7157477d50902fe9e8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad66ad551f72ffa9ed92f9321d82be890"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_MPU_M0</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga10cc73676f6f12013788ea22a0b6903d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9079afd315e78267ffb168af579250a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H_MSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4b6a558c194a54ca9692082cdcb361e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabbbba0c13a2743388cee243c5bc91f2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H_SET_MSK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9fbf60f6aac2c79be9704c445c97d6f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H_CLR_MSK&#160;&#160;&#160;0xfffeffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7da5614059d1c4740621487f4170bc05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab68d56a4c452e21d1c2db3df5b98fd65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab80748730f7f477f1a78bf1a06a88d73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_F2H</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga30c02079c75f59a14fd5bb73dbeb42a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5f5c82bf4b0d113a991223bf017826e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP_MSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad439c5de30114a1807549f1c781601c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaae7ba654bdbe861bcb861218a2f88958"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP_SET_MSK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga765231dc8ba18255aca610505bd16bd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP_CLR_MSK&#160;&#160;&#160;0xfeffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadb4c5c5dc2d7c6e4078766ee4c8215bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga00f25e6afb3b9ef0c5ff4ff0c4685494"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x01000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga50ebeee6e6f781224d660ac68d5380f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_AHB_AP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3bfcc9208142a4dd85a11a1bb72b10fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG</a> register. </p>

</div>
</div>
<a class="anchor" id="gab9af5b45c0d630607801a86ee477c46e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_OFST&#160;&#160;&#160;0x88</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga411d36a43018d8da732649559dc85531"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g__s">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_s</a> <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html#ga411d36a43018d8da732649559dc85531">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___d_d_r___s_c_h_e_d___r_e_g.html">ALT_NOC_FW_L4_SYS_SCR_DDR_SCHED_REG</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:44 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
