{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544730347727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544730347731 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 13 20:45:47 2018 " "Processing started: Thu Dec 13 20:45:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544730347731 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544730347731 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Simu_barycentre -c barycentre " "Command: quartus_map --read_settings_files=on --write_settings_files=off Simu_barycentre -c barycentre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544730347732 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "12 12 24 " "Parallel Compilation has detected 24 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1544730348265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barycentre-arch_barycentre " "Found design unit 1: barycentre-arch_barycentre" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544730349993 ""} { "Info" "ISGN_ENTITY_NAME" "1 barycentre " "Found entity 1: barycentre" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544730349993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544730349993 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "barycentre " "Elaborating entity \"barycentre\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1544730350259 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bi barycentre.vhd(37) " "Verilog HDL or VHDL warning at barycentre.vhd(37): object \"bi\" assigned a value but never read" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1544730350270 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_Hpx barycentre.vhd(138) " "VHDL Process Statement warning at barycentre.vhd(138): signal \"sum_Hpx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350277 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n_x barycentre.vhd(139) " "VHDL Process Statement warning at barycentre.vhd(139): signal \"n_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350277 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_Vpx barycentre.vhd(140) " "VHDL Process Statement warning at barycentre.vhd(140): signal \"sum_Vpx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350277 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n_y barycentre.vhd(141) " "VHDL Process Statement warning at barycentre.vhd(141): signal \"n_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350278 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_int barycentre.vhd(142) " "VHDL Process Statement warning at barycentre.vhd(142): signal \"x_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350278 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_int barycentre.vhd(143) " "VHDL Process Statement warning at barycentre.vhd(143): signal \"y_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350278 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "quotient_x_int barycentre.vhd(144) " "VHDL Process Statement warning at barycentre.vhd(144): signal \"quotient_x_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350278 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "quotient_y_int barycentre.vhd(145) " "VHDL Process Statement warning at barycentre.vhd(145): signal \"quotient_y_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350278 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_Hpx barycentre.vhd(162) " "VHDL Process Statement warning at barycentre.vhd(162): signal \"sum_Hpx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350278 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n_x barycentre.vhd(163) " "VHDL Process Statement warning at barycentre.vhd(163): signal \"n_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350279 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_Vpx barycentre.vhd(164) " "VHDL Process Statement warning at barycentre.vhd(164): signal \"sum_Vpx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350279 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n_y barycentre.vhd(165) " "VHDL Process Statement warning at barycentre.vhd(165): signal \"n_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350279 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_int barycentre.vhd(166) " "VHDL Process Statement warning at barycentre.vhd(166): signal \"x_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350279 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_int barycentre.vhd(167) " "VHDL Process Statement warning at barycentre.vhd(167): signal \"y_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350279 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "quotient_x_int barycentre.vhd(168) " "VHDL Process Statement warning at barycentre.vhd(168): signal \"quotient_x_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350280 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "quotient_y_int barycentre.vhd(169) " "VHDL Process Statement warning at barycentre.vhd(169): signal \"quotient_y_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350280 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a barycentre.vhd(170) " "VHDL Process Statement warning at barycentre.vhd(170): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350280 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z barycentre.vhd(171) " "VHDL Process Statement warning at barycentre.vhd(171): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350280 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e barycentre.vhd(172) " "VHDL Process Statement warning at barycentre.vhd(172): signal \"e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350280 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t barycentre.vhd(173) " "VHDL Process Statement warning at barycentre.vhd(173): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350280 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n_x barycentre.vhd(178) " "VHDL Process Statement warning at barycentre.vhd(178): signal \"n_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350281 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_Hpx barycentre.vhd(179) " "VHDL Process Statement warning at barycentre.vhd(179): signal \"sum_Hpx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350282 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_Hpx barycentre.vhd(190) " "VHDL Process Statement warning at barycentre.vhd(190): signal \"sum_Hpx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350283 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n_x barycentre.vhd(191) " "VHDL Process Statement warning at barycentre.vhd(191): signal \"n_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350283 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_Vpx barycentre.vhd(192) " "VHDL Process Statement warning at barycentre.vhd(192): signal \"sum_Vpx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350284 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n_y barycentre.vhd(193) " "VHDL Process Statement warning at barycentre.vhd(193): signal \"n_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350284 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_int barycentre.vhd(194) " "VHDL Process Statement warning at barycentre.vhd(194): signal \"x_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350284 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_int barycentre.vhd(195) " "VHDL Process Statement warning at barycentre.vhd(195): signal \"y_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350284 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "quotient_x_int barycentre.vhd(196) " "VHDL Process Statement warning at barycentre.vhd(196): signal \"quotient_x_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350284 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "quotient_y_int barycentre.vhd(197) " "VHDL Process Statement warning at barycentre.vhd(197): signal \"quotient_y_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350284 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a barycentre.vhd(199) " "VHDL Process Statement warning at barycentre.vhd(199): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350285 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z barycentre.vhd(200) " "VHDL Process Statement warning at barycentre.vhd(200): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350285 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e barycentre.vhd(201) " "VHDL Process Statement warning at barycentre.vhd(201): signal \"e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350285 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t barycentre.vhd(202) " "VHDL Process Statement warning at barycentre.vhd(202): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350285 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n_y barycentre.vhd(206) " "VHDL Process Statement warning at barycentre.vhd(206): signal \"n_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350285 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_Vpx barycentre.vhd(207) " "VHDL Process Statement warning at barycentre.vhd(207): signal \"sum_Vpx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350286 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a barycentre.vhd(221) " "VHDL Process Statement warning at barycentre.vhd(221): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350287 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z barycentre.vhd(222) " "VHDL Process Statement warning at barycentre.vhd(222): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350287 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e barycentre.vhd(223) " "VHDL Process Statement warning at barycentre.vhd(223): signal \"e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350287 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t barycentre.vhd(224) " "VHDL Process Statement warning at barycentre.vhd(224): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350287 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_Hpx barycentre.vhd(246) " "VHDL Process Statement warning at barycentre.vhd(246): signal \"sum_Hpx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350309 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n_x barycentre.vhd(247) " "VHDL Process Statement warning at barycentre.vhd(247): signal \"n_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350309 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_Vpx barycentre.vhd(248) " "VHDL Process Statement warning at barycentre.vhd(248): signal \"sum_Vpx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350309 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n_y barycentre.vhd(249) " "VHDL Process Statement warning at barycentre.vhd(249): signal \"n_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350309 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "quotient_x_int barycentre.vhd(251) " "VHDL Process Statement warning at barycentre.vhd(251): signal \"quotient_x_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350309 "|barycentre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "quotient_y_int barycentre.vhd(252) " "VHDL Process Statement warning at barycentre.vhd(252): signal \"quotient_y_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1544730350310 "|barycentre"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "quotient_x_int barycentre.vhd(109) " "VHDL Process Statement warning at barycentre.vhd(109): inferring latch(es) for signal or variable \"quotient_x_int\", which holds its previous value in one or more paths through the process" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1544730350316 "|barycentre"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "quotient_y_int barycentre.vhd(109) " "VHDL Process Statement warning at barycentre.vhd(109): inferring latch(es) for signal or variable \"quotient_y_int\", which holds its previous value in one or more paths through the process" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1544730350316 "|barycentre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient_y_int\[0\] barycentre.vhd(109) " "Inferred latch for \"quotient_y_int\[0\]\" at barycentre.vhd(109)" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544730350344 "|barycentre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient_y_int\[1\] barycentre.vhd(109) " "Inferred latch for \"quotient_y_int\[1\]\" at barycentre.vhd(109)" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544730350344 "|barycentre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient_y_int\[2\] barycentre.vhd(109) " "Inferred latch for \"quotient_y_int\[2\]\" at barycentre.vhd(109)" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544730350344 "|barycentre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient_y_int\[3\] barycentre.vhd(109) " "Inferred latch for \"quotient_y_int\[3\]\" at barycentre.vhd(109)" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544730350344 "|barycentre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient_y_int\[4\] barycentre.vhd(109) " "Inferred latch for \"quotient_y_int\[4\]\" at barycentre.vhd(109)" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544730350345 "|barycentre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient_y_int\[5\] barycentre.vhd(109) " "Inferred latch for \"quotient_y_int\[5\]\" at barycentre.vhd(109)" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544730350345 "|barycentre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient_y_int\[6\] barycentre.vhd(109) " "Inferred latch for \"quotient_y_int\[6\]\" at barycentre.vhd(109)" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544730350345 "|barycentre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient_y_int\[7\] barycentre.vhd(109) " "Inferred latch for \"quotient_y_int\[7\]\" at barycentre.vhd(109)" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544730350345 "|barycentre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient_y_int\[8\] barycentre.vhd(109) " "Inferred latch for \"quotient_y_int\[8\]\" at barycentre.vhd(109)" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544730350346 "|barycentre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient_x_int\[0\] barycentre.vhd(109) " "Inferred latch for \"quotient_x_int\[0\]\" at barycentre.vhd(109)" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544730350346 "|barycentre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient_x_int\[1\] barycentre.vhd(109) " "Inferred latch for \"quotient_x_int\[1\]\" at barycentre.vhd(109)" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544730350346 "|barycentre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient_x_int\[2\] barycentre.vhd(109) " "Inferred latch for \"quotient_x_int\[2\]\" at barycentre.vhd(109)" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544730350346 "|barycentre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient_x_int\[3\] barycentre.vhd(109) " "Inferred latch for \"quotient_x_int\[3\]\" at barycentre.vhd(109)" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544730350346 "|barycentre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient_x_int\[4\] barycentre.vhd(109) " "Inferred latch for \"quotient_x_int\[4\]\" at barycentre.vhd(109)" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544730350347 "|barycentre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient_x_int\[5\] barycentre.vhd(109) " "Inferred latch for \"quotient_x_int\[5\]\" at barycentre.vhd(109)" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544730350347 "|barycentre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient_x_int\[6\] barycentre.vhd(109) " "Inferred latch for \"quotient_x_int\[6\]\" at barycentre.vhd(109)" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544730350347 "|barycentre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient_x_int\[7\] barycentre.vhd(109) " "Inferred latch for \"quotient_x_int\[7\]\" at barycentre.vhd(109)" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544730350347 "|barycentre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient_x_int\[8\] barycentre.vhd(109) " "Inferred latch for \"quotient_x_int\[8\]\" at barycentre.vhd(109)" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544730350348 "|barycentre"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quotient_x_int\[0\] " "Latch quotient_x_int\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.calcul_barycentre " "Ports D and ENA on the latch are fed by the same signal state.calcul_barycentre" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544730353164 ""}  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544730353164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quotient_x_int\[1\] " "Latch quotient_x_int\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.calcul_barycentre " "Ports D and ENA on the latch are fed by the same signal state.calcul_barycentre" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544730353164 ""}  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544730353164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quotient_x_int\[2\] " "Latch quotient_x_int\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.calcul_barycentre " "Ports D and ENA on the latch are fed by the same signal state.calcul_barycentre" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544730353164 ""}  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544730353164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quotient_x_int\[3\] " "Latch quotient_x_int\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.calcul_barycentre " "Ports D and ENA on the latch are fed by the same signal state.calcul_barycentre" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544730353165 ""}  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544730353165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quotient_x_int\[4\] " "Latch quotient_x_int\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.calcul_barycentre " "Ports D and ENA on the latch are fed by the same signal state.calcul_barycentre" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544730353165 ""}  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544730353165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quotient_x_int\[5\] " "Latch quotient_x_int\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.calcul_barycentre " "Ports D and ENA on the latch are fed by the same signal state.calcul_barycentre" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544730353165 ""}  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544730353165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quotient_x_int\[6\] " "Latch quotient_x_int\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.calcul_barycentre " "Ports D and ENA on the latch are fed by the same signal state.calcul_barycentre" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544730353165 ""}  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544730353165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quotient_x_int\[7\] " "Latch quotient_x_int\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.calcul_barycentre " "Ports D and ENA on the latch are fed by the same signal state.calcul_barycentre" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544730353166 ""}  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544730353166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quotient_x_int\[8\] " "Latch quotient_x_int\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.calcul_barycentre " "Ports D and ENA on the latch are fed by the same signal state.calcul_barycentre" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544730353166 ""}  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544730353166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quotient_y_int\[0\] " "Latch quotient_y_int\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.calcul_barycentre " "Ports D and ENA on the latch are fed by the same signal state.calcul_barycentre" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544730353166 ""}  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544730353166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quotient_y_int\[1\] " "Latch quotient_y_int\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.calcul_barycentre " "Ports D and ENA on the latch are fed by the same signal state.calcul_barycentre" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544730353166 ""}  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544730353166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quotient_y_int\[2\] " "Latch quotient_y_int\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.calcul_barycentre " "Ports D and ENA on the latch are fed by the same signal state.calcul_barycentre" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544730353166 ""}  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544730353166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quotient_y_int\[3\] " "Latch quotient_y_int\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.calcul_barycentre " "Ports D and ENA on the latch are fed by the same signal state.calcul_barycentre" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544730353167 ""}  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544730353167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quotient_y_int\[4\] " "Latch quotient_y_int\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.calcul_barycentre " "Ports D and ENA on the latch are fed by the same signal state.calcul_barycentre" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544730353167 ""}  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544730353167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quotient_y_int\[5\] " "Latch quotient_y_int\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.calcul_barycentre " "Ports D and ENA on the latch are fed by the same signal state.calcul_barycentre" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544730353167 ""}  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544730353167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quotient_y_int\[6\] " "Latch quotient_y_int\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.calcul_barycentre " "Ports D and ENA on the latch are fed by the same signal state.calcul_barycentre" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544730353167 ""}  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544730353167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quotient_y_int\[7\] " "Latch quotient_y_int\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.calcul_barycentre " "Ports D and ENA on the latch are fed by the same signal state.calcul_barycentre" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544730353168 ""}  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544730353168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quotient_y_int\[8\] " "Latch quotient_y_int\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.calcul_barycentre " "Ports D and ENA on the latch are fed by the same signal state.calcul_barycentre" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544730353168 ""}  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544730353168 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1544730354595 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1544730356596 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1544730357238 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544730357238 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_bary\[0\] " "No output dependent on input pin \"b_bary\[0\]\"" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544730357675 "|barycentre|b_bary[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_bary\[1\] " "No output dependent on input pin \"b_bary\[1\]\"" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544730357675 "|barycentre|b_bary[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_bary\[2\] " "No output dependent on input pin \"b_bary\[2\]\"" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544730357675 "|barycentre|b_bary[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_bary\[3\] " "No output dependent on input pin \"b_bary\[3\]\"" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544730357675 "|barycentre|b_bary[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_bary\[4\] " "No output dependent on input pin \"b_bary\[4\]\"" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544730357675 "|barycentre|b_bary[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_bary\[5\] " "No output dependent on input pin \"b_bary\[5\]\"" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544730357675 "|barycentre|b_bary[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_bary\[6\] " "No output dependent on input pin \"b_bary\[6\]\"" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544730357675 "|barycentre|b_bary[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_bary\[7\] " "No output dependent on input pin \"b_bary\[7\]\"" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544730357675 "|barycentre|b_bary[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1544730357675 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1581 " "Implemented 1581 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "45 " "Implemented 45 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1544730357676 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1544730357676 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1494 " "Implemented 1494 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1544730357676 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1544730357676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "925 " "Peak virtual memory: 925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544730357716 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 13 20:45:57 2018 " "Processing ended: Thu Dec 13 20:45:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544730357716 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544730357716 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544730357716 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544730357716 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544730364681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544730364683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 13 20:46:02 2018 " "Processing started: Thu Dec 13 20:46:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544730364683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1544730364683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Simu_barycentre -c barycentre " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Simu_barycentre -c barycentre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1544730364684 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1544730365181 ""}
{ "Info" "0" "" "Project  = Simu_barycentre" {  } {  } 0 0 "Project  = Simu_barycentre" 0 0 "Fitter" 0 0 1544730365184 ""}
{ "Info" "0" "" "Revision = barycentre" {  } {  } 0 0 "Revision = barycentre" 0 0 "Fitter" 0 0 1544730365184 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "12 12 24 " "Parallel Compilation has detected 24 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1544730365472 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "barycentre EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design barycentre" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1544730366978 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1544730366978 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1544730367068 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1544730367068 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544730367553 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1544730367712 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1544730367712 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "/softslin/altera14_0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/softslin/altera14_0/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "/softslin/altera14_0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera14_0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/Simu_barycentre/" { { 0 { 0 ""} 0 2798 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1544730367727 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "/softslin/altera14_0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/softslin/altera14_0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/softslin/altera14_0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera14_0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/Simu_barycentre/" { { 0 { 0 ""} 0 2800 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1544730367727 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "/softslin/altera14_0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/softslin/altera14_0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "/softslin/altera14_0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera14_0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/Simu_barycentre/" { { 0 { 0 ""} 0 2802 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1544730367727 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "/softslin/altera14_0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/softslin/altera14_0/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "/softslin/altera14_0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera14_0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/Simu_barycentre/" { { 0 { 0 ""} 0 2804 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1544730367727 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "/softslin/altera14_0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/softslin/altera14_0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/softslin/altera14_0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera14_0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/Simu_barycentre/" { { 0 { 0 ""} 0 2806 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1544730367727 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1544730367727 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1544730367732 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "87 87 " "No exact pin location assignment(s) for 87 pins of 87 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1544730368289 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1544730369060 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "barycentre.sdc " "Synopsys Design Constraints File file not found: 'barycentre.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1544730369064 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1544730369065 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1544730369081 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1544730369081 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1544730369082 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_CLK~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node VGA_CLK~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1544730369218 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.init " "Destination node state.init" {  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 34 -1 0 } } { "/softslin/altera14_0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera14_0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { state.init } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/Simu_barycentre/" { { 0 { 0 ""} 0 340 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1544730369218 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1544730369218 ""}  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 16 0 0 } } { "/softslin/altera14_0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera14_0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { VGA_CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/Simu_barycentre/" { { 0 { 0 ""} 0 2776 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544730369218 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector99~1  " "Automatically promoted node Selector99~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1544730369218 ""}  } { { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 115 -1 0 } } { "/softslin/altera14_0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera14_0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Selector99~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/Simu_barycentre/" { { 0 { 0 ""} 0 1469 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544730369218 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1544730370199 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544730370201 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544730370201 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544730370204 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544730370208 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1544730370211 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1544730370211 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1544730370213 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1544730370280 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1544730370283 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1544730370283 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "86 unused 2.5V 44 42 0 " "Number of I/O pins in group: 86 (unused VREF, 2.5V VCCIO, 44 input, 42 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1544730370290 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1544730370290 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1544730370290 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544730370293 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544730370293 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 1 1 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544730370293 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544730370293 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544730370293 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544730370293 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544730370293 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544730370293 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544730370293 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544730370293 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1544730370293 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1544730370293 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544730370449 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1544730370464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1544730372345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544730372763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1544730372846 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1544730394066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:21 " "Fitter placement operations ending: elapsed time is 00:00:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544730394067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1544730396034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X26_Y21 X38_Y30 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X26_Y21 to location X38_Y30" {  } { { "loc" "" { Generic "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/Simu_barycentre/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X26_Y21 to location X38_Y30"} { { 11 { 0 ""} 26 21 13 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1544730399714 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1544730399714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544730407061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1544730407063 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1544730407063 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.16 " "Total time spent on timing analysis during the Fitter is 3.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1544730407172 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544730407486 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544730408425 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544730408565 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544730409099 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544730410671 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV GX " "1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_CLK 2.5 V M10 " "Pin VGA_CLK uses I/O standard 2.5 V at M10" {  } { { "/softslin/altera14_0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/softslin/altera14_0/quartus/linux64/pin_planner.ppl" { VGA_CLK } } } { "../barycentre.vhd" "" { Text "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/barycentre.vhd" 16 0 0 } } { "/softslin/altera14_0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/softslin/altera14_0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/Simu_barycentre/" { { 0 { 0 ""} 0 99 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1544730411260 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1544730411260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1298 " "Peak virtual memory: 1298 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544730412739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 13 20:46:52 2018 " "Processing ended: Thu Dec 13 20:46:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544730412739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544730412739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:28 " "Total CPU time (on all processors): 00:01:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544730412739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544730412739 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1544730419634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544730419639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 13 20:46:59 2018 " "Processing started: Thu Dec 13 20:46:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544730419639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1544730419639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Simu_barycentre -c barycentre " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Simu_barycentre -c barycentre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1544730419640 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1544730423023 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1544730423126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "730 " "Peak virtual memory: 730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544730424227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 13 20:47:04 2018 " "Processing ended: Thu Dec 13 20:47:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544730424227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544730424227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544730424227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1544730424227 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1544730426574 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1544730431974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544730431978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 13 20:47:11 2018 " "Processing started: Thu Dec 13 20:47:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544730431978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544730431978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Simu_barycentre -c barycentre " "Command: quartus_sta Simu_barycentre -c barycentre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544730431979 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1544730432531 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "12 12 24 " "Parallel Compilation has detected 24 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1544730433039 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1544730433237 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1544730433237 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1544730434187 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "barycentre.sdc " "Synopsys Design Constraints File file not found: 'barycentre.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1544730434481 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1544730434483 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_CLK VGA_CLK " "create_clock -period 1.000 -name VGA_CLK VGA_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544730434493 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.calcul_barycentre state.calcul_barycentre " "create_clock -period 1.000 -name state.calcul_barycentre state.calcul_barycentre" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544730434493 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544730434493 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1544730435115 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1544730435117 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1544730435120 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1544730435146 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1544730435335 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1544730435335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -30.433 " "Worst-case setup slack is -30.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730435340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730435340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.433            -342.891 state.calcul_barycentre  " "  -30.433            -342.891 state.calcul_barycentre " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730435340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.568            -421.240 VGA_CLK  " "   -4.568            -421.240 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730435340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544730435340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.138 " "Worst-case hold slack is -0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730435357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730435357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.138              -0.669 state.calcul_barycentre  " "   -0.138              -0.669 state.calcul_barycentre " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730435357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 VGA_CLK  " "    0.309               0.000 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730435357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544730435357 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544730435362 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544730435367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730435371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730435371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -156.000 VGA_CLK  " "   -3.000            -156.000 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730435371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 state.calcul_barycentre  " "    0.445               0.000 state.calcul_barycentre " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730435371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544730435371 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1544730435982 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1544730436075 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1544730437320 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1544730437535 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1544730437563 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1544730437563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -26.851 " "Worst-case setup slack is -26.851" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730437571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730437571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.851            -302.236 state.calcul_barycentre  " "  -26.851            -302.236 state.calcul_barycentre " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730437571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.945            -362.342 VGA_CLK  " "   -3.945            -362.342 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730437571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544730437571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.169 " "Worst-case hold slack is -0.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730437589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730437589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.169              -1.041 state.calcul_barycentre  " "   -0.169              -1.041 state.calcul_barycentre " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730437589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 VGA_CLK  " "    0.295               0.000 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730437589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544730437589 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544730437598 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544730437606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730437614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730437614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -156.000 VGA_CLK  " "   -3.000            -156.000 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730437614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 state.calcul_barycentre  " "    0.446               0.000 state.calcul_barycentre " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730437614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544730437614 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1544730438192 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1544730438927 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1544730438940 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1544730438940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.344 " "Worst-case setup slack is -17.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730438953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730438953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.344            -194.092 state.calcul_barycentre  " "  -17.344            -194.092 state.calcul_barycentre " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730438953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.247            -190.420 VGA_CLK  " "   -2.247            -190.420 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730438953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544730438953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.015 " "Worst-case hold slack is -0.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730438976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730438976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.015              -0.015 state.calcul_barycentre  " "   -0.015              -0.015 state.calcul_barycentre " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730438976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 VGA_CLK  " "    0.132               0.000 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730438976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544730438976 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544730438988 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544730439001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730439013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730439013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -161.862 VGA_CLK  " "   -3.000            -161.862 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730439013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 state.calcul_barycentre  " "    0.396               0.000 state.calcul_barycentre " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544730439013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544730439013 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1544730440575 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1544730440578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "809 " "Peak virtual memory: 809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544730440729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 13 20:47:20 2018 " "Processing ended: Thu Dec 13 20:47:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544730440729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544730440729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544730440729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544730440729 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544730447075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544730447078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 13 20:47:26 2018 " "Processing started: Thu Dec 13 20:47:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544730447078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544730447078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Simu_barycentre -c barycentre " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Simu_barycentre -c barycentre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544730447079 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "barycentre_6_1200mv_85c_slow.vho /tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/Simu_barycentre/simulation/modelsim/ simulation " "Generated file barycentre_6_1200mv_85c_slow.vho in folder \"/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/Simu_barycentre/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1544730448618 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "barycentre_6_1200mv_0c_slow.vho /tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/Simu_barycentre/simulation/modelsim/ simulation " "Generated file barycentre_6_1200mv_0c_slow.vho in folder \"/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/Simu_barycentre/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1544730449325 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "barycentre_min_1200mv_0c_fast.vho /tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/Simu_barycentre/simulation/modelsim/ simulation " "Generated file barycentre_min_1200mv_0c_fast.vho in folder \"/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/Simu_barycentre/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1544730450133 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "barycentre.vho /tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/Simu_barycentre/simulation/modelsim/ simulation " "Generated file barycentre.vho in folder \"/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/Simu_barycentre/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1544730450897 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "barycentre_6_1200mv_85c_vhd_slow.sdo /tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/Simu_barycentre/simulation/modelsim/ simulation " "Generated file barycentre_6_1200mv_85c_vhd_slow.sdo in folder \"/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/Simu_barycentre/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1544730451305 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "barycentre_6_1200mv_0c_vhd_slow.sdo /tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/Simu_barycentre/simulation/modelsim/ simulation " "Generated file barycentre_6_1200mv_0c_vhd_slow.sdo in folder \"/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/Simu_barycentre/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1544730451704 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "barycentre_min_1200mv_0c_vhd_fast.sdo /tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/Simu_barycentre/simulation/modelsim/ simulation " "Generated file barycentre_min_1200mv_0c_vhd_fast.sdo in folder \"/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/Simu_barycentre/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1544730452126 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "barycentre_vhd.sdo /tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/Simu_barycentre/simulation/modelsim/ simulation " "Generated file barycentre_vhd.sdo in folder \"/tp/xph3app/xph3app602/DE1_SOC_CAMERA_IP_Vhdl/Simu_barycentre/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1544730452550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "966 " "Peak virtual memory: 966 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544730452739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 13 20:47:32 2018 " "Processing ended: Thu Dec 13 20:47:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544730452739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544730452739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544730452739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544730452739 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 104 s " "Quartus II Full Compilation was successful. 0 errors, 104 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544730454851 ""}
