Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Sun Dec 10 19:05:45 2017
| Host         : linux-6.ece.iastate.edu running 64-bit Red Hat Enterprise Linux Workstation release 6.9 (Santiago)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Top_Level_timing_summary_routed.rpt -rpx Top_Level_timing_summary_routed.rpx
| Design       : Top_Level
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: Dig2An/shift_reg_0/clock_divider_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: FSM/encoder_update_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.564        0.000                      0                27820        0.039        0.000                      0                27820        4.020        0.000                       0                 11837  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clock               1.564        0.000                      0                27820        0.039        0.000                      0                27820        4.020        0.000                       0                 11837  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clock
  To Clock:  Clock

Setup :            0  Failing Endpoints,  Worst Slack        1.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 Pend_Encoder/count_raw_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HW_run_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clock rise@10.000ns - Clock fall@5.000ns)
  Data Path Delay:        3.399ns  (logic 1.884ns (55.433%)  route 1.515ns (44.567%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns = ( 10.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock fall edge)      5.000     5.000 f  
    L16                                               0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     6.491 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     8.567    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.668 f  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       1.755    10.423    Pend_Encoder/Clock_IBUF_BUFG
    SLICE_X43Y9          FDRE                                         r  Pend_Encoder/count_raw_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.459    10.882 r  Pend_Encoder/count_raw_reg[3]/Q
                         net (fo=8, routed)           0.876    11.758    Pend_Encoder/PA_Count_Raw[3]
    SLICE_X41Y13         LUT2 (Prop_lut2_I0_O)        0.124    11.882 r  Pend_Encoder/HW_run_flag_i_96/O
                         net (fo=1, routed)           0.000    11.882    Pend_Encoder/HW_run_flag_i_96_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.414 r  Pend_Encoder/HW_run_flag_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000    12.414    Pend_Encoder/HW_run_flag_reg_i_61_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.528 r  Pend_Encoder/HW_run_flag_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.528    Pend_Encoder/HW_run_flag_reg_i_33_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.642 r  Pend_Encoder/HW_run_flag_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.642    Pend_Encoder/HW_run_flag_reg_i_6_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.870 f  Pend_Encoder/HW_run_flag_reg_i_2/CO[2]
                         net (fo=1, routed)           0.639    13.509    Pend_Encoder/HW_run_flag_reg_i_2_n_1
    SLICE_X41Y17         LUT5 (Prop_lut5_I0_O)        0.313    13.822 r  Pend_Encoder/HW_run_flag_i_1/O
                         net (fo=1, routed)           0.000    13.822    Pend_Encoder_n_0
    SLICE_X41Y17         FDRE                                         r  HW_run_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    L16                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       1.571    14.963    Clock_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  HW_run_flag_reg/C
                         clock pessimism              0.429    15.392    
                         clock uncertainty           -0.035    15.357    
    SLICE_X41Y17         FDRE (Setup_fdre_C_D)        0.029    15.386    HW_run_flag_reg
  -------------------------------------------------------------------
                         required time                         15.386    
                         arrival time                         -13.822    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 FSM/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/M33_Add_M34/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        7.091ns  (logic 0.704ns (9.929%)  route 6.387ns (90.071%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       1.752     5.420    FSM/Clock_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  FSM/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  FSM/state_reg[2]/Q
                         net (fo=9, routed)           0.848     6.724    FSM/Q[2]
    SLICE_X42Y36         LUT3 (Prop_lut3_I0_O)        0.124     6.848 f  FSM/FP_Enable_Out_OBUF_inst_i_1/O
                         net (fo=9162, routed)        4.383    11.231    LQR_Control/M33_Add_M34/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/opt_has_pipe.i_pipe[11].pipe_reg[11][0]
    SLICE_X3Y2           LUT5 (Prop_lut5_I2_O)        0.124    11.355 r  LQR_Control/M33_Add_M34/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata[31]_i_1/O
                         net (fo=32, routed)          1.156    12.511    LQR_Control/M33_Add_M34/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_0
    SLICE_X6Y11          FDRE                                         r  LQR_Control/M33_Add_M34/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    L16                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       1.506    14.898    LQR_Control/M33_Add_M34/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X6Y11          FDRE                                         r  LQR_Control/M33_Add_M34/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[21]/C
                         clock pessimism              0.291    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X6Y11          FDRE (Setup_fdre_C_CE)      -0.169    14.984    LQR_Control/M33_Add_M34/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[21]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -12.511    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 FSM/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/M33_Add_M34/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        7.091ns  (logic 0.704ns (9.929%)  route 6.387ns (90.071%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       1.752     5.420    FSM/Clock_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  FSM/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  FSM/state_reg[2]/Q
                         net (fo=9, routed)           0.848     6.724    FSM/Q[2]
    SLICE_X42Y36         LUT3 (Prop_lut3_I0_O)        0.124     6.848 f  FSM/FP_Enable_Out_OBUF_inst_i_1/O
                         net (fo=9162, routed)        4.383    11.231    LQR_Control/M33_Add_M34/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/opt_has_pipe.i_pipe[11].pipe_reg[11][0]
    SLICE_X3Y2           LUT5 (Prop_lut5_I2_O)        0.124    11.355 r  LQR_Control/M33_Add_M34/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata[31]_i_1/O
                         net (fo=32, routed)          1.156    12.511    LQR_Control/M33_Add_M34/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_0
    SLICE_X6Y11          FDRE                                         r  LQR_Control/M33_Add_M34/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    L16                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       1.506    14.898    LQR_Control/M33_Add_M34/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X6Y11          FDRE                                         r  LQR_Control/M33_Add_M34/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[22]/C
                         clock pessimism              0.291    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X6Y11          FDRE (Setup_fdre_C_CE)      -0.169    14.984    LQR_Control/M33_Add_M34/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[22]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -12.511    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.587ns  (required time - arrival time)
  Source:                 FSM/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/T11_Mult_x1/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        6.373ns  (logic 0.730ns (11.455%)  route 5.643ns (88.545%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       1.752     5.420    FSM/Clock_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  FSM/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.456     5.876 f  FSM/state_reg[2]/Q
                         net (fo=9, routed)           0.848     6.724    FSM/Q[2]
    SLICE_X42Y36         LUT3 (Prop_lut3_I0_O)        0.124     6.848 r  FSM/FP_Enable_Out_OBUF_inst_i_1/O
                         net (fo=9162, routed)        4.249    11.097    LQR_Control/T11_Mult_x1/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/ce_internal_core
    SLICE_X17Y67         LUT2 (Prop_lut2_I1_O)        0.150    11.247 r  LQR_Control/T11_Mult_x1/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[7]_i_1/O
                         net (fo=7, routed)           0.546    11.793    LQR_Control/T11_Mult_x1/U0/i_synth/MULT.OP/OP/p_26_out__0
    SLICE_X16Y66         FDRE                                         r  LQR_Control/T11_Mult_x1/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    L16                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       1.480    14.871    LQR_Control/T11_Mult_x1/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X16Y66         FDRE                                         r  LQR_Control/T11_Mult_x1/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[2]/C
                         clock pessimism              0.277    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X16Y66         FDRE (Setup_fdre_C_R)       -0.732    14.381    LQR_Control/T11_Mult_x1/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[2]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                  2.587    

Slack (MET) :             2.587ns  (required time - arrival time)
  Source:                 FSM/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/T11_Mult_x1/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        6.373ns  (logic 0.730ns (11.455%)  route 5.643ns (88.545%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       1.752     5.420    FSM/Clock_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  FSM/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.456     5.876 f  FSM/state_reg[2]/Q
                         net (fo=9, routed)           0.848     6.724    FSM/Q[2]
    SLICE_X42Y36         LUT3 (Prop_lut3_I0_O)        0.124     6.848 r  FSM/FP_Enable_Out_OBUF_inst_i_1/O
                         net (fo=9162, routed)        4.249    11.097    LQR_Control/T11_Mult_x1/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/ce_internal_core
    SLICE_X17Y67         LUT2 (Prop_lut2_I1_O)        0.150    11.247 r  LQR_Control/T11_Mult_x1/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[7]_i_1/O
                         net (fo=7, routed)           0.546    11.793    LQR_Control/T11_Mult_x1/U0/i_synth/MULT.OP/OP/p_26_out__0
    SLICE_X16Y66         FDRE                                         r  LQR_Control/T11_Mult_x1/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    L16                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       1.480    14.871    LQR_Control/T11_Mult_x1/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X16Y66         FDRE                                         r  LQR_Control/T11_Mult_x1/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[3]/C
                         clock pessimism              0.277    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X16Y66         FDRE (Setup_fdre_C_R)       -0.732    14.381    LQR_Control/T11_Mult_x1/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[3]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                  2.587    

Slack (MET) :             2.587ns  (required time - arrival time)
  Source:                 FSM/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/T11_Mult_x1/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        6.373ns  (logic 0.730ns (11.455%)  route 5.643ns (88.545%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       1.752     5.420    FSM/Clock_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  FSM/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.456     5.876 f  FSM/state_reg[2]/Q
                         net (fo=9, routed)           0.848     6.724    FSM/Q[2]
    SLICE_X42Y36         LUT3 (Prop_lut3_I0_O)        0.124     6.848 r  FSM/FP_Enable_Out_OBUF_inst_i_1/O
                         net (fo=9162, routed)        4.249    11.097    LQR_Control/T11_Mult_x1/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/ce_internal_core
    SLICE_X17Y67         LUT2 (Prop_lut2_I1_O)        0.150    11.247 r  LQR_Control/T11_Mult_x1/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[7]_i_1/O
                         net (fo=7, routed)           0.546    11.793    LQR_Control/T11_Mult_x1/U0/i_synth/MULT.OP/OP/p_26_out__0
    SLICE_X16Y66         FDRE                                         r  LQR_Control/T11_Mult_x1/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    L16                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       1.480    14.871    LQR_Control/T11_Mult_x1/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X16Y66         FDRE                                         r  LQR_Control/T11_Mult_x1/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
                         clock pessimism              0.277    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X16Y66         FDRE (Setup_fdre_C_R)       -0.732    14.381    LQR_Control/T11_Mult_x1/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                  2.587    

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 FSM/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        6.944ns  (logic 0.704ns (10.138%)  route 6.240ns (89.862%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       1.752     5.420    FSM/Clock_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  FSM/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.456     5.876 f  FSM/state_reg[2]/Q
                         net (fo=9, routed)           0.848     6.724    FSM/Q[2]
    SLICE_X42Y36         LUT3 (Prop_lut3_I0_O)        0.124     6.848 r  FSM/FP_Enable_Out_OBUF_inst_i_1/O
                         net (fo=9162, routed)        4.863    11.711    LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclken
    SLICE_X10Y88         LUT4 (Prop_lut4_I0_O)        0.124    11.835 r  LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata[31]_i_1/O
                         net (fo=7, routed)           0.529    12.364    LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_1
    SLICE_X10Y87         FDRE                                         r  LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    L16                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       1.490    14.881    LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X10Y87         FDRE                                         r  LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[17]/C
                         clock pessimism              0.277    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X10Y87         FDRE (Setup_fdre_C_CE)      -0.169    14.954    LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[17]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 FSM/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        6.944ns  (logic 0.704ns (10.138%)  route 6.240ns (89.862%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       1.752     5.420    FSM/Clock_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  FSM/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.456     5.876 f  FSM/state_reg[2]/Q
                         net (fo=9, routed)           0.848     6.724    FSM/Q[2]
    SLICE_X42Y36         LUT3 (Prop_lut3_I0_O)        0.124     6.848 r  FSM/FP_Enable_Out_OBUF_inst_i_1/O
                         net (fo=9162, routed)        4.863    11.711    LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclken
    SLICE_X10Y88         LUT4 (Prop_lut4_I0_O)        0.124    11.835 r  LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata[31]_i_1/O
                         net (fo=7, routed)           0.529    12.364    LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_1
    SLICE_X10Y87         FDRE                                         r  LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    L16                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       1.490    14.881    LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X10Y87         FDRE                                         r  LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[20]/C
                         clock pessimism              0.277    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X10Y87         FDRE (Setup_fdre_C_CE)      -0.169    14.954    LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[20]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 FSM/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        6.944ns  (logic 0.704ns (10.138%)  route 6.240ns (89.862%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       1.752     5.420    FSM/Clock_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  FSM/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.456     5.876 f  FSM/state_reg[2]/Q
                         net (fo=9, routed)           0.848     6.724    FSM/Q[2]
    SLICE_X42Y36         LUT3 (Prop_lut3_I0_O)        0.124     6.848 r  FSM/FP_Enable_Out_OBUF_inst_i_1/O
                         net (fo=9162, routed)        4.863    11.711    LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclken
    SLICE_X10Y88         LUT4 (Prop_lut4_I0_O)        0.124    11.835 r  LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata[31]_i_1/O
                         net (fo=7, routed)           0.529    12.364    LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_1
    SLICE_X10Y87         FDRE                                         r  LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    L16                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       1.490    14.881    LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X10Y87         FDRE                                         r  LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[21]/C
                         clock pessimism              0.277    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X10Y87         FDRE (Setup_fdre_C_CE)      -0.169    14.954    LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[21]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 FSM/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        6.944ns  (logic 0.704ns (10.138%)  route 6.240ns (89.862%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       1.752     5.420    FSM/Clock_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  FSM/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.456     5.876 f  FSM/state_reg[2]/Q
                         net (fo=9, routed)           0.848     6.724    FSM/Q[2]
    SLICE_X42Y36         LUT3 (Prop_lut3_I0_O)        0.124     6.848 r  FSM/FP_Enable_Out_OBUF_inst_i_1/O
                         net (fo=9162, routed)        4.863    11.711    LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclken
    SLICE_X10Y88         LUT4 (Prop_lut4_I0_O)        0.124    11.835 r  LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata[31]_i_1/O
                         net (fo=7, routed)           0.529    12.364    LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_1
    SLICE_X10Y87         FDRE                                         r  LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    L16                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       1.490    14.881    LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X10Y87         FDRE                                         r  LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[22]/C
                         clock pessimism              0.277    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X10Y87         FDRE (Setup_fdre_C_CE)      -0.169    14.954    LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[22]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  2.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 LQR_Control/M21_Add_M22/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/A21_Add_A22/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.239%)  route 0.218ns (60.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       0.557     1.469    LQR_Control/M21_Add_M22/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/aclk
    SLICE_X25Y50         FDRE                                         r  LQR_Control/M21_Add_M22/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  LQR_Control/M21_Add_M22/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[13]/Q
                         net (fo=2, routed)           0.218     1.828    LQR_Control/A21_Add_A22/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/s_axis_a_tdata[13]
    SLICE_X23Y47         FDRE                                         r  LQR_Control/A21_Add_A22/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       0.831     1.990    LQR_Control/A21_Add_A22/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X23Y47         FDRE                                         r  LQR_Control/A21_Add_A22/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata_reg[13]/C
                         clock pessimism             -0.247     1.743    
    SLICE_X23Y47         FDRE (Hold_fdre_C_D)         0.046     1.789    LQR_Control/A21_Add_A22/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 LQR_Control/A23_Add_K2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/x1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.421%)  route 0.236ns (62.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       0.553     1.465    LQR_Control/A23_Add_K2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/aclk
    SLICE_X23Y62         FDRE                                         r  LQR_Control/A23_Add_K2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y62         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  LQR_Control/A23_Add_K2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[10]/Q
                         net (fo=1, routed)           0.236     1.842    LQR_Control/x1_Next[10]
    SLICE_X15Y62         FDRE                                         r  LQR_Control/x1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       0.824     1.983    LQR_Control/Clock_IBUF_BUFG
    SLICE_X15Y62         FDRE                                         r  LQR_Control/x1_reg[10]/C
                         clock pessimism             -0.252     1.731    
    SLICE_X15Y62         FDRE (Hold_fdre_C_D)         0.070     1.801    LQR_Control/x1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 LQR_Control/A23_Add_K2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/A23_Add_K2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.839%)  route 0.232ns (62.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       0.593     1.505    LQR_Control/A23_Add_K2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X39Y47         FDRE                                         r  LQR_Control/A23_Add_K2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  LQR_Control/A23_Add_K2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[10]/Q
                         net (fo=4, routed)           0.232     1.877    LQR_Control/A23_Add_K2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/gen_has_z_tready.reg2_b_tdata_reg[22][10]
    SLICE_X36Y50         FDRE                                         r  LQR_Control/A23_Add_K2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       0.857     2.016    LQR_Control/A23_Add_K2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X36Y50         FDRE                                         r  LQR_Control/A23_Add_K2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism             -0.247     1.769    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.066     1.835    LQR_Control/A23_Add_K2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/OP_REG.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.348ns (79.109%)  route 0.092ns (20.891%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       0.569     1.481    LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/OP_REG.MANT_DEL/i_pipe/aclk
    SLICE_X9Y49          FDRE                                         r  LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/OP_REG.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/OP_REG.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=2, routed)           0.091     1.713    LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/OP_REG.MANT_DEL/i_pipe/first_q[5]
    SLICE_X8Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.758 r  LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/OP_REG.MANT_DEL/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     1.758    LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/mant_shifted_rnd1[4]
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.867 r  LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.868    LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/carry_5
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.921 r  LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.921    LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/D[5]
    SLICE_X8Y50          FDRE                                         r  LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       0.832     1.991    LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/aclk
    SLICE_X8Y50          FDRE                                         r  LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.247     1.744    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.134     1.878    LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 LQR_Control/M11_Add_M12/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/M11_Add_M12/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.086%)  route 0.229ns (61.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       0.553     1.465    LQR_Control/M11_Add_M12/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X19Y67         FDRE                                         r  LQR_Control/M11_Add_M12/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y67         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  LQR_Control/M11_Add_M12/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[2]/Q
                         net (fo=4, routed)           0.229     1.835    LQR_Control/M11_Add_M12/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/gen_has_z_tready.reg2_a_tdata_reg[22][2]
    SLICE_X22Y65         FDRE                                         r  LQR_Control/M11_Add_M12/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       0.819     1.978    LQR_Control/M11_Add_M12/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X22Y65         FDRE                                         r  LQR_Control/M11_Add_M12/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.252     1.726    
    SLICE_X22Y65         FDRE (Hold_fdre_C_D)         0.066     1.792    LQR_Control/M11_Add_M12/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 LQR_Control/M11_Add_M12/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/M11_Add_M12/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.525%)  route 0.188ns (59.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       0.554     1.466    LQR_Control/M11_Add_M12/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X19Y66         FDRE                                         r  LQR_Control/M11_Add_M12/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y66         FDRE (Prop_fdre_C_Q)         0.128     1.594 r  LQR_Control/M11_Add_M12/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[5]/Q
                         net (fo=4, routed)           0.188     1.782    LQR_Control/M11_Add_M12/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/gen_has_z_tready.reg2_a_tdata_reg[22][5]
    SLICE_X23Y66         FDRE                                         r  LQR_Control/M11_Add_M12/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       0.818     1.977    LQR_Control/M11_Add_M12/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X23Y66         FDRE                                         r  LQR_Control/M11_Add_M12/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.252     1.725    
    SLICE_X23Y66         FDRE (Hold_fdre_C_D)         0.013     1.738    LQR_Control/M11_Add_M12/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 LQR_Control/T31_Mult_x1/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/T31_Mult_x1/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.768%)  route 0.253ns (64.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       0.582     1.494    LQR_Control/T31_Mult_x1/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  LQR_Control/T31_Mult_x1/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  LQR_Control/T31_Mult_x1/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.253     1.888    LQR_Control/T31_Mult_x1/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/first_q[2]
    SLICE_X3Y47          FDRE                                         r  LQR_Control/T31_Mult_x1/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       0.856     2.015    LQR_Control/T31_Mult_x1/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/aclk
    SLICE_X3Y47          FDRE                                         r  LQR_Control/T31_Mult_x1/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/C
                         clock pessimism             -0.247     1.768    
    SLICE_X3Y47          FDRE (Hold_fdre_C_D)         0.075     1.843    LQR_Control/T31_Mult_x1/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 LQR_Control/T12_Mult_x2/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/T12_Mult_x2/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.154%)  route 0.239ns (62.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       0.557     1.469    LQR_Control/T12_Mult_x2/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/aclk
    SLICE_X21Y52         FDRE                                         r  LQR_Control/T12_Mult_x2/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  LQR_Control/T12_Mult_x2/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.239     1.848    LQR_Control/T12_Mult_x2/U0/i_synth/MULT.OP/OP/mant_op[14]
    SLICE_X23Y56         FDRE                                         r  LQR_Control/T12_Mult_x2/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       0.825     1.984    LQR_Control/T12_Mult_x2/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X23Y56         FDRE                                         r  LQR_Control/T12_Mult_x2/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[14]/C
                         clock pessimism             -0.252     1.732    
    SLICE_X23Y56         FDRE (Hold_fdre_C_D)         0.070     1.802    LQR_Control/T12_Mult_x2/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/OP_REG.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.290ns (65.318%)  route 0.154ns (34.682%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       0.569     1.481    LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/OP_REG.MANT_DEL/i_pipe/aclk
    SLICE_X9Y49          FDRE                                         r  LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/OP_REG.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.128     1.609 r  LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/OP_REG.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=2, routed)           0.154     1.763    LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/OP_REG.MANT_DEL/i_pipe/first_q[9]
    SLICE_X8Y50          LUT3 (Prop_lut3_I2_O)        0.098     1.861 r  LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/OP_REG.MANT_DEL/i_pipe/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     1.861    LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/mant_shifted_rnd1[8]
    SLICE_X8Y50          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.925 r  LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.925    LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/D[8]
    SLICE_X8Y50          FDRE                                         r  LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       0.832     1.991    LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/aclk
    SLICE_X8Y50          FDRE                                         r  LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism             -0.247     1.744    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.134     1.878    LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 LQR_Control/K2_mult_uRef/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LQR_Control/A23_Add_K2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.153%)  route 0.207ns (55.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       0.565     1.477    LQR_Control/K2_mult_uRef/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X28Y45         FDRE                                         r  LQR_Control/K2_mult_uRef/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  LQR_Control/K2_mult_uRef/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/Q
                         net (fo=3, routed)           0.207     1.848    LQR_Control/A23_Add_K2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/s_axis_b_tdata[28]
    SLICE_X28Y50         FDRE                                         r  LQR_Control/A23_Add_K2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clock_IBUF_BUFG_inst/O
                         net (fo=11836, routed)       0.829     1.988    LQR_Control/A23_Add_K2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X28Y50         FDRE                                         r  LQR_Control/A23_Add_K2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[28]/C
                         clock pessimism             -0.247     1.741    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.059     1.800    LQR_Control/A23_Add_K2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X1Y16   LQR_Control/K2_mult_uRef/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X1Y27   LQR_Control/M11_Add_M12/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X1Y17   LQR_Control/K2_mult_uRef/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X1Y18   LQR_Control/A21_Add_A22/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X0Y10   LQR_Control/A31_Add_A32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X1Y1    LQR_Control/CP_FP_to_m/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X1Y23   LQR_Control/M21_Add_M22/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X0Y14   LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X1Y4    LQR_Control/PA_FP_to_Rad/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X1Y36   LQR_Control/Volt_FP_to_Bias/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y83  LQR_Control/Volt_FP_to_Bias/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y83  LQR_Control/Volt_FP_to_Bias/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y83  LQR_Control/Volt_FP_to_Bias/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y28   LQR_Control/A31_Add_A32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y28   LQR_Control/A31_Add_A32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y28   LQR_Control/A31_Add_A32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y28   LQR_Control/A31_Add_A32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y28   LQR_Control/A31_Add_A32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][4]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y28   LQR_Control/A31_Add_A32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][5]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y28   LQR_Control/A31_Add_A32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][6]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X12Y79  LQR_Control/K1_mult_uRef/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X12Y80  LQR_Control/K1_mult_uRef/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X12Y80  LQR_Control/K1_mult_uRef/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[3]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y65  LQR_Control/T11_Mult_x1/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y65  LQR_Control/T11_Mult_x1/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y65  LQR_Control/T11_Mult_x1/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y65  LQR_Control/T11_Mult_x1/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[3]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y49   LQR_Control/T31_Mult_x1/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y49   LQR_Control/T31_Mult_x1/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y49   LQR_Control/T31_Mult_x1/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_srl5/CLK



