
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
Options:	-no_gui -execute set asictop torus; set datawidth 32 -files asic-par.tcl 
Date:		Thu Dec  5 23:39:32 2024
Host:		ECEUBUNTU2 (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (18cores*72cpus*Intel(R) Xeon(R) Gold 6154 CPU @ 3.00GHz 25344KB)
OS:		Red Hat Enterprise Linux 8.10 (Ootpa)

License:
		[23:39:32.232372] Configured Lic search path (21.01-s002): 6055@cadpass2.eng.uwaterloo.ca:6055@cadpass1.eng.uwaterloo.ca:7055@cadpass1.eng.uwaterloo.ca:7055@cadpass2.eng.uwaterloo.ca

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Change the soft stacksize limit to 0.2%RAM (770 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS  fill procedures
**WARN: Tk package not loaded. The PVS fill DRC monitor is disabled.
Executing cmd 'set asictop torus; set datawidth 32' ...
Sourcing file "asic-par.tcl" ...
<CMD> set init_mmmc_file setup-timing.tcl
<CMD> set init_verilog asic-post-synth.torus.32.v
<CMD> set init_top_cell torus_D_W32
<CMD> set init_lef_file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef
<CMD> set init_gnd_net VSS
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=12/05 23:39:49, mem=912.5M)
#% End Load MMMC data ... (date=12/05 23:39:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=913.5M, current mem=913.5M)
rc_corner

Loading LEF file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from setup-timing.tcl
Reading wcl_slow timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP8'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP4'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
Read 816 cells in library 'tcbn65gpluswc' 
*** End library_loading (cpu=0.04min, real=0.05min, mem=92.5M, fe_cpu=0.31min, fe_real=0.33min, fe_mem=1060.0M) ***
#% Begin Load netlist data ... (date=12/05 23:39:52, mem=951.1M)
*** Begin netlist parsing (mem=1060.0M) ***
Created 816 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'asic-post-synth.torus.32.v'

*** Memory Usage v#1 (Current mem = 1059.984M, initial mem = 486.906M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1060.0M) ***
#% End Load netlist data ... (date=12/05 23:39:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=998.9M, current mem=998.9M)
Set top cell to torus_D_W32.
Hooked 816 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell torus_D_W32 ...
*** Netlist is unique.
** info: there are 3864 modules.
** info: there are 7506 stdCell insts.

*** Memory Usage v#1 (Current mem = 1147.398M, initial mem = 486.906M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable ...
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: view_functional_wcl_slow
    RC-Corner Name        : rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: view_functional_wcl_fast
    RC-Corner Name        : rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: view_functional_wcl_typical
    RC-Corner Name        : rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading wcl_fast timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP8'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP4'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
Read 816 cells in library 'tcbn65gplusbc' 
Reading wcl_typical timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplustc.lib' ...
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 816 cells in library 'tcbn65gplustc' 
Reading timing constraints file 'constraints.sdc' ...
Current (total cpu=0:00:25.4, real=0:00:27.0, peak res=1477.7M, current mem=1477.7M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1485.2M, current mem=1485.2M)
Current (total cpu=0:00:25.4, real=0:00:27.0, peak res=1485.2M, current mem=1485.2M)
Reading timing constraints file 'constraints.sdc' ...
Current (total cpu=0:00:25.5, real=0:00:27.0, peak res=1485.3M, current mem=1485.3M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1485.5M, current mem=1485.5M)
Current (total cpu=0:00:25.5, real=0:00:27.0, peak res=1485.5M, current mem=1485.5M)
Reading timing constraints file 'constraints.sdc' ...
Current (total cpu=0:00:25.5, real=0:00:27.0, peak res=1485.5M, current mem=1485.5M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1485.9M, current mem=1485.9M)
Current (total cpu=0:00:25.6, real=0:00:27.0, peak res=1485.9M, current mem=1485.9M)
Total number of combinational cells: 483
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 19
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD12 BUFFD16 BUFFD3 BUFFD4 BUFFD6 BUFFD8 CKBD1 CKBD0 CKBD2 CKBD12 CKBD16 CKBD3 CKBD4 CKBD6 CKBD8
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND12 CKND16 CKND3 CKND4 CKND6 CKND8 INVD1 INVD0 INVD2 INVD12 INVD16 INVD3 INVD4 INVD6 INVD8
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified usable delay cells: 9
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   TECHLIB-302         30  No function defined for cell '%s'. The c...
*** Message Summary: 33 warning(s), 0 error(s)

<CMD> floorPlan -d 1500 1500 2 2 2 2
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
7506 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
7506 new gnd-pin connections were made to global net 'VSS'.
<CMD> sroute -nets {VDD VSS}
#% Begin sroute (date=12/05 23:39:59, mem=1520.7M)

viaInitial starts at Thu Dec  5 23:39:59 2024
viaInitial ends at Thu Dec  5 23:39:59 2024
*** Begin SPECIAL ROUTE on Thu Dec  5 23:39:59 2024 ***
SPECIAL ROUTE ran on directory: /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/asic
SPECIAL ROUTE ran on machine: ECEUBUNTU2 (Linux 4.18.0-553.27.1.el8_10.x86_64 Xeon 3.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2952.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 21 layers, 10 routing layers, 1 overlap layer
Read in 855 macros, 38 used
Read in 38 components
  38 core components: 38 unplaced, 0 placed, 0 fixed
Read in 36 logical pins
Read in 36 nets
Read in 2 special nets
Read in 76 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0  open: 1664
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 832
End power routing: cpu: 0:00:00, real: 0:00:01, peak: 2972.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 832 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       832      |       NA       |
+--------+----------------+----------------+
#% End sroute (date=12/05 23:40:00, total cpu=0:00:00.4, real=0:00:01.0, peak res=1563.0M, current mem=1546.0M)
<CMD> addRing -nets {VDD VSS} -width 0.6 -spacing 0.5 -layer {top 6 bottom 6 left 5 right 5}
#% Begin addRing (date=12/05 23:40:00, mem=1546.0M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1618.5M)
**WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
**WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
Type 'man IMPPP-4051' for more detail.
#% End addRing (date=12/05 23:40:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1546.7M, current mem=1546.7M)
<CMD> addStripe -nets {VSS VDD} -layer 5 -direction vertical -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
#% Begin addStripe (date=12/05 23:40:00, mem=1546.7M)

Initialize fgc environment(mem: 1618.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1618.5M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1618.5M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1618.5M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1618.5M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1618.5M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1618.5M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1618.5M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1618.5M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1618.5M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1618.5M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1618.5M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1618.5M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1618.5M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1618.5M)
Stripe generation is complete.
vias are now being generated.
addStripe created 600 wires.
ViaGen created 995072 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |     248768     |        0       |
|  VIA2  |     248768     |        0       |
|  VIA3  |     248768     |        0       |
|  VIA4  |     248768     |        0       |
|   M5   |       600      |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=12/05 23:40:30, total cpu=0:00:30.5, real=0:00:30.0, peak res=1739.8M, current mem=1725.4M)
<CMD> addStripe -nets {VSS VDD} -layer 6 -direction horizontal -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
#% Begin addStripe (date=12/05 23:40:30, mem=1725.4M)

Initialize fgc environment(mem: 1794.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1794.4M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1794.4M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1794.4M)
Loading via instances (cpu: 0:00:01.4, real: 0:00:02.0, peak mem: 2108.4M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2108.4M)
Completing 20% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2108.4M)
Completing 30% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2108.4M)
Completing 40% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2108.4M)
Completing 50% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2108.4M)
Completing 60% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2108.4M)
Completing 70% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2108.4M)
Completing 80% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2108.4M)
Completing 90% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2108.4M)
Completing 100% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2108.4M)
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 10.84) (1498.00, 10.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 25.50) (1498.00, 25.57).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 50.50) (1498.00, 50.76).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 75.64) (1498.00, 75.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 100.83) (1498.00, 100.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 115.50) (1498.00, 115.57).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 140.50) (1498.00, 140.76).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 165.63) (1498.00, 165.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 190.84) (1498.00, 190.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 205.50) (1498.00, 205.57).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 230.50) (1498.00, 230.76).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 255.63) (1498.00, 255.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 280.83) (1498.00, 280.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 295.50) (1498.00, 295.57).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 320.50) (1498.00, 320.77).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 345.64) (1498.00, 345.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 370.83) (1498.00, 370.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 385.50) (1498.00, 385.57).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 410.50) (1498.00, 410.77).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 435.64) (1498.00, 435.90).
**WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
addStripe created 600 wires.
ViaGen created 178802 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA5  |     178802     |        0       |
|   M6   |       600      |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=12/05 23:40:49, total cpu=0:00:18.5, real=0:00:19.0, peak res=2070.5M, current mem=1892.2M)
<CMD> createInstGroup poly0_0_sw
<CMD> addInstToInstGroup poly0_0_sw {ys[0].xs[0].torus_switch_xy}
<CMD> createInstGroup poly0_0_cli
<CMD> addInstToInstGroup poly0_0_cli {ys[0].xs[0].client_xy}
<CMD> createInstGroup poly0_0_rx_ew
<CMD> createInstGroup poly0_0_tx_ew
<CMD> createInstGroup poly0_0_rx_ns
<CMD> createInstGroup poly0_0_tx_ns
<CMD> createInstGroup poly0_1_sw
<CMD> addInstToInstGroup poly0_1_sw {ys[1].xs[0].torus_switch_xy}
<CMD> createInstGroup poly0_1_cli
<CMD> addInstToInstGroup poly0_1_cli {ys[1].xs[0].client_xy}
<CMD> createInstGroup poly0_1_rx_ew
<CMD> createInstGroup poly0_1_tx_ew
<CMD> createInstGroup poly0_1_rx_ns
<CMD> createInstGroup poly0_1_tx_ns
<CMD> createInstGroup poly0_2_sw
<CMD> addInstToInstGroup poly0_2_sw {ys[2].xs[0].torus_switch_xy}
<CMD> createInstGroup poly0_2_cli
<CMD> addInstToInstGroup poly0_2_cli {ys[2].xs[0].client_xy}
<CMD> createInstGroup poly0_2_rx_ew
<CMD> createInstGroup poly0_2_tx_ew
<CMD> createInstGroup poly0_2_rx_ns
<CMD> createInstGroup poly0_2_tx_ns
<CMD> createInstGroup poly0_3_sw
<CMD> addInstToInstGroup poly0_3_sw {ys[3].xs[0].torus_switch_xy}
<CMD> createInstGroup poly0_3_cli
<CMD> addInstToInstGroup poly0_3_cli {ys[3].xs[0].client_xy}
<CMD> createInstGroup poly0_3_rx_ew
<CMD> createInstGroup poly0_3_tx_ew
<CMD> createInstGroup poly0_3_rx_ns
<CMD> createInstGroup poly0_3_tx_ns
<CMD> createInstGroup poly1_0_sw
<CMD> addInstToInstGroup poly1_0_sw {ys[0].xs[1].torus_switch_xy}
<CMD> createInstGroup poly1_0_cli
<CMD> addInstToInstGroup poly1_0_cli {ys[0].xs[1].client_xy}
<CMD> createInstGroup poly1_0_rx_ew
<CMD> createInstGroup poly1_0_tx_ew
<CMD> createInstGroup poly1_0_rx_ns
<CMD> createInstGroup poly1_0_tx_ns
<CMD> createInstGroup poly1_1_sw
<CMD> addInstToInstGroup poly1_1_sw {ys[1].xs[1].torus_switch_xy}
<CMD> createInstGroup poly1_1_cli
<CMD> addInstToInstGroup poly1_1_cli {ys[1].xs[1].client_xy}
<CMD> createInstGroup poly1_1_rx_ew
<CMD> createInstGroup poly1_1_tx_ew
<CMD> createInstGroup poly1_1_rx_ns
<CMD> createInstGroup poly1_1_tx_ns
<CMD> createInstGroup poly1_2_sw
<CMD> addInstToInstGroup poly1_2_sw {ys[2].xs[1].torus_switch_xy}
<CMD> createInstGroup poly1_2_cli
<CMD> addInstToInstGroup poly1_2_cli {ys[2].xs[1].client_xy}
<CMD> createInstGroup poly1_2_rx_ew
<CMD> createInstGroup poly1_2_tx_ew
<CMD> createInstGroup poly1_2_rx_ns
<CMD> createInstGroup poly1_2_tx_ns
<CMD> createInstGroup poly1_3_sw
<CMD> addInstToInstGroup poly1_3_sw {ys[3].xs[1].torus_switch_xy}
<CMD> createInstGroup poly1_3_cli
<CMD> addInstToInstGroup poly1_3_cli {ys[3].xs[1].client_xy}
<CMD> createInstGroup poly1_3_rx_ew
<CMD> createInstGroup poly1_3_tx_ew
<CMD> createInstGroup poly1_3_rx_ns
<CMD> createInstGroup poly1_3_tx_ns
<CMD> createInstGroup poly2_0_sw
<CMD> addInstToInstGroup poly2_0_sw {ys[0].xs[2].torus_switch_xy}
<CMD> createInstGroup poly2_0_cli
<CMD> addInstToInstGroup poly2_0_cli {ys[0].xs[2].client_xy}
<CMD> createInstGroup poly2_0_rx_ew
<CMD> createInstGroup poly2_0_tx_ew
<CMD> createInstGroup poly2_0_rx_ns
<CMD> createInstGroup poly2_0_tx_ns
<CMD> createInstGroup poly2_1_sw
<CMD> addInstToInstGroup poly2_1_sw {ys[1].xs[2].torus_switch_xy}
<CMD> createInstGroup poly2_1_cli
<CMD> addInstToInstGroup poly2_1_cli {ys[1].xs[2].client_xy}
<CMD> createInstGroup poly2_1_rx_ew
<CMD> createInstGroup poly2_1_tx_ew
<CMD> createInstGroup poly2_1_rx_ns
<CMD> createInstGroup poly2_1_tx_ns
<CMD> createInstGroup poly2_2_sw
<CMD> addInstToInstGroup poly2_2_sw {ys[2].xs[2].torus_switch_xy}
<CMD> createInstGroup poly2_2_cli
<CMD> addInstToInstGroup poly2_2_cli {ys[2].xs[2].client_xy}
<CMD> createInstGroup poly2_2_rx_ew
<CMD> createInstGroup poly2_2_tx_ew
<CMD> createInstGroup poly2_2_rx_ns
<CMD> createInstGroup poly2_2_tx_ns
<CMD> createInstGroup poly2_3_sw
<CMD> addInstToInstGroup poly2_3_sw {ys[3].xs[2].torus_switch_xy}
<CMD> createInstGroup poly2_3_cli
<CMD> addInstToInstGroup poly2_3_cli {ys[3].xs[2].client_xy}
<CMD> createInstGroup poly2_3_rx_ew
<CMD> createInstGroup poly2_3_tx_ew
<CMD> createInstGroup poly2_3_rx_ns
<CMD> createInstGroup poly2_3_tx_ns
<CMD> createInstGroup poly3_0_sw
<CMD> addInstToInstGroup poly3_0_sw {ys[0].xs[3].torus_switch_xy}
<CMD> createInstGroup poly3_0_cli
<CMD> addInstToInstGroup poly3_0_cli {ys[0].xs[3].client_xy}
<CMD> createInstGroup poly3_0_rx_ew
<CMD> createInstGroup poly3_0_tx_ew
<CMD> createInstGroup poly3_0_rx_ns
<CMD> createInstGroup poly3_0_tx_ns
<CMD> createInstGroup poly3_1_sw
<CMD> addInstToInstGroup poly3_1_sw {ys[1].xs[3].torus_switch_xy}
<CMD> createInstGroup poly3_1_cli
<CMD> addInstToInstGroup poly3_1_cli {ys[1].xs[3].client_xy}
<CMD> createInstGroup poly3_1_rx_ew
<CMD> createInstGroup poly3_1_tx_ew
<CMD> createInstGroup poly3_1_rx_ns
<CMD> createInstGroup poly3_1_tx_ns
<CMD> createInstGroup poly3_2_sw
<CMD> addInstToInstGroup poly3_2_sw {ys[2].xs[3].torus_switch_xy}
<CMD> createInstGroup poly3_2_cli
<CMD> addInstToInstGroup poly3_2_cli {ys[2].xs[3].client_xy}
<CMD> createInstGroup poly3_2_rx_ew
<CMD> createInstGroup poly3_2_tx_ew
<CMD> createInstGroup poly3_2_rx_ns
<CMD> createInstGroup poly3_2_tx_ns
<CMD> createInstGroup poly3_3_sw
<CMD> addInstToInstGroup poly3_3_sw {ys[3].xs[3].torus_switch_xy}
<CMD> createInstGroup poly3_3_cli
<CMD> addInstToInstGroup poly3_3_cli {ys[3].xs[3].client_xy}
<CMD> createInstGroup poly3_3_rx_ew
<CMD> createInstGroup poly3_3_tx_ew
<CMD> createInstGroup poly3_3_rx_ns
<CMD> createInstGroup poly3_3_tx_ns
<CMD> setAttribute -net s_tx* -top_preferred_routing_layer M8 -bottom_preferred_routing_layer M8
<CMD> setAttribute -net e_tx* -top_preferred_routing_layer M7 -bottom_preferred_routing_layer M7
<CMD> place_design
*** placeDesign #1 [begin] : totSession cpu/real = 0:01:15.3/0:01:16.0 (1.0), mem = 2042.4M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 480 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.7) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.910311 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=2070.98 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2073.98)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 7123
Total number of fetched objects 7123
Total number of fetched objects 7123
End delay calculation. (MEM=2236.42 CPU=0:00:02.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2236.42 CPU=0:00:02.7 REAL=0:00:03.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Inst-group poly0_0_rx_ew has no instances; so deleting it.
Inst-group poly0_0_tx_ew has no instances; so deleting it.
Inst-group poly0_0_rx_ns has no instances; so deleting it.
Inst-group poly0_0_tx_ns has no instances; so deleting it.
Inst-group poly0_1_rx_ew has no instances; so deleting it.
Inst-group poly0_1_tx_ew has no instances; so deleting it.
Inst-group poly0_1_rx_ns has no instances; so deleting it.
Inst-group poly0_1_tx_ns has no instances; so deleting it.
Inst-group poly0_2_rx_ew has no instances; so deleting it.
Inst-group poly0_2_tx_ew has no instances; so deleting it.
Inst-group poly0_2_rx_ns has no instances; so deleting it.
Inst-group poly0_2_tx_ns has no instances; so deleting it.
Inst-group poly0_3_rx_ew has no instances; so deleting it.
Inst-group poly0_3_tx_ew has no instances; so deleting it.
Inst-group poly0_3_rx_ns has no instances; so deleting it.
Inst-group poly0_3_tx_ns has no instances; so deleting it.
Inst-group poly1_0_rx_ew has no instances; so deleting it.
Inst-group poly1_0_tx_ew has no instances; so deleting it.
Inst-group poly1_0_rx_ns has no instances; so deleting it.
Inst-group poly1_0_tx_ns has no instances; so deleting it.
Inst-group poly1_1_rx_ew has no instances; so deleting it.
Inst-group poly1_1_tx_ew has no instances; so deleting it.
Inst-group poly1_1_rx_ns has no instances; so deleting it.
Inst-group poly1_1_tx_ns has no instances; so deleting it.
Inst-group poly1_2_rx_ew has no instances; so deleting it.
Inst-group poly1_2_tx_ew has no instances; so deleting it.
Inst-group poly1_2_rx_ns has no instances; so deleting it.
Inst-group poly1_2_tx_ns has no instances; so deleting it.
Inst-group poly1_3_rx_ew has no instances; so deleting it.
Inst-group poly1_3_tx_ew has no instances; so deleting it.
Inst-group poly1_3_rx_ns has no instances; so deleting it.
Inst-group poly1_3_tx_ns has no instances; so deleting it.
Inst-group poly2_0_rx_ew has no instances; so deleting it.
Inst-group poly2_0_tx_ew has no instances; so deleting it.
Inst-group poly2_0_rx_ns has no instances; so deleting it.
Inst-group poly2_0_tx_ns has no instances; so deleting it.
Inst-group poly2_1_rx_ew has no instances; so deleting it.
Inst-group poly2_1_tx_ew has no instances; so deleting it.
Inst-group poly2_1_rx_ns has no instances; so deleting it.
Inst-group poly2_1_tx_ns has no instances; so deleting it.
Inst-group poly2_2_rx_ew has no instances; so deleting it.
Inst-group poly2_2_tx_ew has no instances; so deleting it.
Inst-group poly2_2_rx_ns has no instances; so deleting it.
Inst-group poly2_2_tx_ns has no instances; so deleting it.
Inst-group poly2_3_rx_ew has no instances; so deleting it.
Inst-group poly2_3_tx_ew has no instances; so deleting it.
Inst-group poly2_3_rx_ns has no instances; so deleting it.
Inst-group poly2_3_tx_ns has no instances; so deleting it.
Inst-group poly3_0_rx_ew has no instances; so deleting it.
Inst-group poly3_0_tx_ew has no instances; so deleting it.
Inst-group poly3_0_rx_ns has no instances; so deleting it.
Inst-group poly3_0_tx_ns has no instances; so deleting it.
Inst-group poly3_1_rx_ew has no instances; so deleting it.
Inst-group poly3_1_tx_ew has no instances; so deleting it.
Inst-group poly3_1_rx_ns has no instances; so deleting it.
Inst-group poly3_1_tx_ns has no instances; so deleting it.
Inst-group poly3_2_rx_ew has no instances; so deleting it.
Inst-group poly3_2_tx_ew has no instances; so deleting it.
Inst-group poly3_2_rx_ns has no instances; so deleting it.
Inst-group poly3_2_tx_ns has no instances; so deleting it.
Inst-group poly3_3_rx_ew has no instances; so deleting it.
Inst-group poly3_3_tx_ew has no instances; so deleting it.
Inst-group poly3_3_rx_ns has no instances; so deleting it.
Inst-group poly3_3_tx_ns has no instances; so deleting it.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#7 (mem=2220.6M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:14.8 mem=2236.6M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:15.4 mem=2236.6M) ***
No user-set net weight.
Net fanout histogram:
2		: 3892 (55.3%) nets
3		: 2586 (36.7%) nets
4     -	14	: 467 (6.6%) nets
15    -	39	: 32 (0.5%) nets
40    -	79	: 48 (0.7%) nets
80    -	159	: 17 (0.2%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 1 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=7026 (0 fixed + 7026 movable) #buf cell=0 #inv cell=769 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=7043 #term=28022 #term/net=3.98, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=36
stdCell: 7026 single + 0 double + 0 multi
Total standard cell length = 17.8770 (mm), area = 0.0322 (mm^2)
Estimated cell power/ground rail width = 0.365 um

Average module density = 0.040.
Density for module 'poly3_3_cli' = 0.005.
       = stdcell_area 1476 sites (531 um^2) / alloc_area 272110 sites (97960 um^2).
Density for module 'poly3_3_sw' = 0.053.
       = stdcell_area 4107 sites (1479 um^2) / alloc_area 78120 sites (28123 um^2).
Density for module 'poly3_2_cli' = 0.005.
       = stdcell_area 1476 sites (531 um^2) / alloc_area 271265 sites (97655 um^2).
Density for module 'poly3_2_sw' = 0.052.
       = stdcell_area 4112 sites (1480 um^2) / alloc_area 78960 sites (28426 um^2).
Density for module 'poly3_1_cli' = 0.005.
       = stdcell_area 1476 sites (531 um^2) / alloc_area 270240 sites (97286 um^2).
Density for module 'poly3_1_sw' = 0.053.
       = stdcell_area 4112 sites (1480 um^2) / alloc_area 78120 sites (28123 um^2).
Density for module 'poly3_0_cli' = 0.005.
       = stdcell_area 1476 sites (531 um^2) / alloc_area 270240 sites (97286 um^2).
Density for module 'poly3_0_sw' = 0.052.
       = stdcell_area 4108 sites (1479 um^2) / alloc_area 78960 sites (28426 um^2).
Density for module 'poly2_3_cli' = 0.005.
       = stdcell_area 1476 sites (531 um^2) / alloc_area 271640 sites (97790 um^2).
Density for module 'poly2_3_sw' = 0.053.
       = stdcell_area 4109 sites (1479 um^2) / alloc_area 78120 sites (28123 um^2).
Density for module 'poly2_2_cli' = 0.005.
       = stdcell_area 1476 sites (531 um^2) / alloc_area 270795 sites (97486 um^2).
Density for module 'poly2_2_sw' = 0.052.
       = stdcell_area 4114 sites (1481 um^2) / alloc_area 78960 sites (28426 um^2).
Density for module 'poly2_1_cli' = 0.005.
       = stdcell_area 1476 sites (531 um^2) / alloc_area 269775 sites (97119 um^2).
Density for module 'poly2_1_sw' = 0.053.
       = stdcell_area 4114 sites (1481 um^2) / alloc_area 78120 sites (28123 um^2).
Density for module 'poly2_0_cli' = 0.005.
       = stdcell_area 1476 sites (531 um^2) / alloc_area 269775 sites (97119 um^2).
Density for module 'poly2_0_sw' = 0.052.
       = stdcell_area 4110 sites (1480 um^2) / alloc_area 78960 sites (28426 um^2).
Density for module 'poly1_3_cli' = 0.005.
       = stdcell_area 1476 sites (531 um^2) / alloc_area 272110 sites (97960 um^2).
Density for module 'poly1_3_sw' = 0.053.
       = stdcell_area 4109 sites (1479 um^2) / alloc_area 78120 sites (28123 um^2).
Density for module 'poly1_2_cli' = 0.005.
       = stdcell_area 1476 sites (531 um^2) / alloc_area 271265 sites (97655 um^2).
Density for module 'poly1_2_sw' = 0.052.
       = stdcell_area 4114 sites (1481 um^2) / alloc_area 78960 sites (28426 um^2).
Density for module 'poly1_1_cli' = 0.005.
       = stdcell_area 1476 sites (531 um^2) / alloc_area 270240 sites (97286 um^2).
Density for module 'poly1_1_sw' = 0.053.
       = stdcell_area 4114 sites (1481 um^2) / alloc_area 78120 sites (28123 um^2).
Density for module 'poly1_0_cli' = 0.005.
       = stdcell_area 1476 sites (531 um^2) / alloc_area 270240 sites (97286 um^2).
Density for module 'poly1_0_sw' = 0.052.
       = stdcell_area 4110 sites (1480 um^2) / alloc_area 78960 sites (28426 um^2).
Density for module 'poly0_3_cli' = 0.005.
       = stdcell_area 1476 sites (531 um^2) / alloc_area 270030 sites (97211 um^2).
Density for module 'poly0_3_sw' = 0.053.
       = stdcell_area 4105 sites (1478 um^2) / alloc_area 78120 sites (28123 um^2).
Density for module 'poly0_2_cli' = 0.005.
       = stdcell_area 1476 sites (531 um^2) / alloc_area 269195 sites (96910 um^2).
Density for module 'poly0_2_sw' = 0.052.
       = stdcell_area 4110 sites (1480 um^2) / alloc_area 78960 sites (28426 um^2).
Density for module 'poly0_1_cli' = 0.006.
       = stdcell_area 1476 sites (531 um^2) / alloc_area 268170 sites (96541 um^2).
Density for module 'poly0_1_sw' = 0.053.
       = stdcell_area 4110 sites (1480 um^2) / alloc_area 78120 sites (28123 um^2).
Density for module 'poly0_0_cli' = 0.006.
       = stdcell_area 1478 sites (532 um^2) / alloc_area 268170 sites (96541 um^2).
Density for module 'poly0_0_sw' = 0.052.
       = stdcell_area 4106 sites (1478 um^2) / alloc_area 78960 sites (28426 um^2).
Density for the rest of the design = 0.000.
       = stdcell_area 3 sites (1 um^2) / alloc_area 633980 sites (228233 um^2).
Density for the design = 0.014.
       = stdcell_area 89385 sites (32179 um^2) / alloc_area 6215880 sites (2237717 um^2).
Pin Density = 0.004508.
            = total # of pins 28022 / total area 6215880.
Identified 32 spare or floating instances, with no clusters.




=== lastAutoLevel = 11 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 7.202e-08 (6.64e-08 5.61e-09)
              Est.  stn bbox = 7.421e-08 (6.84e-08 5.85e-09)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 2688.7M
Iteration  2: Total net bbox = 7.202e-08 (6.64e-08 5.61e-09)
              Est.  stn bbox = 7.421e-08 (6.84e-08 5.85e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2688.7M
Iteration  3: Total net bbox = 3.124e+03 (2.04e+03 1.08e+03)
              Est.  stn bbox = 3.347e+03 (2.18e+03 1.17e+03)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 2721.9M
Active setup views:
    view_functional_wcl_slow
Iteration  4: Total net bbox = 5.279e+05 (2.52e+05 2.76e+05)
              Est.  stn bbox = 5.489e+05 (2.62e+05 2.87e+05)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 2744.1M
Active setup views:
    view_functional_wcl_slow
Iteration  5: Total net bbox = 6.316e+05 (3.04e+05 3.28e+05)
              Est.  stn bbox = 6.518e+05 (3.13e+05 3.39e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2751.7M
Active setup views:
    view_functional_wcl_slow
Iteration  6: Total net bbox = 6.429e+05 (3.24e+05 3.19e+05)
              Est.  stn bbox = 6.630e+05 (3.34e+05 3.29e+05)
              cpu = 0:00:01.9 real = 0:00:02.0 mem = 2742.0M
Iteration  7: Total net bbox = 6.655e+05 (3.35e+05 3.30e+05)
              Est.  stn bbox = 6.898e+05 (3.47e+05 3.43e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2742.0M
Iteration  8: Total net bbox = 6.655e+05 (3.35e+05 3.30e+05)
              Est.  stn bbox = 6.898e+05 (3.47e+05 3.43e+05)
              cpu = 0:00:01.4 real = 0:00:01.0 mem = 2742.0M
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Iteration  9: Total net bbox = 6.668e+05 (3.41e+05 3.26e+05)
              Est.  stn bbox = 6.888e+05 (3.51e+05 3.37e+05)
              cpu = 0:00:03.5 real = 0:00:04.0 mem = 2742.0M
Iteration 10: Total net bbox = 6.668e+05 (3.41e+05 3.26e+05)
              Est.  stn bbox = 6.888e+05 (3.51e+05 3.37e+05)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 2742.0M
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Iteration 11: Total net bbox = 6.936e+05 (3.49e+05 3.44e+05)
              Est.  stn bbox = 7.219e+05 (3.63e+05 3.59e+05)
              cpu = 0:00:06.5 real = 0:00:07.0 mem = 2742.0M
Iteration 12: Total net bbox = 6.936e+05 (3.49e+05 3.44e+05)
              Est.  stn bbox = 7.219e+05 (3.63e+05 3.59e+05)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 2742.0M
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Iteration 13: Total net bbox = 6.910e+05 (3.49e+05 3.42e+05)
              Est.  stn bbox = 7.202e+05 (3.63e+05 3.57e+05)
              cpu = 0:00:04.1 real = 0:00:04.0 mem = 2742.0M
Iteration 14: Total net bbox = 6.910e+05 (3.49e+05 3.42e+05)
              Est.  stn bbox = 7.202e+05 (3.63e+05 3.57e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2742.0M
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Iteration 15: Total net bbox = 6.927e+05 (3.50e+05 3.43e+05)
              Est.  stn bbox = 7.220e+05 (3.64e+05 3.58e+05)
              cpu = 0:00:04.1 real = 0:00:04.0 mem = 2746.5M
Iteration 16: Total net bbox = 6.927e+05 (3.50e+05 3.43e+05)
              Est.  stn bbox = 7.220e+05 (3.64e+05 3.58e+05)
              cpu = 0:00:01.3 real = 0:00:02.0 mem = 2746.5M
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Iteration 17: Total net bbox = 7.007e+05 (3.54e+05 3.47e+05)
              Est.  stn bbox = 7.306e+05 (3.68e+05 3.62e+05)
              cpu = 0:00:16.2 real = 0:00:16.0 mem = 2802.1M
Iteration 18: Total net bbox = 7.007e+05 (3.54e+05 3.47e+05)
              Est.  stn bbox = 7.306e+05 (3.68e+05 3.62e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2802.1M
Iteration 19: Total net bbox = 7.007e+05 (3.54e+05 3.47e+05)
              Est.  stn bbox = 7.306e+05 (3.68e+05 3.62e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2802.1M
*** cost = 7.007e+05 (3.54e+05 3.47e+05) (cpu for global=0:00:45.9) real=0:00:48.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/10
Solver runtime cpu: 0:00:22.8 real: 0:00:23.4
Core Placement runtime cpu: 0:00:37.0 real: 0:00:38.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.

*** Starting refinePlace (0:02:30 mem=2802.1M) ***
Total net bbox length = 7.007e+05 (3.538e+05 3.469e+05) (ext = 1.897e+04)
Move report: Detail placement moves 7025 insts, mean move: 1.74 um, max move: 17.11 um 
	Max move on inst (ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[9]): (979.71, 340.40) --> (975.20, 327.80)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2770.1MB
Summary Report:
Instances move: 7025 (out of 7026 movable)
Instances flipped: 1
Mean displacement: 1.74 um
Max displacement: 17.11 um (Instance: ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[9]) (979.707, 340.399) -> (975.2, 327.8)
	Length: 20 sites, height: 1 rows, site name: core, cell type: DFKCNQD1, constraint:Fence
Total net bbox length = 6.958e+05 (3.472e+05 3.486e+05) (ext = 1.897e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2770.1MB
*** Finished refinePlace (0:02:30 mem=2770.1M) ***
*** End of Placement (cpu=0:01:09, real=0:01:11, mem=2513.6M) ***

default core: bins with density > 0.750 =  0.03 % ( 2 / 7056 )
Density distribution unevenness ratio = 94.543%
*** Free Virtual Timing Model ...(mem=2529.6M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.910311 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2511.84)
Total number of fetched objects 7123
End delay calculation. (MEM=2553.34 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2553.34 CPU=0:00:00.9 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 7042 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 7042
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 7042 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.032006e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         4( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         6( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.59 seconds, mem = 2638.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0  27985 
[NR-eGR]  M2  (2V)        144634  44314 
[NR-eGR]  M3  (3H)        199234   2764 
[NR-eGR]  M4  (4V)        196697    822 
[NR-eGR]  M5  (5H)         25917    602 
[NR-eGR]  M6  (6V)          3464    581 
[NR-eGR]  M7  (7H)        130102     35 
[NR-eGR]  M8  (8V)          9668      0 
[NR-eGR]  M9  (9H)             0      0 
[NR-eGR]  AP  (10V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total       709717  77103 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 695776um
[NR-eGR] Total length: 709717um, number of vias: 77103
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 15157um, number of vias: 9175
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.35 seconds, mem = 2552.6M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:02.0, real=0:00:02.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 1:21, real = 0: 1:23, mem = 2533.6M **

Optimization is working on the following views:
  Setup views: view_functional_wcl_slow view_functional_wcl_fast view_functional_wcl_typical 
  Hold  views: view_functional_wcl_slow view_functional_wcl_fast view_functional_wcl_typical 
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

*** placeDesign #1 [finish] : cpu/real = 0:01:21.3/0:01:23.1 (1.0), totSession cpu/real = 0:02:36.6/0:02:39.1 (1.0), mem = 2533.6M
<CMD> ccopt_design
#% Begin ccopt_design (date=12/05 23:42:12, mem=2133.0M)
*** ccopt_design #1 [begin] : totSession cpu/real = 0:02:36.6/0:02:39.1 (1.0), mem = 2533.6M
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setExtractRCMode -engine                       preRoute
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setOptMode -preserveAllSequential              true

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): functional_wcl_slow functional_wcl_fast functional_wcl_typical
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for ideal_clock...
  clock_tree ideal_clock contains 3136 sinks and 0 clock gates.
Extracting original clock gating for ideal_clock done.
The skew group ideal_clock/functional_wcl_slow was created. It contains 3136 sinks and 1 sources.
The skew group ideal_clock/functional_wcl_fast was created. It contains 3136 sinks and 1 sources.
The skew group ideal_clock/functional_wcl_typical was created. It contains 3136 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...

Begin checking placement ... (start mem=2541.6M, init mem=2572.1M)
*info: Placed = 7026          
*info: Unplaced = 0           
Placement Density:1.44%(32179/2237717)
Placement Density (including fixed std cells):1.44%(32179/2237717)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2572.1M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.5 real=0:00:00.5)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.5 real=0:00:00.5)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.5 real=0:00:00.5)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:37.9/0:02:40.4 (1.0), mem = 2572.1M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 3136 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 3136 clock tree sinks)
**WARN: (IMPCCOPT-1127):	The skew group default.ideal_clock/functional_wcl_slow has been identified as a duplicate of: ideal_clock/functional_wcl_fast
**WARN: (IMPCCOPT-1127):	The skew group default.ideal_clock/functional_wcl_typical has been identified as a duplicate of: ideal_clock/functional_wcl_fast
The skew group ideal_clock/functional_wcl_slow has been identified as a duplicate of: ideal_clock/functional_wcl_fast, so it will not be cloned.
The skew group ideal_clock/functional_wcl_typical has been identified as a duplicate of: ideal_clock/functional_wcl_fast, so it will not be cloned.
Leaving CCOpt scope - optDesignGlobalRouteStep...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2564.06 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 7042 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 7042
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 7042 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.032006e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         4( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         6( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0  27985 
[NR-eGR]  M2  (2V)        144634  44314 
[NR-eGR]  M3  (3H)        199234   2764 
[NR-eGR]  M4  (4V)        196697    822 
[NR-eGR]  M5  (5H)         25917    602 
[NR-eGR]  M6  (6V)          3464    581 
[NR-eGR]  M7  (7H)        130102     35 
[NR-eGR]  M8  (8V)          9668      0 
[NR-eGR]  M9  (9H)             0      0 
[NR-eGR]  AP  (10V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total       709717  77103 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 695776um
[NR-eGR] Total length: 709717um, number of vias: 77103
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 15157um, number of vias: 9175
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.95 sec, Real: 1.96 sec, Curr Mem: 2586.11 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:02.2 real=0:00:02.2)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...

  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:02.0 real=0:00:02.0)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup done. (took cpu=0:00:02.1 real=0:00:02.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree ideal_clock:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND16 CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 2237713.200um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner delay_corner_wcl_slow:both, late and power domain auto-default:
  Slew time target (leaf):    0.089ns
  Slew time target (trunk):   0.089ns
  Slew time target (top):     0.090ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.052ns
  Buffer max distance: 588.732um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=588.732um, saturatedSlew=0.077ns, speed=6283.159um per ns, cellArea=17.122um^2 per 1000um}
  Inverter  : {lib_cell:CKND16, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=544.127um, saturatedSlew=0.077ns, speed=8345.506um per ns, cellArea=14.555um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=435.385um, saturatedSlew=0.082ns, speed=2980.048um per ns, cellArea=34.728um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group ideal_clock/functional_wcl_fast:
  Sources:                     pin clk
  Total number of sinks:       3136
  Delay constrained sinks:     3136
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner delay_corner_wcl_slow:both.late:
  Skew target:                 0.052ns
Primary reporting skew groups are:
skew_group ideal_clock/functional_wcl_fast with 3136 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:02.7 real=0:00:02.7)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:07.0 real=0:00:07.1)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.2)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree ideal_clock...
          Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
          Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
      Clustering clock_tree ideal_clock done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=44, i=0, icg=0, dcg=0, l=0, total=44
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=443.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=443.520um^2
      hp wire lengths  : top=0.000um, trunk=4780.800um, leaf=4036.100um, total=8816.900um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD16: 44 
    Bottom-up phase done. (took cpu=0:00:00.7 real=0:00:00.7)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:02:46 mem=2682.8M) ***
Total net bbox length = 7.029e+05 (3.508e+05 3.521e+05) (ext = 1.965e+04)
Move report: Detail placement moves 96 insts, mean move: 1.43 um, max move: 3.60 um 
	Max move on inst (CTS_ccl_a_buf_00013): (973.20, 1281.80) --> (973.20, 1278.20)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2661.9MB
Summary Report:
Instances move: 96 (out of 7070 movable)
Instances flipped: 0
Mean displacement: 1.43 um
Max displacement: 3.60 um (Instance: CTS_ccl_a_buf_00013) (973.2, 1281.8) -> (973.2, 1278.2)
	Length: 28 sites, height: 1 rows, site name: core, cell type: CKBD16
Total net bbox length = 7.030e+05 (3.508e+05 3.522e+05) (ext = 1.965e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 2661.9MB
*** Finished refinePlace (0:02:47 mem=2661.9M) ***
    ClockRefiner summary
    All clock instances: Moved 55, flipped 18 and cell swapped 0 (out of a total of 3180).
    The largest move was 3.6 um for ys[3].xs[0].torus_switch_xy/e_out_data_reg_reg[23].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.9 real=0:00:00.9)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
    Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [3.6,3.6)               3
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired                Achieved               Node
                     location               location               
    -----------------------------------------------------------------------------------------------------------------------------------------------------------
         3.6         (973.200,1281.800)     (973.200,1278.200)     CTS_ccl_a_buf_00013 (a lib_cell CKBD16) at (973.200,1278.200), in power domain auto-default
         3.6         (973.200,1146.800)     (973.200,1143.200)     CTS_ccl_buf_00040 (a lib_cell CKBD16) at (973.200,1143.200), in power domain auto-default
         3.6         (598.000,466.400)      (598.000,462.800)      CTS_ccl_buf_00042 (a lib_cell CKBD16) at (598.000,462.800), in power domain auto-default
         0           (1331.507,972.918)     (1331.507,972.918)     CTS_ccl_a_buf_00020 (a lib_cell CKBD16) at (1329.000,972.200), in power domain auto-default
         0           (1329.707,1023.317)    (1329.707,1023.317)    CTS_ccl_a_buf_00019 (a lib_cell CKBD16) at (1327.200,1022.600), in power domain auto-default
         0           (1329.707,1282.517)    (1329.707,1282.517)    CTS_ccl_a_buf_00012 (a lib_cell CKBD16) at (1327.200,1281.800), in power domain auto-default
         0           (1330.293,1147.882)    (1330.293,1147.882)    CTS_ccl_a_buf_00034 (a lib_cell CKBD16) at (1327.200,1146.800), in power domain auto-default
         0           (976.293,1144.283)     (976.293,1144.283)     CTS_ccl_buf_00040 (a lib_cell CKBD16) at (973.200,1143.200), in power domain auto-default
         0           (528.692,1147.882)     (528.692,1147.882)     CTS_ccl_buf_00043 (a lib_cell CKBD16) at (525.600,1146.800), in power domain auto-default
         0           (528.692,467.483)      (528.692,467.483)      CTS_ccl_buf_00044 (a lib_cell CKBD16) at (525.600,466.400), in power domain auto-default
    -----------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:01.3 real=0:00:01.3)
    Clock DAG stats after 'Clustering':
      cell counts      : b=44, i=0, icg=0, dcg=0, l=0, total=44
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=443.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=443.520um^2
      cell capacitance : b=0.208pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.208pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.562pF, leaf=1.628pF, total=2.191pF
      wire lengths     : top=0.000um, trunk=5101.782um, leaf=11976.266um, total=17078.048um
      hp wire lengths  : top=0.000um, trunk=4795.600um, leaf=4044.300um, total=8839.900um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.089ns count=13 avg=0.045ns sd=0.021ns min=0.004ns max=0.080ns {10 <= 0.054ns, 0 <= 0.072ns, 3 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.073ns sd=0.003ns min=0.068ns max=0.083ns {0 <= 0.054ns, 10 <= 0.072ns, 21 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD16: 44 
    Primary reporting skew groups after 'Clustering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.270, max=0.354, avg=0.309, sd=0.029], skew [0.083 vs 0.052*], 61.4% {0.279, 0.331} (wid=0.049 ws=0.043) (gid=0.305 gs=0.059)
    Skew group summary after 'Clustering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.270, max=0.354, avg=0.309, sd=0.029], skew [0.083 vs 0.052*], 61.4% {0.279, 0.331} (wid=0.049 ws=0.043) (gid=0.305 gs=0.059)
    Legalizer API calls during this step: 598 succeeded with high effort: 598 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:02.1 real=0:00:02.1)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        45 (unrouted=45, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 19083 (unrouted=12042, trialRouted=7041, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12041, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 45 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 45 nets for routing of which 45 have one or more fixed wires.
(ccopt eGR): Start to route 45 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2209622 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2209622
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 7085 nets ( ignored 7041 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 44 clock nets ( 44 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 44
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 44 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.658160e+04um
[NR-eGR] Create a new net group with 14 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 14 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.156940e+04um
[NR-eGR] Create a new net group with 14 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 14 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.657160e+04um
[NR-eGR] Create a new net group with 14 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 14 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.157380e+04um
[NR-eGR] Create a new net group with 14 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 14 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.160700e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0  28072 
[NR-eGR]  M2  (2V)        139113  42180 
[NR-eGR]  M3  (3H)        200569   4400 
[NR-eGR]  M4  (4V)        202749    827 
[NR-eGR]  M5  (5H)         25927    604 
[NR-eGR]  M6  (6V)          3465    583 
[NR-eGR]  M7  (7H)        130127     35 
[NR-eGR]  M8  (8V)          9668      0 
[NR-eGR]  M9  (9H)             0      0 
[NR-eGR]  AP  (10V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total       711618  76701 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 702975um
[NR-eGR] Total length: 711618um, number of vias: 76701
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 17058um, number of vias: 8773
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0  3223 
[NR-eGR]  M2  (2V)          2578  3834 
[NR-eGR]  M3  (3H)          8355  1707 
[NR-eGR]  M4  (4V)          6089     5 
[NR-eGR]  M5  (5H)            10     2 
[NR-eGR]  M6  (6V)             1     2 
[NR-eGR]  M7  (7H)            25     0 
[NR-eGR]  M8  (8V)             0     0 
[NR-eGR]  M9  (9H)             0     0 
[NR-eGR]  AP  (10V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total        17058  8773 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 8866um
[NR-eGR] Total length: 17058um, number of vias: 8773
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 17058um, number of vias: 8773
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.44 sec, Real: 2.45 sec, Curr Mem: 2685.06 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:02.6 real=0:00:02.6)
    Routing using eGR only done.
Net route status summary:
  Clock:        45 (unrouted=1, trialRouted=0, noStatus=0, routed=44, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 19083 (unrouted=12042, trialRouted=7041, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12041, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:02:49.9/0:02:52.5 (1.0), mem = 2685.1M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 44  Num Prerouted Wires = 8722
[NR-eGR] Read 7085 nets ( ignored 44 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 7041
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 7041 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.890670e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         6( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         9( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.57 seconds, mem = 2782.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0  28072 
[NR-eGR]  M2  (2V)        138763  41848 
[NR-eGR]  M3  (3H)        169235   4986 
[NR-eGR]  M4  (4V)        186414   1372 
[NR-eGR]  M5  (5H)         26914    972 
[NR-eGR]  M6  (6V)         17645    915 
[NR-eGR]  M7  (7H)        160429     54 
[NR-eGR]  M8  (8V)         11959      0 
[NR-eGR]  M9  (9H)             0      0 
[NR-eGR]  AP  (10V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total       711359  78219 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 702975um
[NR-eGR] Total length: 711359um, number of vias: 78219
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.37 seconds, mem = 2671.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:02.0, real=0:00:02.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:02:51.9/0:02:54.5 (1.0), mem = 2671.8M
    Congestion Repair done. (took cpu=0:00:02.0 real=0:00:02.0)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:06.6 real=0:00:06.7)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'torus_D_W32' of instances=7070 and nets=19128 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design torus_D_W32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2702.207M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=44, i=0, icg=0, dcg=0, l=0, total=44
    sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
    misc counts      : r=1, pp=0
    cell areas       : b=443.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=443.520um^2
    cell capacitance : b=0.208pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.208pF
    sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.565pF, leaf=1.628pF, total=2.193pF
    wire lengths     : top=0.000um, trunk=5101.782um, leaf=11976.266um, total=17078.048um
    hp wire lengths  : top=0.000um, trunk=4795.600um, leaf=4044.300um, total=8839.900um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.089ns count=13 avg=0.045ns sd=0.021ns min=0.004ns max=0.080ns {10 <= 0.054ns, 0 <= 0.072ns, 3 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
    Leaf  : target=0.089ns count=32 avg=0.073ns sd=0.003ns min=0.068ns max=0.083ns {0 <= 0.054ns, 9 <= 0.072ns, 22 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD16: 44 
  Primary reporting skew groups after clustering cong repair call:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.270, max=0.356, avg=0.310, sd=0.029], skew [0.085 vs 0.052*], 61.4% {0.280, 0.332} (wid=0.049 ws=0.044) (gid=0.307 gs=0.060)
  Skew group summary after clustering cong repair call:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.270, max=0.356, avg=0.310, sd=0.029], skew [0.085 vs 0.052*], 61.4% {0.280, 0.332} (wid=0.049 ws=0.044) (gid=0.307 gs=0.060)
  CongRepair After Initial Clustering done. (took cpu=0:00:07.1 real=0:00:07.2)
  Stage::Clustering done. (took cpu=0:00:09.2 real=0:00:09.3)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=44, i=0, icg=0, dcg=0, l=0, total=44
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=443.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=443.520um^2
      cell capacitance : b=0.208pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.208pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.565pF, leaf=1.628pF, total=2.193pF
      wire lengths     : top=0.000um, trunk=5101.782um, leaf=11976.266um, total=17078.048um
      hp wire lengths  : top=0.000um, trunk=4795.600um, leaf=4044.300um, total=8839.900um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.089ns count=13 avg=0.045ns sd=0.021ns min=0.004ns max=0.080ns {10 <= 0.054ns, 0 <= 0.072ns, 3 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.073ns sd=0.003ns min=0.068ns max=0.083ns {0 <= 0.054ns, 9 <= 0.072ns, 22 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD16: 44 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.270, max=0.356], skew [0.085 vs 0.052*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.270, max=0.356], skew [0.085 vs 0.052*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=44, i=0, icg=0, dcg=0, l=0, total=44
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=443.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=443.520um^2
      cell capacitance : b=0.208pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.208pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.565pF, leaf=1.628pF, total=2.193pF
      wire lengths     : top=0.000um, trunk=5101.782um, leaf=11976.266um, total=17078.048um
      hp wire lengths  : top=0.000um, trunk=4795.600um, leaf=4044.300um, total=8839.900um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.089ns count=13 avg=0.045ns sd=0.021ns min=0.004ns max=0.080ns {10 <= 0.054ns, 0 <= 0.072ns, 3 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.073ns sd=0.003ns min=0.068ns max=0.083ns {0 <= 0.054ns, 9 <= 0.072ns, 22 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD16: 44 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.270, max=0.356, avg=0.310, sd=0.029], skew [0.085 vs 0.052*], 61.4% {0.280, 0.332} (wid=0.049 ws=0.044) (gid=0.307 gs=0.060)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.270, max=0.356, avg=0.310, sd=0.029], skew [0.085 vs 0.052*], 61.4% {0.280, 0.332} (wid=0.049 ws=0.044) (gid=0.307 gs=0.060)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=44, i=0, icg=0, dcg=0, l=0, total=44
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=443.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=443.520um^2
      cell capacitance : b=0.208pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.208pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.565pF, leaf=1.628pF, total=2.193pF
      wire lengths     : top=0.000um, trunk=5101.782um, leaf=11976.266um, total=17078.048um
      hp wire lengths  : top=0.000um, trunk=4795.600um, leaf=4044.300um, total=8839.900um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.089ns count=13 avg=0.045ns sd=0.021ns min=0.004ns max=0.080ns {10 <= 0.054ns, 0 <= 0.072ns, 3 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.073ns sd=0.003ns min=0.068ns max=0.083ns {0 <= 0.054ns, 9 <= 0.072ns, 22 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD16: 44 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.270, max=0.356], skew [0.085 vs 0.052*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.270, max=0.356], skew [0.085 vs 0.052*]
    Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=44, i=0, icg=0, dcg=0, l=0, total=44
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=443.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=443.520um^2
      cell capacitance : b=0.208pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.208pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.565pF, leaf=1.628pF, total=2.193pF
      wire lengths     : top=0.000um, trunk=5101.782um, leaf=11976.266um, total=17078.048um
      hp wire lengths  : top=0.000um, trunk=4795.600um, leaf=4044.300um, total=8839.900um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.089ns count=13 avg=0.045ns sd=0.021ns min=0.004ns max=0.080ns {10 <= 0.054ns, 0 <= 0.072ns, 3 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.073ns sd=0.003ns min=0.068ns max=0.083ns {0 <= 0.054ns, 9 <= 0.072ns, 22 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD16: 44 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.270, max=0.356], skew [0.085 vs 0.052*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.270, max=0.356], skew [0.085 vs 0.052*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=44, i=0, icg=0, dcg=0, l=0, total=44
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=443.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=443.520um^2
      cell capacitance : b=0.208pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.208pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.565pF, leaf=1.628pF, total=2.193pF
      wire lengths     : top=0.000um, trunk=5101.782um, leaf=11976.266um, total=17078.048um
      hp wire lengths  : top=0.000um, trunk=4795.600um, leaf=4044.300um, total=8839.900um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.089ns count=13 avg=0.045ns sd=0.021ns min=0.004ns max=0.080ns {10 <= 0.054ns, 0 <= 0.072ns, 3 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.073ns sd=0.003ns min=0.068ns max=0.083ns {0 <= 0.054ns, 9 <= 0.072ns, 22 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD16: 44 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.270, max=0.356], skew [0.085 vs 0.052*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.270, max=0.356], skew [0.085 vs 0.052*]
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=419.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=419.040um^2
      cell capacitance : b=0.197pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.197pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.562pF, leaf=1.628pF, total=2.190pF
      wire lengths     : top=0.000um, trunk=5079.381um, leaf=11976.267um, total=17055.648um
      hp wire lengths  : top=0.000um, trunk=4787.400um, leaf=4044.300um, total=8831.700um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.089ns count=11 avg=0.055ns sd=0.027ns min=0.004ns max=0.089ns {6 <= 0.054ns, 0 <= 0.072ns, 3 <= 0.081ns, 1 <= 0.085ns, 1 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.073ns sd=0.003ns min=0.068ns max=0.083ns {0 <= 0.054ns, 9 <= 0.072ns, 22 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD16: 41 CKBD8: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.270, max=0.337], skew [0.067 vs 0.052*]
    Skew group summary after 'Removing longest path buffering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.270, max=0.337], skew [0.067 vs 0.052*]
    Legalizer API calls during this step: 168 succeeded with high effort: 168 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:01.0 real=0:00:01.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=419.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=419.040um^2
      cell capacitance : b=0.197pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.197pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
      wire lengths     : top=0.000um, trunk=4937.581um, leaf=11967.069um, total=16904.650um
      hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.089ns count=11 avg=0.055ns sd=0.026ns min=0.004ns max=0.086ns {5 <= 0.054ns, 2 <= 0.072ns, 1 <= 0.081ns, 2 <= 0.085ns, 1 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.073ns sd=0.003ns min=0.068ns max=0.082ns {0 <= 0.054ns, 10 <= 0.072ns, 21 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD16: 41 CKBD8: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.249, max=0.311, avg=0.292, sd=0.016], skew [0.062 vs 0.052*], 87.5% {0.283, 0.311} (wid=0.051 ws=0.047) (gid=0.280 gs=0.037)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.249, max=0.311, avg=0.292, sd=0.016], skew [0.062 vs 0.052*], 87.5% {0.283, 0.311} (wid=0.051 ws=0.047) (gid=0.280 gs=0.037)
    Legalizer API calls during this step: 466 succeeded with high effort: 466 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:01.8 real=0:00:01.8)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:03.0 real=0:00:02.9)
  CCOpt::Phase::Construction done. (took cpu=0:00:12.3 real=0:00:12.3)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=419.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=419.040um^2
      cell capacitance : b=0.197pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.197pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
      wire lengths     : top=0.000um, trunk=4937.581um, leaf=11967.069um, total=16904.650um
      hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.089ns count=11 avg=0.055ns sd=0.026ns min=0.004ns max=0.086ns {5 <= 0.054ns, 2 <= 0.072ns, 1 <= 0.081ns, 2 <= 0.085ns, 1 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.073ns sd=0.003ns min=0.068ns max=0.082ns {0 <= 0.054ns, 10 <= 0.072ns, 21 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD16: 41 CKBD8: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.249, max=0.311], skew [0.062 vs 0.052*]
    Skew group summary after 'Improving clock tree routing':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.249, max=0.311], skew [0.062 vs 0.052*]
    Legalizer API calls during this step: 30 succeeded with high effort: 30 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=400.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=400.320um^2
      cell capacitance : b=0.188pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.188pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
      wire lengths     : top=0.000um, trunk=4938.581um, leaf=11966.470um, total=16905.051um
      hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.089ns count=11 avg=0.061ns sd=0.024ns min=0.004ns max=0.085ns {3 <= 0.054ns, 3 <= 0.072ns, 3 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 8 <= 0.072ns, 21 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CKBD16: 35 CKBD12: 4 CKBD8: 2 CKBD6: 1 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.319], skew [0.038 vs 0.052]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.319], skew [0.038 vs 0.052]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
      cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
      wire lengths     : top=0.000um, trunk=4937.381um, leaf=11966.470um, total=16903.851um
      hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
    Clock DAG net violations after reducing clock tree power 1 iteration 2: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.084ns {1 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 9 <= 0.072ns, 20 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.052]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.052]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
      cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
      wire lengths     : top=0.000um, trunk=4937.381um, leaf=11966.470um, total=16903.851um
      hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.084ns {1 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 9 <= 0.072ns, 20 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.052]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.052]
    Legalizer API calls during this step: 293 succeeded with high effort: 293 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:01.2 real=0:00:01.2)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
      cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
      wire lengths     : top=0.000um, trunk=4937.381um, leaf=11966.470um, total=16903.851um
      hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.084ns {1 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 9 <= 0.072ns, 20 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322, avg=0.305, sd=0.010], skew [0.041 vs 0.052], 100% {0.281, 0.322} (wid=0.050 ws=0.046) (gid=0.288 gs=0.029)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322, avg=0.305, sd=0.010], skew [0.041 vs 0.052], 100% {0.281, 0.322} (wid=0.050 ws=0.046) (gid=0.288 gs=0.029)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:01.4 real=0:00:01.4)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 44 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
          sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
          misc counts      : r=1, pp=0
          cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
          cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
          sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
          wire lengths     : top=0.000um, trunk=4937.381um, leaf=11966.470um, total=16903.851um
          hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.084ns {1 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
          Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 9 <= 0.072ns, 20 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
          sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
          misc counts      : r=1, pp=0
          cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
          cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
          sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
          wire lengths     : top=0.000um, trunk=4937.381um, leaf=11966.470um, total=16903.851um
          hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.084ns {1 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
          Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 9 <= 0.072ns, 20 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
        Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.3 real=0:00:00.3)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
          sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
          misc counts      : r=1, pp=0
          cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
          cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
          sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
          wire lengths     : top=0.000um, trunk=4937.381um, leaf=11966.470um, total=16903.851um
          hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.084ns {1 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
          Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 9 <= 0.072ns, 20 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
      cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
      wire lengths     : top=0.000um, trunk=4937.381um, leaf=11966.470um, total=16903.851um
      hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.084ns {1 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 9 <= 0.072ns, 20 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
    Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.6 real=0:00:00.7)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
    sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
    misc counts      : r=1, pp=0
    cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
    cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
    sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
    wire lengths     : top=0.000um, trunk=4937.381um, leaf=11966.470um, total=16903.851um
    hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.084ns {1 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
    Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 9 <= 0.072ns, 20 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.052]
  Skew group summary after Approximately balancing fragments:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.052]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
      cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
      wire lengths     : top=0.000um, trunk=4937.381um, leaf=11966.470um, total=16903.851um
      hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.084ns {1 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 9 <= 0.072ns, 20 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.052]
    Skew group summary after 'Improving fragments clock skew':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.052]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
          sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
          misc counts      : r=1, pp=0
          cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
          cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
          sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
          wire lengths     : top=0.000um, trunk=4937.381um, leaf=11966.470um, total=16903.851um
          hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.084ns {1 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
          Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 9 <= 0.072ns, 20 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
      cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
      wire lengths     : top=0.000um, trunk=4937.381um, leaf=11966.470um, total=16903.851um
      hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.084ns {1 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 9 <= 0.072ns, 20 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.052]
    Skew group summary after 'Approximately balancing step':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.052]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
      cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
      wire lengths     : top=0.000um, trunk=4937.381um, leaf=11966.470um, total=16903.851um
      hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.084ns {1 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 9 <= 0.072ns, 20 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.052]
    Skew group summary after 'Fixing clock tree overload':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.052]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
      cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
      wire lengths     : top=0.000um, trunk=4937.381um, leaf=11966.470um, total=16903.851um
      hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.084ns {1 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 9 <= 0.072ns, 20 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322, avg=0.305, sd=0.010], skew [0.041 vs 0.052], 100% {0.281, 0.322} (wid=0.050 ws=0.046) (gid=0.288 gs=0.029)
    Skew group summary after 'Approximately balancing paths':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322, avg=0.305, sd=0.010], skew [0.041 vs 0.052], 100% {0.281, 0.322} (wid=0.050 ws=0.046) (gid=0.288 gs=0.029)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:01.0 real=0:00:01.0)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
    sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
    misc counts      : r=1, pp=0
    cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
    cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
    sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
    wire lengths     : top=0.000um, trunk=4937.381um, leaf=11966.470um, total=16903.851um
    hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.084ns {1 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
    Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 9 <= 0.072ns, 20 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
  Primary reporting skew groups before polishing:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.052]
  Skew group summary before polishing:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.052]
  Merging balancing drivers for power...
    Tried: 44 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
      cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
      wire lengths     : top=0.000um, trunk=4937.381um, leaf=11966.470um, total=16903.851um
      hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.084ns {1 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 9 <= 0.072ns, 20 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.052]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.052]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
      cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
      wire lengths     : top=0.000um, trunk=4937.381um, leaf=11966.470um, total=16903.851um
      hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.084ns {1 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 9 <= 0.072ns, 20 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322, avg=0.304, sd=0.011], skew [0.041 vs 0.052], 100% {0.281, 0.322} (wid=0.050 ws=0.046) (gid=0.288 gs=0.030)
    Skew group summary after 'Improving clock skew':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322, avg=0.304, sd=0.011], skew [0.041 vs 0.052], 100% {0.281, 0.322} (wid=0.050 ws=0.046) (gid=0.288 gs=0.030)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 279 succeeded with high effort: 279 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.4 real=0:00:00.4)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 588 succeeded with high effort: 588 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:01.7 real=0:00:01.7)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 234 succeeded with high effort: 234 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.4 real=0:00:00.4)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 588 succeeded with high effort: 588 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.3 real=0:00:01.3)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
      cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.519pF, leaf=1.611pF, total=2.130pF
      wire lengths     : top=0.000um, trunk=4736.181um, leaf=11828.978um, total=16565.158um
      hp wire lengths  : top=0.000um, trunk=4496.600um, leaf=4083.900um, total=8580.500um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.089ns count=11 avg=0.063ns sd=0.022ns min=0.004ns max=0.090ns {1 <= 0.054ns, 5 <= 0.072ns, 4 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
      Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 12 <= 0.072ns, 17 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.272, max=0.317, avg=0.300, sd=0.012], skew [0.045 vs 0.052], 100% {0.272, 0.317} (wid=0.053 ws=0.051) (gid=0.281 gs=0.026)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.272, max=0.317, avg=0.300, sd=0.012], skew [0.045 vs 0.052], 100% {0.272, 0.317} (wid=0.053 ws=0.051) (gid=0.281 gs=0.026)
    Legalizer API calls during this step: 1689 succeeded with high effort: 1689 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:04.0 real=0:00:04.0)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=2.312pF fall=2.254pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=2.308pF fall=2.251pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=387.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=387.360um^2
      cell capacitance : b=0.182pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.182pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.519pF, leaf=1.611pF, total=2.130pF
      wire lengths     : top=0.000um, trunk=4736.181um, leaf=11830.178um, total=16566.358um
      hp wire lengths  : top=0.000um, trunk=4496.600um, leaf=4083.900um, total=8580.500um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.089ns count=11 avg=0.066ns sd=0.023ns min=0.004ns max=0.089ns {1 <= 0.054ns, 3 <= 0.072ns, 5 <= 0.081ns, 0 <= 0.085ns, 2 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.006ns min=0.070ns max=0.089ns {0 <= 0.054ns, 10 <= 0.072ns, 17 <= 0.081ns, 1 <= 0.085ns, 4 <= 0.089ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD16: 33 CKBD12: 4 CKBD8: 1 CKBD6: 4 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.272, max=0.322, avg=0.304, sd=0.014], skew [0.050 vs 0.052], 100% {0.272, 0.322} (wid=0.053 ws=0.050) (gid=0.296 gs=0.041)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.272, max=0.322, avg=0.304, sd=0.014], skew [0.050 vs 0.052], 100% {0.272, 0.322} (wid=0.053 ws=0.050) (gid=0.296 gs=0.041)
    Legalizer API calls during this step: 99 succeeded with high effort: 99 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.6 real=0:00:00.6)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=387.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=387.360um^2
      cell capacitance : b=0.182pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.182pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.519pF, leaf=1.611pF, total=2.130pF
      wire lengths     : top=0.000um, trunk=4736.181um, leaf=11830.178um, total=16566.358um
      hp wire lengths  : top=0.000um, trunk=4496.600um, leaf=4083.900um, total=8580.500um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.089ns count=11 avg=0.066ns sd=0.023ns min=0.004ns max=0.089ns {1 <= 0.054ns, 3 <= 0.072ns, 5 <= 0.081ns, 0 <= 0.085ns, 2 <= 0.089ns}
      Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.006ns min=0.070ns max=0.089ns {0 <= 0.054ns, 10 <= 0.072ns, 17 <= 0.081ns, 1 <= 0.085ns, 4 <= 0.089ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD16: 33 CKBD12: 4 CKBD8: 1 CKBD6: 4 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.272, max=0.322, avg=0.304, sd=0.014], skew [0.050 vs 0.052], 100% {0.272, 0.322} (wid=0.053 ws=0.050) (gid=0.296 gs=0.041)
    Skew group summary after 'Improving insertion delay':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.272, max=0.322, avg=0.304, sd=0.014], skew [0.050 vs 0.052], 100% {0.272, 0.322} (wid=0.053 ws=0.050) (gid=0.296 gs=0.041)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 47 succeeded with high effort: 47 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=43, filtered=43, permitted=42, cannotCompute=2, computed=40, moveTooSmall=39, resolved=0, predictFail=7, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=6, ignoredLeafDriver=0, worse=148, accepted=5
        Max accepted move=22.000um, total accepted move=61.800um, average move=12.360um
        Move for wirelength. considered=43, filtered=43, permitted=42, cannotCompute=1, computed=41, moveTooSmall=35, resolved=0, predictFail=5, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=6, ignoredLeafDriver=0, worse=151, accepted=2
        Max accepted move=43.000um, total accepted move=62.200um, average move=31.100um
        Move for wirelength. considered=43, filtered=43, permitted=42, cannotCompute=2, computed=40, moveTooSmall=38, resolved=0, predictFail=6, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=6, ignoredLeafDriver=0, worse=157, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 499 succeeded with high effort: 499 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.2 real=0:00:01.2)
      Global shorten wires A1...
        Legalizer API calls during this step: 48 succeeded with high effort: 48 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=43, filtered=43, permitted=42, cannotCompute=40, computed=2, moveTooSmall=55, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 173 succeeded with high effort: 173 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
      Move For Wirelength - branch...
        Move for wirelength. considered=43, filtered=43, permitted=42, cannotCompute=0, computed=42, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=41, accepted=2
        Max accepted move=0.400um, total accepted move=0.600um, average move=0.300um
        Move for wirelength. considered=43, filtered=43, permitted=42, cannotCompute=40, computed=2, moveTooSmall=0, resolved=0, predictFail=51, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 45 succeeded with high effort: 45 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
        sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
        misc counts      : r=1, pp=0
        cell areas       : b=387.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=387.360um^2
        cell capacitance : b=0.182pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.182pF
        sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.513pF, leaf=1.614pF, total=2.127pF
        wire lengths     : top=0.000um, trunk=4680.982um, leaf=11856.876um, total=16537.858um
        hp wire lengths  : top=0.000um, trunk=4460.600um, leaf=4115.500um, total=8576.100um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Remaining Transition : {count=1, worst=[0.003ns]} avg=0.003ns sd=0.000ns sum=0.003ns
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.093ns {2 <= 0.054ns, 3 <= 0.072ns, 5 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
        Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.006ns min=0.070ns max=0.089ns {0 <= 0.054ns, 10 <= 0.072ns, 17 <= 0.081ns, 1 <= 0.085ns, 4 <= 0.089ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CKBD16: 33 CKBD12: 4 CKBD8: 1 CKBD6: 4 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.273, max=0.321, avg=0.303, sd=0.014], skew [0.048 vs 0.052], 100% {0.273, 0.321} (wid=0.054 ws=0.052) (gid=0.292 gs=0.037)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.273, max=0.321, avg=0.303, sd=0.014], skew [0.048 vs 0.052], 100% {0.273, 0.321} (wid=0.054 ws=0.052) (gid=0.292 gs=0.037)
      Legalizer API calls during this step: 814 succeeded with high effort: 814 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:01.7 real=0:00:01.7)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 44 , Succeeded = 2 , Constraints Broken = 40 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
    Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=387.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=387.360um^2
      cell capacitance : b=0.182pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.182pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.512pF, leaf=1.614pF, total=2.126pF
      wire lengths     : top=0.000um, trunk=4676.782um, leaf=11856.676um, total=16533.458um
      hp wire lengths  : top=0.000um, trunk=4460.600um, leaf=4115.500um, total=8576.100um
    Clock DAG net violations after 'Wire Opt OverFix':
      Remaining Transition : {count=1, worst=[0.003ns]} avg=0.003ns sd=0.000ns sum=0.003ns
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.093ns {2 <= 0.054ns, 3 <= 0.072ns, 5 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
      Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.006ns min=0.070ns max=0.089ns {0 <= 0.054ns, 10 <= 0.072ns, 17 <= 0.081ns, 1 <= 0.085ns, 4 <= 0.089ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CKBD16: 33 CKBD12: 4 CKBD8: 1 CKBD6: 4 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.273, max=0.321, avg=0.303, sd=0.014], skew [0.048 vs 0.052], 100% {0.273, 0.321} (wid=0.054 ws=0.052) (gid=0.292 gs=0.036)
    Skew group summary after 'Wire Opt OverFix':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.273, max=0.321, avg=0.303, sd=0.014], skew [0.048 vs 0.052], 100% {0.273, 0.321} (wid=0.054 ws=0.052) (gid=0.292 gs=0.036)
    Legalizer API calls during this step: 814 succeeded with high effort: 814 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:02.0 real=0:00:02.0)
  Total capacitance is (rise=4.434pF fall=4.377pF), of which (rise=2.126pF fall=2.126pF) is wire, and (rise=2.308pF fall=2.251pF) is gate.
  Stage::Polishing done. (took cpu=0:00:06.8 real=0:00:06.8)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 42 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:03:07 mem=2680.4M) ***
Total net bbox length = 7.031e+05 (3.507e+05 3.524e+05) (ext = 2.010e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2680.4MB
Summary Report:
Instances move: 0 (out of 7068 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.031e+05 (3.507e+05 3.524e+05) (ext = 2.010e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2680.4MB
*** Finished refinePlace (0:03:07 mem=2680.4M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3178).
  Restoring pStatusCts on 42 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Implementation done. (took cpu=0:00:09.4 real=0:00:09.5)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        43 (unrouted=43, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 19083 (unrouted=12042, trialRouted=7041, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12041, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 43 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 43 nets for routing of which 43 have one or more fixed wires.
(ccopt eGR): Start to route 43 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2209622 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2209622
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 7083 nets ( ignored 7041 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 42 clock nets ( 42 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 42 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.613700e+04um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 8 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.866600e+04um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 8 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.122020e+04um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 8 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.377260e+04um
[NR-eGR] Create a new net group with 8 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 8 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.891340e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0  28068 
[NR-eGR]  M2  (2V)        138770  41835 
[NR-eGR]  M3  (3H)        169103   4976 
[NR-eGR]  M4  (4V)        186146   1369 
[NR-eGR]  M5  (5H)         26905    970 
[NR-eGR]  M6  (6V)         17645    913 
[NR-eGR]  M7  (7H)        160404     54 
[NR-eGR]  M8  (8V)         11959      0 
[NR-eGR]  M9  (9H)             0      0 
[NR-eGR]  AP  (10V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total       710932  78185 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 703081um
[NR-eGR] Total length: 710932um, number of vias: 78185
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 16632um, number of vias: 8739
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0  3219 
[NR-eGR]  M2  (2V)          2585  3821 
[NR-eGR]  M3  (3H)          8224  1697 
[NR-eGR]  M4  (4V)          5821     2 
[NR-eGR]  M5  (5H)             1     0 
[NR-eGR]  M6  (6V)             0     0 
[NR-eGR]  M7  (7H)             0     0 
[NR-eGR]  M8  (8V)             0     0 
[NR-eGR]  M9  (9H)             0     0 
[NR-eGR]  AP  (10V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total        16632  8739 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 8522um
[NR-eGR] Total length: 16632um, number of vias: 8739
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 16632um, number of vias: 8739
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.43 sec, Real: 2.45 sec, Curr Mem: 2705.27 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:02.6 real=0:00:02.6)
      Routing using eGR only done.
Net route status summary:
  Clock:        43 (unrouted=1, trialRouted=0, noStatus=0, routed=42, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 19083 (unrouted=12042, trialRouted=7041, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12041, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.6 real=0:00:02.7)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'torus_D_W32' of instances=7068 and nets=19126 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design torus_D_W32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2705.270M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
        Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
          sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
          misc counts      : r=1, pp=0
          cell areas       : b=387.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=387.360um^2
          cell capacitance : b=0.182pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.182pF
          sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.515pF, leaf=1.645pF, total=2.160pF
          wire lengths     : top=0.000um, trunk=4676.582um, leaf=11955.600um, total=16632.182um
          hp wire lengths  : top=0.000um, trunk=4460.600um, leaf=4115.500um, total=8576.100um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=2, worst=[0.004ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.005ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.094ns {2 <= 0.054ns, 3 <= 0.072ns, 5 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
          Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.006ns min=0.070ns max=0.090ns {0 <= 0.054ns, 6 <= 0.072ns, 21 <= 0.081ns, 1 <= 0.085ns, 3 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD16: 33 CKBD12: 4 CKBD8: 1 CKBD6: 4 
        Primary reporting skew groups eGRPC initial state:
          skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.322, avg=0.304, sd=0.014], skew [0.048 vs 0.052], 100% {0.274, 0.322} (wid=0.054 ws=0.051) (gid=0.293 gs=0.036)
        Skew group summary eGRPC initial state:
          skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.322, avg=0.304, sd=0.014], skew [0.048 vs 0.052], 100% {0.274, 0.322} (wid=0.054 ws=0.051) (gid=0.293 gs=0.036)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
          
            Nodes to move:         1
            Processed:             1
            Moved (slew improved): 0
            Moved (slew fixed):    0
            Not moved:             1
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
            sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
            misc counts      : r=1, pp=0
            cell areas       : b=387.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=387.360um^2
            cell capacitance : b=0.182pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.182pF
            sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=0.515pF, leaf=1.645pF, total=2.160pF
            wire lengths     : top=0.000um, trunk=4676.582um, leaf=11955.600um, total=16632.182um
            hp wire lengths  : top=0.000um, trunk=4460.600um, leaf=4115.500um, total=8576.100um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=2, worst=[0.004ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.005ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.094ns {2 <= 0.054ns, 3 <= 0.072ns, 5 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
            Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.006ns min=0.070ns max=0.090ns {0 <= 0.054ns, 6 <= 0.072ns, 21 <= 0.081ns, 1 <= 0.085ns, 3 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CKBD16: 33 CKBD12: 4 CKBD8: 1 CKBD6: 4 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.322], skew [0.048 vs 0.052]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.322], skew [0.048 vs 0.052]
          Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 14, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 22, numSkippedDueToCloseToSkewTarget = 7
          CCOpt-eGRPC Downsizing: considered: 14, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 14, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
            sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
            misc counts      : r=1, pp=0
            cell areas       : b=387.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=387.360um^2
            cell capacitance : b=0.182pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.182pF
            sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=0.515pF, leaf=1.645pF, total=2.160pF
            wire lengths     : top=0.000um, trunk=4676.582um, leaf=11955.600um, total=16632.182um
            hp wire lengths  : top=0.000um, trunk=4460.600um, leaf=4115.500um, total=8576.100um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=2, worst=[0.004ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.005ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.094ns {2 <= 0.054ns, 3 <= 0.072ns, 5 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
            Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.006ns min=0.070ns max=0.090ns {0 <= 0.054ns, 6 <= 0.072ns, 21 <= 0.081ns, 1 <= 0.085ns, 3 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CKBD16: 33 CKBD12: 4 CKBD8: 1 CKBD6: 4 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.322], skew [0.048 vs 0.052]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.322], skew [0.048 vs 0.052]
          Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 43, tested: 43, violation detected: 2, violation ignored (due to small violation): 1, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
          -------------------------------------------------------------------------------------------------------------------
          top                0                    0           0            0                    0                  0
          trunk              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
          leaf               0                    0           0            0                    0                  0
          -------------------------------------------------------------------------------------------------------------------
          Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
          -------------------------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
            sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
            misc counts      : r=1, pp=0
            cell areas       : b=387.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=387.360um^2
            cell capacitance : b=0.182pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.182pF
            sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=0.515pF, leaf=1.645pF, total=2.160pF
            wire lengths     : top=0.000um, trunk=4676.582um, leaf=11955.600um, total=16632.182um
            hp wire lengths  : top=0.000um, trunk=4460.600um, leaf=4115.500um, total=8576.100um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=2, worst=[0.004ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.005ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.094ns {2 <= 0.054ns, 3 <= 0.072ns, 5 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
            Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.006ns min=0.070ns max=0.090ns {0 <= 0.054ns, 6 <= 0.072ns, 21 <= 0.081ns, 1 <= 0.085ns, 3 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CKBD16: 33 CKBD12: 4 CKBD8: 1 CKBD6: 4 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.322], skew [0.048 vs 0.052]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.322], skew [0.048 vs 0.052]
          Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=2, unsuccessful=0, alreadyClose=0, noImprovementFound=2, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
          sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
          misc counts      : r=1, pp=0
          cell areas       : b=387.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=387.360um^2
          cell capacitance : b=0.182pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.182pF
          sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.515pF, leaf=1.645pF, total=2.160pF
          wire lengths     : top=0.000um, trunk=4676.582um, leaf=11955.600um, total=16632.182um
          hp wire lengths  : top=0.000um, trunk=4460.600um, leaf=4115.500um, total=8576.100um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=2, worst=[0.004ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.005ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.094ns {2 <= 0.054ns, 3 <= 0.072ns, 5 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
          Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.006ns min=0.070ns max=0.090ns {0 <= 0.054ns, 6 <= 0.072ns, 21 <= 0.081ns, 1 <= 0.085ns, 3 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CKBD16: 33 CKBD12: 4 CKBD8: 1 CKBD6: 4 
        Primary reporting skew groups before routing clock trees:
          skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.322, avg=0.304, sd=0.014], skew [0.048 vs 0.052], 100% {0.274, 0.322} (wid=0.054 ws=0.051) (gid=0.293 gs=0.036)
        Skew group summary before routing clock trees:
          skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.322, avg=0.304, sd=0.014], skew [0.048 vs 0.052], 100% {0.274, 0.322} (wid=0.054 ws=0.051) (gid=0.293 gs=0.036)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 42 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:03:11 mem=2720.4M) ***
Total net bbox length = 7.031e+05 (3.507e+05 3.524e+05) (ext = 2.010e+04)
Move report: Detail placement moves 24 insts, mean move: 1.79 um, max move: 6.00 um 
	Max move on inst (ys[0].xs[2].torus_switch_xy/xbar_gen[14].xbar_inst/U1): (1320.60, 349.40) --> (1314.60, 349.40)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2704.4MB
Summary Report:
Instances move: 24 (out of 7068 movable)
Instances flipped: 0
Mean displacement: 1.79 um
Max displacement: 6.00 um (Instance: ys[0].xs[2].torus_switch_xy/xbar_gen[14].xbar_inst/U1) (1320.6, 349.4) -> (1314.6, 349.4)
	Length: 8 sites, height: 1 rows, site name: core, cell type: MOAI22D1
Total net bbox length = 7.031e+05 (3.507e+05 3.524e+05) (ext = 2.010e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2704.4MB
*** Finished refinePlace (0:03:11 mem=2704.4M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3178).
  Restoring pStatusCts on 42 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.6)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:04.2 real=0:00:04.3)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        43 (unrouted=0, trialRouted=0, noStatus=0, routed=43, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 19083 (unrouted=12042, trialRouted=7041, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12041, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 43 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 43 nets for routing of which 43 have one or more fixed wires.
(ccopt eGR): Start to route 43 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2209622 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2209622
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 7083 nets ( ignored 7041 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 42 clock nets ( 42 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 42 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.613700e+04um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 8 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.866600e+04um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 8 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.122020e+04um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 8 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.377260e+04um
[NR-eGR] Create a new net group with 8 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 8 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.891340e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0  28068 
[NR-eGR]  M2  (2V)        138770  41835 
[NR-eGR]  M3  (3H)        169103   4976 
[NR-eGR]  M4  (4V)        186146   1369 
[NR-eGR]  M5  (5H)         26905    970 
[NR-eGR]  M6  (6V)         17645    913 
[NR-eGR]  M7  (7H)        160404     54 
[NR-eGR]  M8  (8V)         11959      0 
[NR-eGR]  M9  (9H)             0      0 
[NR-eGR]  AP  (10V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total       710932  78185 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 703129um
[NR-eGR] Total length: 710932um, number of vias: 78185
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 16632um, number of vias: 8739
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0  3219 
[NR-eGR]  M2  (2V)          2585  3821 
[NR-eGR]  M3  (3H)          8224  1697 
[NR-eGR]  M4  (4V)          5821     2 
[NR-eGR]  M5  (5H)             1     0 
[NR-eGR]  M6  (6V)             0     0 
[NR-eGR]  M7  (7H)             0     0 
[NR-eGR]  M8  (8V)             0     0 
[NR-eGR]  M9  (9H)             0     0 
[NR-eGR]  AP  (10V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total        16632  8739 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 8522um
[NR-eGR] Total length: 16632um, number of vias: 8739
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 16632um, number of vias: 8739
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.42 sec, Real: 2.43 sec, Curr Mem: 2699.20 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:02.6 real=0:00:02.6)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 43 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=12/05 23:42:49, mem=2339.5M)

globalDetailRoute

#Start globalDetailRoute on Thu Dec  5 23:42:49 2024
#
#num needed restored net=0
#need_extraction net=0 (total=19126)
#NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 16632 um.
#Total half perimeter of net bounding box = 8580 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 2585 um.
#Total wire length on LAYER M3 = 8224 um.
#Total wire length on LAYER M4 = 5821 um.
#Total wire length on LAYER M5 = 1 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 8739
#Up-Via Summary (total 8739):
#           
#-----------------------
# M1               3219
# M2               3821
# M3               1697
# M4                  2
#-----------------------
#                  8739 
#
#Start routing data preparation on Thu Dec  5 23:42:50 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 19124 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2349.17 (MB), peak = 2532.40 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2354.02 (MB), peak = 2532.40 (MB)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       %
#------------------------------------
#          2            3891 ( 20.3%)
#          3            2587 ( 13.5%)
#          4             358 (  1.9%)
#          5              49 (  0.3%)
#          6              20 (  0.1%)
#          7              32 (  0.2%)
#          9               1 (  0.0%)
#  10  -  19              16 (  0.1%)
#  30  -  39              32 (  0.2%)
#  70  -  79              48 (  0.3%)
#  90  -  99              17 (  0.1%)
#  100 - 199              32 (  0.2%)
#     >=2000               0 (  0.0%)
#
#Total: 19126 nets, 7083 non-trivial nets
#                              #net       %
#-------------------------------------------
#  Fully global routed           42 ( 0.6%)
#  Clock                         42
#  Extra space                   42
#  Prefer layer range          7083
#
#Nets in 2 layer ranges:
#  Bottom Pref.Layer    Top Pref.Layer       #net       %
#---------------------------------------------------------
#              -----             9 M9*       7041 ( 99.4%)
#               3 M3             4 M4          42 (  0.6%)
#
#42 nets selected.
#
#
#Line Assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -18.69 (MB)
#Total memory = 2343.33 (MB)
#Peak memory = 2532.40 (MB)
#End Line Assignment: cpu:00:00:02, real:00:00:02, mem:2.3 GB, peak:2.5 GB
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 16634 um.
#Total half perimeter of net bounding box = 8581 um.
#Total wire length on LAYER M1 = 19 um.
#Total wire length on LAYER M2 = 2822 um.
#Total wire length on LAYER M3 = 8132 um.
#Total wire length on LAYER M4 = 5660 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 8116
#Up-Via Summary (total 8116):
#           
#-----------------------
# M1               3218
# M2               3509
# M3               1389
#-----------------------
#                  8116 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = -1.73 (MB)
#Total memory = 2338.98 (MB)
#Peak memory = 2532.40 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   Improving pin accessing ...
#    elapsed time = 00:00:01, memory = 2359.98 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:03, memory = 2359.50 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:04, memory = 2359.50 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:05, memory = 2359.15 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:07, memory = 2359.98 (MB)
#    completing 60% with 1 violations
#    elapsed time = 00:00:09, memory = 2359.97 (MB)
#    completing 70% with 2 violations
#    elapsed time = 00:00:10, memory = 2359.91 (MB)
#    completing 80% with 2 violations
#    elapsed time = 00:00:11, memory = 2359.89 (MB)
#    completing 90% with 1 violations
#    elapsed time = 00:00:13, memory = 2359.43 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:14, memory = 2359.44 (MB)
#   number of violations = 0
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 2341.79 (MB), peak = 2532.40 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 17411 um.
#Total half perimeter of net bounding box = 8581 um.
#Total wire length on LAYER M1 = 28 um.
#Total wire length on LAYER M2 = 1158 um.
#Total wire length on LAYER M3 = 9499 um.
#Total wire length on LAYER M4 = 6726 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 8425
#Total number of multi-cut vias = 42 (  0.5%)
#Total number of single cut vias = 8383 ( 99.5%)
#Up-Via Summary (total 8425):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              3173 ( 98.7%)        42 (  1.3%)       3215
# M2              3000 (100.0%)         0 (  0.0%)       3000
# M3              2210 (100.0%)         0 (  0.0%)       2210
#-----------------------------------------------------------
#                 8383 ( 99.5%)        42 (  0.5%)       8425 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 2.81 (MB)
#Total memory = 2341.79 (MB)
#Peak memory = 2532.40 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 2.81 (MB)
#Total memory = 2341.79 (MB)
#Peak memory = 2532.40 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:22
#Elapsed time = 00:00:22
#Increased memory = 5.77 (MB)
#Total memory = 2345.45 (MB)
#Peak memory = 2532.40 (MB)
#Number of warnings = 0
#Total number of warnings = 0
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Dec  5 23:43:11 2024
#
% End globalDetailRoute (date=12/05 23:43:11, total cpu=0:00:22.0, real=0:00:22.0, peak res=2360.0M, current mem=2345.2M)
        NanoRoute done. (took cpu=0:00:22.0 real=0:00:22.0)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 42 net(s)
Set FIXED placed status on 42 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2661.80 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 42  Num Prerouted Wires = 7995
[NR-eGR] Read 7083 nets ( ignored 42 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 7041
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 7041 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.891102e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         6( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        10( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)            28  28064 
[NR-eGR]  M2  (2V)        146775  41150 
[NR-eGR]  M3  (3H)        152888   5462 
[NR-eGR]  M4  (4V)        174328   1490 
[NR-eGR]  M5  (5H)         31689   1058 
[NR-eGR]  M6  (6V)         17266   1010 
[NR-eGR]  M7  (7H)        173166     59 
[NR-eGR]  M8  (8V)         15579      0 
[NR-eGR]  M9  (9H)             0      0 
[NR-eGR]  AP  (10V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total       711719  78293 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 703129um
[NR-eGR] Total length: 711719um, number of vias: 78293
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.93 sec, Real: 1.94 sec, Curr Mem: 2694.48 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:02.0 real=0:00:02.0)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        43 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=42, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 19083 (unrouted=12042, trialRouted=7041, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12041, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:26.6 real=0:00:26.7)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'torus_D_W32' of instances=7068 and nets=19126 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design torus_D_W32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2675.484M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
    sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
    misc counts      : r=1, pp=0
    cell areas       : b=387.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=387.360um^2
    cell capacitance : b=0.182pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.182pF
    sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.515pF, leaf=1.736pF, total=2.251pF
    wire lengths     : top=0.000um, trunk=4680.382um, leaf=12731.400um, total=17411.782um
    hp wire lengths  : top=0.000um, trunk=4460.600um, leaf=4115.500um, total=8576.100um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=5, worst=[0.004ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns]} avg=0.002ns sd=0.001ns sum=0.012ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.093ns {2 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
    Leaf  : target=0.089ns count=32 avg=0.077ns sd=0.006ns min=0.072ns max=0.092ns {0 <= 0.054ns, 0 <= 0.072ns, 27 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns} {4 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD16: 33 CKBD12: 4 CKBD8: 1 CKBD6: 4 
  Primary reporting skew groups after routing clock trees:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.324, avg=0.304, sd=0.014], skew [0.050 vs 0.052], 100% {0.274, 0.324} (wid=0.054 ws=0.051) (gid=0.295 gs=0.037)
  Skew group summary after routing clock trees:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.324, avg=0.304, sd=0.014], skew [0.050 vs 0.052], 100% {0.274, 0.324} (wid=0.054 ws=0.051) (gid=0.295 gs=0.037)
  CCOpt::Phase::Routing done. (took cpu=0:00:27.2 real=0:00:27.2)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:01.9 real=0:00:01.9)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 43, tested: 43, violation detected: 5, violation ignored (due to small violation): 0, cannot run: 0, attempted: 5, unsuccessful: 0, sized: 4
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      ------------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
      ------------------------------------------------------------------------------------------------------------------------------
      top                0                    0                    0            0                    0                    0
      trunk              1 [20.0%]            0                    0            0                    0 (0.0%)             1 (100.0%)
      leaf               4 [80.0%]            4 (100.0%)           0            0                    4 (100.0%)           0 (0.0%)
      ------------------------------------------------------------------------------------------------------------------------------
      Total              5 [100.0%]           4 (80.0%)            0            0                    4 (80.0%)            1 (20.0%)
      ------------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 4, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 8.640um^2 (2.230%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
        sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
        misc counts      : r=1, pp=0
        cell areas       : b=396.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=396.000um^2
        cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
        sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.515pF, leaf=1.736pF, total=2.251pF
        wire lengths     : top=0.000um, trunk=4680.382um, leaf=12731.400um, total=17411.782um
        hp wire lengths  : top=0.000um, trunk=4460.600um, leaf=4115.500um, total=8576.100um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=1, worst=[0.004ns]} avg=0.004ns sd=0.000ns sum=0.004ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.089ns count=11 avg=0.066ns sd=0.023ns min=0.004ns max=0.093ns {2 <= 0.054ns, 4 <= 0.072ns, 3 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
        Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.003ns min=0.071ns max=0.085ns {0 <= 0.054ns, 1 <= 0.072ns, 30 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CKBD16: 37 CKBD8: 1 CKBD6: 4 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.320], skew [0.046 vs 0.052]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.320], skew [0.046 vs 0.052]
      Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 43, tested: 43, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
      leaf               0                    0           0            0                    0                  0
      -------------------------------------------------------------------------------------------------------------------
      Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
        sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
        misc counts      : r=1, pp=0
        cell areas       : b=396.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=396.000um^2
        cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
        sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.515pF, leaf=1.736pF, total=2.251pF
        wire lengths     : top=0.000um, trunk=4680.382um, leaf=12731.400um, total=17411.782um
        hp wire lengths  : top=0.000um, trunk=4460.600um, leaf=4115.500um, total=8576.100um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=1, worst=[0.004ns]} avg=0.004ns sd=0.000ns sum=0.004ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.089ns count=11 avg=0.066ns sd=0.023ns min=0.004ns max=0.093ns {2 <= 0.054ns, 4 <= 0.072ns, 3 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
        Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.003ns min=0.071ns max=0.085ns {0 <= 0.054ns, 1 <= 0.072ns, 30 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CKBD16: 37 CKBD8: 1 CKBD6: 4 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.320], skew [0.046 vs 0.052]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.320], skew [0.046 vs 0.052]
      Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 43, nets tested: 43, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=396.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=396.000um^2
      cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.515pF, leaf=1.736pF, total=2.251pF
      wire lengths     : top=0.000um, trunk=4680.382um, leaf=12731.400um, total=17411.782um
      hp wire lengths  : top=0.000um, trunk=4460.600um, leaf=4115.500um, total=8576.100um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=1, worst=[0.004ns]} avg=0.004ns sd=0.000ns sum=0.004ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.089ns count=11 avg=0.066ns sd=0.023ns min=0.004ns max=0.093ns {2 <= 0.054ns, 4 <= 0.072ns, 3 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
      Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.003ns min=0.071ns max=0.085ns {0 <= 0.054ns, 1 <= 0.072ns, 30 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD16: 37 CKBD8: 1 CKBD6: 4 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.320, avg=0.303, sd=0.013], skew [0.046 vs 0.052], 100% {0.274, 0.320} (wid=0.054 ws=0.052) (gid=0.285 gs=0.029)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.320, avg=0.303, sd=0.013], skew [0.046 vs 0.052], 100% {0.274, 0.320} (wid=0.054 ws=0.052) (gid=0.285 gs=0.029)
    Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
        sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
        misc counts      : r=1, pp=0
        cell areas       : b=396.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=396.000um^2
        cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
        sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.515pF, leaf=1.736pF, total=2.251pF
        wire lengths     : top=0.000um, trunk=4680.382um, leaf=12731.400um, total=17411.782um
        hp wire lengths  : top=0.000um, trunk=4460.600um, leaf=4115.500um, total=8576.100um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Remaining Transition : {count=1, worst=[0.004ns]} avg=0.004ns sd=0.000ns sum=0.004ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.089ns count=11 avg=0.066ns sd=0.023ns min=0.004ns max=0.093ns {2 <= 0.054ns, 4 <= 0.072ns, 3 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
        Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.003ns min=0.071ns max=0.085ns {0 <= 0.054ns, 1 <= 0.072ns, 30 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CKBD16: 37 CKBD8: 1 CKBD6: 4 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.320, avg=0.303, sd=0.013], skew [0.046 vs 0.052], 100% {0.274, 0.320} (wid=0.054 ws=0.052) (gid=0.285 gs=0.029)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.320, avg=0.303, sd=0.013], skew [0.046 vs 0.052], 100% {0.274, 0.320} (wid=0.054 ws=0.052) (gid=0.285 gs=0.029)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 42 clock instances.
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:03:41 mem=2721.1M) ***
Total net bbox length = 7.031e+05 (3.507e+05 3.524e+05) (ext = 2.010e+04)
Move report: Detail placement moves 2 insts, mean move: 2.80 um, max move: 4.40 um 
	Max move on inst (ys[2].xs[2].torus_switch_xy/xbar_gen[2].xbar_inst/U1): (1321.60, 1321.40) --> (1322.40, 1325.00)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2692.2MB
Summary Report:
Instances move: 2 (out of 7068 movable)
Instances flipped: 0
Mean displacement: 2.80 um
Max displacement: 4.40 um (Instance: ys[2].xs[2].torus_switch_xy/xbar_gen[2].xbar_inst/U1) (1321.6, 1321.4) -> (1322.4, 1325)
	Length: 8 sites, height: 1 rows, site name: core, cell type: MOAI22D1
Total net bbox length = 7.031e+05 (3.507e+05 3.524e+05) (ext = 2.010e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2692.2MB
*** Finished refinePlace (0:03:41 mem=2692.2M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3178).
    Restoring pStatusCts on 42 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.5)
  PostConditioning done.
Net route status summary:
  Clock:        43 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=42, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 19083 (unrouted=12042, trialRouted=7041, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12041, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
    sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
    misc counts      : r=1, pp=0
    cell areas       : b=396.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=396.000um^2
    cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
    sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.515pF, leaf=1.736pF, total=2.251pF
    wire lengths     : top=0.000um, trunk=4680.382um, leaf=12731.400um, total=17411.782um
    hp wire lengths  : top=0.000um, trunk=4460.600um, leaf=4115.500um, total=8576.100um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=1, worst=[0.004ns]} avg=0.004ns sd=0.000ns sum=0.004ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.089ns count=11 avg=0.066ns sd=0.023ns min=0.004ns max=0.093ns {2 <= 0.054ns, 4 <= 0.072ns, 3 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
    Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.003ns min=0.071ns max=0.085ns {0 <= 0.054ns, 1 <= 0.072ns, 30 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD16: 37 CKBD8: 1 CKBD6: 4 
  Primary reporting skew groups after post-conditioning:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.320, avg=0.303, sd=0.013], skew [0.046 vs 0.052], 100% {0.274, 0.320} (wid=0.054 ws=0.052) (gid=0.285 gs=0.029)
  Skew group summary after post-conditioning:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.320, avg=0.303, sd=0.013], skew [0.046 vs 0.052], 100% {0.274, 0.320} (wid=0.054 ws=0.052) (gid=0.285 gs=0.029)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:03.3 real=0:00:03.3)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ---------------------------------------------------------
  Cell type                 Count    Area       Capacitance
  ---------------------------------------------------------
  Buffers                    42      396.000       0.186
  Inverters                   0        0.000       0.000
  Integrated Clock Gates      0        0.000       0.000
  Discrete Clock Gates        0        0.000       0.000
  Clock Logic                 0        0.000       0.000
  All                        42      396.000       0.186
  ---------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             3136
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total               3136
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      4680.382
  Leaf      12731.400
  Total     17411.782
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       4460.600
  Leaf        4115.500
  Total       8576.100
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.186    0.515    0.701
  Leaf     2.126    1.736    3.862
  Total    2.312    2.251    4.563
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  2.126     0.001       0.000      0.001    0.001
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  --------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  --------------------------------------------------------------------------------------------
  Remaining Transition    ns         1       0.004       0.000      0.004    [0.004]
  --------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.089      11       0.066       0.023      0.004    0.093    {2 <= 0.054ns, 4 <= 0.072ns, 3 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}     {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
  Leaf        0.089      32       0.074       0.003      0.071    0.085    {0 <= 0.054ns, 1 <= 0.072ns, 30 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}                                      -
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------
  Name      Type      Inst     Inst Area 
                      Count    (um^2)
  ---------------------------------------
  CKBD16    buffer     37       372.960
  CKBD8     buffer      1         5.760
  CKBD6     buffer      4        17.280
  ---------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                        Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    0.274     0.320     0.046       0.052         0.052           0.010           0.303        0.013     100% {0.274, 0.320}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                        Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    0.274     0.320     0.046       0.052         0.052           0.010           0.303        0.013     100% {0.274, 0.320}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 2 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 2 violating pins:
  =====================================================================
  
  Target and measured clock slews (in ns):
  
  ----------------------------------------------------------------------------------------------------------------
  Half corner                      Violation  Slew    Slew      Dont   Ideal  Target         Pin
                                   amount     target  achieved  touch  net?   source         
                                                                net?                         
  ----------------------------------------------------------------------------------------------------------------
  delay_corner_wcl_slow:both.late    0.004    0.089    0.093    N      N      auto computed  CTS_ccl_a_buf_00035/I
  delay_corner_wcl_slow:both.late    0.004    0.089    0.093    N      N      auto computed  CTS_ccl_a_buf_00034/I
  ----------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2742.91)
Total number of fetched objects 7165
Total number of fetched objects 7165
Total number of fetched objects 7165
End delay calculation. (MEM=2801.9 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2801.9 CPU=0:00:01.4 REAL=0:00:02.0)
	Clock: ideal_clock, View: view_functional_wcl_fast, Ideal Latency: 0, Propagated Latency: 0.152921
	 Executing: set_clock_latency -source -early -max -rise -0.152921 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_fast, Ideal Latency: 0, Propagated Latency: 0.152921
	 Executing: set_clock_latency -source -late -max -rise -0.152921 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_fast, Ideal Latency: 0, Propagated Latency: 0.152353
	 Executing: set_clock_latency -source -early -max -fall -0.152353 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_fast, Ideal Latency: 0, Propagated Latency: 0.152353
	 Executing: set_clock_latency -source -late -max -fall -0.152353 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_slow, Ideal Latency: 0, Propagated Latency: 0.303336
	 Executing: set_clock_latency -source -early -max -rise -0.303336 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_slow, Ideal Latency: 0, Propagated Latency: 0.303336
	 Executing: set_clock_latency -source -late -max -rise -0.303336 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_slow, Ideal Latency: 0, Propagated Latency: 0.298797
	 Executing: set_clock_latency -source -early -max -fall -0.298797 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_slow, Ideal Latency: 0, Propagated Latency: 0.298797
	 Executing: set_clock_latency -source -late -max -fall -0.298797 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_typical, Ideal Latency: 0, Propagated Latency: 0.205931
	 Executing: set_clock_latency -source -early -max -rise -0.205931 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_typical, Ideal Latency: 0, Propagated Latency: 0.205931
	 Executing: set_clock_latency -source -late -max -rise -0.205931 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_typical, Ideal Latency: 0, Propagated Latency: 0.202827
	 Executing: set_clock_latency -source -early -max -fall -0.202827 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_typical, Ideal Latency: 0, Propagated Latency: 0.202827
	 Executing: set_clock_latency -source -late -max -fall -0.202827 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:02.7 real=0:00:02.7)
Clock DAG stats after update timingGraph:
  cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
  sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
  misc counts      : r=1, pp=0
  cell areas       : b=396.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=396.000um^2
  cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
  sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=0.515pF, leaf=1.736pF, total=2.251pF
  wire lengths     : top=0.000um, trunk=4680.382um, leaf=12731.400um, total=17411.782um
  hp wire lengths  : top=0.000um, trunk=4460.600um, leaf=4115.500um, total=8576.100um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=1, worst=[0.004ns]} avg=0.004ns sd=0.000ns sum=0.004ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.089ns count=11 avg=0.066ns sd=0.023ns min=0.004ns max=0.093ns {2 <= 0.054ns, 4 <= 0.072ns, 3 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
  Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.003ns min=0.071ns max=0.085ns {0 <= 0.054ns, 1 <= 0.072ns, 30 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD16: 37 CKBD8: 1 CKBD6: 4 
Primary reporting skew groups after update timingGraph:
  skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.320, avg=0.303, sd=0.013], skew [0.046 vs 0.052], 100% {0.274, 0.320} (wid=0.054 ws=0.052) (gid=0.285 gs=0.029)
Skew group summary after update timingGraph:
  skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.320, avg=0.303, sd=0.013], skew [0.046 vs 0.052], 100% {0.274, 0.320} (wid=0.054 ws=0.052) (gid=0.285 gs=0.029)
Logging CTS constraint violations...
  Clock tree ideal_clock has 1 slew violation.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell CTS_ccl_buf_00043 (a lib_cell CKBD16) at (523.600,963.200), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin CTS_ccl_a_buf_00034/I with a slew time target of 0.089ns. Achieved a slew time of 0.093ns.

Type 'man IMPCCOPT-1007' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.9 real=0:00:02.9)
Copying last skew targets (including wire skew targets) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_slow (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_slow (the duplicate skew group).
Copying last skew targets (including wire skew targets) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_typical (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_typical (the duplicate skew group).
Runtime done. (took cpu=0:01:08 real=0:01:08)
Runtime Summary
===============
Clock Runtime:  (37%) Core CTS          25.39 (Init 5.06, Construction 4.36, Implementation 9.30, eGRPC 0.78, PostConditioning 2.79, Other 3.10)
Clock Runtime:  (48%) CTS services      32.54 (RefinePlace 2.22, EarlyGlobalClock 7.30, NanoRoute 22.03, ExtractRC 1.01, TimingAnalysis 0.00)
Clock Runtime:  (13%) Other CTS          9.38 (Init 2.70, CongRepair/EGR-DP 3.97, TimingUpdate 2.71, Other 0.00)
Clock Runtime: (100%) Total             67.32

*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:01:06.6/0:01:06.9 (1.0), totSession cpu/real = 0:03:44.5/0:03:47.2 (1.0), mem = 2785.6M
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2225.7M, totSessionCpu=0:03:44 **
**WARN: (IMPOPT-576):	36 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:44.5/0:03:47.2 (1.0), mem = 2574.6M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell LVLLHCD1, site bcoreExt.
	Cell LVLLHCD2, site bcoreExt.
	Cell LVLLHCD4, site bcoreExt.
	Cell LVLLHCD8, site bcoreExt.
	Cell LVLLHD1, site bcoreExt.
	Cell LVLLHD2, site bcoreExt.
	Cell LVLLHD4, site bcoreExt.
	Cell LVLLHD8, site bcoreExt.
.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out_v : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2205.3M, totSessionCpu=0:03:47 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.

Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2510.1M)
AAE DB initialization (MEM=2558.23 CPU=0:00:00.0 REAL=0:00:00.0) 

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 15 candidate Inverter cells

Compute RC Scale Done ...

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2749.44)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 7165
Total number of fetched objects 7165
Total number of fetched objects 7165
End delay calculation. (MEM=2789.39 CPU=0:00:03.2 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2789.39 CPU=0:00:03.8 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:04.8 real=0:00:05.0 totSessionCpu=0:03:57 mem=2781.4M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_functional_wcl_slow view_functional_wcl_fast 
 view_functional_wcl_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.617  |  2.617  |  4.674  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5808   |  3328   |  3152   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    463 (463)     |   -0.135   |    463 (463)     |
|   max_tran     |    513 (7433)    |   -1.231   |    513 (7433)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+


Density: 1.456%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 2356.2M, totSessionCpu=0:03:57 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:12.7/0:00:12.7 (1.0), totSession cpu/real = 0:03:57.2/0:03:59.9 (1.0), mem = 2713.4M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:57.9/0:04:00.7 (1.0), mem = 2713.4M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M3 (z=3)  |         43 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:03:58.1/0:04:00.9 (1.0), mem = 2713.4M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:58.1/0:04:00.9 (1.0), mem = 2713.4M
Info: 42 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18

Netlist preparation processing... 
Removed 128 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:04:00.8/0:04:03.6 (1.0), mem = 2729.2M
*** Starting optimizing excluded clock nets MEM= 2729.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2729.2M) ***
*** Starting optimizing excluded clock nets MEM= 2729.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2729.2M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:00.9/0:04:03.6 (1.0), mem = 2729.2M
Info: 42 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.8/0:00:00.9 (1.0), totSession cpu/real = 0:04:01.7/0:04:04.5 (1.0), mem = 2729.4M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:02.1/0:04:04.9 (1.0), mem = 2729.4M
Info: 42 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   674|  8037|    -1.37|   673|  2019|    -0.15|     0|     0|     0|     0|     2.61|     0.00|       0|       0|       0|  1.45%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.89|     0.00|     603|      30|      77|  1.49%| 0:00:13.0|  2897.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.89|     0.00|       0|       0|       0|  1.49%| 0:00:00.0|  2897.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M3 (z=3)  |         43 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:13.6 real=0:00:13.0 mem=2897.6M) ***

*** Starting refinePlace (0:04:18 mem=2825.6M) ***
Total net bbox length = 7.037e+05 (3.510e+05 3.528e+05) (ext = 2.010e+04)
Move report: Detail placement moves 498 insts, mean move: 0.52 um, max move: 2.80 um 
	Max move on inst (ys[0].xs[1].torus_switch_xy/FE_OFC618_n18): (963.00, 344.00) --> (962.00, 342.20)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 2811.5MB
Summary Report:
Instances move: 498 (out of 7531 movable)
Instances flipped: 0
Mean displacement: 0.52 um
Max displacement: 2.80 um (Instance: ys[0].xs[1].torus_switch_xy/FE_OFC618_n18) (963, 344) -> (962, 342.2)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKBD3
Total net bbox length = 7.038e+05 (3.510e+05 3.528e+05) (ext = 2.010e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 2811.5MB
*** Finished refinePlace (0:04:19 mem=2811.5M) ***
*** maximum move = 2.80 um ***
*** Finished re-routing un-routed nets (2809.5M) ***

*** Finish Physical Update (cpu=0:00:01.3 real=0:00:02.0 mem=2825.5M) ***
*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:17.1/0:00:17.1 (1.0), totSession cpu/real = 0:04:19.1/0:04:21.9 (1.0), mem = 2742.5M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 2369.8M, totSessionCpu=0:04:19 **

Optimization is working on the following views:
  Setup views: view_functional_wcl_slow view_functional_wcl_fast 
  Hold  views: view_functional_wcl_slow view_functional_wcl_fast 
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 42 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:20.1/0:04:22.9 (1.0), mem = 2780.6M
*info: 43 clock nets excluded
*info: 2496 no-driver nets excluded.
*info: 42 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|   0.000|   0.000|    1.49%|   0:00:00.0| 2799.7M|   view_functional_wcl_slow|       NA| NA                                                 |
+--------+--------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2799.7M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2799.7M) ***
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M3 (z=3)  |         43 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.6/0:00:02.7 (1.0), totSession cpu/real = 0:04:22.7/0:04:25.6 (1.0), mem = 2740.6M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 42 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.


Optimization is working on the following views:
  Setup views: view_functional_wcl_slow 
  Hold  views: view_functional_wcl_slow 

Active setup views:
 view_functional_wcl_slow
  Dominating endpoints: 0
  Dominating TNS: -0.000

Info: 42 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:24.1/0:04:27.0 (1.0), mem = 2794.0M
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack 0.027  TNS Slack 0.000 Density 1.49
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    1.49%|        -|   0.027|   0.000|   0:00:00.0| 2800.0M|
|    1.49%|        0|   0.027|   0.000|   0:00:14.0| 2800.0M|
|    1.49%|        0|   0.027|   0.000|   0:00:00.0| 2800.0M|
|    1.49%|        1|   0.027|   0.000|   0:00:00.0| 2823.6M|
|    1.49%|       50|   0.027|   0.000|   0:00:02.0| 2823.6M|
|    1.49%|        0|   0.027|   0.000|   0:00:00.0| 2823.6M|
|    1.49%|        0|   0.027|   0.000|   0:00:00.0| 2823.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.027  TNS Slack 0.000 Density 1.49
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M3 (z=3)  |         43 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 100 skipped = 0, called in commitmove = 50, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:16.8) (real = 0:00:17.0) **
*** Starting refinePlace (0:04:41 mem=2823.6M) ***
Total net bbox length = 7.038e+05 (3.510e+05 3.528e+05) (ext = 2.010e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2807.6MB
Summary Report:
Instances move: 0 (out of 7530 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.038e+05 (3.510e+05 3.528e+05) (ext = 2.010e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2807.6MB
*** Finished refinePlace (0:04:41 mem=2807.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2807.6M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=2823.6M) ***
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:17.6/0:00:17.6 (1.0), totSession cpu/real = 0:04:41.7/0:04:44.6 (1.0), mem = 2823.6M
End: Area Reclaim Optimization (cpu=0:00:18, real=0:00:18, mem=2742.55M, totSessionCpu=0:04:42).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:04:42 mem=2742.6M) ***
**WARN: [IO pin not placed] clk
**WARN: [IO pin not placed] rst
**WARN: [IO pin not placed] out_v
**WARN: [IO pin not placed] out[31]
**WARN: [IO pin not placed] out[30]
**WARN: [IO pin not placed] out[29]
**WARN: [IO pin not placed] out[28]
**WARN: [IO pin not placed] out[27]
**WARN: [IO pin not placed] out[26]
**WARN: [IO pin not placed] out[25]
**WARN: [IO pin not placed] ...
**WARN: [IO pin not placed] The ratio of IO pins are not placed: 36 / 36 = 100.00%
*** Finished SKP initialization (cpu=0:00:00.4, real=0:00:00.0)***
Timing cost in AAE based: 1336.5445946614381683
Move report: Detail placement moves 1892 insts, mean move: 3.65 um, max move: 36.00 um 
	Max move on inst (ys[3].xs[0].torus_switch_xy/FE_OFC81_n_0__3__26): (339.80, 972.20) --> (336.20, 939.80)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2729.5MB
Summary Report:
Instances move: 1892 (out of 7530 movable)
Instances flipped: 0
Mean displacement: 3.65 um
Max displacement: 36.00 um (Instance: ys[3].xs[0].torus_switch_xy/FE_OFC81_n_0__3__26) (339.8, 972.2) -> (336.2, 939.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2729.5MB
*** Finished refinePlace (0:04:44 mem=2729.5M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2701.69)
Total number of fetched objects 7669
End delay calculation. (MEM=2754.17 CPU=0:00:01.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2754.17 CPU=0:00:01.3 REAL=0:00:02.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 42  Num Prerouted Wires = 8135
[NR-eGR] Read 7635 nets ( ignored 42 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 7593
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 7593 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.863220e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         7( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        12( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)            28  28994 
[NR-eGR]  M2  (2V)        171418  41216 
[NR-eGR]  M3  (3H)        181594   5673 
[NR-eGR]  M4  (4V)        161024   1644 
[NR-eGR]  M5  (5H)         27913   1175 
[NR-eGR]  M6  (6V)         10280   1127 
[NR-eGR]  M7  (7H)        147009     59 
[NR-eGR]  M8  (8V)          9772      0 
[NR-eGR]  M9  (9H)             0      0 
[NR-eGR]  AP  (10V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total       709038  79888 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 701849um
[NR-eGR] Total length: 709038um, number of vias: 79888
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.99 sec, Real: 2.00 sec, Curr Mem: 2685.66 MB )
Extraction called for design 'torus_D_W32' of instances=7572 and nets=10151 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design torus_D_W32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2661.656M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:48.8/0:04:51.7 (1.0), mem = 2696.7M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M3 (z=3)  |         43 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (0.9), totSession cpu/real = 0:04:49.0/0:04:51.9 (1.0), mem = 2696.7M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
OPTC: user 20.0
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2694.73)
Total number of fetched objects 7669
End delay calculation. (MEM=2728.23 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2728.23 CPU=0:00:01.3 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:51.1/0:04:54.0 (1.0), mem = 2728.2M
Info: 42 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     2|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.76|     0.00|       0|       0|       0|  1.49%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.76|     0.00|       0|       0|       1|  1.49%| 0:00:00.0|  2828.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.76|     0.00|       0|       0|       0|  1.49%| 0:00:00.0|  2828.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M3 (z=3)  |         43 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=2828.8M) ***

*** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:04:54.0/0:04:56.9 (1.0), mem = 2748.7M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:04:54 mem=2748.7M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 93.812%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2748.7M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2718.7MB
Summary Report:
Instances move: 0 (out of 7530 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2718.7MB
*** Finished refinePlace (0:04:55 mem=2718.7M) ***
Register exp ratio and priority group on 0 nets on 7653 nets : 

Active setup views:
 view_functional_wcl_slow
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'torus_D_W32' of instances=7572 and nets=10151 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design torus_D_W32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2725.043M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2731.07)
Total number of fetched objects 7669
End delay calculation. (MEM=2761.09 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2761.09 CPU=0:00:01.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:04:57 mem=2761.1M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:13, real = 0:01:13, mem = 2381.6M, totSessionCpu=0:04:57 **


------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_functional_wcl_slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.757  |  3.757  |  4.989  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5808   |  3328   |  3152   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+


Density: 1.489%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

**optDesign ... cpu = 0:01:14, real = 0:01:17, mem = 2386.5M, totSessionCpu=0:04:59 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665          36  %s : Net has unplaced terms or is connec...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
WARNING   IMPCCOPT-1127        2  The skew group %s has been identified as...
WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
*** Message Summary: 52 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:02:22.1/0:02:24.8 (1.0), totSession cpu/real = 0:04:58.7/0:05:03.9 (1.0), mem = 2700.8M
#% End ccopt_design (date=12/05 23:44:37, total cpu=0:02:22, real=0:02:25, peak res=2532.4M, current mem=2255.6M)
<CMD> routeDesign
#% Begin routeDesign (date=12/05 23:44:37, mem=2255.6M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2255.58 (MB), peak = 2532.40 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          13.6
setExtractRCMode -engine                       preRoute
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setSIMode -separate_delta_delay_on_data        true

#rc_corner has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2614.8M, init mem=2645.3M)
*info: Placed = 7572           (Fixed = 42)
*info: Unplaced = 0           
Placement Density:1.49%(33326/2237717)
Placement Density (including fixed std cells):1.49%(33326/2237717)
Finished checkPlace (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2645.3M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (42) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2645.3M) ***
#Start route 43 clock and analog nets...
% Begin globalDetailRoute (date=12/05 23:44:37, mem=2286.6M)

globalDetailRoute

#Start globalDetailRoute on Thu Dec  5 23:44:37 2024
#
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#WARNING (NRDB-665) NET clk has a detail routed segment whose one end ( -0.00050 -0.00050 ) is outside of design boundary ( 0.00000 0.00000 1500.00000 1500.00000 ).
#WARNING (NRDB-856)   around ( 541.90000 906.67850 ) of NET clk on LAYER M4 is off Y minimum feature grid (0.00500).
#WARNING (NRDB-856)   around ( 541.90000 906.67850 ) of NET clk on LAYER M3 is off Y minimum feature grid (0.00500).
#WARNING (NRDB-856)   around ( 541.64000 906.67850 ) of NET clk on LAYER M3 is off Y minimum feature grid (0.00500).
#WARNING (NRDB-856)   around ( 541.64000 906.67850 ) of NET clk on LAYER M2 is off Y minimum feature grid (0.00500).
#WARNING (NRDB-856)   around ( 541.64000 906.67850 ) of NET clk on LAYER M1 is off Y minimum feature grid (0.00500).
#num needed restored net=10108
#need_extraction net=0 (total=10151)
#NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 2516 (skipped).
#Total number of nets with skipped attribute = 7593 (skipped).
#Total number of routable nets = 42.
#Total number of nets in the design = 10151.
#30 routable nets do not have any wires.
#12 routable nets have routed wires.
#7593 skipped nets have only detail routed wires.
#30 nets will be global routed.
#30 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#12 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Thu Dec  5 23:44:38 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10149 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2293.43 (MB), peak = 2532.40 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2297.61 (MB), peak = 2532.40 (MB)
#
#Finished routing data preparation on Thu Dec  5 23:44:43 2024
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 10.52 (MB)
#Total memory = 2297.61 (MB)
#Peak memory = 2532.40 (MB)
#
#
#Start global routing on Thu Dec  5 23:44:43 2024
#
#
#Start global routing initialization on Thu Dec  5 23:44:43 2024
#
#Number of eco nets is 31
#
#Start global routing data preparation on Thu Dec  5 23:44:43 2024
#
#Start routing resource analysis on Thu Dec  5 23:44:43 2024
#
#Routing resource analysis is done on Thu Dec  5 23:44:45 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        4885        2614      250000     1.57%
#  M2             V        5410        2090      250000     0.00%
#  M3             H        6004        1495      250000     0.00%
#  M4             V        5409        2091      250000     0.00%
#  M5             H        1514        5985      250000    79.68%
#  M6             V        1514        5986      250000    79.68%
#  M7             H        7499           0      250000     0.00%
#  M8             V        1875           0      250000     0.00%
#  M9             H        1875           0      250000     0.00%
#  AP             V         230           0      250000    54.00%
#  --------------------------------------------------------------
#  Total                  36216      27.02%     2500000    21.49%
#
#  43 nets (0.42%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Dec  5 23:44:45 2024
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2332.20 (MB), peak = 2532.40 (MB)
#
#
#Global routing initialization is done on Thu Dec  5 23:44:45 2024
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2338.80 (MB), peak = 2532.40 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2338.52 (MB), peak = 2532.40 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2339.96 (MB), peak = 2532.40 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2339.96 (MB), peak = 2532.40 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2338.93 (MB), peak = 2532.40 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2516 (skipped).
#Total number of nets with skipped attribute = 7593 (skipped).
#Total number of routable nets = 42.
#Total number of nets in the design = 10151.
#
#42 routable nets have routed wires.
#7593 skipped nets have only detail routed wires.
#30 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#12 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 30               0  
#------------------------------------------------
#        Total                 30               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 42            7593  
#------------------------------------------------
#        Total                 42            7593  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  M9            0(0.00%)   (0.00%)
#  AP            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 17437 um.
#Total half perimeter of net bounding box = 8584 um.
#Total wire length on LAYER M1 = 28 um.
#Total wire length on LAYER M2 = 1144 um.
#Total wire length on LAYER M3 = 9539 um.
#Total wire length on LAYER M4 = 6726 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 8407
#Total number of multi-cut vias = 42 (  0.5%)
#Total number of single cut vias = 8365 ( 99.5%)
#Up-Via Summary (total 8407):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              3159 ( 98.7%)        42 (  1.3%)       3201
# M2              2999 (100.0%)         0 (  0.0%)       2999
# M3              2207 (100.0%)         0 (  0.0%)       2207
#-----------------------------------------------------------
#                 8365 ( 99.5%)        42 (  0.5%)       8407 
#
#Total number of involved priority nets 30
#Maximum src to sink distance for priority net 218.8
#Average of max src_to_sink distance for priority net 111.3
#Average of ave src_to_sink distance for priority net 57.8
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 20.95 (MB)
#Total memory = 2318.56 (MB)
#Peak memory = 2532.40 (MB)
#
#Finished global routing on Thu Dec  5 23:44:46 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2286.04 (MB), peak = 2532.40 (MB)
#Start Track Assignment.
#Done with 15 horizontal wires in 16 hboxes and 0 vertical wires in 16 hboxes.
#Done with 0 horizontal wires in 16 hboxes and 0 vertical wires in 16 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 17437 um.
#Total half perimeter of net bounding box = 8584 um.
#Total wire length on LAYER M1 = 28 um.
#Total wire length on LAYER M2 = 1144 um.
#Total wire length on LAYER M3 = 9539 um.
#Total wire length on LAYER M4 = 6726 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 8407
#Total number of multi-cut vias = 42 (  0.5%)
#Total number of single cut vias = 8365 ( 99.5%)
#Up-Via Summary (total 8407):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              3159 ( 98.7%)        42 (  1.3%)       3201
# M2              2999 (100.0%)         0 (  0.0%)       2999
# M3              2207 (100.0%)         0 (  0.0%)       2207
#-----------------------------------------------------------
#                 8365 ( 99.5%)        42 (  0.5%)       8407 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2285.31 (MB), peak = 2532.40 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = -1.72 (MB)
#Total memory = 2285.37 (MB)
#Peak memory = 2532.40 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   Improving pin accessing ...
#    elapsed time = 00:00:01, memory = 2309.18 (MB)
#    completing 20% with 1 violations
#    elapsed time = 00:00:01, memory = 2307.79 (MB)
#    completing 30% with 18 violations
#    elapsed time = 00:00:02, memory = 2307.64 (MB)
#    completing 40% with 18 violations
#    elapsed time = 00:00:03, memory = 2307.49 (MB)
#    completing 50% with 32 violations
#    elapsed time = 00:00:04, memory = 2314.63 (MB)
#    completing 60% with 33 violations
#    elapsed time = 00:00:05, memory = 2314.48 (MB)
#    completing 70% with 33 violations
#    elapsed time = 00:00:05, memory = 2316.64 (MB)
#    completing 80% with 33 violations
#    elapsed time = 00:00:06, memory = 2314.61 (MB)
#    completing 90% with 37 violations
#    elapsed time = 00:00:07, memory = 2314.51 (MB)
#    completing 100% with 37 violations
#    elapsed time = 00:00:08, memory = 2313.23 (MB)
# ECO: 8.78% of the total area was rechecked for DRC, and 1.25% required routing.
#   number of violations = 37
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            9       28       37
#	Totals        9       28       37
#2608 out of 7572 instances (34.4%) need to be verified(marked ipoed), dirty area = 0.3%.
#   number of violations = 37
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            9       28       37
#	Totals        9       28       37
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 2285.13 (MB), peak = 2532.40 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2284.60 (MB), peak = 2532.40 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 17446 um.
#Total half perimeter of net bounding box = 8584 um.
#Total wire length on LAYER M1 = 30 um.
#Total wire length on LAYER M2 = 1147 um.
#Total wire length on LAYER M3 = 9527 um.
#Total wire length on LAYER M4 = 6742 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 8434
#Total number of multi-cut vias = 42 (  0.5%)
#Total number of single cut vias = 8392 ( 99.5%)
#Up-Via Summary (total 8434):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              3160 ( 98.7%)        42 (  1.3%)       3202
# M2              3009 (100.0%)         0 (  0.0%)       3009
# M3              2223 (100.0%)         0 (  0.0%)       2223
#-----------------------------------------------------------
#                 8392 ( 99.5%)        42 (  0.5%)       8434 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = -0.77 (MB)
#Total memory = 2284.60 (MB)
#Peak memory = 2532.40 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = -0.77 (MB)
#Total memory = 2284.60 (MB)
#Peak memory = 2532.40 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:21
#Elapsed time = 00:00:22
#Increased memory = -53.15 (MB)
#Total memory = 2233.47 (MB)
#Peak memory = 2532.40 (MB)
#Number of warnings = 7
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Dec  5 23:44:59 2024
#
% End globalDetailRoute (date=12/05 23:44:59, total cpu=0:00:21.5, real=0:00:22.0, peak res=2286.6M, current mem=2232.5M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=12/05 23:44:59, mem=2232.5M)

globalDetailRoute

#Start globalDetailRoute on Thu Dec  5 23:44:59 2024
#
#Generating timing data, please wait...
#7653 total nets, 42 already routed, 42 will ignore in trialRoute
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#Dump tif for version 2.1
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out_v. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 7669
End delay calculation. (MEM=2696 CPU=0:00:01.1 REAL=0:00:01.0)
#Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2249.60 (MB), peak = 2532.40 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#num needed restored net=0
#need_extraction net=0 (total=10151)
#Start reading timing information from file .timing_file_910311.tif.gz ...
#Read in timing information for 36 ports, 7572 instances from timing file .timing_file_910311.tif.gz.
#NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
#Total number of trivial nets (e.g. < 2 pins) = 2516 (skipped).
#Total number of routable nets = 7635.
#Total number of nets in the design = 10151.
#7593 routable nets do not have any wires.
#42 routable nets have routed wires.
#7593 nets will be global routed.
#42 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Thu Dec  5 23:45:05 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10149 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2256.70 (MB), peak = 2532.40 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2261.08 (MB), peak = 2532.40 (MB)
#
#Finished routing data preparation on Thu Dec  5 23:45:07 2024
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 10.06 (MB)
#Total memory = 2261.08 (MB)
#Peak memory = 2532.40 (MB)
#
#
#Start global routing on Thu Dec  5 23:45:07 2024
#
#
#Start global routing initialization on Thu Dec  5 23:45:07 2024
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Dec  5 23:45:07 2024
#
#Start routing resource analysis on Thu Dec  5 23:45:07 2024
#
#Routing resource analysis is done on Thu Dec  5 23:45:08 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        4885        2614      250000     1.57%
#  M2             V        5405        2095      250000     0.00%
#  M3             H        5996        1503      250000     0.00%
#  M4             V        5405        2095      250000     0.00%
#  M5             H        1514        5985      250000    79.68%
#  M6             V        1514        5986      250000    79.68%
#  M7             H        7499           0      250000     0.00%
#  M8             V        1875           0      250000     0.00%
#  M9             H        1875           0      250000     0.00%
#  AP             V         230           0      250000    54.00%
#  --------------------------------------------------------------
#  Total                  36199      27.04%     2500000    21.49%
#
#  43 nets (0.42%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Dec  5 23:45:08 2024
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2292.79 (MB), peak = 2532.40 (MB)
#
#
#Global routing initialization is done on Thu Dec  5 23:45:08 2024
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2300.03 (MB), peak = 2532.40 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2296.59 (MB), peak = 2532.40 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2298.23 (MB), peak = 2532.40 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2298.23 (MB), peak = 2532.40 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2299.23 (MB), peak = 2532.40 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2516 (skipped).
#Total number of routable nets = 7635.
#Total number of nets in the design = 10151.
#
#7635 routable nets have routed wires.
#42 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            7593  
#-----------------------------
#        Total            7593  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 42            7593  
#------------------------------------------------
#        Total                 42            7593  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2           12(0.00%)      6(0.00%)      2(0.00%)      1(0.00%)   (0.01%)
#  M3            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M9            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  AP            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     12(0.00%)      6(0.00%)      2(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   M1(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M2(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M3(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M4(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M5(H)    |         54.30 |       4936.13 |    -0.01    14.39    28.80    43.20 |
[hotspot] |   M6(V)    |         54.30 |       4936.13 |    14.39    -0.01    43.20    28.80 |
[hotspot] |   M7(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M8(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M9(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   AP(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   worst    | (M5)    54.30 | (M5)  4936.13 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] | all layers |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 720445 um.
#Total half perimeter of net bounding box = 689328 um.
#Total wire length on LAYER M1 = 86550 um.
#Total wire length on LAYER M2 = 182938 um.
#Total wire length on LAYER M3 = 227819 um.
#Total wire length on LAYER M4 = 177943 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 44277 um.
#Total wire length on LAYER M8 = 849 um.
#Total wire length on LAYER M9 = 69 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 58494
#Total number of multi-cut vias = 42 (  0.1%)
#Total number of single cut vias = 58452 ( 99.9%)
#Up-Via Summary (total 58494):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             29705 ( 99.9%)        42 (  0.1%)      29747
# M2             20719 (100.0%)         0 (  0.0%)      20719
# M3              6293 (100.0%)         0 (  0.0%)       6293
# M4               531 (100.0%)         0 (  0.0%)        531
# M5               531 (100.0%)         0 (  0.0%)        531
# M6               531 (100.0%)         0 (  0.0%)        531
# M7               138 (100.0%)         0 (  0.0%)        138
# M8                 4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#                58452 ( 99.9%)        42 (  0.1%)      58494 
#
#Max overcon = 4 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 18.94 (MB)
#Total memory = 2280.02 (MB)
#Peak memory = 2532.40 (MB)
#
#Finished global routing on Thu Dec  5 23:45:15 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2247.38 (MB), peak = 2532.40 (MB)
#Start Track Assignment.
#Done with 12299 horizontal wires in 16 hboxes and 13294 vertical wires in 16 hboxes.
#Done with 2256 horizontal wires in 16 hboxes and 2038 vertical wires in 16 hboxes.
#Done with 16 horizontal wires in 16 hboxes and 16 vertical wires in 16 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1         86423.69 	  0.08%  	  0.00% 	  0.08%
# M2        181498.31 	  0.02%  	  0.00% 	  0.00%
# M3        217172.91 	  0.03%  	  0.00% 	  0.00%
# M4        171023.21 	  0.02%  	  0.00% 	  0.01%
# M5             0.00 	  0.00%  	  0.00% 	  0.00%
# M6             0.00 	  0.00%  	  0.00% 	  0.00%
# M7         44264.10 	  0.01%  	  0.00% 	  0.00%
# M8           845.60 	  0.00%  	  0.00% 	  0.00%
# M9            69.80 	  0.00%  	  0.00% 	  0.00%
# AP             0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      701297.62  	  0.03% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 717349 um.
#Total half perimeter of net bounding box = 689328 um.
#Total wire length on LAYER M1 = 86404 um.
#Total wire length on LAYER M2 = 182080 um.
#Total wire length on LAYER M3 = 226157 um.
#Total wire length on LAYER M4 = 177585 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 44236 um.
#Total wire length on LAYER M8 = 819 um.
#Total wire length on LAYER M9 = 69 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 58494
#Total number of multi-cut vias = 42 (  0.1%)
#Total number of single cut vias = 58452 ( 99.9%)
#Up-Via Summary (total 58494):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             29705 ( 99.9%)        42 (  0.1%)      29747
# M2             20719 (100.0%)         0 (  0.0%)      20719
# M3              6293 (100.0%)         0 (  0.0%)       6293
# M4               531 (100.0%)         0 (  0.0%)        531
# M5               531 (100.0%)         0 (  0.0%)        531
# M6               531 (100.0%)         0 (  0.0%)        531
# M7               138 (100.0%)         0 (  0.0%)        138
# M8                 4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#                58452 ( 99.9%)        42 (  0.1%)      58494 
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2287.66 (MB), peak = 2532.40 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:17
#Increased memory = 36.91 (MB)
#Total memory = 2287.92 (MB)
#Peak memory = 2532.40 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 29 violations
#    elapsed time = 00:00:05, memory = 2334.65 (MB)
#    completing 20% with 58 violations
#    elapsed time = 00:00:13, memory = 2331.84 (MB)
#    completing 30% with 84 violations
#    elapsed time = 00:00:17, memory = 2336.10 (MB)
#    completing 40% with 68 violations
#    elapsed time = 00:00:26, memory = 2333.62 (MB)
#    completing 50% with 37 violations
#    elapsed time = 00:00:35, memory = 2339.43 (MB)
#    completing 60% with 42 violations
#    elapsed time = 00:00:40, memory = 2337.99 (MB)
#    completing 70% with 72 violations
#    elapsed time = 00:00:47, memory = 2337.19 (MB)
#    completing 80% with 85 violations
#    elapsed time = 00:00:52, memory = 2336.91 (MB)
#    completing 90% with 71 violations
#    elapsed time = 00:01:00, memory = 2335.73 (MB)
#    completing 100% with 46 violations
#    elapsed time = 00:01:08, memory = 2339.66 (MB)
#   number of violations = 46
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        1        0        9        0       10
#	M2            5        0       29        0        2       36
#	Totals        5        1       29        9        2       46
#cpu time = 00:01:08, elapsed time = 00:01:08, memory = 2288.64 (MB), peak = 2532.40 (MB)
#start 1st optimization iteration ...
#   number of violations = 27
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp      Mar   Totals
#	M1            0        0        0        0        0
#	M2            1       21        2        3       27
#	Totals        1       21        2        3       27
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2285.89 (MB), peak = 2532.40 (MB)
#start 2nd optimization iteration ...
#   number of violations = 25
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short      Mar   Totals
#	M1            0        0        0        0        0
#	M2            2        2       20        1       25
#	Totals        2        2       20        1       25
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2285.43 (MB), peak = 2532.40 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2284.96 (MB), peak = 2532.40 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 726959 um.
#Total half perimeter of net bounding box = 689328 um.
#Total wire length on LAYER M1 = 94105 um.
#Total wire length on LAYER M2 = 189750 um.
#Total wire length on LAYER M3 = 219518 um.
#Total wire length on LAYER M4 = 177652 um.
#Total wire length on LAYER M5 = 68 um.
#Total wire length on LAYER M6 = 90 um.
#Total wire length on LAYER M7 = 45016 um.
#Total wire length on LAYER M8 = 699 um.
#Total wire length on LAYER M9 = 62 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 60778
#Total number of multi-cut vias = 55 (  0.1%)
#Total number of single cut vias = 60723 ( 99.9%)
#Up-Via Summary (total 60778):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             31253 ( 99.9%)        42 (  0.1%)      31295
# M2             21503 (100.0%)         0 (  0.0%)      21503
# M3              6315 (100.0%)         0 (  0.0%)       6315
# M4               539 (100.0%)         0 (  0.0%)        539
# M5               534 (100.0%)         0 (  0.0%)        534
# M6               521 ( 97.6%)        13 (  2.4%)        534
# M7                54 (100.0%)         0 (  0.0%)         54
# M8                 4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#                60723 ( 99.9%)        55 (  0.1%)      60778 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:12
#Elapsed time = 00:01:12
#Increased memory = -2.96 (MB)
#Total memory = 2284.96 (MB)
#Peak memory = 2532.40 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2284.73 (MB), peak = 2532.40 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 726959 um.
#Total half perimeter of net bounding box = 689328 um.
#Total wire length on LAYER M1 = 94105 um.
#Total wire length on LAYER M2 = 189750 um.
#Total wire length on LAYER M3 = 219518 um.
#Total wire length on LAYER M4 = 177652 um.
#Total wire length on LAYER M5 = 68 um.
#Total wire length on LAYER M6 = 90 um.
#Total wire length on LAYER M7 = 45016 um.
#Total wire length on LAYER M8 = 699 um.
#Total wire length on LAYER M9 = 62 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 60778
#Total number of multi-cut vias = 55 (  0.1%)
#Total number of single cut vias = 60723 ( 99.9%)
#Up-Via Summary (total 60778):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             31253 ( 99.9%)        42 (  0.1%)      31295
# M2             21503 (100.0%)         0 (  0.0%)      21503
# M3              6315 (100.0%)         0 (  0.0%)       6315
# M4               539 (100.0%)         0 (  0.0%)        539
# M5               534 (100.0%)         0 (  0.0%)        534
# M6               521 ( 97.6%)        13 (  2.4%)        534
# M7                54 (100.0%)         0 (  0.0%)         54
# M8                 4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#                60723 ( 99.9%)        55 (  0.1%)      60778 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 726959 um.
#Total half perimeter of net bounding box = 689328 um.
#Total wire length on LAYER M1 = 94105 um.
#Total wire length on LAYER M2 = 189750 um.
#Total wire length on LAYER M3 = 219518 um.
#Total wire length on LAYER M4 = 177652 um.
#Total wire length on LAYER M5 = 68 um.
#Total wire length on LAYER M6 = 90 um.
#Total wire length on LAYER M7 = 45016 um.
#Total wire length on LAYER M8 = 699 um.
#Total wire length on LAYER M9 = 62 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 60778
#Total number of multi-cut vias = 55 (  0.1%)
#Total number of single cut vias = 60723 ( 99.9%)
#Up-Via Summary (total 60778):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             31253 ( 99.9%)        42 (  0.1%)      31295
# M2             21503 (100.0%)         0 (  0.0%)      21503
# M3              6315 (100.0%)         0 (  0.0%)       6315
# M4               539 (100.0%)         0 (  0.0%)        539
# M5               534 (100.0%)         0 (  0.0%)        534
# M6               521 ( 97.6%)        13 (  2.4%)        534
# M7                54 (100.0%)         0 (  0.0%)         54
# M8                 4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#                60723 ( 99.9%)        55 (  0.1%)      60778 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#12.51% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 2284.45 (MB), peak = 2532.40 (MB)
#CELL_VIEW torus_D_W32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 726959 um.
#Total half perimeter of net bounding box = 689328 um.
#Total wire length on LAYER M1 = 94105 um.
#Total wire length on LAYER M2 = 189750 um.
#Total wire length on LAYER M3 = 219518 um.
#Total wire length on LAYER M4 = 177652 um.
#Total wire length on LAYER M5 = 68 um.
#Total wire length on LAYER M6 = 90 um.
#Total wire length on LAYER M7 = 45016 um.
#Total wire length on LAYER M8 = 699 um.
#Total wire length on LAYER M9 = 62 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 60778
#Total number of multi-cut vias = 52584 ( 86.5%)
#Total number of single cut vias = 8194 ( 13.5%)
#Up-Via Summary (total 60778):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              8049 ( 25.7%)     23246 ( 74.3%)      31295
# M2               137 (  0.6%)     21366 ( 99.4%)      21503
# M3                 8 (  0.1%)      6307 ( 99.9%)       6315
# M4                 0 (  0.0%)       539 (100.0%)        539
# M5                 0 (  0.0%)       534 (100.0%)        534
# M6                 0 (  0.0%)       534 (100.0%)        534
# M7                 0 (  0.0%)        54 (100.0%)         54
# M8                 0 (  0.0%)         4 (100.0%)          4
#-----------------------------------------------------------
#                 8194 ( 13.5%)     52584 ( 86.5%)      60778 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 2284.25 (MB), peak = 2532.40 (MB)
#CELL_VIEW torus_D_W32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Dec  5 23:47:00 2024
#
#
#Start Post Route Wire Spread.
#Done with 2272 horizontal wires in 31 hboxes and 2323 vertical wires in 31 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 730514 um.
#Total half perimeter of net bounding box = 689328 um.
#Total wire length on LAYER M1 = 94238 um.
#Total wire length on LAYER M2 = 190614 um.
#Total wire length on LAYER M3 = 220672 um.
#Total wire length on LAYER M4 = 178989 um.
#Total wire length on LAYER M5 = 68 um.
#Total wire length on LAYER M6 = 90 um.
#Total wire length on LAYER M7 = 45081 um.
#Total wire length on LAYER M8 = 699 um.
#Total wire length on LAYER M9 = 62 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 60778
#Total number of multi-cut vias = 52584 ( 86.5%)
#Total number of single cut vias = 8194 ( 13.5%)
#Up-Via Summary (total 60778):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              8049 ( 25.7%)     23246 ( 74.3%)      31295
# M2               137 (  0.6%)     21366 ( 99.4%)      21503
# M3                 8 (  0.1%)      6307 ( 99.9%)       6315
# M4                 0 (  0.0%)       539 (100.0%)        539
# M5                 0 (  0.0%)       534 (100.0%)        534
# M6                 0 (  0.0%)       534 (100.0%)        534
# M7                 0 (  0.0%)        54 (100.0%)         54
# M8                 0 (  0.0%)         4 (100.0%)          4
#-----------------------------------------------------------
#                 8194 ( 13.5%)     52584 ( 86.5%)      60778 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 2283.82 (MB), peak = 2532.40 (MB)
#CELL_VIEW torus_D_W32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 2283.91 (MB), peak = 2532.40 (MB)
#CELL_VIEW torus_D_W32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 730514 um.
#Total half perimeter of net bounding box = 689328 um.
#Total wire length on LAYER M1 = 94238 um.
#Total wire length on LAYER M2 = 190614 um.
#Total wire length on LAYER M3 = 220672 um.
#Total wire length on LAYER M4 = 178989 um.
#Total wire length on LAYER M5 = 68 um.
#Total wire length on LAYER M6 = 90 um.
#Total wire length on LAYER M7 = 45081 um.
#Total wire length on LAYER M8 = 699 um.
#Total wire length on LAYER M9 = 62 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 60778
#Total number of multi-cut vias = 52584 ( 86.5%)
#Total number of single cut vias = 8194 ( 13.5%)
#Up-Via Summary (total 60778):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              8049 ( 25.7%)     23246 ( 74.3%)      31295
# M2               137 (  0.6%)     21366 ( 99.4%)      21503
# M3                 8 (  0.1%)      6307 ( 99.9%)       6315
# M4                 0 (  0.0%)       539 (100.0%)        539
# M5                 0 (  0.0%)       534 (100.0%)        534
# M6                 0 (  0.0%)       534 (100.0%)        534
# M7                 0 (  0.0%)        54 (100.0%)         54
# M8                 0 (  0.0%)         4 (100.0%)          4
#-----------------------------------------------------------
#                 8194 ( 13.5%)     52584 ( 86.5%)      60778 
#
#detailRoute Statistics:
#Cpu time = 00:01:56
#Elapsed time = 00:01:57
#Increased memory = -4.01 (MB)
#Total memory = 2283.91 (MB)
#Peak memory = 2532.40 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:02:19
#Elapsed time = 00:02:19
#Increased memory = 41.77 (MB)
#Total memory = 2274.29 (MB)
#Peak memory = 2532.40 (MB)
#Number of warnings = 1
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Dec  5 23:47:18 2024
#
% End globalDetailRoute (date=12/05 23:47:18, total cpu=0:02:19, real=0:02:19, peak res=2389.0M, current mem=2273.1M)
#Default setup view is reset to view_functional_wcl_slow.
#Default setup view is reset to view_functional_wcl_slow.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:02:41, elapsed time = 00:02:42, memory = 2253.70 (MB), peak = 2532.40 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   IMPESI-3014         33  The RC network is incomplete for net %s....
WARNING   NRIG-1303            1  The congestion map does not match the GC...
*** Message Summary: 35 warning(s), 0 error(s)

#% End routeDesign (date=12/05 23:47:18, total cpu=0:02:41, real=0:02:42, peak res=2389.0M, current mem=2253.7M)
<CMD> setFillerMode -corePrefix FILL -core {FILL1 FILL2 FILL4}
<CMD> addFiller
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to module ys[0].xs[0].torus_switch_xy.
*INFO:   Added 18577 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 144 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 148 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[0].xs[0].client_xy.
*INFO:   Added 66567 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 144 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 137 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[1].xs[0].torus_switch_xy.
*INFO:   Added 18353 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 163 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 142 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[1].xs[0].client_xy.
*INFO:   Added 66541 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 177 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 176 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[2].xs[0].torus_switch_xy.
*INFO:   Added 18610 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 132 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 135 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[2].xs[0].client_xy.
*INFO:   Added 66798 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 171 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 176 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[3].xs[0].torus_switch_xy.
*INFO:   Added 18384 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 160 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 159 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[3].xs[0].client_xy.
*INFO:   Added 66997 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 173 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 176 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[0].xs[1].torus_switch_xy.
*INFO:   Added 18536 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 168 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 183 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[0].xs[1].client_xy.
*INFO:   Added 67076 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 159 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 145 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[1].xs[1].torus_switch_xy.
*INFO:   Added 18292 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 170 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 184 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[1].xs[1].client_xy.
*INFO:   Added 67079 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 156 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 148 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[2].xs[1].torus_switch_xy.
*INFO:   Added 18573 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 138 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 155 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[2].xs[1].client_xy.
*INFO:   Added 67315 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 135 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 184 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[3].xs[1].torus_switch_xy.
*INFO:   Added 18322 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 159 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 172 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[3].xs[1].client_xy.
*INFO:   Added 67540 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 128 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 174 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[0].xs[2].torus_switch_xy.
*INFO:   Added 18594 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 135 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 152 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[0].xs[2].client_xy.
*INFO:   Added 66992 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 53 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 236 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[1].xs[2].torus_switch_xy.
*INFO:   Added 18354 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 145 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 169 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[1].xs[2].client_xy.
*INFO:   Added 66983 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 85 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 231 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[2].xs[2].torus_switch_xy.
*INFO:   Added 18624 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 109 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 123 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[2].xs[2].client_xy.
*INFO:   Added 67229 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 59 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 257 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[3].xs[2].torus_switch_xy.
*INFO:   Added 18361 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 158 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 163 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[3].xs[2].client_xy.
*INFO:   Added 67426 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 80 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 245 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[0].xs[3].torus_switch_xy.
*INFO:   Added 18608 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 140 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 152 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[0].xs[3].client_xy.
*INFO:   Added 67037 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 166 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 144 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[1].xs[3].torus_switch_xy.
*INFO:   Added 18349 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 169 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 166 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[1].xs[3].client_xy.
*INFO:   Added 67002 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 173 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 163 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[2].xs[3].torus_switch_xy.
*INFO:   Added 18589 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 136 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 132 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[2].xs[3].client_xy.
*INFO:   Added 67313 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 147 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 180 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[3].xs[3].torus_switch_xy.
*INFO:   Added 18378 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 142 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 157 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[3].xs[3].client_xy.
*INFO:   Added 67463 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 162 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 178 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to top-module.
*INFO:   Added 155872 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 2856 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 4145 filler insts (cell FILL1 / prefix FILL).
*INFO: Total 1541713 filler insts added - prefix FILL (CPU: 0:00:34.6).
For 1541713 new insts, <CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Dec  5 23:47:54 2024

Design Name: torus_D_W32
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (1500.0000, 1500.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**WARN: (IMPVFC-97):	IO pin clk of net clk has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin rst of net rst has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out_v of net out_v has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[31] of net out[31] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[30] of net out[30] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[29] of net out[29] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[28] of net out[28] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[27] of net out[27] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[26] of net out[26] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[25] of net out[25] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[24] of net out[24] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[23] of net out[23] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[22] of net out[22] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[21] of net out[21] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[20] of net out[20] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[19] of net out[19] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[18] of net out[18] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[17] of net out[17] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[16] of net out[16] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[15] of net out[15] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**** 23:47:54 **** Processed 5000 nets.
**** 23:47:55 **** Processed 10000 nets.
Net VDD: has special routes with opens, dangling Wire.
Net VSS: has special routes with opens, dangling Wire.
**WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
Type 'man IMPVFC-3' for more detail.

Begin Summary 
    6 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    994 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    1000 total info(s) created.
End Summary

End Time: Thu Dec  5 23:48:03 2024
Time Elapsed: 0:00:09.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1000 Viols.  0 Wrngs.
  (CPU Time: 0:00:08.8  MEM: 358.008M)

<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 3605.0) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:15.5  ELAPSED TIME: 16.00  MEM: 256.1M) ***

<CMD> saveNetlist asic-post-par.torus.32.v
Writing Netlist "asic-post-par.torus.32.v" ...
<CMD> extractRC
Extraction called for design 'torus_D_W32' of instances=1549285 and nets=10151 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design torus_D_W32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 3411.062M)
<CMD> write_sdf post-par.sdf -interconn all -setuphold split
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=3418.6 CPU=0:00:00.1 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: torus_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=3432.41)
siFlow : Timing analysis mode is single, using late cdB files
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out_v. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 7669
End delay calculation. (MEM=3598.98 CPU=0:00:01.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3598.98 CPU=0:00:02.3 REAL=0:00:03.0)
<CMD> streamOut post-par.torus.32.gds -merge /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds
Merge file: /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds has version number: 5
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 51
Statistics for GDS generated (version 5)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    212                             COMP
    213                          DIEAREA
    202                               AP
    200                               AP
    199                               AP
    198                               AP
    197                               AP
    196                               RV
    195                               RV
    191                               RV
    181                               M9
    179                               M9
    178                               M9
    177                               M9
    176                               M9
    175                             VIA8
    174                             VIA8
    170                             VIA8
    160                               M8
    158                               M8
    157                               M8
    156                               M8
    155                               M8
    154                             VIA7
    153                             VIA7
    149                             VIA7
    139                               M7
    137                               M7
    136                               M7
    135                               M7
    134                               M7
    133                             VIA6
    132                             VIA6
    131                             VIA6
    130                             VIA6
    129                             VIA6
    128                             VIA6
    127                             VIA6
    122                               M6
    121                               M6
    120                               M6
    119                               M6
    118                               M6
    53                                M3
    52                                M3
    185                               M9
    48                              VIA2
    29                                M2
    180                               M9
    47                              VIA2
    182                               M9
    44                              VIA2
    43                              VIA2
    172                             VIA8
    38                                M2
    95                                M5
    36                                M2
    93                                M5
    112                             VIA5
    194                               RV
    55                                M3
    113                               M6
    32                                M2
    54                                M3
    31                                M2
    107                             VIA5
    30                                M2
    49                              VIA2
    106                             VIA5
    33                                M2
    109                             VIA5
    10                                M1
    86                              VIA4
    50                                M3
    206                               AP
    69                              VIA3
    143                               M7
    6                                 CO
    169                             VIA8
    35                                M2
    8                                 M1
    164                               M8
    27                              VIA1
    141                               M7
    3                                 CO
    51                                M3
    70                              VIA3
    7                                 CO
    64                              VIA3
    173                             VIA8
    34                                M2
    92                                M5
    111                             VIA5
    11                                M1
    142                               M7
    4                                 CO
    9                                 M1
    28                              VIA1
    85                              VIA4
    138                               M7
    5                                 CO
    12                                M1
    88                              VIA4
    183                               M9
    45                              VIA2
    22                              VIA1
    152                             VIA7
    13                                M1
    71                                M4
    90                              VIA4
    184                               M9
    46                              VIA2
    161                               M8
    23                              VIA1
    171                             VIA8
    37                                M2
    94                                M5
    148                             VIA7
    14                                M1
    15                                M1
    72                                M4
    91                              VIA4
    150                             VIA7
    16                                M1
    73                                M4
    159                               M8
    26                              VIA1
    151                             VIA7
    17                                M1
    74                                M4
    1                                 CO
    162                               M8
    24                              VIA1
    140                               M7
    2                                 CO
    163                               M8
    25                              VIA1
    190                               RV
    56                                M3
    57                                M3
    114                               M6
    192                               RV
    58                                M3
    115                               M6
    193                               RV
    59                                M3
    116                               M6
    203                               AP
    65                              VIA3
    204                               AP
    66                              VIA3
    205                               AP
    67                              VIA3
    201                               AP
    68                              VIA3
    75                                M4
    76                                M4
    77                                M4
    78                                M4
    79                                M4
    80                                M4
    87                              VIA4
    89                              VIA4
    96                                M5
    97                                M5
    98                                M5
    99                                M5
    100                               M5
    101                               M5
    108                             VIA5
    110                             VIA5
    117                               M6
    210                               AP
    209                               AP
    208                               AP
    207                               AP
    189                               M9
    188                               M9
    187                               M9
    186                               M9
    168                               M8
    167                               M8
    166                               M8
    165                               M8
    147                               M7
    146                               M7
    145                               M7
    144                               M7
    63                                M3
    62                                M3
    39                                M2
    105                               M5
    103                               M5
    123                               M6
    42                                M2
    41                                M2
    40                                M2
    20                                M1
    60                                M3
    18                                M1
    61                                M3
    102                               M5
    21                                M1
    19                                M1
    81                                M4
    104                               M5
    82                                M4
    83                                M4
    84                                M4
    124                               M6
    125                               M6
    126                               M6


Stream Out Information Processed for GDS version 5:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                        1549285

Ports/Pins                             0

Nets                              120126
    metal layer M1                  6930
    metal layer M2                 59695
    metal layer M3                 32597
    metal layer M4                 18745
    metal layer M5                   555
    metal layer M6                   556
    metal layer M7                  1016
    metal layer M8                    30
    metal layer M9                     2

    Via Instances                  60783

Special Nets                        2032
    metal layer M1                   832
    metal layer M5                   600
    metal layer M6                   600

    Via Instances                1173874

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                7673
    metal layer M1                   751
    metal layer M2                  4767
    metal layer M3                  1671
    metal layer M4                   431
    metal layer M5                     5
    metal layer M6                     7
    metal layer M7                    40
    metal layer M8                     1


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Scanning GDS file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds to register cell name ......
Merging GDS file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds ......
	****** Merge file: /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds has version number: 5.
	****** Merge file: /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds has units: 1000 per micron.
	****** unit scaling factor = 2 ******
######Streamout is finished!
<CMD> report_timing > asic-post-par-timing.$asictop.$datawidth.rpt
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: torus_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3584.2)
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out_v. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 7669
End delay calculation. (MEM=3613.08 CPU=0:00:01.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3613.08 CPU=0:00:01.6 REAL=0:00:02.0)
<CMD> report_area > asic-post-par-area.torus.32.rpt
<CMD> report_power -hierarchy all > asic-post-par-power.torus.32.rpt
env CDS_WORKAREA is set to /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/asic

Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
Using Power View: view_functional_wcl_slow.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3205.84MB/4972.32MB/3368.71MB)

Begin Processing Timing Window Data for Power Calculation

ideal_clock(166.667MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3206.51MB/4972.32MB/3368.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3206.57MB/4972.32MB/3368.71MB)

Begin Processing Signal Activity


Starting Levelizing
2024-Dec-05 23:48:34 (2024-Dec-06 04:48:34 GMT)
2024-Dec-05 23:48:34 (2024-Dec-06 04:48:34 GMT): 10%
2024-Dec-05 23:48:34 (2024-Dec-06 04:48:34 GMT): 20%
2024-Dec-05 23:48:34 (2024-Dec-06 04:48:34 GMT): 30%
2024-Dec-05 23:48:34 (2024-Dec-06 04:48:34 GMT): 40%
2024-Dec-05 23:48:34 (2024-Dec-06 04:48:34 GMT): 50%
2024-Dec-05 23:48:34 (2024-Dec-06 04:48:34 GMT): 60%
2024-Dec-05 23:48:34 (2024-Dec-06 04:48:34 GMT): 70%
2024-Dec-05 23:48:34 (2024-Dec-06 04:48:34 GMT): 80%
2024-Dec-05 23:48:34 (2024-Dec-06 04:48:34 GMT): 90%

Finished Levelizing
2024-Dec-05 23:48:34 (2024-Dec-06 04:48:34 GMT)

Starting Activity Propagation
2024-Dec-05 23:48:34 (2024-Dec-06 04:48:34 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2024-Dec-05 23:48:35 (2024-Dec-06 04:48:35 GMT): 10%

Finished Activity Propagation
2024-Dec-05 23:48:35 (2024-Dec-06 04:48:35 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3207.32MB/4972.32MB/3368.71MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2024-Dec-05 23:48:35 (2024-Dec-06 04:48:35 GMT)
 ... Calculating switching power
2024-Dec-05 23:48:35 (2024-Dec-06 04:48:35 GMT): 10%
2024-Dec-05 23:48:35 (2024-Dec-06 04:48:35 GMT): 20%
2024-Dec-05 23:48:35 (2024-Dec-06 04:48:35 GMT): 30%
2024-Dec-05 23:48:35 (2024-Dec-06 04:48:35 GMT): 40%
2024-Dec-05 23:48:35 (2024-Dec-06 04:48:35 GMT): 50%
 ... Calculating internal and leakage power
2024-Dec-05 23:48:35 (2024-Dec-06 04:48:35 GMT): 60%
2024-Dec-05 23:48:35 (2024-Dec-06 04:48:35 GMT): 70%
2024-Dec-05 23:48:36 (2024-Dec-06 04:48:36 GMT): 80%
2024-Dec-05 23:48:36 (2024-Dec-06 04:48:36 GMT): 90%

Finished Calculating power
2024-Dec-05 23:48:36 (2024-Dec-06 04:48:36 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=3208.78MB/4980.32MB/3368.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3208.78MB/4980.32MB/3368.71MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3208.78MB/4980.32MB/3368.71MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3208.78MB/4980.32MB/3368.71MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.17-s075_1 (64bit) 03/15/2023 11:17 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-Dec-05 23:48:36 (2024-Dec-06 04:48:36 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: torus_D_W32
*
*	Liberty Libraries used:
*	        view_functional_wcl_slow: /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -hierarchy all
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        4.07638319 	   62.4466%
Total Switching Power:       2.18945471 	   33.5405%
Total Leakage Power:         0.26195056 	    4.0129%
Total Power:                 6.52778845
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         3.373      0.7891      0.1592       4.321        66.2
Macro                                  0           0           0           0           0
IO                                     0           0   7.574e-07   7.574e-07    1.16e-05
Combinational                     0.4852      0.7306     0.09385        1.31       20.06
Clock (Combinational)              0.218      0.6697    0.008934      0.8966       13.74
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              4.076       2.189       0.262       6.528         100
-----------------------------------------------------------------------------------------


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
ideal_clock                        0.218      0.6697    0.008934      0.8966       13.74
-----------------------------------------------------------------------------------------
Total                              0.218      0.6697    0.008934      0.8966       13.74
-----------------------------------------------------------------------------------------
Clock: ideal_clock
Clock Period: 0.006000 usec 
Clock Toggle Rate:   333.3333 Mhz 
Clock Static Probability:  0.5000
  


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      4.076       2.189       0.262       6.528         100


Hierarchy                       Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
ys[0].xs[0].client_xy            0.05517     0.01323     0.00381     0.07221       1.106 
ys[0].xs[0].torus_switch_xy
                                  0.1848      0.0834     0.01209      0.2802       4.293 
ys[0].xs[1].client_xy            0.05501    0.008188    0.003781     0.06698       1.026 
ys[0].xs[1].torus_switch_xy
                                  0.1916      0.1089     0.01227      0.3128       4.792 
ys[0].xs[2].client_xy            0.05501    0.008229    0.003781     0.06702       1.027 
ys[0].xs[2].torus_switch_xy
                                  0.1893     0.07251     0.01154      0.2734       4.188 
ys[0].xs[3].client_xy              0.055    0.007916    0.003781      0.0667       1.022 
ys[0].xs[3].torus_switch_xy
                                  0.1916      0.1031     0.01224      0.3069       4.702 
ys[1].xs[0].client_xy            0.05506    0.008978    0.003781     0.06782       1.039 
ys[1].xs[0].torus_switch_xy
                                  0.1898     0.08126     0.01163      0.2827       4.331 
ys[1].xs[1].client_xy            0.05504    0.007762    0.003781     0.06658        1.02 
ys[1].xs[1].torus_switch_xy
                                  0.1887      0.1217     0.01273      0.3231       4.949 
ys[1].xs[2].client_xy            0.05507    0.008147    0.003781       0.067       1.026 
ys[1].xs[2].torus_switch_xy
                                  0.1863     0.09073     0.01203      0.2891       4.429 
ys[1].xs[3].client_xy            0.05503    0.007711    0.003781     0.06652       1.019 
ys[1].xs[3].torus_switch_xy
                                  0.1885      0.1148     0.01273      0.3161       4.843 
ys[2].xs[0].client_xy            0.05503    0.008617    0.003781     0.06743       1.033 
ys[2].xs[0].torus_switch_xy
                                  0.1894     0.07216     0.01153      0.2731       4.183 
ys[2].xs[1].client_xy            0.05501    0.008624    0.003781     0.06742       1.033 
ys[2].xs[1].torus_switch_xy
                                   0.186     0.09238       0.012      0.2904       4.448 
ys[2].xs[2].client_xy            0.05504    0.008774    0.003781      0.0676       1.036 
ys[2].xs[2].torus_switch_xy
                                   0.184     0.05804     0.01132      0.2534       3.882 
ys[2].xs[3].client_xy            0.05502    0.008737    0.003781     0.06754       1.035 
ys[2].xs[3].torus_switch_xy
                                  0.1863     0.08781     0.01203      0.2862       4.384 
ys[3].xs[0].client_xy              0.055    0.007919    0.003781      0.0667       1.022 
ys[3].xs[0].torus_switch_xy
                                  0.1915      0.0934     0.01223      0.2972       4.553 
ys[3].xs[1].client_xy              0.055    0.008196    0.003781     0.06697       1.026 
ys[3].xs[1].torus_switch_xy
                                  0.1943      0.1335     0.01296      0.3408        5.22 
ys[3].xs[2].client_xy            0.05502    0.008079    0.003781     0.06688       1.024 
ys[3].xs[2].torus_switch_xy
                                  0.1863     0.08223     0.01203      0.2805       4.297 
ys[3].xs[3].client_xy            0.05498    0.008013    0.003781     0.06677       1.023 
ys[3].xs[3].torus_switch_xy
                                  0.1885      0.1101     0.01273      0.3114        4.77 
ys[0].xs[0].client_xy/regulator
                                0.008861    0.001129    0.000768     0.01076      0.1648 
ys[0].xs[1].client_xy/regulator
                                0.008882    0.001135   0.0007714     0.01079      0.1653 
ys[0].xs[2].client_xy/regulator
                                0.008881    0.001097   0.0007714     0.01075      0.1647 
ys[0].xs[3].client_xy/regulator
                                0.008881    0.001135   0.0007714     0.01079      0.1653 
ys[1].xs[0].client_xy/regulator
                                0.008881    0.001121   0.0007714     0.01077       0.165 
ys[1].xs[1].client_xy/regulator
                                0.008878     0.00112   0.0007714     0.01077       0.165 
ys[1].xs[2].client_xy/regulator
                                0.008881    0.001124   0.0007714     0.01078      0.1651 
ys[1].xs[3].client_xy/regulator
                                0.008878    0.001123   0.0007714     0.01077       0.165 
ys[2].xs[0].client_xy/regulator
                                0.008881    0.001098   0.0007714     0.01075      0.1647 
ys[2].xs[1].client_xy/regulator
                                 0.00888    0.001109   0.0007714     0.01076      0.1648 
ys[2].xs[2].client_xy/regulator
                                0.008882     0.00111   0.0007714     0.01076      0.1649 
ys[2].xs[3].client_xy/regulator
                                0.008882    0.001127   0.0007714     0.01078      0.1651 
ys[3].xs[0].client_xy/regulator
                                0.008881    0.001104   0.0007714     0.01076      0.1648 
ys[3].xs[1].client_xy/regulator
                                0.008881    0.001104   0.0007714     0.01076      0.1648 
ys[3].xs[2].client_xy/regulator
                                0.008879    0.001113   0.0007714     0.01076      0.1649 
ys[3].xs[3].client_xy/regulator
                                0.008878    0.001102   0.0007714     0.01075      0.1647 
ys[0].xs[0].torus_switch_xy/dor_inst
                                0.001083    0.004991   0.0003655     0.00644     0.09865 
ys[0].xs[0].torus_switch_xy/xbar_gen[0].xbar_inst
                               0.0005841   0.0003775   9.871e-05     0.00106     0.01624 
ys[0].xs[0].torus_switch_xy/xbar_gen[1].xbar_inst
                               0.0005838   0.0002902   9.871e-05   0.0009727      0.0149 
ys[0].xs[0].torus_switch_xy/xbar_gen[2].xbar_inst
                               0.0005838   0.0002443   9.871e-05   0.0009267      0.0142 
ys[0].xs[0].torus_switch_xy/xbar_gen[3].xbar_inst
                               0.0005856   0.0003918   9.871e-05    0.001076     0.01649 
ys[0].xs[0].torus_switch_xy/xbar_gen[4].xbar_inst
                               0.0005831   0.0003308   9.871e-05    0.001013     0.01551 
ys[0].xs[0].torus_switch_xy/xbar_gen[5].xbar_inst
                               0.0005835    0.000255   9.871e-05   0.0009372     0.01436 
ys[0].xs[0].torus_switch_xy/xbar_gen[6].xbar_inst
                               0.0005839   0.0002504   9.871e-05    0.000933     0.01429 
ys[0].xs[0].torus_switch_xy/xbar_gen[7].xbar_inst
                               0.0005837   0.0003377   9.871e-05     0.00102     0.01563 
ys[0].xs[0].torus_switch_xy/xbar_gen[8].xbar_inst
                               0.0005826   0.0003464   9.871e-05    0.001028     0.01574 
ys[0].xs[0].torus_switch_xy/xbar_gen[9].xbar_inst
                               0.0005843   0.0003838   9.871e-05    0.001067     0.01634 
ys[0].xs[0].torus_switch_xy/xbar_gen[10].xbar_inst
                               0.0005838   0.0004013   9.871e-05    0.001084      0.0166 
ys[0].xs[0].torus_switch_xy/xbar_gen[11].xbar_inst
                               0.0005835   0.0003622   9.871e-05    0.001044       0.016 
ys[0].xs[0].torus_switch_xy/xbar_gen[12].xbar_inst
                               0.0005827   0.0004347   9.871e-05    0.001116      0.0171 
ys[0].xs[0].torus_switch_xy/xbar_gen[13].xbar_inst
                               0.0005851   0.0003216   9.871e-05    0.001005      0.0154 
ys[0].xs[0].torus_switch_xy/xbar_gen[14].xbar_inst
                                0.000584   0.0004034   9.871e-05    0.001086     0.01664 
ys[0].xs[0].torus_switch_xy/xbar_gen[15].xbar_inst
                               0.0005832   0.0003635   9.871e-05    0.001045     0.01601 
ys[0].xs[0].torus_switch_xy/xbar_gen[16].xbar_inst
                                0.000584   0.0003488   9.871e-05    0.001032      0.0158 
ys[0].xs[0].torus_switch_xy/xbar_gen[17].xbar_inst
                               0.0005834   0.0002684   9.871e-05   0.0009505     0.01456 
ys[0].xs[0].torus_switch_xy/xbar_gen[18].xbar_inst
                                0.000583   0.0003859   9.871e-05    0.001068     0.01635 
ys[0].xs[0].torus_switch_xy/xbar_gen[19].xbar_inst
                               0.0005833   0.0003383   9.871e-05     0.00102     0.01563 
ys[0].xs[0].torus_switch_xy/xbar_gen[20].xbar_inst
                               0.0005833   0.0002944   9.871e-05   0.0009764     0.01496 
ys[0].xs[0].torus_switch_xy/xbar_gen[21].xbar_inst
                                0.000585   0.0003528   9.871e-05    0.001036     0.01588 
ys[0].xs[0].torus_switch_xy/xbar_gen[22].xbar_inst
                               0.0005838   0.0003222   9.871e-05    0.001005     0.01539 
ys[0].xs[0].torus_switch_xy/xbar_gen[23].xbar_inst
                               0.0005826   0.0003316   9.871e-05    0.001013     0.01552 
ys[0].xs[0].torus_switch_xy/xbar_gen[24].xbar_inst
                               0.0005845   0.0003919   9.871e-05    0.001075     0.01647 
ys[0].xs[0].torus_switch_xy/xbar_gen[25].xbar_inst
                               0.0005834   0.0002978   9.871e-05   0.0009799     0.01501 
ys[0].xs[0].torus_switch_xy/xbar_gen[26].xbar_inst
                               0.0005838   0.0003498   9.871e-05    0.001032     0.01581 
ys[0].xs[0].torus_switch_xy/xbar_gen[27].xbar_inst
                               0.0005838   0.0003234   9.871e-05    0.001006     0.01541 
ys[0].xs[0].torus_switch_xy/xbar_gen[28].xbar_inst
                                0.000583   0.0003843   9.871e-05    0.001066     0.01633 
ys[0].xs[0].torus_switch_xy/xbar_gen[29].xbar_inst
                               0.0005838    0.000241   9.871e-05   0.0009235     0.01415 
ys[0].xs[0].torus_switch_xy/xbar_gen[30].xbar_inst
                               0.0005847   0.0003253   9.871e-05    0.001009     0.01545 
ys[0].xs[0].torus_switch_xy/xbar_gen[31].xbar_inst
                               0.0005827   0.0003853   9.871e-05    0.001067     0.01634 
ys[0].xs[0].torus_switch_xy/xbar_gen[32].xbar_inst
                               0.0005842   0.0001965   9.871e-05   0.0008795     0.01347 
ys[0].xs[0].torus_switch_xy/xbar_gen[33].xbar_inst
                               0.0005839   0.0002217   9.871e-05   0.0009043     0.01385 
ys[0].xs[0].torus_switch_xy/xbar_gen[34].xbar_inst
                               0.0005846   0.0002213   9.871e-05   0.0009046     0.01386 
ys[0].xs[0].torus_switch_xy/xbar_gen[35].xbar_inst
                               0.0005837   0.0001934   9.871e-05   0.0008759     0.01342 
ys[0].xs[1].torus_switch_xy/dor_inst
                                0.001163    0.005159   0.0003777      0.0067      0.1026 
ys[0].xs[1].torus_switch_xy/xbar_gen[0].xbar_inst
                               0.0005836   0.0002896   9.871e-05   0.0009719     0.01489 
ys[0].xs[1].torus_switch_xy/xbar_gen[1].xbar_inst
                                0.000583   0.0002597   9.871e-05   0.0009414     0.01442 
ys[0].xs[1].torus_switch_xy/xbar_gen[2].xbar_inst
                               0.0005832   0.0002895   9.871e-05   0.0009715     0.01488 
ys[0].xs[1].torus_switch_xy/xbar_gen[3].xbar_inst
                               0.0005829   0.0002832   9.871e-05   0.0009649     0.01478 
ys[0].xs[1].torus_switch_xy/xbar_gen[4].xbar_inst
                               0.0005833   0.0002572   9.871e-05   0.0009392     0.01439 
ys[0].xs[1].torus_switch_xy/xbar_gen[5].xbar_inst
                               0.0005831   0.0002383   9.871e-05   0.0009202      0.0141 
ys[0].xs[1].torus_switch_xy/xbar_gen[6].xbar_inst
                               0.0005834    0.000252   9.871e-05   0.0009341     0.01431 
ys[0].xs[1].torus_switch_xy/xbar_gen[7].xbar_inst
                               0.0005835   0.0002595   9.871e-05   0.0009417     0.01443 
ys[0].xs[1].torus_switch_xy/xbar_gen[8].xbar_inst
                               0.0005838   0.0002687   9.871e-05   0.0009512     0.01457 
ys[0].xs[1].torus_switch_xy/xbar_gen[9].xbar_inst
                               0.0005841   0.0001843   9.871e-05   0.0008671     0.01328 
ys[0].xs[1].torus_switch_xy/xbar_gen[10].xbar_inst
                               0.0005834   0.0002726   9.871e-05   0.0009547     0.01463 
ys[0].xs[1].torus_switch_xy/xbar_gen[11].xbar_inst
                               0.0005831   0.0003117   9.871e-05   0.0009936     0.01522 
ys[0].xs[1].torus_switch_xy/xbar_gen[12].xbar_inst
                               0.0005833   0.0002143   9.871e-05   0.0008963     0.01373 
ys[0].xs[1].torus_switch_xy/xbar_gen[13].xbar_inst
                               0.0005836   0.0002461   9.871e-05   0.0009285     0.01422 
ys[0].xs[1].torus_switch_xy/xbar_gen[14].xbar_inst
                               0.0005837   0.0002197   9.871e-05   0.0009021     0.01382 
ys[0].xs[1].torus_switch_xy/xbar_gen[15].xbar_inst
                               0.0005828   0.0003133   9.871e-05   0.0009948     0.01524 
ys[0].xs[1].torus_switch_xy/xbar_gen[16].xbar_inst
                               0.0005833   0.0002418   9.871e-05   0.0009238     0.01415 
ys[0].xs[1].torus_switch_xy/xbar_gen[17].xbar_inst
                               0.0005839    0.000216   9.871e-05   0.0008986     0.01377 
ys[0].xs[1].torus_switch_xy/xbar_gen[18].xbar_inst
                               0.0005825   0.0002913   9.871e-05   0.0009726      0.0149 
ys[0].xs[1].torus_switch_xy/xbar_gen[19].xbar_inst
                               0.0005826   0.0002999   9.871e-05   0.0009812     0.01503 
ys[0].xs[1].torus_switch_xy/xbar_gen[20].xbar_inst
                               0.0005836   0.0002471   9.871e-05   0.0009294     0.01424 
ys[0].xs[1].torus_switch_xy/xbar_gen[21].xbar_inst
                               0.0005836   0.0001761   9.871e-05   0.0008583     0.01315 
ys[0].xs[1].torus_switch_xy/xbar_gen[22].xbar_inst
                               0.0005836   0.0002282   9.871e-05   0.0009106     0.01395 
ys[0].xs[1].torus_switch_xy/xbar_gen[23].xbar_inst
                               0.0005836   0.0002481   9.871e-05   0.0009304     0.01425 
ys[0].xs[1].torus_switch_xy/xbar_gen[24].xbar_inst
                               0.0005843   0.0002201   9.871e-05   0.0009031     0.01384 
ys[0].xs[1].torus_switch_xy/xbar_gen[25].xbar_inst
                               0.0005845   0.0001673   9.871e-05   0.0008505     0.01303 
ys[0].xs[1].torus_switch_xy/xbar_gen[26].xbar_inst
                               0.0005835   0.0002286   9.871e-05   0.0009108     0.01395 
ys[0].xs[1].torus_switch_xy/xbar_gen[27].xbar_inst
                               0.0005832   0.0002327   9.871e-05   0.0009146     0.01401 
ys[0].xs[1].torus_switch_xy/xbar_gen[28].xbar_inst
                               0.0005837   0.0002442   9.871e-05   0.0009266     0.01419 
ys[0].xs[1].torus_switch_xy/xbar_gen[29].xbar_inst
                               0.0005828   0.0002611   9.871e-05   0.0009427     0.01444 
ys[0].xs[1].torus_switch_xy/xbar_gen[30].xbar_inst
                               0.0005829   0.0002752   9.871e-05   0.0009568     0.01466 
ys[0].xs[1].torus_switch_xy/xbar_gen[31].xbar_inst
                               0.0005829    0.000297   9.871e-05   0.0009786     0.01499 
ys[0].xs[1].torus_switch_xy/xbar_gen[32].xbar_inst
                               0.0005824   0.0002725   9.871e-05   0.0009536     0.01461 
ys[0].xs[1].torus_switch_xy/xbar_gen[33].xbar_inst
                               0.0005825   0.0002258   9.871e-05   0.0009071      0.0139 
ys[0].xs[1].torus_switch_xy/xbar_gen[34].xbar_inst
                               0.0005835   0.0002738   9.871e-05    0.000956     0.01465 
ys[0].xs[1].torus_switch_xy/xbar_gen[35].xbar_inst
                               0.0005837   0.0002636   9.871e-05    0.000946     0.01449 
ys[0].xs[2].torus_switch_xy/dor_inst
                                0.001163     0.00521   0.0003777    0.006751      0.1034 
ys[0].xs[2].torus_switch_xy/xbar_gen[0].xbar_inst
                               0.0005856   0.0001504   9.871e-05   0.0008347     0.01279 
ys[0].xs[2].torus_switch_xy/xbar_gen[1].xbar_inst
                               0.0005853    0.000134   9.871e-05    0.000818     0.01253 
ys[0].xs[2].torus_switch_xy/xbar_gen[2].xbar_inst
                               0.0005859   0.0001389   9.871e-05   0.0008235     0.01262 
ys[0].xs[2].torus_switch_xy/xbar_gen[3].xbar_inst
                               0.0005849   0.0001548   9.871e-05   0.0008384     0.01284 
ys[0].xs[2].torus_switch_xy/xbar_gen[4].xbar_inst
                               0.0005856   0.0001389   9.871e-05   0.0008232     0.01261 
ys[0].xs[2].torus_switch_xy/xbar_gen[5].xbar_inst
                               0.0005854    0.000121   9.871e-05   0.0008051     0.01233 
ys[0].xs[2].torus_switch_xy/xbar_gen[6].xbar_inst
                               0.0005856   0.0001327   9.871e-05    0.000817     0.01252 
ys[0].xs[2].torus_switch_xy/xbar_gen[7].xbar_inst
                               0.0005854   0.0001168   9.871e-05   0.0008009     0.01227 
ys[0].xs[2].torus_switch_xy/xbar_gen[8].xbar_inst
                               0.0005852   0.0001297   9.871e-05   0.0008136     0.01246 
ys[0].xs[2].torus_switch_xy/xbar_gen[9].xbar_inst
                               0.0005854    0.000136   9.871e-05   0.0008202     0.01256 
ys[0].xs[2].torus_switch_xy/xbar_gen[10].xbar_inst
                               0.0005844   0.0001385   9.871e-05   0.0008216     0.01259 
ys[0].xs[2].torus_switch_xy/xbar_gen[11].xbar_inst
                               0.0005855   0.0001802   9.871e-05   0.0008644     0.01324 
ys[0].xs[2].torus_switch_xy/xbar_gen[12].xbar_inst
                               0.0005852   0.0001304   9.871e-05   0.0008144     0.01248 
ys[0].xs[2].torus_switch_xy/xbar_gen[13].xbar_inst
                               0.0005847   0.0001587   9.871e-05   0.0008421      0.0129 
ys[0].xs[2].torus_switch_xy/xbar_gen[14].xbar_inst
                                0.000585   0.0001292   9.871e-05   0.0008129     0.01245 
ys[0].xs[2].torus_switch_xy/xbar_gen[15].xbar_inst
                               0.0005859   0.0001833   9.871e-05   0.0008678     0.01329 
ys[0].xs[2].torus_switch_xy/xbar_gen[16].xbar_inst
                               0.0005854   0.0001476   9.871e-05   0.0008318     0.01274 
ys[0].xs[2].torus_switch_xy/xbar_gen[17].xbar_inst
                               0.0005854   0.0001675   9.871e-05   0.0008517     0.01305 
ys[0].xs[2].torus_switch_xy/xbar_gen[18].xbar_inst
                               0.0005859   0.0001606   9.871e-05   0.0008451     0.01295 
ys[0].xs[2].torus_switch_xy/xbar_gen[19].xbar_inst
                               0.0005854   0.0001402   9.871e-05   0.0008243     0.01263 
ys[0].xs[2].torus_switch_xy/xbar_gen[20].xbar_inst
                               0.0005855    0.000134   9.871e-05   0.0008183     0.01254 
ys[0].xs[2].torus_switch_xy/xbar_gen[21].xbar_inst
                               0.0005854   0.0001328   9.871e-05   0.0008168     0.01251 
ys[0].xs[2].torus_switch_xy/xbar_gen[22].xbar_inst
                               0.0005848   0.0001651   9.871e-05   0.0008486       0.013 
ys[0].xs[2].torus_switch_xy/xbar_gen[23].xbar_inst
                               0.0005846   0.0001796   9.871e-05   0.0008629     0.01322 
ys[0].xs[2].torus_switch_xy/xbar_gen[24].xbar_inst
                               0.0005856   0.0001835   9.871e-05   0.0008677     0.01329 
ys[0].xs[2].torus_switch_xy/xbar_gen[25].xbar_inst
                               0.0005858    0.000136   9.871e-05   0.0008205     0.01257 
ys[0].xs[2].torus_switch_xy/xbar_gen[26].xbar_inst
                               0.0005854   0.0001345   9.871e-05   0.0008186     0.01254 
ys[0].xs[2].torus_switch_xy/xbar_gen[27].xbar_inst
                               0.0005854   0.0001599   9.871e-05    0.000844     0.01293 
ys[0].xs[2].torus_switch_xy/xbar_gen[28].xbar_inst
                               0.0005855    0.000171   9.871e-05   0.0008551      0.0131 
ys[0].xs[2].torus_switch_xy/xbar_gen[29].xbar_inst
                               0.0005853   0.0001419   9.871e-05   0.0008259     0.01265 
ys[0].xs[2].torus_switch_xy/xbar_gen[30].xbar_inst
                                0.000585   0.0001803   9.871e-05    0.000864     0.01324 
ys[0].xs[2].torus_switch_xy/xbar_gen[31].xbar_inst
                               0.0005856   0.0001882   9.871e-05   0.0008725     0.01337 
ys[0].xs[2].torus_switch_xy/xbar_gen[32].xbar_inst
                               0.0005847   0.0001348   9.871e-05   0.0008182     0.01253 
ys[0].xs[2].torus_switch_xy/xbar_gen[33].xbar_inst
                               0.0005846   0.0001367   9.871e-05     0.00082     0.01256 
ys[0].xs[2].torus_switch_xy/xbar_gen[34].xbar_inst
                               0.0005854   0.0001541   9.871e-05   0.0008382     0.01284 
ys[0].xs[2].torus_switch_xy/xbar_gen[35].xbar_inst
                               0.0005854   0.0001636   9.871e-05   0.0008477     0.01299 
ys[0].xs[3].torus_switch_xy/dor_inst
                                0.001118    0.005208   0.0003803    0.006707      0.1027 
ys[0].xs[3].torus_switch_xy/xbar_gen[0].xbar_inst
                               0.0005843   0.0001507   9.871e-05   0.0008337     0.01277 
ys[0].xs[3].torus_switch_xy/xbar_gen[1].xbar_inst
                               0.0005848   0.0001734   9.871e-05    0.000857     0.01313 
ys[0].xs[3].torus_switch_xy/xbar_gen[2].xbar_inst
                               0.0005845   0.0002028   9.871e-05    0.000886     0.01357 
ys[0].xs[3].torus_switch_xy/xbar_gen[3].xbar_inst
                               0.0005842     0.00014   9.871e-05   0.0008229     0.01261 
ys[0].xs[3].torus_switch_xy/xbar_gen[4].xbar_inst
                               0.0005839     0.00014   9.871e-05   0.0008227      0.0126 
ys[0].xs[3].torus_switch_xy/xbar_gen[5].xbar_inst
                               0.0005837   0.0002187   9.871e-05   0.0009011      0.0138 
ys[0].xs[3].torus_switch_xy/xbar_gen[6].xbar_inst
                               0.0005845   0.0001993   9.871e-05   0.0008825     0.01352 
ys[0].xs[3].torus_switch_xy/xbar_gen[7].xbar_inst
                               0.0005844   0.0002191   9.871e-05   0.0009023     0.01382 
ys[0].xs[3].torus_switch_xy/xbar_gen[8].xbar_inst
                               0.0005836   0.0003043   9.871e-05   0.0009866     0.01511 
ys[0].xs[3].torus_switch_xy/xbar_gen[9].xbar_inst
                               0.0005841   0.0002774   9.871e-05   0.0009602     0.01471 
ys[0].xs[3].torus_switch_xy/xbar_gen[10].xbar_inst
                               0.0005841   0.0001884   9.871e-05   0.0008712     0.01335 
ys[0].xs[3].torus_switch_xy/xbar_gen[11].xbar_inst
                               0.0005833   0.0002258   9.871e-05   0.0009079     0.01391 
ys[0].xs[3].torus_switch_xy/xbar_gen[12].xbar_inst
                               0.0005841   0.0001434   9.871e-05   0.0008262     0.01266 
ys[0].xs[3].torus_switch_xy/xbar_gen[13].xbar_inst
                               0.0005838   0.0002715   9.871e-05    0.000954     0.01461 
ys[0].xs[3].torus_switch_xy/xbar_gen[14].xbar_inst
                               0.0005844   0.0001554   9.871e-05   0.0008384     0.01284 
ys[0].xs[3].torus_switch_xy/xbar_gen[15].xbar_inst
                               0.0005836   0.0003443   9.871e-05    0.001027     0.01573 
ys[0].xs[3].torus_switch_xy/xbar_gen[16].xbar_inst
                               0.0005835   0.0002437   9.871e-05   0.0009259     0.01418 
ys[0].xs[3].torus_switch_xy/xbar_gen[17].xbar_inst
                               0.0005838   0.0002347   9.871e-05   0.0009172     0.01405 
ys[0].xs[3].torus_switch_xy/xbar_gen[18].xbar_inst
                               0.0005839   0.0002664   9.871e-05    0.000949     0.01454 
ys[0].xs[3].torus_switch_xy/xbar_gen[19].xbar_inst
                               0.0005849    0.000148   9.871e-05   0.0008317     0.01274 
ys[0].xs[3].torus_switch_xy/xbar_gen[20].xbar_inst
                               0.0005839   0.0001723   9.871e-05   0.0008549      0.0131 
ys[0].xs[3].torus_switch_xy/xbar_gen[21].xbar_inst
                               0.0005836   0.0002865   9.871e-05   0.0009688     0.01484 
ys[0].xs[3].torus_switch_xy/xbar_gen[22].xbar_inst
                               0.0005831   0.0002383   9.871e-05   0.0009201      0.0141 
ys[0].xs[3].torus_switch_xy/xbar_gen[23].xbar_inst
                               0.0005843   0.0001532   9.871e-05   0.0008362     0.01281 
ys[0].xs[3].torus_switch_xy/xbar_gen[24].xbar_inst
                               0.0005836   0.0001607   9.871e-05    0.000843     0.01291 
ys[0].xs[3].torus_switch_xy/xbar_gen[25].xbar_inst
                               0.0005839   0.0001798   9.871e-05   0.0008624     0.01321 
ys[0].xs[3].torus_switch_xy/xbar_gen[26].xbar_inst
                               0.0005837   0.0001941   9.871e-05   0.0008765     0.01343 
ys[0].xs[3].torus_switch_xy/xbar_gen[27].xbar_inst
                               0.0005844    0.000179   9.871e-05   0.0008622     0.01321 
ys[0].xs[3].torus_switch_xy/xbar_gen[28].xbar_inst
                               0.0005837   0.0001455   9.871e-05   0.0008279     0.01268 
ys[0].xs[3].torus_switch_xy/xbar_gen[29].xbar_inst
                               0.0005841    0.000212   9.871e-05   0.0008948     0.01371 
ys[0].xs[3].torus_switch_xy/xbar_gen[30].xbar_inst
                               0.0005853   0.0001376   9.871e-05   0.0008216     0.01259 
ys[0].xs[3].torus_switch_xy/xbar_gen[31].xbar_inst
                               0.0005841   0.0002422   9.871e-05    0.000925     0.01417 
ys[0].xs[3].torus_switch_xy/xbar_gen[32].xbar_inst
                               0.0005838    0.000156   9.871e-05   0.0008385     0.01285 
ys[0].xs[3].torus_switch_xy/xbar_gen[33].xbar_inst
                               0.0005842   0.0001481   9.871e-05   0.0008311     0.01273 
ys[0].xs[3].torus_switch_xy/xbar_gen[34].xbar_inst
                               0.0005849    0.000139   9.871e-05   0.0008226      0.0126 
ys[0].xs[3].torus_switch_xy/xbar_gen[35].xbar_inst
                               0.0005844   0.0001682   9.871e-05   0.0008513     0.01304 
ys[1].xs[0].torus_switch_xy/dor_inst
                                0.001185    0.005289   0.0003698    0.006844      0.1048 
ys[1].xs[0].torus_switch_xy/xbar_gen[0].xbar_inst
                               0.0005838   0.0002007   9.871e-05   0.0008832     0.01353 
ys[1].xs[0].torus_switch_xy/xbar_gen[1].xbar_inst
                               0.0005846   0.0001218   9.871e-05   0.0008051     0.01233 
ys[1].xs[0].torus_switch_xy/xbar_gen[2].xbar_inst
                                0.000585   0.0001732   9.871e-05   0.0008568     0.01313 
ys[1].xs[0].torus_switch_xy/xbar_gen[3].xbar_inst
                               0.0005843     0.00017   9.871e-05    0.000853     0.01307 
ys[1].xs[0].torus_switch_xy/xbar_gen[4].xbar_inst
                               0.0005837   0.0002489   9.871e-05   0.0009313     0.01427 
ys[1].xs[0].torus_switch_xy/xbar_gen[5].xbar_inst
                               0.0005845   0.0001587   9.871e-05   0.0008419      0.0129 
ys[1].xs[0].torus_switch_xy/xbar_gen[6].xbar_inst
                               0.0005839   0.0002036   9.871e-05   0.0008863     0.01358 
ys[1].xs[0].torus_switch_xy/xbar_gen[7].xbar_inst
                               0.0005842   0.0001528   9.871e-05   0.0008357      0.0128 
ys[1].xs[0].torus_switch_xy/xbar_gen[8].xbar_inst
                               0.0005839   0.0002068   9.871e-05   0.0008894     0.01362 
ys[1].xs[0].torus_switch_xy/xbar_gen[9].xbar_inst
                               0.0005847   0.0001638   9.871e-05   0.0008472     0.01298 
ys[1].xs[0].torus_switch_xy/xbar_gen[10].xbar_inst
                               0.0005848   0.0001303   9.871e-05   0.0008138     0.01247 
ys[1].xs[0].torus_switch_xy/xbar_gen[11].xbar_inst
                               0.0005843   0.0002405   9.871e-05   0.0009235     0.01415 
ys[1].xs[0].torus_switch_xy/xbar_gen[12].xbar_inst
                               0.0005836   0.0001848   9.871e-05   0.0008671     0.01328 
ys[1].xs[0].torus_switch_xy/xbar_gen[13].xbar_inst
                               0.0005848   0.0001574   9.871e-05   0.0008409     0.01288 
ys[1].xs[0].torus_switch_xy/xbar_gen[14].xbar_inst
                               0.0005835   0.0002236   9.871e-05   0.0009058     0.01388 
ys[1].xs[0].torus_switch_xy/xbar_gen[15].xbar_inst
                               0.0005836   0.0002228   9.871e-05   0.0009052     0.01387 
ys[1].xs[0].torus_switch_xy/xbar_gen[16].xbar_inst
                               0.0005832    0.000183   9.871e-05   0.0008649     0.01325 
ys[1].xs[0].torus_switch_xy/xbar_gen[17].xbar_inst
                               0.0005848   0.0002029   9.871e-05   0.0008864     0.01358 
ys[1].xs[0].torus_switch_xy/xbar_gen[18].xbar_inst
                               0.0005836   0.0001941   9.871e-05   0.0008764     0.01343 
ys[1].xs[0].torus_switch_xy/xbar_gen[19].xbar_inst
                               0.0005834   0.0002154   9.871e-05   0.0008976     0.01375 
ys[1].xs[0].torus_switch_xy/xbar_gen[20].xbar_inst
                               0.0005844   0.0002046   9.871e-05   0.0008877      0.0136 
ys[1].xs[0].torus_switch_xy/xbar_gen[21].xbar_inst
                               0.0005845   0.0002009   9.871e-05   0.0008841     0.01354 
ys[1].xs[0].torus_switch_xy/xbar_gen[22].xbar_inst
                               0.0005851   0.0001769   9.871e-05   0.0008607     0.01319 
ys[1].xs[0].torus_switch_xy/xbar_gen[23].xbar_inst
                               0.0005841   0.0002205   9.871e-05   0.0009033     0.01384 
ys[1].xs[0].torus_switch_xy/xbar_gen[24].xbar_inst
                               0.0005843   0.0001912   9.871e-05   0.0008742     0.01339 
ys[1].xs[0].torus_switch_xy/xbar_gen[25].xbar_inst
                               0.0005845   0.0001916   9.871e-05   0.0008748      0.0134 
ys[1].xs[0].torus_switch_xy/xbar_gen[26].xbar_inst
                               0.0005845    0.000193   9.871e-05   0.0008762     0.01342 
ys[1].xs[0].torus_switch_xy/xbar_gen[27].xbar_inst
                               0.0005832   0.0001762   9.871e-05   0.0008581     0.01315 
ys[1].xs[0].torus_switch_xy/xbar_gen[28].xbar_inst
                               0.0005836   0.0001968   9.871e-05   0.0008791     0.01347 
ys[1].xs[0].torus_switch_xy/xbar_gen[29].xbar_inst
                                0.000585   0.0001554   9.871e-05   0.0008392     0.01286 
ys[1].xs[0].torus_switch_xy/xbar_gen[30].xbar_inst
                               0.0005839   0.0001756   9.871e-05   0.0008583     0.01315 
ys[1].xs[0].torus_switch_xy/xbar_gen[31].xbar_inst
                                0.000584   0.0001903   9.871e-05   0.0008731     0.01337 
ys[1].xs[0].torus_switch_xy/xbar_gen[32].xbar_inst
                               0.0005831   0.0002114   9.871e-05   0.0008932     0.01368 
ys[1].xs[0].torus_switch_xy/xbar_gen[33].xbar_inst
                               0.0005833   0.0002051   9.871e-05   0.0008871     0.01359 
ys[1].xs[0].torus_switch_xy/xbar_gen[34].xbar_inst
                               0.0005837   0.0002022   9.871e-05   0.0008846     0.01355 
ys[1].xs[0].torus_switch_xy/xbar_gen[35].xbar_inst
                               0.0005833   0.0002803   9.871e-05   0.0009624     0.01474 
ys[1].xs[1].torus_switch_xy/dor_inst
                                 0.00127    0.005495    0.000382    0.007147      0.1095 
ys[1].xs[1].torus_switch_xy/xbar_gen[0].xbar_inst
                               0.0005891    0.000245   9.871e-05   0.0009329     0.01429 
ys[1].xs[1].torus_switch_xy/xbar_gen[1].xbar_inst
                               0.0005892   0.0002257   9.871e-05   0.0009137       0.014 
ys[1].xs[1].torus_switch_xy/xbar_gen[2].xbar_inst
                               0.0005892   0.0002341   9.871e-05    0.000922     0.01412 
ys[1].xs[1].torus_switch_xy/xbar_gen[3].xbar_inst
                               0.0005894    0.000272   9.871e-05   0.0009601     0.01471 
ys[1].xs[1].torus_switch_xy/xbar_gen[4].xbar_inst
                               0.0005886   0.0002606   9.871e-05   0.0009479     0.01452 
ys[1].xs[1].torus_switch_xy/xbar_gen[5].xbar_inst
                               0.0005897   0.0002119   9.871e-05   0.0009003     0.01379 
ys[1].xs[1].torus_switch_xy/xbar_gen[6].xbar_inst
                               0.0005894    0.000225   9.871e-05   0.0009132     0.01399 
ys[1].xs[1].torus_switch_xy/xbar_gen[7].xbar_inst
                               0.0005896   0.0002462   9.871e-05   0.0009345     0.01432 
ys[1].xs[1].torus_switch_xy/xbar_gen[8].xbar_inst
                               0.0005892   0.0002733   9.871e-05   0.0009612     0.01472 
ys[1].xs[1].torus_switch_xy/xbar_gen[9].xbar_inst
                               0.0005897   0.0002539   9.871e-05   0.0009423     0.01444 
ys[1].xs[1].torus_switch_xy/xbar_gen[10].xbar_inst
                               0.0005894   0.0002914   9.871e-05   0.0009795     0.01501 
ys[1].xs[1].torus_switch_xy/xbar_gen[11].xbar_inst
                                0.000589    0.000266   9.871e-05   0.0009537     0.01461 
ys[1].xs[1].torus_switch_xy/xbar_gen[12].xbar_inst
                               0.0005901    0.000213   9.871e-05   0.0009018     0.01381 
ys[1].xs[1].torus_switch_xy/xbar_gen[13].xbar_inst
                               0.0005901   0.0001432   9.871e-05   0.0008321     0.01275 
ys[1].xs[1].torus_switch_xy/xbar_gen[14].xbar_inst
                               0.0005903   0.0002029   9.871e-05   0.0008918     0.01366 
ys[1].xs[1].torus_switch_xy/xbar_gen[15].xbar_inst
                               0.0005892   0.0002799   9.871e-05   0.0009678     0.01483 
ys[1].xs[1].torus_switch_xy/xbar_gen[16].xbar_inst
                               0.0005893    0.000206   9.871e-05    0.000894      0.0137 
ys[1].xs[1].torus_switch_xy/xbar_gen[17].xbar_inst
                               0.0005902   0.0002078   9.871e-05   0.0008967     0.01374 
ys[1].xs[1].torus_switch_xy/xbar_gen[18].xbar_inst
                               0.0005893   0.0003508   9.871e-05    0.001039     0.01591 
ys[1].xs[1].torus_switch_xy/xbar_gen[19].xbar_inst
                               0.0005893   0.0002745   9.871e-05   0.0009625     0.01474 
ys[1].xs[1].torus_switch_xy/xbar_gen[20].xbar_inst
                               0.0005896   0.0002009   9.871e-05   0.0008892     0.01362 
ys[1].xs[1].torus_switch_xy/xbar_gen[21].xbar_inst
                                0.000591   0.0001455   9.871e-05   0.0008352     0.01279 
ys[1].xs[1].torus_switch_xy/xbar_gen[22].xbar_inst
                               0.0005901   0.0001707   9.871e-05   0.0008595     0.01317 
ys[1].xs[1].torus_switch_xy/xbar_gen[23].xbar_inst
                               0.0005894   0.0003095   9.871e-05   0.0009976     0.01528 
ys[1].xs[1].torus_switch_xy/xbar_gen[24].xbar_inst
                               0.0005899   0.0002337   9.871e-05   0.0009223     0.01413 
ys[1].xs[1].torus_switch_xy/xbar_gen[25].xbar_inst
                               0.0005906   0.0001557   9.871e-05   0.0008451     0.01295 
ys[1].xs[1].torus_switch_xy/xbar_gen[26].xbar_inst
                               0.0005902   0.0001892   9.871e-05   0.0008782     0.01345 
ys[1].xs[1].torus_switch_xy/xbar_gen[27].xbar_inst
                               0.0005894   0.0001938   9.871e-05   0.0008819     0.01351 
ys[1].xs[1].torus_switch_xy/xbar_gen[28].xbar_inst
                                0.000591   0.0001478   9.871e-05   0.0008375     0.01283 
ys[1].xs[1].torus_switch_xy/xbar_gen[29].xbar_inst
                                0.000589   0.0002271   9.871e-05   0.0009149     0.01402 
ys[1].xs[1].torus_switch_xy/xbar_gen[30].xbar_inst
                                0.000589   0.0002518   9.871e-05   0.0009395     0.01439 
ys[1].xs[1].torus_switch_xy/xbar_gen[31].xbar_inst
                               0.0005894    0.000303   9.871e-05    0.000991     0.01518 
ys[1].xs[1].torus_switch_xy/xbar_gen[32].xbar_inst
                               0.0005898    0.000206   9.871e-05   0.0008945      0.0137 
ys[1].xs[1].torus_switch_xy/xbar_gen[33].xbar_inst
                               0.0005895   0.0002097   9.871e-05   0.0008979     0.01376 
ys[1].xs[1].torus_switch_xy/xbar_gen[34].xbar_inst
                               0.0005885   0.0002588   9.871e-05    0.000946     0.01449 
ys[1].xs[1].torus_switch_xy/xbar_gen[35].xbar_inst
                               0.0005888   0.0002221   9.871e-05   0.0009096     0.01393 
ys[1].xs[2].torus_switch_xy/dor_inst
                                0.001266    0.005217    0.000382    0.006865      0.1052 
ys[1].xs[2].torus_switch_xy/xbar_gen[0].xbar_inst
                               0.0005852     0.00016   9.871e-05   0.0008438     0.01293 
ys[1].xs[2].torus_switch_xy/xbar_gen[1].xbar_inst
                               0.0005845   0.0001677   9.871e-05   0.0008509     0.01303 
ys[1].xs[2].torus_switch_xy/xbar_gen[2].xbar_inst
                               0.0005846   0.0001386   9.871e-05   0.0008219     0.01259 
ys[1].xs[2].torus_switch_xy/xbar_gen[3].xbar_inst
                               0.0005845   0.0001279   9.871e-05   0.0008111     0.01242 
ys[1].xs[2].torus_switch_xy/xbar_gen[4].xbar_inst
                               0.0005839   0.0002453   9.871e-05   0.0009279     0.01421 
ys[1].xs[2].torus_switch_xy/xbar_gen[5].xbar_inst
                               0.0005841    0.000141   9.871e-05   0.0008239     0.01262 
ys[1].xs[2].torus_switch_xy/xbar_gen[6].xbar_inst
                               0.0005842   0.0001235   9.871e-05   0.0008065     0.01235 
ys[1].xs[2].torus_switch_xy/xbar_gen[7].xbar_inst
                               0.0005846   0.0001355   9.871e-05   0.0008188     0.01254 
ys[1].xs[2].torus_switch_xy/xbar_gen[8].xbar_inst
                               0.0005848   0.0001464   9.871e-05   0.0008299     0.01271 
ys[1].xs[2].torus_switch_xy/xbar_gen[9].xbar_inst
                               0.0005856   0.0001912   9.871e-05   0.0008755     0.01341 
ys[1].xs[2].torus_switch_xy/xbar_gen[10].xbar_inst
                                0.000585   0.0001511   9.871e-05   0.0008348     0.01279 
ys[1].xs[2].torus_switch_xy/xbar_gen[11].xbar_inst
                               0.0005847   0.0001751   9.871e-05   0.0008585     0.01315 
ys[1].xs[2].torus_switch_xy/xbar_gen[12].xbar_inst
                               0.0005853   0.0001654   9.871e-05   0.0008495     0.01301 
ys[1].xs[2].torus_switch_xy/xbar_gen[13].xbar_inst
                               0.0005853   0.0002232   9.871e-05   0.0009072      0.0139 
ys[1].xs[2].torus_switch_xy/xbar_gen[14].xbar_inst
                               0.0005845   0.0001879   9.871e-05   0.0008711     0.01335 
ys[1].xs[2].torus_switch_xy/xbar_gen[15].xbar_inst
                               0.0005847   0.0001802   9.871e-05   0.0008636     0.01323 
ys[1].xs[2].torus_switch_xy/xbar_gen[16].xbar_inst
                               0.0005841   0.0001485   9.871e-05   0.0008313     0.01273 
ys[1].xs[2].torus_switch_xy/xbar_gen[17].xbar_inst
                               0.0005848     0.00017   9.871e-05   0.0008535     0.01307 
ys[1].xs[2].torus_switch_xy/xbar_gen[18].xbar_inst
                               0.0005849    0.000158   9.871e-05   0.0008416     0.01289 
ys[1].xs[2].torus_switch_xy/xbar_gen[19].xbar_inst
                               0.0005853   0.0001434   9.871e-05   0.0008274     0.01267 
ys[1].xs[2].torus_switch_xy/xbar_gen[20].xbar_inst
                               0.0005842   0.0001475   9.871e-05   0.0008304     0.01272 
ys[1].xs[2].torus_switch_xy/xbar_gen[21].xbar_inst
                               0.0005847   0.0001849   9.871e-05   0.0008683      0.0133 
ys[1].xs[2].torus_switch_xy/xbar_gen[22].xbar_inst
                               0.0005856    0.000168   9.871e-05   0.0008523     0.01306 
ys[1].xs[2].torus_switch_xy/xbar_gen[23].xbar_inst
                               0.0005847   0.0002195   9.871e-05   0.0009029     0.01383 
ys[1].xs[2].torus_switch_xy/xbar_gen[24].xbar_inst
                               0.0005854   0.0001514   9.871e-05   0.0008355      0.0128 
ys[1].xs[2].torus_switch_xy/xbar_gen[25].xbar_inst
                               0.0005855   0.0001565   9.871e-05   0.0008407     0.01288 
ys[1].xs[2].torus_switch_xy/xbar_gen[26].xbar_inst
                                0.000585   0.0001374   9.871e-05   0.0008211     0.01258 
ys[1].xs[2].torus_switch_xy/xbar_gen[27].xbar_inst
                               0.0005846   0.0001111   9.871e-05   0.0007944     0.01217 
ys[1].xs[2].torus_switch_xy/xbar_gen[28].xbar_inst
                               0.0005844   0.0001876   9.871e-05   0.0008707     0.01334 
ys[1].xs[2].torus_switch_xy/xbar_gen[29].xbar_inst
                               0.0005838   0.0001946   9.871e-05   0.0008771     0.01344 
ys[1].xs[2].torus_switch_xy/xbar_gen[30].xbar_inst
                               0.0005838   0.0001776   9.871e-05   0.0008601     0.01318 
ys[1].xs[2].torus_switch_xy/xbar_gen[31].xbar_inst
                               0.0005848   0.0001324   9.871e-05   0.0008159      0.0125 
ys[1].xs[2].torus_switch_xy/xbar_gen[32].xbar_inst
                               0.0005838   0.0001468   9.871e-05   0.0008292      0.0127 
ys[1].xs[2].torus_switch_xy/xbar_gen[33].xbar_inst
                               0.0005837   0.0001501   9.871e-05   0.0008325     0.01275 
ys[1].xs[2].torus_switch_xy/xbar_gen[34].xbar_inst
                               0.0005836   0.0001769   9.871e-05   0.0008592     0.01316 
ys[1].xs[2].torus_switch_xy/xbar_gen[35].xbar_inst
                               0.0005838   0.0001673   9.871e-05   0.0008498     0.01302 
ys[1].xs[3].torus_switch_xy/dor_inst
                                0.001221    0.005371   0.0003847    0.006976      0.1069 
ys[1].xs[3].torus_switch_xy/xbar_gen[0].xbar_inst
                               0.0005872    0.000136   9.871e-05   0.0008219     0.01259 
ys[1].xs[3].torus_switch_xy/xbar_gen[1].xbar_inst
                               0.0005879   0.0001171   9.871e-05   0.0008037     0.01231 
ys[1].xs[3].torus_switch_xy/xbar_gen[2].xbar_inst
                               0.0005864   0.0002312   9.871e-05   0.0009163     0.01404 
ys[1].xs[3].torus_switch_xy/xbar_gen[3].xbar_inst
                               0.0005873   0.0001465   9.871e-05   0.0008325     0.01275 
ys[1].xs[3].torus_switch_xy/xbar_gen[4].xbar_inst
                               0.0005862   0.0002091   9.871e-05   0.0008941      0.0137 
ys[1].xs[3].torus_switch_xy/xbar_gen[5].xbar_inst
                               0.0005868   0.0001759   9.871e-05   0.0008614      0.0132 
ys[1].xs[3].torus_switch_xy/xbar_gen[6].xbar_inst
                               0.0005872   0.0001426   9.871e-05   0.0008284     0.01269 
ys[1].xs[3].torus_switch_xy/xbar_gen[7].xbar_inst
                               0.0005874    0.000159   9.871e-05   0.0008451     0.01295 
ys[1].xs[3].torus_switch_xy/xbar_gen[8].xbar_inst
                               0.0005865   0.0002378   9.871e-05    0.000923     0.01414 
ys[1].xs[3].torus_switch_xy/xbar_gen[9].xbar_inst
                               0.0005869   0.0002045   9.871e-05     0.00089     0.01363 
ys[1].xs[3].torus_switch_xy/xbar_gen[10].xbar_inst
                               0.0005873   0.0001886   9.871e-05   0.0008747      0.0134 
ys[1].xs[3].torus_switch_xy/xbar_gen[11].xbar_inst
                               0.0005866   0.0001756   9.871e-05   0.0008609     0.01319 
ys[1].xs[3].torus_switch_xy/xbar_gen[12].xbar_inst
                               0.0005877   0.0001944   9.871e-05   0.0008808     0.01349 
ys[1].xs[3].torus_switch_xy/xbar_gen[13].xbar_inst
                               0.0005869    0.000212   9.871e-05   0.0008976     0.01375 
ys[1].xs[3].torus_switch_xy/xbar_gen[14].xbar_inst
                               0.0005873   0.0001759   9.871e-05   0.0008619      0.0132 
ys[1].xs[3].torus_switch_xy/xbar_gen[15].xbar_inst
                               0.0005878   0.0001685   9.871e-05    0.000855      0.0131 
ys[1].xs[3].torus_switch_xy/xbar_gen[16].xbar_inst
                               0.0005871   0.0001547   9.871e-05   0.0008405     0.01288 
ys[1].xs[3].torus_switch_xy/xbar_gen[17].xbar_inst
                               0.0005869   0.0002203   9.871e-05   0.0009058     0.01388 
ys[1].xs[3].torus_switch_xy/xbar_gen[18].xbar_inst
                               0.0005869   0.0002417   9.871e-05   0.0009273      0.0142 
ys[1].xs[3].torus_switch_xy/xbar_gen[19].xbar_inst
                               0.0005869   0.0001693   9.871e-05   0.0008549      0.0131 
ys[1].xs[3].torus_switch_xy/xbar_gen[20].xbar_inst
                               0.0005864   0.0001918   9.871e-05   0.0008769     0.01343 
ys[1].xs[3].torus_switch_xy/xbar_gen[21].xbar_inst
                               0.0005872   0.0002289   9.871e-05   0.0009148     0.01401 
ys[1].xs[3].torus_switch_xy/xbar_gen[22].xbar_inst
                               0.0005872   0.0002095   9.871e-05   0.0008954     0.01372 
ys[1].xs[3].torus_switch_xy/xbar_gen[23].xbar_inst
                               0.0005884   0.0001486   9.871e-05   0.0008357      0.0128 
ys[1].xs[3].torus_switch_xy/xbar_gen[24].xbar_inst
                               0.0005869   0.0002412   9.871e-05   0.0009268      0.0142 
ys[1].xs[3].torus_switch_xy/xbar_gen[25].xbar_inst
                               0.0005879   0.0001427   9.871e-05   0.0008293      0.0127 
ys[1].xs[3].torus_switch_xy/xbar_gen[26].xbar_inst
                               0.0005864   0.0002839   9.871e-05    0.000969     0.01484 
ys[1].xs[3].torus_switch_xy/xbar_gen[27].xbar_inst
                               0.0005871   0.0001387   9.871e-05   0.0008244     0.01263 
ys[1].xs[3].torus_switch_xy/xbar_gen[28].xbar_inst
                               0.0005877   0.0001563   9.871e-05   0.0008428     0.01291 
ys[1].xs[3].torus_switch_xy/xbar_gen[29].xbar_inst
                               0.0005863   0.0002285   9.871e-05   0.0009134     0.01399 
ys[1].xs[3].torus_switch_xy/xbar_gen[30].xbar_inst
                               0.0005869   0.0001689   9.871e-05   0.0008545     0.01309 
ys[1].xs[3].torus_switch_xy/xbar_gen[31].xbar_inst
                               0.0005872   0.0002116   9.871e-05   0.0008975     0.01375 
ys[1].xs[3].torus_switch_xy/xbar_gen[32].xbar_inst
                               0.0005865   0.0001663   9.871e-05   0.0008515     0.01304 
ys[1].xs[3].torus_switch_xy/xbar_gen[33].xbar_inst
                                0.000587   0.0001377   9.871e-05   0.0008235     0.01262 
ys[1].xs[3].torus_switch_xy/xbar_gen[34].xbar_inst
                               0.0005867   0.0001541   9.871e-05   0.0008396     0.01286 
ys[1].xs[3].torus_switch_xy/xbar_gen[35].xbar_inst
                               0.0005874   0.0001363   9.871e-05   0.0008224      0.0126 
ys[2].xs[0].torus_switch_xy/dor_inst
                                0.001185    0.005006   0.0003698    0.006561      0.1005 
ys[2].xs[0].torus_switch_xy/xbar_gen[0].xbar_inst
                               0.0005816   0.0001586   9.871e-05   0.0008389     0.01285 
ys[2].xs[0].torus_switch_xy/xbar_gen[1].xbar_inst
                               0.0005817   0.0002062   9.871e-05   0.0008866     0.01358 
ys[2].xs[0].torus_switch_xy/xbar_gen[2].xbar_inst
                               0.0005811   0.0002143   9.871e-05   0.0008941      0.0137 
ys[2].xs[0].torus_switch_xy/xbar_gen[3].xbar_inst
                               0.0005811   0.0001792   9.871e-05   0.0008591     0.01316 
ys[2].xs[0].torus_switch_xy/xbar_gen[4].xbar_inst
                               0.0005815   0.0001825   9.871e-05   0.0008627     0.01322 
ys[2].xs[0].torus_switch_xy/xbar_gen[5].xbar_inst
                               0.0005812   0.0001787   9.871e-05   0.0008586     0.01315 
ys[2].xs[0].torus_switch_xy/xbar_gen[6].xbar_inst
                               0.0005808   0.0002137   9.871e-05   0.0008932     0.01368 
ys[2].xs[0].torus_switch_xy/xbar_gen[7].xbar_inst
                               0.0005811   0.0001631   9.871e-05   0.0008429     0.01291 
ys[2].xs[0].torus_switch_xy/xbar_gen[8].xbar_inst
                               0.0005822   0.0001473   9.871e-05   0.0008281     0.01269 
ys[2].xs[0].torus_switch_xy/xbar_gen[9].xbar_inst
                               0.0005822   0.0001664   9.871e-05   0.0008472     0.01298 
ys[2].xs[0].torus_switch_xy/xbar_gen[10].xbar_inst
                               0.0005808   0.0001733   9.871e-05   0.0008528     0.01306 
ys[2].xs[0].torus_switch_xy/xbar_gen[11].xbar_inst
                               0.0005812   0.0001722   9.871e-05    0.000852     0.01305 
ys[2].xs[0].torus_switch_xy/xbar_gen[12].xbar_inst
                               0.0005816   0.0001725   9.871e-05   0.0008528     0.01306 
ys[2].xs[0].torus_switch_xy/xbar_gen[13].xbar_inst
                               0.0005819   0.0001505   9.871e-05   0.0008311     0.01273 
ys[2].xs[0].torus_switch_xy/xbar_gen[14].xbar_inst
                               0.0005818    0.000158   9.871e-05   0.0008385     0.01285 
ys[2].xs[0].torus_switch_xy/xbar_gen[15].xbar_inst
                               0.0005819   0.0001398   9.871e-05   0.0008204     0.01257 
ys[2].xs[0].torus_switch_xy/xbar_gen[16].xbar_inst
                               0.0005817   0.0001764   9.871e-05   0.0008567     0.01312 
ys[2].xs[0].torus_switch_xy/xbar_gen[17].xbar_inst
                               0.0005817   0.0001373   9.871e-05   0.0008177     0.01253 
ys[2].xs[0].torus_switch_xy/xbar_gen[18].xbar_inst
                               0.0005818   0.0001853   9.871e-05   0.0008658     0.01326 
ys[2].xs[0].torus_switch_xy/xbar_gen[19].xbar_inst
                               0.0005818    0.000195   9.871e-05   0.0008755     0.01341 
ys[2].xs[0].torus_switch_xy/xbar_gen[20].xbar_inst
                               0.0005814   0.0001635   9.871e-05   0.0008436     0.01292 
ys[2].xs[0].torus_switch_xy/xbar_gen[21].xbar_inst
                               0.0005813    0.000206   9.871e-05   0.0008859     0.01357 
ys[2].xs[0].torus_switch_xy/xbar_gen[22].xbar_inst
                                0.000582   0.0001639   9.871e-05   0.0008446     0.01294 
ys[2].xs[0].torus_switch_xy/xbar_gen[23].xbar_inst
                               0.0005819   0.0001285   9.871e-05    0.000809     0.01239 
ys[2].xs[0].torus_switch_xy/xbar_gen[24].xbar_inst
                                0.000582   0.0001781   9.871e-05   0.0008588     0.01316 
ys[2].xs[0].torus_switch_xy/xbar_gen[25].xbar_inst
                                0.000582   0.0001516   9.871e-05   0.0008323     0.01275 
ys[2].xs[0].torus_switch_xy/xbar_gen[26].xbar_inst
                               0.0005816   0.0001901   9.871e-05   0.0008704     0.01333 
ys[2].xs[0].torus_switch_xy/xbar_gen[27].xbar_inst
                               0.0005821     0.00015   9.871e-05   0.0008308     0.01273 
ys[2].xs[0].torus_switch_xy/xbar_gen[28].xbar_inst
                               0.0005812   0.0001572   9.871e-05   0.0008371     0.01282 
ys[2].xs[0].torus_switch_xy/xbar_gen[29].xbar_inst
                               0.0005822   0.0001449   9.871e-05   0.0008258     0.01265 
ys[2].xs[0].torus_switch_xy/xbar_gen[30].xbar_inst
                               0.0005808   0.0002351   9.871e-05   0.0009146     0.01401 
ys[2].xs[0].torus_switch_xy/xbar_gen[31].xbar_inst
                               0.0005819   0.0001458   9.871e-05   0.0008264     0.01266 
ys[2].xs[0].torus_switch_xy/xbar_gen[32].xbar_inst
                               0.0005808   0.0001674   9.871e-05   0.0008468     0.01297 
ys[2].xs[0].torus_switch_xy/xbar_gen[33].xbar_inst
                               0.0005812   0.0001496   9.871e-05   0.0008295     0.01271 
ys[2].xs[0].torus_switch_xy/xbar_gen[34].xbar_inst
                               0.0005823   0.0001311   9.871e-05   0.0008121     0.01244 
ys[2].xs[0].torus_switch_xy/xbar_gen[35].xbar_inst
                               0.0005818   0.0001657   9.871e-05   0.0008462     0.01296 
ys[2].xs[1].torus_switch_xy/dor_inst
                                0.001265    0.004946    0.000382    0.006593       0.101 
ys[2].xs[1].torus_switch_xy/xbar_gen[0].xbar_inst
                               0.0005783   0.0003431   9.871e-05     0.00102     0.01563 
ys[2].xs[1].torus_switch_xy/xbar_gen[1].xbar_inst
                               0.0005784   0.0002738   9.871e-05    0.000951     0.01457 
ys[2].xs[1].torus_switch_xy/xbar_gen[2].xbar_inst
                               0.0005783   0.0002624   9.871e-05   0.0009394     0.01439 
ys[2].xs[1].torus_switch_xy/xbar_gen[3].xbar_inst
                                0.000578   0.0003554   9.871e-05    0.001032     0.01581 
ys[2].xs[1].torus_switch_xy/xbar_gen[4].xbar_inst
                                0.000579   0.0002898   9.871e-05   0.0009675     0.01482 
ys[2].xs[1].torus_switch_xy/xbar_gen[5].xbar_inst
                               0.0005786   0.0002097   9.871e-05    0.000887     0.01359 
ys[2].xs[1].torus_switch_xy/xbar_gen[6].xbar_inst
                               0.0005791   0.0002215   9.871e-05   0.0008993     0.01378 
ys[2].xs[1].torus_switch_xy/xbar_gen[7].xbar_inst
                               0.0005783   0.0003191   9.871e-05   0.0009961     0.01526 
ys[2].xs[1].torus_switch_xy/xbar_gen[8].xbar_inst
                               0.0005788    0.000241   9.871e-05   0.0009185     0.01407 
ys[2].xs[1].torus_switch_xy/xbar_gen[9].xbar_inst
                               0.0005793   0.0001868   9.871e-05   0.0008648     0.01325 
ys[2].xs[1].torus_switch_xy/xbar_gen[10].xbar_inst
                               0.0005785   0.0001977   9.871e-05   0.0008749      0.0134 
ys[2].xs[1].torus_switch_xy/xbar_gen[11].xbar_inst
                               0.0005784    0.000244   9.871e-05   0.0009211     0.01411 
ys[2].xs[1].torus_switch_xy/xbar_gen[12].xbar_inst
                               0.0005793   0.0001761   9.871e-05   0.0008542     0.01309 
ys[2].xs[1].torus_switch_xy/xbar_gen[13].xbar_inst
                               0.0005794   0.0001995   9.871e-05   0.0008776     0.01344 
ys[2].xs[1].torus_switch_xy/xbar_gen[14].xbar_inst
                               0.0005796   0.0001611   9.871e-05   0.0008393     0.01286 
ys[2].xs[1].torus_switch_xy/xbar_gen[15].xbar_inst
                               0.0005788   0.0002827   9.871e-05   0.0009601     0.01471 
ys[2].xs[1].torus_switch_xy/xbar_gen[16].xbar_inst
                               0.0005786   0.0002575   9.871e-05   0.0009348     0.01432 
ys[2].xs[1].torus_switch_xy/xbar_gen[17].xbar_inst
                               0.0005791   0.0002174   9.871e-05   0.0008952     0.01371 
ys[2].xs[1].torus_switch_xy/xbar_gen[18].xbar_inst
                                0.000578    0.000263   9.871e-05   0.0009397      0.0144 
ys[2].xs[1].torus_switch_xy/xbar_gen[19].xbar_inst
                               0.0005783    0.000222   9.871e-05    0.000899     0.01377 
ys[2].xs[1].torus_switch_xy/xbar_gen[20].xbar_inst
                               0.0005785   0.0002037   9.871e-05   0.0008809     0.01349 
ys[2].xs[1].torus_switch_xy/xbar_gen[21].xbar_inst
                                0.000579    0.000191   9.871e-05   0.0008687     0.01331 
ys[2].xs[1].torus_switch_xy/xbar_gen[22].xbar_inst
                               0.0005788   0.0001989   9.871e-05   0.0008764     0.01343 
ys[2].xs[1].torus_switch_xy/xbar_gen[23].xbar_inst
                               0.0005787   0.0002674   9.871e-05   0.0009448     0.01447 
ys[2].xs[1].torus_switch_xy/xbar_gen[24].xbar_inst
                               0.0005794   0.0001908   9.871e-05   0.0008689     0.01331 
ys[2].xs[1].torus_switch_xy/xbar_gen[25].xbar_inst
                               0.0005791   0.0002026   9.871e-05   0.0008803     0.01349 
ys[2].xs[1].torus_switch_xy/xbar_gen[26].xbar_inst
                               0.0005789   0.0002247   9.871e-05   0.0009022     0.01382 
ys[2].xs[1].torus_switch_xy/xbar_gen[27].xbar_inst
                               0.0005789   0.0002295   9.871e-05   0.0009072      0.0139 
ys[2].xs[1].torus_switch_xy/xbar_gen[28].xbar_inst
                               0.0005791   0.0002004   9.871e-05   0.0008782     0.01345 
ys[2].xs[1].torus_switch_xy/xbar_gen[29].xbar_inst
                               0.0005786   0.0002316   9.871e-05   0.0009089     0.01392 
ys[2].xs[1].torus_switch_xy/xbar_gen[30].xbar_inst
                               0.0005785   0.0002555   9.871e-05   0.0009327     0.01429 
ys[2].xs[1].torus_switch_xy/xbar_gen[31].xbar_inst
                               0.0005786   0.0002587   9.871e-05   0.0009361     0.01434 
ys[2].xs[1].torus_switch_xy/xbar_gen[32].xbar_inst
                               0.0005776   0.0002841   9.871e-05   0.0009605     0.01471 
ys[2].xs[1].torus_switch_xy/xbar_gen[33].xbar_inst
                               0.0005771   0.0004068   9.871e-05    0.001083     0.01658 
ys[2].xs[1].torus_switch_xy/xbar_gen[34].xbar_inst
                               0.0005787   0.0003081   9.871e-05   0.0009855      0.0151 
ys[2].xs[1].torus_switch_xy/xbar_gen[35].xbar_inst
                               0.0005783   0.0003612   9.871e-05    0.001038      0.0159 
ys[2].xs[2].torus_switch_xy/dor_inst
                                0.001268     0.00497    0.000382    0.006619      0.1014 
ys[2].xs[2].torus_switch_xy/xbar_gen[0].xbar_inst
                               0.0005817   0.0001321   9.871e-05   0.0008125     0.01245 
ys[2].xs[2].torus_switch_xy/xbar_gen[1].xbar_inst
                               0.0005822   0.0002204   9.871e-05   0.0009013     0.01381 
ys[2].xs[2].torus_switch_xy/xbar_gen[2].xbar_inst
                               0.0005822   0.0001631   9.871e-05   0.0008439     0.01293 
ys[2].xs[2].torus_switch_xy/xbar_gen[3].xbar_inst
                               0.0005819   0.0001668   9.871e-05   0.0008474     0.01298 
ys[2].xs[2].torus_switch_xy/xbar_gen[4].xbar_inst
                               0.0005823   0.0001606   9.871e-05   0.0008416     0.01289 
ys[2].xs[2].torus_switch_xy/xbar_gen[5].xbar_inst
                               0.0005822   0.0001639   9.871e-05   0.0008448     0.01294 
ys[2].xs[2].torus_switch_xy/xbar_gen[6].xbar_inst
                                0.000582   0.0001823   9.871e-05    0.000863     0.01322 
ys[2].xs[2].torus_switch_xy/xbar_gen[7].xbar_inst
                               0.0005823   0.0001651   9.871e-05   0.0008461     0.01296 
ys[2].xs[2].torus_switch_xy/xbar_gen[8].xbar_inst
                               0.0005829   0.0001488   9.871e-05   0.0008303     0.01272 
ys[2].xs[2].torus_switch_xy/xbar_gen[9].xbar_inst
                               0.0005819   0.0001839   9.871e-05   0.0008645     0.01324 
ys[2].xs[2].torus_switch_xy/xbar_gen[10].xbar_inst
                               0.0005821   0.0001466   9.871e-05   0.0008273     0.01267 
ys[2].xs[2].torus_switch_xy/xbar_gen[11].xbar_inst
                               0.0005827   0.0001535   9.871e-05   0.0008348     0.01279 
ys[2].xs[2].torus_switch_xy/xbar_gen[12].xbar_inst
                               0.0005816    0.000144   9.871e-05   0.0008243     0.01263 
ys[2].xs[2].torus_switch_xy/xbar_gen[13].xbar_inst
                               0.0005818   0.0001375   9.871e-05    0.000818     0.01253 
ys[2].xs[2].torus_switch_xy/xbar_gen[14].xbar_inst
                               0.0005823   0.0001611   9.871e-05   0.0008421      0.0129 
ys[2].xs[2].torus_switch_xy/xbar_gen[15].xbar_inst
                               0.0005812    0.000162   9.871e-05   0.0008419      0.0129 
ys[2].xs[2].torus_switch_xy/xbar_gen[16].xbar_inst
                               0.0005823   0.0002121   9.871e-05   0.0008931     0.01368 
ys[2].xs[2].torus_switch_xy/xbar_gen[17].xbar_inst
                                0.000583   0.0001503   9.871e-05   0.0008321     0.01275 
ys[2].xs[2].torus_switch_xy/xbar_gen[18].xbar_inst
                               0.0005814   0.0001522   9.871e-05   0.0008324     0.01275 
ys[2].xs[2].torus_switch_xy/xbar_gen[19].xbar_inst
                               0.0005817   0.0001934   9.871e-05   0.0008738     0.01339 
ys[2].xs[2].torus_switch_xy/xbar_gen[20].xbar_inst
                                0.000582   0.0001321   9.871e-05   0.0008128     0.01245 
ys[2].xs[2].torus_switch_xy/xbar_gen[21].xbar_inst
                               0.0005822   0.0001611   9.871e-05    0.000842      0.0129 
ys[2].xs[2].torus_switch_xy/xbar_gen[22].xbar_inst
                               0.0005822   0.0001356   9.871e-05   0.0008165     0.01251 
ys[2].xs[2].torus_switch_xy/xbar_gen[23].xbar_inst
                               0.0005824   0.0001632   9.871e-05   0.0008444     0.01293 
ys[2].xs[2].torus_switch_xy/xbar_gen[24].xbar_inst
                                0.000582   0.0001612   9.871e-05   0.0008418      0.0129 
ys[2].xs[2].torus_switch_xy/xbar_gen[25].xbar_inst
                               0.0005826   0.0001342   9.871e-05   0.0008155     0.01249 
ys[2].xs[2].torus_switch_xy/xbar_gen[26].xbar_inst
                               0.0005821   0.0001571   9.871e-05   0.0008379     0.01284 
ys[2].xs[2].torus_switch_xy/xbar_gen[27].xbar_inst
                               0.0005821   0.0001362   9.871e-05    0.000817     0.01252 
ys[2].xs[2].torus_switch_xy/xbar_gen[28].xbar_inst
                               0.0005822   0.0001688   9.871e-05   0.0008497     0.01302 
ys[2].xs[2].torus_switch_xy/xbar_gen[29].xbar_inst
                               0.0005822   0.0001628   9.871e-05   0.0008437     0.01292 
ys[2].xs[2].torus_switch_xy/xbar_gen[30].xbar_inst
                               0.0005821    0.000178   9.871e-05   0.0008588     0.01316 
ys[2].xs[2].torus_switch_xy/xbar_gen[31].xbar_inst
                               0.0005821    0.000123   9.871e-05   0.0008037     0.01231 
ys[2].xs[2].torus_switch_xy/xbar_gen[32].xbar_inst
                               0.0005814   0.0001542   9.871e-05   0.0008343     0.01278 
ys[2].xs[2].torus_switch_xy/xbar_gen[33].xbar_inst
                               0.0005815   0.0001616   9.871e-05   0.0008418     0.01289 
ys[2].xs[2].torus_switch_xy/xbar_gen[34].xbar_inst
                               0.0005824   0.0001327   9.871e-05   0.0008138     0.01247 
ys[2].xs[2].torus_switch_xy/xbar_gen[35].xbar_inst
                               0.0005827   0.0001588   9.871e-05   0.0008402     0.01287 
ys[2].xs[3].torus_switch_xy/dor_inst
                                 0.00122    0.005059   0.0003847    0.006664      0.1021 
ys[2].xs[3].torus_switch_xy/xbar_gen[0].xbar_inst
                               0.0005814   0.0001887   9.871e-05   0.0008688     0.01331 
ys[2].xs[3].torus_switch_xy/xbar_gen[1].xbar_inst
                               0.0005806   0.0002288   9.871e-05   0.0009081     0.01391 
ys[2].xs[3].torus_switch_xy/xbar_gen[2].xbar_inst
                               0.0005807   0.0001467   9.871e-05   0.0008261     0.01266 
ys[2].xs[3].torus_switch_xy/xbar_gen[3].xbar_inst
                               0.0005803   0.0002151   9.871e-05   0.0008941      0.0137 
ys[2].xs[3].torus_switch_xy/xbar_gen[4].xbar_inst
                               0.0005794   0.0002448   9.871e-05   0.0009229     0.01414 
ys[2].xs[3].torus_switch_xy/xbar_gen[5].xbar_inst
                               0.0005815   0.0001454   9.871e-05   0.0008256     0.01265 
ys[2].xs[3].torus_switch_xy/xbar_gen[6].xbar_inst
                               0.0005799   0.0002374   9.871e-05   0.0009161     0.01403 
ys[2].xs[3].torus_switch_xy/xbar_gen[7].xbar_inst
                               0.0005807    0.000195   9.871e-05   0.0008744      0.0134 
ys[2].xs[3].torus_switch_xy/xbar_gen[8].xbar_inst
                               0.0005796   0.0003674   9.871e-05    0.001046     0.01602 
ys[2].xs[3].torus_switch_xy/xbar_gen[9].xbar_inst
                               0.0005813   0.0001403   9.871e-05   0.0008203     0.01257 
ys[2].xs[3].torus_switch_xy/xbar_gen[10].xbar_inst
                               0.0005809   0.0001997   9.871e-05   0.0008792     0.01347 
ys[2].xs[3].torus_switch_xy/xbar_gen[11].xbar_inst
                               0.0005807   0.0001692   9.871e-05   0.0008486       0.013 
ys[2].xs[3].torus_switch_xy/xbar_gen[12].xbar_inst
                               0.0005807    0.000181   9.871e-05   0.0008603     0.01318 
ys[2].xs[3].torus_switch_xy/xbar_gen[13].xbar_inst
                               0.0005793   0.0003227   9.871e-05    0.001001     0.01533 
ys[2].xs[3].torus_switch_xy/xbar_gen[14].xbar_inst
                               0.0005809   0.0001695   9.871e-05   0.0008492     0.01301 
ys[2].xs[3].torus_switch_xy/xbar_gen[15].xbar_inst
                               0.0005812   0.0001739   9.871e-05   0.0008538     0.01308 
ys[2].xs[3].torus_switch_xy/xbar_gen[16].xbar_inst
                               0.0005807   0.0002101   9.871e-05   0.0008895     0.01363 
ys[2].xs[3].torus_switch_xy/xbar_gen[17].xbar_inst
                               0.0005798    0.000273   9.871e-05   0.0009515     0.01458 
ys[2].xs[3].torus_switch_xy/xbar_gen[18].xbar_inst
                               0.0005802   0.0003499   9.871e-05    0.001029     0.01576 
ys[2].xs[3].torus_switch_xy/xbar_gen[19].xbar_inst
                               0.0005809   0.0002018   9.871e-05   0.0008814      0.0135 
ys[2].xs[3].torus_switch_xy/xbar_gen[20].xbar_inst
                               0.0005809   0.0001312   9.871e-05   0.0008109     0.01242 
ys[2].xs[3].torus_switch_xy/xbar_gen[21].xbar_inst
                               0.0005806   0.0001695   9.871e-05   0.0008488       0.013 
ys[2].xs[3].torus_switch_xy/xbar_gen[22].xbar_inst
                               0.0005807   0.0002169   9.871e-05   0.0008963     0.01373 
ys[2].xs[3].torus_switch_xy/xbar_gen[23].xbar_inst
                               0.0005803   0.0001568   9.871e-05   0.0008358      0.0128 
ys[2].xs[3].torus_switch_xy/xbar_gen[24].xbar_inst
                               0.0005804   0.0002173   9.871e-05   0.0008964     0.01373 
ys[2].xs[3].torus_switch_xy/xbar_gen[25].xbar_inst
                               0.0005809    0.000216   9.871e-05   0.0008956     0.01372 
ys[2].xs[3].torus_switch_xy/xbar_gen[26].xbar_inst
                                0.000581   0.0001803   9.871e-05     0.00086     0.01318 
ys[2].xs[3].torus_switch_xy/xbar_gen[27].xbar_inst
                               0.0005811   0.0001706   9.871e-05   0.0008504     0.01303 
ys[2].xs[3].torus_switch_xy/xbar_gen[28].xbar_inst
                               0.0005798   0.0002515   9.871e-05     0.00093     0.01425 
ys[2].xs[3].torus_switch_xy/xbar_gen[29].xbar_inst
                               0.0005812   0.0001565   9.871e-05   0.0008364     0.01281 
ys[2].xs[3].torus_switch_xy/xbar_gen[30].xbar_inst
                               0.0005808   0.0001886   9.871e-05   0.0008681      0.0133 
ys[2].xs[3].torus_switch_xy/xbar_gen[31].xbar_inst
                               0.0005796    0.000294   9.871e-05   0.0009723     0.01489 
ys[2].xs[3].torus_switch_xy/xbar_gen[32].xbar_inst
                               0.0005811   0.0001591   9.871e-05   0.0008389     0.01285 
ys[2].xs[3].torus_switch_xy/xbar_gen[33].xbar_inst
                               0.0005815   0.0001485   9.871e-05   0.0008287     0.01269 
ys[2].xs[3].torus_switch_xy/xbar_gen[34].xbar_inst
                               0.0005823   0.0001364   9.871e-05   0.0008174     0.01252 
ys[2].xs[3].torus_switch_xy/xbar_gen[35].xbar_inst
                               0.0005826   0.0001415   9.871e-05   0.0008228      0.0126 
ys[3].xs[0].torus_switch_xy/dor_inst
                                0.001067    0.005185   0.0003633    0.006615      0.1013 
ys[3].xs[0].torus_switch_xy/xbar_gen[0].xbar_inst
                               0.0005831    0.000258   9.871e-05   0.0009399      0.0144 
ys[3].xs[0].torus_switch_xy/xbar_gen[1].xbar_inst
                               0.0005839   0.0001777   9.871e-05   0.0008602     0.01318 
ys[3].xs[0].torus_switch_xy/xbar_gen[2].xbar_inst
                               0.0005842   0.0002071   9.871e-05     0.00089     0.01363 
ys[3].xs[0].torus_switch_xy/xbar_gen[3].xbar_inst
                                0.000583   0.0002323   9.871e-05    0.000914       0.014 
ys[3].xs[0].torus_switch_xy/xbar_gen[4].xbar_inst
                               0.0005832    0.000218   9.871e-05   0.0008999     0.01379 
ys[3].xs[0].torus_switch_xy/xbar_gen[5].xbar_inst
                               0.0005847   0.0001868   9.871e-05   0.0008702     0.01333 
ys[3].xs[0].torus_switch_xy/xbar_gen[6].xbar_inst
                               0.0005845   0.0002012   9.871e-05   0.0008844     0.01355 
ys[3].xs[0].torus_switch_xy/xbar_gen[7].xbar_inst
                               0.0005842   0.0001953   9.871e-05   0.0008783     0.01345 
ys[3].xs[0].torus_switch_xy/xbar_gen[8].xbar_inst
                               0.0005831   0.0001539   9.871e-05   0.0008357      0.0128 
ys[3].xs[0].torus_switch_xy/xbar_gen[9].xbar_inst
                               0.0005839   0.0001935   9.871e-05   0.0008761     0.01342 
ys[3].xs[0].torus_switch_xy/xbar_gen[10].xbar_inst
                               0.0005839   0.0002335   9.871e-05   0.0009161     0.01403 
ys[3].xs[0].torus_switch_xy/xbar_gen[11].xbar_inst
                               0.0005832   0.0001421   9.871e-05    0.000824     0.01262 
ys[3].xs[0].torus_switch_xy/xbar_gen[12].xbar_inst
                               0.0005823   0.0002175   9.871e-05   0.0008985     0.01376 
ys[3].xs[0].torus_switch_xy/xbar_gen[13].xbar_inst
                                0.000584   0.0001951   9.871e-05   0.0008778     0.01345 
ys[3].xs[0].torus_switch_xy/xbar_gen[14].xbar_inst
                               0.0005835   0.0002207   9.871e-05   0.0009029     0.01383 
ys[3].xs[0].torus_switch_xy/xbar_gen[15].xbar_inst
                               0.0005839   0.0001449   9.871e-05   0.0008275     0.01268 
ys[3].xs[0].torus_switch_xy/xbar_gen[16].xbar_inst
                               0.0005834   0.0001861   9.871e-05   0.0008683      0.0133 
ys[3].xs[0].torus_switch_xy/xbar_gen[17].xbar_inst
                               0.0005835   0.0001714   9.871e-05   0.0008536     0.01308 
ys[3].xs[0].torus_switch_xy/xbar_gen[18].xbar_inst
                               0.0005835   0.0001787   9.871e-05    0.000861     0.01319 
ys[3].xs[0].torus_switch_xy/xbar_gen[19].xbar_inst
                               0.0005833   0.0001807   9.871e-05   0.0008627     0.01322 
ys[3].xs[0].torus_switch_xy/xbar_gen[20].xbar_inst
                               0.0005837   0.0001931   9.871e-05   0.0008754     0.01341 
ys[3].xs[0].torus_switch_xy/xbar_gen[21].xbar_inst
                               0.0005834   0.0001531   9.871e-05   0.0008352     0.01279 
ys[3].xs[0].torus_switch_xy/xbar_gen[22].xbar_inst
                               0.0005834   0.0001896   9.871e-05   0.0008717     0.01335 
ys[3].xs[0].torus_switch_xy/xbar_gen[23].xbar_inst
                               0.0005827   0.0001851   9.871e-05   0.0008665     0.01327 
ys[3].xs[0].torus_switch_xy/xbar_gen[24].xbar_inst
                               0.0005837   0.0001375   9.871e-05   0.0008199     0.01256 
ys[3].xs[0].torus_switch_xy/xbar_gen[25].xbar_inst
                               0.0005827    0.000177   9.871e-05   0.0008584     0.01315 
ys[3].xs[0].torus_switch_xy/xbar_gen[26].xbar_inst
                               0.0005833   0.0002027   9.871e-05   0.0008847     0.01355 
ys[3].xs[0].torus_switch_xy/xbar_gen[27].xbar_inst
                               0.0005827    0.000212   9.871e-05   0.0008935     0.01369 
ys[3].xs[0].torus_switch_xy/xbar_gen[28].xbar_inst
                               0.0005822   0.0002758   9.871e-05   0.0009567     0.01466 
ys[3].xs[0].torus_switch_xy/xbar_gen[29].xbar_inst
                               0.0005839   0.0001624   9.871e-05    0.000845     0.01295 
ys[3].xs[0].torus_switch_xy/xbar_gen[30].xbar_inst
                               0.0005839   0.0001981   9.871e-05   0.0008807     0.01349 
ys[3].xs[0].torus_switch_xy/xbar_gen[31].xbar_inst
                               0.0005826   0.0002116   9.871e-05   0.0008929     0.01368 
ys[3].xs[0].torus_switch_xy/xbar_gen[32].xbar_inst
                               0.0005829   0.0001737   9.871e-05   0.0008553      0.0131 
ys[3].xs[0].torus_switch_xy/xbar_gen[33].xbar_inst
                               0.0005828   0.0001694   9.871e-05   0.0008509     0.01304 
ys[3].xs[0].torus_switch_xy/xbar_gen[34].xbar_inst
                               0.0005828   0.0002194   9.871e-05   0.0009009      0.0138 
ys[3].xs[0].torus_switch_xy/xbar_gen[35].xbar_inst
                               0.0005828   0.0001945   9.871e-05    0.000876     0.01342 
ys[3].xs[1].torus_switch_xy/dor_inst
                                0.001143    0.005247   0.0003737    0.006764      0.1036 
ys[3].xs[1].torus_switch_xy/xbar_gen[0].xbar_inst
                                0.000588   0.0003844   9.871e-05    0.001071     0.01641 
ys[3].xs[1].torus_switch_xy/xbar_gen[1].xbar_inst
                               0.0005881   0.0002749   9.871e-05   0.0009617     0.01473 
ys[3].xs[1].torus_switch_xy/xbar_gen[2].xbar_inst
                               0.0005884    0.000251   9.871e-05   0.0009381     0.01437 
ys[3].xs[1].torus_switch_xy/xbar_gen[3].xbar_inst
                               0.0005886   0.0003212   9.871e-05    0.001009     0.01545 
ys[3].xs[1].torus_switch_xy/xbar_gen[4].xbar_inst
                               0.0005884   0.0002972   9.871e-05   0.0009843     0.01508 
ys[3].xs[1].torus_switch_xy/xbar_gen[5].xbar_inst
                               0.0005885   0.0002802   9.871e-05   0.0009674     0.01482 
ys[3].xs[1].torus_switch_xy/xbar_gen[6].xbar_inst
                               0.0005885   0.0002551   9.871e-05   0.0009423     0.01444 
ys[3].xs[1].torus_switch_xy/xbar_gen[7].xbar_inst
                               0.0005885   0.0002969   9.871e-05   0.0009841     0.01508 
ys[3].xs[1].torus_switch_xy/xbar_gen[8].xbar_inst
                               0.0005883   0.0002249   9.871e-05   0.0009119     0.01397 
ys[3].xs[1].torus_switch_xy/xbar_gen[9].xbar_inst
                               0.0005887   0.0002523   9.871e-05   0.0009397      0.0144 
ys[3].xs[1].torus_switch_xy/xbar_gen[10].xbar_inst
                               0.0005882   0.0002956   9.871e-05   0.0009826     0.01505 
ys[3].xs[1].torus_switch_xy/xbar_gen[11].xbar_inst
                                0.000588    0.000268   9.871e-05   0.0009547     0.01463 
ys[3].xs[1].torus_switch_xy/xbar_gen[12].xbar_inst
                               0.0005892   0.0001995   9.871e-05   0.0008874     0.01359 
ys[3].xs[1].torus_switch_xy/xbar_gen[13].xbar_inst
                               0.0005889   0.0002386   9.871e-05   0.0009262     0.01419 
ys[3].xs[1].torus_switch_xy/xbar_gen[14].xbar_inst
                                0.000589   0.0002434   9.871e-05   0.0009311     0.01426 
ys[3].xs[1].torus_switch_xy/xbar_gen[15].xbar_inst
                               0.0005882   0.0002373   9.871e-05   0.0009242     0.01416 
ys[3].xs[1].torus_switch_xy/xbar_gen[16].xbar_inst
                                0.000588   0.0002975   9.871e-05   0.0009842     0.01508 
ys[3].xs[1].torus_switch_xy/xbar_gen[17].xbar_inst
                               0.0005891   0.0001998   9.871e-05   0.0008876      0.0136 
ys[3].xs[1].torus_switch_xy/xbar_gen[18].xbar_inst
                               0.0005884   0.0002149   9.871e-05   0.0009021     0.01382 
ys[3].xs[1].torus_switch_xy/xbar_gen[19].xbar_inst
                               0.0005885   0.0002333   9.871e-05   0.0009205      0.0141 
ys[3].xs[1].torus_switch_xy/xbar_gen[20].xbar_inst
                               0.0005884   0.0002939   9.871e-05    0.000981     0.01503 
ys[3].xs[1].torus_switch_xy/xbar_gen[21].xbar_inst
                               0.0005893   0.0001787   9.871e-05   0.0008667     0.01328 
ys[3].xs[1].torus_switch_xy/xbar_gen[22].xbar_inst
                               0.0005901   0.0002053   9.871e-05   0.0008941      0.0137 
ys[3].xs[1].torus_switch_xy/xbar_gen[23].xbar_inst
                               0.0005879   0.0002831   9.871e-05   0.0009697     0.01485 
ys[3].xs[1].torus_switch_xy/xbar_gen[24].xbar_inst
                               0.0005886   0.0002154   9.871e-05   0.0009028     0.01383 
ys[3].xs[1].torus_switch_xy/xbar_gen[25].xbar_inst
                               0.0005891   0.0001781   9.871e-05   0.0008659     0.01326 
ys[3].xs[1].torus_switch_xy/xbar_gen[26].xbar_inst
                               0.0005891   0.0002123   9.871e-05   0.0009001     0.01379 
ys[3].xs[1].torus_switch_xy/xbar_gen[27].xbar_inst
                               0.0005889   0.0001963   9.871e-05   0.0008839     0.01354 
ys[3].xs[1].torus_switch_xy/xbar_gen[28].xbar_inst
                               0.0005892   0.0001737   9.871e-05   0.0008616      0.0132 
ys[3].xs[1].torus_switch_xy/xbar_gen[29].xbar_inst
                               0.0005878    0.000297   9.871e-05   0.0009835     0.01507 
ys[3].xs[1].torus_switch_xy/xbar_gen[30].xbar_inst
                               0.0005879   0.0003185   9.871e-05    0.001005      0.0154 
ys[3].xs[1].torus_switch_xy/xbar_gen[31].xbar_inst
                               0.0005878   0.0002752   9.871e-05   0.0009618     0.01473 
ys[3].xs[1].torus_switch_xy/xbar_gen[32].xbar_inst
                               0.0005877    0.000297   9.871e-05   0.0009834     0.01506 
ys[3].xs[1].torus_switch_xy/xbar_gen[33].xbar_inst
                                0.000588   0.0002585   9.871e-05   0.0009452     0.01448 
ys[3].xs[1].torus_switch_xy/xbar_gen[34].xbar_inst
                               0.0005872    0.000387   9.871e-05    0.001073     0.01644 
ys[3].xs[1].torus_switch_xy/xbar_gen[35].xbar_inst
                               0.0005874   0.0003797   9.871e-05    0.001066     0.01633 
ys[3].xs[2].torus_switch_xy/dor_inst
                                0.001149    0.005196   0.0003755     0.00672       0.103 
ys[3].xs[2].torus_switch_xy/xbar_gen[0].xbar_inst
                               0.0005864   0.0001491   9.871e-05   0.0008343     0.01278 
ys[3].xs[2].torus_switch_xy/xbar_gen[1].xbar_inst
                               0.0005864   0.0001695   9.871e-05   0.0008546     0.01309 
ys[3].xs[2].torus_switch_xy/xbar_gen[2].xbar_inst
                               0.0005849   0.0002283   9.871e-05   0.0009119     0.01397 
ys[3].xs[2].torus_switch_xy/xbar_gen[3].xbar_inst
                               0.0005853    0.000174   9.871e-05   0.0008581     0.01314 
ys[3].xs[2].torus_switch_xy/xbar_gen[4].xbar_inst
                               0.0005862   0.0001399   9.871e-05   0.0008247     0.01263 
ys[3].xs[2].torus_switch_xy/xbar_gen[5].xbar_inst
                               0.0005864   0.0001405   9.871e-05   0.0008256     0.01265 
ys[3].xs[2].torus_switch_xy/xbar_gen[6].xbar_inst
                               0.0005864   0.0001482   9.871e-05   0.0008334     0.01277 
ys[3].xs[2].torus_switch_xy/xbar_gen[7].xbar_inst
                               0.0005864   0.0001453   9.871e-05   0.0008305     0.01272 
ys[3].xs[2].torus_switch_xy/xbar_gen[8].xbar_inst
                               0.0005853   0.0001469   9.871e-05   0.0008309     0.01273 
ys[3].xs[2].torus_switch_xy/xbar_gen[9].xbar_inst
                               0.0005862   0.0001301   9.871e-05    0.000815     0.01249 
ys[3].xs[2].torus_switch_xy/xbar_gen[10].xbar_inst
                               0.0005862    0.000136   9.871e-05   0.0008209     0.01257 
ys[3].xs[2].torus_switch_xy/xbar_gen[11].xbar_inst
                               0.0005845   0.0001837   9.871e-05    0.000867     0.01328 
ys[3].xs[2].torus_switch_xy/xbar_gen[12].xbar_inst
                               0.0005843    0.000239   9.871e-05   0.0009221     0.01413 
ys[3].xs[2].torus_switch_xy/xbar_gen[13].xbar_inst
                               0.0005854   0.0002008   9.871e-05   0.0008849     0.01356 
ys[3].xs[2].torus_switch_xy/xbar_gen[14].xbar_inst
                               0.0005859   0.0001429   9.871e-05   0.0008276     0.01268 
ys[3].xs[2].torus_switch_xy/xbar_gen[15].xbar_inst
                               0.0005852   0.0001535   9.871e-05   0.0008374     0.01283 
ys[3].xs[2].torus_switch_xy/xbar_gen[16].xbar_inst
                               0.0005857    0.000201   9.871e-05   0.0008855     0.01356 
ys[3].xs[2].torus_switch_xy/xbar_gen[17].xbar_inst
                               0.0005844   0.0002039   9.871e-05   0.0008871     0.01359 
ys[3].xs[2].torus_switch_xy/xbar_gen[18].xbar_inst
                               0.0005859   0.0001282   9.871e-05   0.0008127     0.01245 
ys[3].xs[2].torus_switch_xy/xbar_gen[19].xbar_inst
                               0.0005851   0.0001633   9.871e-05   0.0008471     0.01298 
ys[3].xs[2].torus_switch_xy/xbar_gen[20].xbar_inst
                               0.0005846   0.0002489   9.871e-05   0.0009323     0.01428 
ys[3].xs[2].torus_switch_xy/xbar_gen[21].xbar_inst
                               0.0005847   0.0002604   9.871e-05   0.0009438     0.01446 
ys[3].xs[2].torus_switch_xy/xbar_gen[22].xbar_inst
                               0.0005857   0.0002046   9.871e-05    0.000889     0.01362 
ys[3].xs[2].torus_switch_xy/xbar_gen[23].xbar_inst
                               0.0005842   0.0002069   9.871e-05   0.0008899     0.01363 
ys[3].xs[2].torus_switch_xy/xbar_gen[24].xbar_inst
                               0.0005858   0.0001267   9.871e-05   0.0008112     0.01243 
ys[3].xs[2].torus_switch_xy/xbar_gen[25].xbar_inst
                               0.0005854    0.000134   9.871e-05   0.0008181     0.01253 
ys[3].xs[2].torus_switch_xy/xbar_gen[26].xbar_inst
                               0.0005855   0.0002065   9.871e-05   0.0008907     0.01364 
ys[3].xs[2].torus_switch_xy/xbar_gen[27].xbar_inst
                               0.0005859   0.0001702   9.871e-05   0.0008548      0.0131 
ys[3].xs[2].torus_switch_xy/xbar_gen[28].xbar_inst
                               0.0005854   0.0001545   9.871e-05   0.0008387     0.01285 
ys[3].xs[2].torus_switch_xy/xbar_gen[29].xbar_inst
                               0.0005848   0.0001708   9.871e-05   0.0008543     0.01309 
ys[3].xs[2].torus_switch_xy/xbar_gen[30].xbar_inst
                               0.0005848    0.000182   9.871e-05   0.0008655     0.01326 
ys[3].xs[2].torus_switch_xy/xbar_gen[31].xbar_inst
                               0.0005855   0.0002199   9.871e-05   0.0009041     0.01385 
ys[3].xs[2].torus_switch_xy/xbar_gen[32].xbar_inst
                               0.0005847   0.0001618   9.871e-05   0.0008452     0.01295 
ys[3].xs[2].torus_switch_xy/xbar_gen[33].xbar_inst
                                0.000585   0.0001352   9.871e-05   0.0008189     0.01255 
ys[3].xs[2].torus_switch_xy/xbar_gen[34].xbar_inst
                               0.0005854   0.0001521   9.871e-05   0.0008362     0.01281 
ys[3].xs[2].torus_switch_xy/xbar_gen[35].xbar_inst
                               0.0005846   0.0002283   9.871e-05   0.0009117     0.01397 
ys[3].xs[3].torus_switch_xy/dor_inst
                                0.001103    0.005282   0.0003782    0.006763      0.1036 
ys[3].xs[3].torus_switch_xy/xbar_gen[0].xbar_inst
                               0.0005855   0.0001756   9.871e-05   0.0008598     0.01317 
ys[3].xs[3].torus_switch_xy/xbar_gen[1].xbar_inst
                               0.0005855   0.0002321   9.871e-05   0.0009163     0.01404 
ys[3].xs[3].torus_switch_xy/xbar_gen[2].xbar_inst
                               0.0005847   0.0002302   9.871e-05   0.0009135     0.01399 
ys[3].xs[3].torus_switch_xy/xbar_gen[3].xbar_inst
                               0.0005847   0.0002088   9.871e-05   0.0008922     0.01367 
ys[3].xs[3].torus_switch_xy/xbar_gen[4].xbar_inst
                               0.0005843   0.0002657   9.871e-05   0.0009487     0.01453 
ys[3].xs[3].torus_switch_xy/xbar_gen[5].xbar_inst
                               0.0005839   0.0002977   9.871e-05   0.0009803     0.01502 
ys[3].xs[3].torus_switch_xy/xbar_gen[6].xbar_inst
                               0.0005848   0.0002112   9.871e-05   0.0008948     0.01371 
ys[3].xs[3].torus_switch_xy/xbar_gen[7].xbar_inst
                               0.0005848   0.0002547   9.871e-05   0.0009382     0.01437 
ys[3].xs[3].torus_switch_xy/xbar_gen[8].xbar_inst
                               0.0005843   0.0002816   9.871e-05   0.0009645     0.01478 
ys[3].xs[3].torus_switch_xy/xbar_gen[9].xbar_inst
                               0.0005842   0.0002674   9.871e-05   0.0009503     0.01456 
ys[3].xs[3].torus_switch_xy/xbar_gen[10].xbar_inst
                               0.0005843   0.0003289   9.871e-05    0.001012      0.0155 
ys[3].xs[3].torus_switch_xy/xbar_gen[11].xbar_inst
                               0.0005838   0.0002545   9.871e-05   0.0009369     0.01435 
ys[3].xs[3].torus_switch_xy/xbar_gen[12].xbar_inst
                                0.000584   0.0003244   9.871e-05    0.001007     0.01543 
ys[3].xs[3].torus_switch_xy/xbar_gen[13].xbar_inst
                               0.0005845   0.0002819   9.871e-05   0.0009651     0.01479 
ys[3].xs[3].torus_switch_xy/xbar_gen[14].xbar_inst
                               0.0005841   0.0002723   9.871e-05   0.0009551     0.01463 
ys[3].xs[3].torus_switch_xy/xbar_gen[15].xbar_inst
                               0.0005839   0.0002827   9.871e-05   0.0009653     0.01479 
ys[3].xs[3].torus_switch_xy/xbar_gen[16].xbar_inst
                               0.0005839   0.0003036   9.871e-05   0.0009862     0.01511 
ys[3].xs[3].torus_switch_xy/xbar_gen[17].xbar_inst
                                0.000584   0.0003358   9.871e-05    0.001018      0.0156 
ys[3].xs[3].torus_switch_xy/xbar_gen[18].xbar_inst
                               0.0005839   0.0002716   9.871e-05   0.0009542     0.01462 
ys[3].xs[3].torus_switch_xy/xbar_gen[19].xbar_inst
                               0.0005844   0.0001911   9.871e-05   0.0008742     0.01339 
ys[3].xs[3].torus_switch_xy/xbar_gen[20].xbar_inst
                                0.000585   0.0002307   9.871e-05   0.0009144     0.01401 
ys[3].xs[3].torus_switch_xy/xbar_gen[21].xbar_inst
                               0.0005842   0.0002767   9.871e-05   0.0009596      0.0147 
ys[3].xs[3].torus_switch_xy/xbar_gen[22].xbar_inst
                               0.0005849   0.0001945   9.871e-05   0.0008781     0.01345 
ys[3].xs[3].torus_switch_xy/xbar_gen[23].xbar_inst
                               0.0005845   0.0002148   9.871e-05    0.000898     0.01376 
ys[3].xs[3].torus_switch_xy/xbar_gen[24].xbar_inst
                               0.0005849   0.0002774   9.871e-05    0.000961     0.01472 
ys[3].xs[3].torus_switch_xy/xbar_gen[25].xbar_inst
                               0.0005844   0.0002176   9.871e-05   0.0009007      0.0138 
ys[3].xs[3].torus_switch_xy/xbar_gen[26].xbar_inst
                               0.0005842   0.0002326   9.871e-05   0.0009156     0.01403 
ys[3].xs[3].torus_switch_xy/xbar_gen[27].xbar_inst
                               0.0005846   0.0002071   9.871e-05   0.0008903     0.01364 
ys[3].xs[3].torus_switch_xy/xbar_gen[28].xbar_inst
                               0.0005842   0.0002414   9.871e-05   0.0009243     0.01416 
ys[3].xs[3].torus_switch_xy/xbar_gen[29].xbar_inst
                               0.0005842   0.0002431   9.871e-05    0.000926     0.01419 
ys[3].xs[3].torus_switch_xy/xbar_gen[30].xbar_inst
                               0.0005852   0.0001936   9.871e-05   0.0008775     0.01344 
ys[3].xs[3].torus_switch_xy/xbar_gen[31].xbar_inst
                               0.0005837   0.0003627   9.871e-05    0.001045     0.01601 
ys[3].xs[3].torus_switch_xy/xbar_gen[32].xbar_inst
                               0.0005853   0.0001662   9.871e-05   0.0008503     0.01303 
ys[3].xs[3].torus_switch_xy/xbar_gen[33].xbar_inst
                               0.0005858   0.0001619   9.871e-05   0.0008464     0.01297 
ys[3].xs[3].torus_switch_xy/xbar_gen[34].xbar_inst
                               0.0005853    0.000186   9.871e-05     0.00087     0.01333 
ys[3].xs[3].torus_switch_xy/xbar_gen[35].xbar_inst
                               0.0005854   0.0002165   9.871e-05   0.0009007      0.0138 
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00031 (CKBD16):           0.0257
*              Highest Leakage Power:       CTS_ccl_a_buf_00024 (CKBD16):        0.0002294
*                Total Cap:      1.14402e-10 F
*                Total instances in design:  7572
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3210.83MB/4980.32MB/3368.71MB)

<CMD> setDrawView fplan
<CMD> dumpToGIF floorplan_edge_dimension.gif
**WARN: (IMPSYT-9004):	Cannot be used in -nowin mode. Restart innovus in GUI mode to use this command.
<CMD> createSnapshot -dir snapshots -name WORKPLEASE

*** Memory Usage v#1 (Current mem = 3499.078M, initial mem = 486.906M) ***
*** Message Summary: 358 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:08:59, real=0:09:05, mem=3499.1M) ---
