/* SPDX-License-Identifier: GPL-2.0-only */

#ifndef __SOC_QUALCOMM_SDM845_ADDRESS_MAP_H__
#define __SOC_QUALCOMM_SDM845_ADDRESS_MAP_H__

#define QSPI_BASE			0x88DF000
#define TLMM_EAST_TILE_BASE             0x03500000
#define TLMM_NORTH_TILE_BASE            0x03900000
#define TLMM_SOUTH_TILE_BASE            0x03D00000
#define GCC_BASE			0x00100000

/*
 * USB BASE ADDRESSES
 */
#define QFPROM_BASE			0x00780000
#define QUSB_PRIM_PHY_BASE		0x088e2000
#define QUSB_PRIM_PHY_DIG_BASE		0x088e2200
#define QUSB_SEC_PHY_BASE		0x088e3000
#define QUSB_SEC_PHY_DIG_BASE		0x088e3200
#define QMP_PHY_QSERDES_COM_REG_BASE	0x088e9000
#define QMP_PHY_QSERDES_TX_REG_BASE	0x088e9200
#define QMP_PHY_QSERDES_RX_REG_BASE	0x088e9400
#define QMP_PHY_PCS_REG_BASE		0x088e9c00
#define QMP_UNIPHY_QSERDES_COM_REG_BASE	0x088eb000
#define QMP_UNIPHY_QSERDES_TX_REG_BASE	0x088eb200
#define QMP_UNIPHY_QSERDES_RX_REG_BASE	0x088eb400
#define QMP_UNIPHY_PCS_REG_BASE		0x088eb800
#define USB_HOST0_DWC3_BASE		0x0a60c100
#define USB_HOST1_DWC3_BASE		0x0a80c100

#endif /*  __SOC_QUALCOMM_SDM845_ADDRESS_MAP_H__ */
