<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<!-- DO NOT EDIT: file automatically generated by ucampas from
     /Users/graemejenkinson/cheri-website/cam/cheri/cheri-publications-b.html -->
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type" /><meta content="text/css" http-equiv="Content-Style-Type" /><title>CHERI Publications</title><link rel="stylesheet" type="text/css" media="all" href="https://www.cl.cam.ac.uk/style/layout.css" /><link rel="stylesheet" type="text/css" media="print" href="https://www.cl.cam.ac.uk/style/print.css" /><link href="https://www.cl.cam.ac.uk/style/blue.css" media="all" rel="stylesheet" type="text/css" />
<meta name="viewport" content="width=device-width, initial-scale=1" />
<style type="text/css">
</style><link href="cheri-software.html" rel="Next" /><link href="." rel="Up" /></head><body class="two-col dept">
<div id="skip"> <a href="#skip-content" accesskey="2">Skip to content</a>&#160;|&#160;<a href="https://www.cam.ac.uk/site/accesskeys.html" accesskey="0">Access key help</a> </div><div id="header">
  <div id="branding"><a href="https://www.cam.ac.uk/" accesskey="1"><img src="https://www.cl.cam.ac.uk/images/identifier.svg" alt="University of Cambridge" class="ucam" /></a>
  </div>

    <div id="site-search">

    <form action="http://web-search.cam.ac.uk/query.html" method="get">
      <fieldset>
      <label for="search-term">Search</label>
      <input name="qt" type="text" id="search-term" accesskey="4" value="" />
      <input id="search-button" src="https://www.cl.cam.ac.uk/images/button-search.gif" value="Search" alt="Search" title="Search" type="image" />
      </fieldset>
    </form>

    </div>
</div>

<div id="dept-title">
<h1><a href="../"></a></h1></div>

<div id="container"> <a name="skip-content" id="skip-content"></a>
<ul id="nav-breadcrumb"></ul><ul id="nav-primary"><li><div><a href="../">CTSRD&#160;&#187;</a></div></li><li><div><a href="../news.html">Project news</a></div></li><li><div><a href="../beri/">Bluespec Extensible RISC Implementation (BERI)&#160;&#187;</a></div></li><li><div><a href="../../capsicum/">Capsicum&#160;&#8594;</a></div></li><li><div><a href=".">Capability Hardware Enhanced RISC Instructions (CHERI)&#160;&#187;</a></div><ul><li class="active"><div><a href="cheri-publications.html">CHERI Publications</a></div></li><li><div><a href="cheri-software.html">CHERI Software Stack</a></div></li><li><div><a href="cheri-formal.html">CHERI Rigorous Engineering</a></div></li><li><div><a href="cheri-llvm.html">CHERI Clang/LLVM and LLD</a></div></li><li><div><a href="cheribsd.html">CheriBSD</a></div></li><li><div><a href="cheri-compartmentalization.html">CHERI Software Compartmentalization</a></div></li><li><div><a href="cheri-qemu.html">CHERI-QEMU</a></div></li><li><div><a href="cheri-webkit.html">CHERI-WebKit</a></div></li><li><div><a href="cheri-concentrate/">CHERI Concentrate</a></div></li><li><div><a href="cheri-risc-v.html">CHERI-RISC-V</a></div></li><li><div><a href="cheri-lists.html">CHERI Mailing Lists</a></div></li><li><div><a href="cheri-slack.html">CHERI-CPU Slack</a></div></li><li><div><a href="cheri-projectideas.html">Cambridge student project ideas</a></div></li><li><div><a href="dsbd.html">The Digital Security by Design (DSbD) Initiative</a></div></li><li><div><a href="cheri-morello.html">The Arm Morello Board</a></div></li><li><div><a href="cheri-morello-software.html">CHERI Software for the Arm Morello Board</a></div></li><li><div><a href="cheri-morello-return.html">Arm Morello return programme</a></div></li><li><div><a href="workshops/">CHERI Workshops&#160;&#187;</a></div></li></ul></li><li><div><a href="../soaap/">Security-Oriented Analysis of Application Programs (SOAAP)&#160;&#187;</a></div></li><li><div><a href="../tesla/">Temporally Enhanced Security Logic Assertions (TESLA)&#160;&#187;</a></div></li><li><div><a href="../smten.html">Enhancing the Satisfiability Modulo Theories Experience (Smten)</a></div></li><li><div><a href="../publications.html">Publications</a></div></li><li><div><a href="../data/">Open Data&#160;&#187;</a></div></li><li><div><a href="../posters-slides.html">Posters and slides</a></div></li><li><div><a href="../people.html">Project members</a></div></li><li><div><a href="../related.html">Related</a></div></li></ul><div id="content"><div id="sub-brand"><p class="section">CHERI</p></div><div id="content-primary">

<h1>
  CHERI Publications
</h1>

<p>These papers, technical reports, and presentations describe our evolving
  approach to the CHERI architecture, microarchitecture, software, and formal
  models and reasoning over a period of ten years.
  Older material is included for reference, but more recent versions should be
  preferred as our approach has matured substantially as our research has
  evolved.</p>

<p><b>New to the CHERI architecture?</b>
  Start by reading our technical report,  <a href="https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-941.pdf"><b>An
  Introduction to CHERI</b></a>.
  This is a high-level summary of our work on CHERI architecture,
  microarchitecture, formal modeling, and software.
  As CHERI has evolved significantly over time, this report provides the best
  introduction to, and overview of, our approach.
  Individual papers address narrower focuses, such as C-language support or
  capability bounds compression, and address specific snapshots of our design
  during the research and development life cycle.</p>

<p><b>Want to learn more?</b>
  Our most recent CHERI instruction-set specification, <a href="https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-951.pdf"><b>CHERI
  ISAv8</b></a>, capability compression has become part of the abstract
  protection model, 32- and 64-bit address sizes are supported, various
  experimental features (e.g., sentry capabilities and CHERI-RISC-V) are now
  considered mature, new temporal memory safety features have been added.
  We have added a new chapter on CHERI microarchitecture.
  This version of the CHERI ISA specification is synchronized to Arm's Morello
  ISA.</p>

<table bgcolor="ddffdd" border="0"><tbody><tr><td><p>June 2020: We have posted a new
  technical report, <a href="https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-947.pdf"><b>CHERI
  C/C++ Programming Guide</b></a>, which documents the memory-safe CHERI
  pure-capability C and C++ programming languages, and their implications for
  software implementation and portability.</p></td></tr></tbody></table>

<div class="ucampas-toc"><table><tbody><tr><td><p>Contents</p><ul><li><a href="#academic-papers">Research conference and journal papers</a></li><li><a href="#workshop-papers">Research workshop papers</a></li><li><a href="#techreports">Technical Reports</a></li><li><a href="#presentations">Presentations</a></li></ul></td></tr></tbody></table></div>

<h2 id="academic-papers">Research conference and journal papers</h2>
<ul>

<li>Richard Grisenthwaite, Graeme Barnes, Robert N. M. Watson, Simon W. Moore,
  Peter Sewell, and Jonathan Woodruff.  <a href="../pdfs/202305ieeemicro-morello-platform.pdf"><b>The Arm Morello
  Evaluation Platform&#8212;Validating CHERI-Based Security in a High-Performance
  System</b></a>, IEEE Micro, vol. 43, no. 3, pp. 50-57, May-June 2023, doi:
  10.1109/MM.2023.3264676.</li>

<li>Thomas Bauereiss, Brian Campbell, Thomas Sewell, Alasdair Armstrong,
  Lawrence Esswood, Ian Stark, Graeme Barnes, Robert N. M. Watson, and
  Peter Sewell.  <a href="../pdfs/202205-esop-verified-morello-security.pdf"><b>Verified Security
  for the Morello Capability-enhanced Prototype Arm Architecture</b></a>,
  31st European Symposium on Programming (ESOP 2022), May 2022.</li>

<li>Franz Fuchs, Jonathan Woodruff, Simon W. Moore, Peter G. Neumann, and
  Robert N. M. Watson.  <a href="../pdfs/202106-carrv-transient-execution.pdf"><b>Developing a Test Suite
  for Transient-Execution Attacks on RISC-V and CHERI-RISC-V</b></a>, Computer
  Architecture with RISC-V workshop (CARRV 2021), co-located with ISCA 2021,
  June 17, 2021.</li>

<li>A. Theodore Markettos, John Baldwin, Ruslan Bukin, Peter G. Neumann,
  Simon W. Moore, and Robert N.M. Watson.  <a href="../pdfs/2020hasp-cheri-dma.pdf"><b>Position Paper: Defending Direct
  Memory Access with CHERI Capabilities</b></a>. Hardware and Architectural
  Support for Security and Privacy (HASP) 2020, October 2020.</li>

<li>Nathaniel Wesley Filardo, Brett F. Gutstein, Jonathan Woodruff,
  Sam Ainsworth, Lucian Paul-Trifu, Brooks Davis, Hongyan Xia,
  Edward Tomasz Napierala, Alexander Richardson, John Baldwin, David Chisnall,
  Jessica Clarke, Khilan Gudka, Alexandre Joannou, A. Theodore Markettos,
  Alfredo Mazzinghi, Robert M. Norton, Michael Roe, Peter Sewell, Stacey Son,
  Timothy M. Jones, Simon W. Moore, Peter G. Neumann, and
  Robert N. M. Watson.  <a href="../pdfs/2020oakland-cornucopia.pdf"><b>Cornucopia: Temporal Safety for
  CHERI Heaps</b></a>.  In Proceedings of the 41st IEEE Symposium on Security
  and Privacy (Oakland 2020).  San Jose, CA, USA, May 18-20, 2020.</li>

<li>Kyndylan Nienhuis, Alexandre Joannou, Thomas Bauereiss, Anthony
  Fox, Michael Roe, Brian Campbell, Matthew Naylor,
  Robert&#160;M. Norton, Simon&#160;W.  Moore, Peter&#160;G. Neumann,
  Ian Stark, Robert N.&#160;M. Watson, and Peter Sewell.
  <a href="../pdfs/202005oakland-cheri-formal.pdf">
  <b>Rigorous engineering for hardware security: Formal modelling
  and proof in the CHERI design and implementation process</b></a>. 
  In Proceedings of the 41st IEEE Symposium on Security and Privacy
  (Oakland 2020).  San Jose, CA, USA, May 18-20, 2020.</li>
  
<li>Hongyan Xia, Jonathan Woodruff, Sam Ainsworth, Nathaniel W. Filardo,
  Michael Roe, Alexander Richardson, Peter Rugg, Peter G. Neumann,
  Simon W. Moore, Robert N. M. Watson, and Timothy M. Jones.  <a href="../pdfs/201910micro-cheri-temporal-safety.pdf"><b>CHERIvoke:
  Characterising Pointer Revocation using CHERI Capabilities for Temporal
  Memory Safety</b></a>.  In Proceedings of the 52nd IEEE/ACM International
  Symposium on Microarchitecture (IEEE MICRO 2019).  Columbus, Ohio, USA,
  October 12-16, 2019.</li>

<li>Jonathan Woodruff, Alexandre Joannou, Hongyan Xia, Anthony Fox, Robert
  Norton, Thomas Bauereiss, David Chisnall, Brooks Davis, Khilan Gudka,
  Nathaniel W. Filardo, A. Theodore Markettos, Michael Roe, Peter G. Neumann,
  Robert N. M. Watson, and Simon W. Moore.  <a href="../pdfs/2019tc-cheri-concentrate.pdf"><b>CHERI Concentrate: Practical Compressed Capabilities</b></a>.
  In IEEE Transactions on Computers, 10.1109/TC.2019.2914037, IEEE, 2019.</li>

<li>Brooks Davis, Robert N. M. Watson, Alexander Richardson, Peter G. Neumann,
  Simon W. Moore, John Baldwin, David Chisnall, Jessica Clarke,
  Nathaniel Wesley Filardo, Khilan Gudka, Alexandre Joannou, Ben Laurie,
  A. Theodore Markettos, J. Edward Maste, Alfredo Mazzinghi,
  Edward Tomasz Napierala, Robert M. Norton, Michael Roe, Peter Sewell,
  Stacey Son, and Jonathan Woodruff. <a href="../pdfs/201904-asplos-cheriabi.pdf"><b>CheriABI: Enforcing Valid
  Pointer Provenance and Minimizing Pointer Privilege in the POSIX C Run-time
  Environment</b></a>. In Proceedings of 2019 Architectural Support for
  Programming Languages and Operating Systems (ASPLOS&#8217;19). Providence, RI,
  USA, April 13-17, 2019</li>

<li> 
 Alasdair Armstrong, Thomas Bauereiss, Brian Campbell, Alastair Reid,
  Kathryn&#160;E. Gray, Robert&#160;M. Norton, Prashanth Mundkur, Mark Wassell, Jon
  French, Christopher Pulte, Shaked Flur, Ian Stark, Neel Krishnaswami, and
  Peter Sewell.
<a href="http://www.cl.cam.ac.uk/users/pes20/sail/sail-popl2019.pdf"><b>ISA Semantics for ARMv8-A, RISC-V, and
  CHERI-MIPS</b></a>.
 In POPL 2019, Proc. ACM Program. Lang. 3, POPL, Article 71.
</li>


<li>Kayvan Memarian, Victor B. F. Gomes, Brooks Davis, Stephen Kell,
  Alexander Richardson, Robert N. M. Watson, and Peter Sewell.  <a href="../pdfs/201901-popl-cerberus.pdf"><b>Exploring C Semantics and Pointer
  Provenance</b></a>.  In Proceedings of the 46th ACM SIGPLAN Symposium on
  Principles of Programming Languages (POPL), Cascais, Portugal, 13-19
  January, 2019.</li>

<li>Hongyan Xia, Jonathan Woodruff, Hadrien Barral, Lawrence Esswood,
  Alexandre Joannou, Robert Kovacsics, David Chisnall, MichaelRoe,
  Brooks Davis, Edward Napierala, John Baldwin, Khilan Gudka,
  Peter G. Neumann, Alex Richardson, Simon W. Moore, and
  Robert N. M. Watson.
  <a href="../pdfs/201810-iccd2018-cheri-rtos.pdf"><b>CheriRTOS: A Capability
  Model for Embedded Devices.</b></a>.  Proceedings of the 2018 IEEE 36th
  International Conference on Computer Design (ICCD). Orlando, FL, USA,
  October 7-10, 2018.</li>

<li>Alexandre Joannou, Jonathan Woodruff, Robert Kovacsics, Simon W. Moore,
  Alex Bradbury, Hongyan Xia, Robert N. M. Watson, David Chisnall,
  Michael Roe, Brooks Davis, Edward Napierala, John Baldwin, Khilan Gudka,
  Peter G. Neumann, Alfredo Mazzinghi, Alex Richardson, Stacey Son, and
  A. Theodore Markettos.  <a href="../pdfs/201711-iccd2017-efficient-tags.pdf"><b>Efficient Tagged
  Memory</b></a>.  Proceedings of the 2017 IEEE 35th International Conference
  on Computer Design (ICCD).  Boston, MA, USA, November 5-8, 2017.</li>

<li>Robert N. M. Watson, Peter G. Neumann, and Simon W. Moore.  <a href="../pdfs/2017mit-cybersecurity-cheri-web.pdf"><b>Balancing Disruption
  and Deployability in the CHERI Instruction-Set Architecture (ISA)</b></a>,
  New Solutions for Cybersecurity, Shrobe H., Shrier D., Pentland A. eds., MIT
  Press/Connection Science: Cambridge MA. (to appear, fall 2017)</li>

<li>Peter G. Neumann. <a href="../pdfs/2017mit-cybersecurity-cheri-princ-web.pdf"><b>Fundamental
  Trustworthiness Principles</b></a>, in New Solutions for Cybersecurity,
  Howie Shrobe, David Shrier, Alex Pentland, eds., MIT Press/Connection
  Science: Cambridge MA. (to appear, fall 2017).</li>

<li>Alfredo Mazzinghi, Ripduman Sohan, and Robert N. M. Watson.  <a href="../pdfs/2018tapp-tracing-cameraready.pdf"><b>Pointer Provenance in a
  Capability Architecture</b></a>.  Proceedings of the 10th USENIX Workshop on
  the Theory and Practice of Provenance (TaPP'18).  London, UK, July 11-12,
  2018.</li>

<li>David Chisnall, Brooks Davis, Khilan Gudka, David Brazdil,
  Alexandre Joannou, Jonathan Woodruff, A. Theodore Markettos,
  J. Edward Maste, Robert Norton, Stacey Son, Michael Roe, Simon W. Moore,
  Peter G. Neumann, Ben Laurie, and Robert N. M. Watson.  <a href="../pdfs/201704-asplos-cherijni.pdf"><b>CHERI-JNI: Sinking the Java
  security model into the C</b></a>.  Proceedings of the 22nd ACM
  International Conference on Architectural Support for Programming Languages
  and Operating Systems (ASPLOS 2017).  Xi'an, China, April 8&#8211;12, 2017.</li>

<li>Robert N.M. Watson, Robert M. Norton, Jonathan Woodruff, Simon W. Moore,
  Peter G. Neumann, Jonathan Anderson, David Chisnall, Brooks Davis,
  Ben Laurie, Michael Roe, Nirav H. Dave, Khilan Gudka, Alexandre Joannou,
  A. Theodore Markettos, Ed Maste, Steven J. Murdoch, Colin Rothwell,
  Stacey D. Son, and Munraj Vadera.  <a href="../pdfs/20160728micro-journal-cheri-final.pdf"><b>Fast
  Protection-Domain Crossing in the CHERI Capability-System
  Architecture</b></a>. IEEE Micro vol. 36 no. 5, p. 38-49, Sept.-Oct.,
  2016</li>

<li>Kayvan Memarian, Justus Matthiesen, James Lingard, Kyndylan Nienhuis,
  David Chisnall, Robert N. M. Watson, and Peter Sewell.  <a href="../pdfs/201606-pldi2016-clanguage.pdf"><b>Into the depths of C:
  elaborating the de facto standards</b></a>.  Proceedings of the 37th ACM
  SIGPLAN Conference on Programming Language Design and Implementation (PLDI
  2016).  Santa Barbara, CA, USA, June 2016.</li>

<li>Khilan Gudka, Robert N.M. Watson, Jonathan Anderson, David Chisnall,
  Brooks Davis, Ben Laurie, Ilias Marinos, Peter G. Neumann, and
  Alex Richardson.  <a href="../pdfs/2015ccs-soaap.pdf"><b>Clean Application
  Compartmentalization with SOAAP</b></a>, Proceedings of the 22nd ACM
  Conference on Computer and Communications Security (CCS 2015), Denver, CO,
  USA, October 2015.</li>

<li>Robert N. M. Watson, Jonathan Woodruff, Peter G. Neumann, Simon W. Moore,
  Jonathan Anderson, David Chisnall, Nirav Dave, Brooks Davis, Khilan Gudka,
  Ben Laurie, Steven J. Murdoch, Robert Norton, Michael Roe, Stacey Son, and
  Munraj Vadera.  <a href="../pdfs/201505-oakland2015-cheri-compartmentalization.pdf">
  <b>CHERI: A Hybrid Capability-System Architecture for Scalable Software
  Compartmentalization</b></a>, Proceedings of the 36th IEEE Symposium on
  Security and Privacy ("Oakland"), San Jose, California, USA, May 2015.</li>

<li>David Chisnall, Colin Rothwell, Robert N.M. Watson, Jonathan Woodruff, Munraj Vadera,
  Simon W. Moore, Michael Roe, Brooks Davis, and Peter G. Neumann.  <a href="../pdfs/201503-asplos2015-cheri-cmachine.pdf"><b>Beyond the PDP-11:
  Architectural support for a memory-safe C abstract machine</b></a>, Proceedings
  of the Twentieth International Conference on Architectural Support for
  Programming Languages and Operating Systems (ASPLOS 2015), Istanbul, Turkey,
  March 2015.  (Audience choice: Best presentation award.)</li>

<li>Jonathan Woodruff, Robert N. M. Watson, David Chisnall, Simon W. Moore,
  Jonathan Anderson, Brooks Davis, Ben Laurie, Peter G. Neumann, Robert
  Norton, and Michael Roe.  <a href="../pdfs/201406-isca2014-cheri.pdf"><b>The
  CHERI capability model: Revisiting RISC in an age of risk</b></a>,
  Proceedings of the 41st International Symposium on Computer Architecture
  (ISCA 2014), June 14&#8211;16, 2014, Minneapolis, MN, USA.</li>
</ul>

<h2 id="workshop-papers">Research workshop papers</h2>
<ul>
<li>Jonathan Woodruff, Simon W. Moore and Robert N.M. Watson, <a href="../pdfs/2013essos-cheri.pdf"><b>Memory Segmentation to Support Secure
  Applications</b></a>, CEUR Workshop: Doctoral Symposium on Engineering
  Secure Software and Systems (ESSoS), Paris, France, 26&#8211;27 February,
  2013.</li>

<li>Robert N.M. Watson, Peter G. Neumann Jonathan Woodruff, Jonathan Anderson, Ross Anderson, Nirav Dave, Ben Laurie, Simon W. Moore, Steven J. Murdoch, Philip Paeps, Michael Roe, and Hassen Saidi. <a href="../pdfs/2012resolve-cheri.pdf"><b>CHERI:
  a research platform deconflating hardware virtualization and
  protection.</b></a> Runtime Environments, Systems, Layering and Virtualized
  Environments (RESoLVE 2012), March, 2012.</li>

<li>Peter G. Neumann, Robert N.M. Watson. <a href="../pdfs/2010law-final.pdf"><b>Capabilities Revisited: A Holistic
  Approach to Bottom-to-Top Assurance of Trustworthy Systems</b></a>.
  Proceedings of the Fourth Annual Layered Assurance Workshop, Austin, Texas,
  December 2010.</li>
</ul>

<h2 id="techreports">Technical Reports</h2>

<h3>Current technical reports</h3>

<ul>
  <li>Robert N. M. Watson, Graeme Barnes, Jessica Clarke,
  Richard Grisenthwaite, Peter Sewell, Simon W. Moore, and Jonathan Woodruff.
  <a href="https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-982.pdf"><b>Arm
  Morello Programme: Architectural security goals and known
  limitations</b></a>, Technical Report UCAM-CL-TR-982, Computer Laboratory,
  July 2023.</li>

  <li>Robert N. M. Watson, Ben Laurie, and Alex Richardson.  <a href="../pdfs/20210917-capltd-cheri-desktop-report-version1-FINAL.pdf"><b>Assessing
  the Viability of an Open-Source CHERI Desktop Software Ecosystem</b></a>,
  Technical Report, Capabilities Limited, 17 September 2021.</li>

  <li>Thomas Bauereiss, Brian Campbell, Thomas Sewell, Alasdair Armstrong,
  Lawrence Esswood, Ian Stark, Graeme Barnes, Robert N. M. Watson, and Peter
  Sewell.  <a href="https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-959.pdf"><b>Verified
  security for the Morello capability-enhanced prototype Arm
  architecture</b></a>, Technical Report UCAM-CL-TR-959, Computer Laboratory,
  September 2021.</li>

<li>Robert N. M. Watson, Jonathan Woodruff, Alexandre Joannou, Simon W. Moore,
  Peter Sewell, Arm Limited.  <a href="https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-953.pdf"><b>DSbD CHERI
  and Morello Capability Essential IP (Version 1)</b></a>, Technical Report
  UCAM-CL-TR-953, Computer Laboratory, December 2020.</li>

<li>Robert N. M. Watson, Peter G. Neumann, Jonathan Woodruff, Michael Roe,
  Hesham Almatary, Jonathan Anderson, John Baldwin, Graeme Barnes,
  David Chisnall, Jessica Clarke, Brooks Davis, Lee Eisen,
  Nathaniel Wesley Filardo, Richard Grisenthwaite, Alexandre Joannou,
  Ben Laurie, A. Theodore Markettos, Simon W. Moore, Steven J. Murdoch,
  Kyndylan Nienhuis, Robert Norton, Alexander Richardson, Peter Rugg,
  Peter Sewell, Stacey Son, Hongyan Xia.  <a href="https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-951.pdf"><b>Capability
  Hardware Enhanced RISC Instructions: CHERI Instruction-Set Architecture
  (Version 8)</b></a>, Technical Report UCAM-CL-TR-951, Computer Laboratory,
  October 2020.</li>

<li>Nicolas Joly, Saif ElSherei, and Saar Amar. <a href="https://github.com/microsoft/MSRC-Security-Research/raw/master/papers/2020/Security%20analysis%20of%20CHERI%20ISA.pdf"><b>Security analysis of CHERI ISA</b></a>, Microsoft Security Response Center (MSRC), October 2020.</li>

<li>Alexander Richardson.  <a href="https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-949.pdf"><b>Complete
  spatial safety for C and C++ using CHERI capabilities</b></a>, Technical
  Report UCAM-CL-TR-949, Computer Laboratory, June 2020.</li>

<li>Robert N. M. Watson, Alexander Richardson, Brooks Davis, John Baldwin,
  David Chisnall, Jessica Clarke, Nathaniel Filardo, Simon W. Moore,
  Edward Napierala, Peter Sewell, and Peter G. Neumann.  <a href="https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-947.pdf"><b>CHERI
  C/C++ Programming Guide</b></a>, Technical Report UCAM-CL-TR-947, Computer
  Laboratory, June 2020.</li>

<li>Robert N. M. Watson, Simon W. Moore, Peter Sewell, and Peter G. Neumann.
  <a href="https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-941.pdf"><b>An
  Introduction to CHERI</b></a>, Technical Report UCAM-CL-TR-941, Computer
  Laboratory, September 2019.</li>

<li>
<a name="cheri-formal-tr"></a>
 Kyndylan Nienhuis, Alexandre Joannou, Anthony Fox, Michael Roe,
  Thomas Bauereiss, Brian Campbell, Matthew Naylor, Robert&#160;M. Norton, Simon&#160;W.
  Moore, Peter&#160;G. Neumann, Ian Stark, Robert N.&#160;M. Watson, and Peter Sewell.
<a href="https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-940.pdf"><b>Rigorous engineering for hardware security: Formal modelling
  and proof in the CHERI design and implementation process</b></a>.
 Technical Report UCAM-CL-TR-940, University of Cambridge, Computer
  Laboratory, September 2019.
</li>


<li>Brooks Davis, Robert N. M. Watson, Alexander Richardson, Peter G. Neumann,
  Simon W. Moore, John Baldwin, David Chisnall, Jessica Clarke,
  Nathaniel Wesley Filardo, Khilan Gudka, Alexandre Joannou, Ben Laurie,
  A. Theodore Markettos, J. Edward Maste, Alfredo Mazzinghi,
  Edward Tomasz Napierala, Robert M. Norton, Michael Roe, Peter Sewell,
  Stacey Son, and Jonathan Woodruff.  <a href="https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-932.pdf"><b>CheriABI:
  Enforcing valid pointer provenance and minimizing pointer privilege in the
  POSIX C run-time environment</b></a>, Technical Report UCAM-CL-TR-932,
  Computer Laboratory, January 2019.</li>

<li>Robert N. M. Watson, Jonathan Woodruff, Michael Roe, Simon W. Moore,
  Peter G. Neumann.  <a href="http://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-916.pdf"><b>Capability
  Hardware Enhanced RISC Instructions (CHERI): Notes on the Meltdown and
  Spectre Attacks</b></a>, Technical Report UCAM-CL-TR-916, Computer
  Laboratory, February 2018.</li>

<li>Robert N. M. Watson, David Chisnall, Brooks Davis, Wojciech Koszek,
  Simon W. Moore, Steven J. Murdoch, Peter G. Neumann, and Jonathan Woodruff.
  <a href="http://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-877.pdf"><b>Capability
  Hardware Enhanced RISC Instructions: CHERI Programmer&#8217;s Guide</b></a>,
  Technical Report UCAM-CL-TR-877, University of Cambridge, Computer
  Laboratory, September 2015. <b>Current CHERI programmer's guide</b></li>

<li>Robert N. M. Watson, David Chisnall, Brooks Davis, Wojciech Koszek,
  Simon W. Moore, Steven J. Murdoch, Peter G. Neumann, Jonathan Woodruff.  <a href="http://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-869.pdf"><b>Bluespec
  Extensible RISC Implementation: BERI Software Reference</b></a>,
  Technical Report UCAM-CL-TR-869, University of Cambridge, Computer
  Laboratory, April 2015.</li>

<li>Robert N.M. Watson, Jonathan Woodruff, David Chisnall, Brooks Davis,
  Wojciech Koszek, A. Theodore Markettos, Simon W. Moore, Steven J. Murdoch,
  Peter G. Neumann, Robert Norton, and Michael Roe.  <a href="http://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-868.pdf"><b>Bluespec
  Extensible RISC Implementation: BERI Hardware Reference</b></a>,
  Technical Report UCAM-CL-TR-868, University of Cambridge, Computer
  Laboratory, April 2015.</li>
</ul>

<h3>Older technical reports</h3>

<ul>
<li>Robert N. M. Watson, Peter G. Neumann, Jonathan Woodruff, Michael Roe,
  Hesham Almatary, Jonathan Anderson, John Baldwin, David Chisnall,
  Brooks Davis, Nathaniel Wesley Filardo, Alexandre Joannou, Ben Laurie,
  A. Theodore Markettos, Simon W. Moore, Steven J. Murdoch, Kyndylan Nienhuis,
  Robert Norton, Alex Richardson, Peter Rugg, Peter Sewell, Stacey Son,
  Hongyan Xia.  <a href="https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-927.pdf"><b>Capability
  Hardware Enhanced RISC Instructions: CHERI Instruction-Set Architecture
  (Version 7)</b></a>, Technical Report UCAM-CL-TR-927, Computer Laboratory,
  June 2019.  <b>Note: superseded by UCAM-TR-951</b></li>

 <li>Robert N. M. Watson, Peter G. Neumann, Jonathan Woodruff, Michael Roe,
  Jonathan Anderson, John Baldwin, David Chisnall, Brooks Davis,
  Alexandre Joannou, Ben Laurie, Simon W. Moore, Steven J. Murdoch,
  Robert Norton, Stacey Son, Hongyan Xia.  <a href="http://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-907.pdf"><b>Capability
  Hardware Enhanced RISC Instructions: CHERI Instruction-Set Architecture
  (Version 6)</b></a>, Technical Report UCAM-CL-TR-907, Computer Laboratory,
  April 2017.  <b>Note: superseded by UCAM-TR-927</b></li>

<li>Robert N. M. Watson, Peter G. Neumann, Jonathan Woodruff, Michael Roe,
  Jonathan Anderson, David Chisnall, Brooks Davis, Alexandre Joannou,
  Ben Laurie, Simon W. Moore, Steven J. Murdoch, Robert Norton, Stacey Son,
  Hongyan Xia.  <a href="http://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-891.pdf"><b>Capability
  Hardware Enhanced RISC Instructions: CHERI Instruction-Set Architecture
  (Version 5)</b></a>, Technical Report UCAM-CL-TR-891, Computer Laboratory,
  June 2016.  <b>Note: superseded by UCAM-TR-907</b></li>

<li>Robert N. M. Watson, Peter G. Neumann, Jonathan Woodruff, Michael Roe,
  Jonathan Anderson, David Chisnall, Brooks Davis, Alexandre Joannou,
  Ben Laurie, Simon W. Moore, Steven J. Murdoch, Robert Norton, and Stacey
  Son.  <a href="http://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-876.pdf"><b>Capability
  Hardware Enhanced RISC Instructions: CHERI Instruction-Set
  Architecture</b></a>, Technical Report UCAM-CL-TR-876, University of
  Cambridge, Computer Laboratory, September 2015.  <b>Note: superseded by
  UCAM-CL-TR-891</b></li>

<li>Robert N.M. Watson, Peter G. Neumann, Jonathan Woodruff,
  Jonathan Anderson, David Chisnall, Brooks Davis, Ben Laurie, Simon W. Moore,
  Steven J. Murdoch, and Michael Roe.  <a href="http://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-864.pdf"><b>Capability
  Hardware Enhanced RISC Instructions: CHERI Instruction-Set
  Architecture</b></a>, Technical Report UCAM-CL-TR-864, University of
  Cambridge, Computer Laboratory, December 2014.  <b>Note: superseded by
  UCAM-CL-TR-876</b></li>

<li>Robert N.M. Watson, David Chisnall, Brooks Davis, Wojciech Koszek,
  Simon W. Moore, Steven J. Murdoch, Peter G. Neumann, and Jonathan Woodruff.
  <a href="http://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-853.pdf"><b>Bluespec
  Extensible RISC Implementation: BERI Software Reference</b></a>, Technical
  Report UCAM-CL-TR-853, University of Cambridge, Computer Laboratory, April
  2014. <b>Note: superseded by UCAM-CL-TR-869</b>.</li>

<li>Robert N.M. Watson, Jonathan Woodruff, David Chisnall, Brooks Davis,
  Wojciech Koszek, A. Theodore Markettos, Simon W. Moore, Steven J. Murdoch,
  Peter G. Neumann, Robert Norton, and Michael Roe.  <a href="http://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-852.pdf"><b>Bluespec
  Extensible RISC Implementation: BERI Hardware Reference</b></a>, Technical
  Report UCAM-CL-TR-852, University of Cambridge, Computer Laboratory, April
  2014. <b>Note: superseded by UCAM-CL-TR-868</b>.</li>

<li>Robert N.M. Watson, David Chisnall, Brooks Davis, Wojciech Koszek,
  Simon W. Moore, Steven J. Murdoch, Peter G. Neumann, and Jonathan Woodruff.
  <a href="http://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-851.pdf"><b>Capability
  Hardware Enhanced RISC Instructions: CHERI User&#8217;s Guide</b></a>,
  Technical Report UCAM-CL-TR-851, University of Cambridge, Computer
  Laboratory, April 2014.  <b>Note: superseded by UCAM-CL-TR-877</b></li>

<li>Robert N.M. Watson, Peter G. Neumann, Jonathan Woodruff,
  Jonathan Anderson, David Chisnall, Brooks Davis, Ben Laurie, Simon W. Moore,
  Steven J. Murdoch, and Michael Roe.  <a href="http://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-850.pdf"><b>Capability
  Hardware Enhanced RISC Instructions: CHERI Instruction-Set
  Architecture</b></a>, Technical Report UCAM-CL-TR-850, University of
  Cambridge, Computer Laboratory, April 2014. <b>Note: superseded by
  UCAM-CL-TR-864</b>.</li>
</ul>

<h3>PhD dissertations</h3>
<ul>
<li>Peter David Rugg. <a href="https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-984.pdf"><b>Efficient
  spatial and temporal safety for microcontrollers and application-class
  processors</b></a>, Technical Report UCAM-CL-TR-984, Computer Laboratory,
  July 2023.</li>

<li>Kayvan Memarian.  <a href="https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-981.pdf"><b>The
  Cerberos C semantics</b></a>, Technical Report UCAM-CL-TR-981, May 2023.</li>

<li>Hesham Almatary.  <a href="https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-976.pdf"><b>CHERI
  compartmentalisation for embedded systems</b></a>, Technical Report
  UCAM-CL-TR-976, November 2022.</li>

<li>Brett Gutstein.  <a href="https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-975.pdf"><b>Memory
  safety with CHERI capabilities: security analysis, language interpreters,
  and heap temporal safety</b></a>, Technical Report UCAM-CL-TR-975, Computer
  Laboratory, November 2022.</li>

<li>Michael G. Dodson.  <a href="https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-963.pdf"><b>Capability-based
  access control for cyber physical systems</b></a>, Technical Report
  UCAM-CL-TR-963, Computer Laboratory, October 2021.</li>

<li>Lawrence G. Esswood.  <a href="https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-961.pdf"><b>CheriOS:
  designing an untrusted single-address-space capability operating system
  utilising capability hardware and a minimal hypervisor</b></a>, Technical
  Report UCAM-CL-TR-961, Computer Laboratory, September 2021.</li>

<li>Hongyan Xia.  <a href="https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-955.pdf"><b>Capability
    memory protection for embedded systems</b></a>, Technical Report
    UCAM-CL-TR-955, Computer Laboratory, February 2021.</li>

<li>Alexander Richardson.  <a href="https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-949.pdf"><b>Complete
  spatial safety for C and C++ using CHERI capabilities</b></a>, Technical
  Report UCAM-CL-TR-949, Computer Laboratory, June 2020.</li>

<li>Alexandre J. P. Joannou.  <a href="https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-936.pdf"><b>High-performance
  memory safety: optimizing the CHERI capability machine</b></a>, Technical
  Report UCAM-CL-TR-936, University of Cambridge, Computer Laboratory, May
  2019.</li>

<li>Robert M. Norton.  <a href="http://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-887.html"><b>Hardware
  support for compartmentalisation</b></a>, Technical Report UCAM-CL-TR-887,
  University of Cambridge, Computer Laboratory, May 2016.</li>

<li>Jonathan D. Woodruff.  <a href="http://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-858.html"><b>A RISC
  capability machine for practical memory safety</b></a>, Technical Report
  UCAM-CL-TR-858, University of Cambridge, Computer Laboratory, July 2014.</li>

<li>Robert N. M. Watson. <a href="http://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-818.html"><b>New
  approaches to operating system security extensibility</b></a>, Technical
  Report UCAM-CL-TR-818, University of Cambridge, Computer Laboratory, April
  2012.</li>

</ul>

<h2 id="presentations">Presentations</h2>
<ul>
<li>Robert N.&#160;M. Watson, Simon W. Moore, Peter&#160;Sewell, Peter&#160;G.&#160;Neumann,
  Hesham&#160;Almatary, Ricardo&#160;de&#160;Oliveira&#160;Almeida, Jonathan&#160;Anderson,
  Alasdair&#160;Armstrong, Rosie&#160;Baish, Peter&#160;Blandford-Baker, John&#160;Baldwin,
  Hadrien&#160;Barrel, Thomas&#160;Bauereiss, Ruslan&#160;Bukin, Brian&#160;Campbell,
  David&#160;Chisnall, Jessica&#160;Clarke, Nirav&#160;Dave, Brooks&#160;Davis, Lawrence&#160;Esswood,
  Nathaniel&#160;W.&#160;Filardo, Franz&#160;Fuchs, Dapeng&#160;Gao, Ivan&#160;Gomes-Ribeiro,
  Khilan&#160;Gudka, Brett&#160;Gutstein, Angus&#160;Hammond, Graeme&#160;Jenkinson,
  Alexandre&#160;Joannou, Mark&#160;Johnston, Robert&#160;Kovacsics, Ben&#160;Laurie,
  A.&#160;Theo&#160;Markettos, J.&#160;Edward&#160;Maste, Alfredo&#160;Mazzinghi, Alan&#160;Mujumdar,
  Prashanth&#160;Mundkur, Steven&#160;J.&#160;Murdoch, Edward&#160;Napierala, George&#160;Neville-Neil,
  Kyndylan&#160;Nienhuis, Robert&#160;Norton-Wright, Philip&#160;Paeps, Lucian&#160;Paul-Trifu,
  Allison&#160;Randal, Ivan&#160;Ribeiro, Alex&#160;Richardson, Michael&#160;Roe, Colin&#160;Rothwell,
  Peter&#160;Rugg, Hassen&#160;Saidi, Thomas&#160;Sewell, Stacey&#160;Son, Ian&#160;Stark,
  Domagoj&#160;Stolfa, Andrew&#160;Turner, Munraj&#160;Vadera, Konrad&#160;Witaszczyk,
  Jonathan&#160;Woodruff, Hongyan&#160;Xia, Vadim&#160;Zaliva, and Bjoern&#160;A.&#160;Zeeb.  <b>CHERI:
  Architectural Support for Memory Protection and Compartmentalization</b>,
  12 October 2022.  (<a href="../pdfs/20221012-cheri-web.pdf"><b>slides</b></a>)</li>

<li>Robert N. M. Watson, Simon W. Moore, Peter Sewell, Peter G. Neumann,
  Hesham Almatary, Ricardo de Oliveira Almeida, Jonathan Anderson,
  Alasdair Armstrong, Rosie Baish, Peter Blandford-Baker, John Baldwin,
  Hadrien Barrel, Thomas Bauereiss, Ruslan Bukin, Brian Campbell,
  David Chisnall, Jessica Clarke, Nirav Dave, Brooks Davis, Lawrence Esswood,
  Nathaniel W. Filardo, Franz Fuchs, Dapeng Gao, Ivan Gomes-Ribeiro,
  Khilan Gudka, Brett Gutstein, Angus Hammond, Graeme Jenkinson,
  Alexandre Joannou, Mark Johnston, Robert Kovacsics, Ben Laurie,
  A. Theo Markettos, J. Edward Maste, Alfredo Mazzinghi, Alan Mujumdar,
  Prashanth Mundkur, Steven J. Murdoch, Edward Napierala, George Neville-Neil,
  Kyndylan Nienhuis, Robert Norton-Wright, Philip Paeps, Lucian Paul-Trifu,
  Allison Randal, Ivan Ribeiro, Alex Richardson, Michael Roe, Colin Rothwell,
  Peter Rugg, Hassen Saidi, Thomas Sewell, Stacey Son, Ian Stark,
  Domagoj Stolfa, Andrew Turner, Munraj Vadera, Konrad Witaszczyk,
  Jonathan Woodruff, Hongyan Xia, Vadim Zaliva, and Bjoern A. Zeeb.
  <b>CHERI update</b>, UKRI Digitial Security by Design All Hands Meeting,
  Online, 11 October 2022.  (<a href="../pdfs/20221011-dsbd-all-hands-cheri.pdf"><b>slides</b></a>)</li>

<li>Robert N. M. Watson (University of Cambridge), Simon W. Moore (Cambridge),
  Peter Sewell (Cambridge), Peter G. Neumann (SRI), Brooks Davis (SRI),
  Joakim Bech (Linaro),
  Luis Machado (Linaro), Mark Nicholson (Arm), and Mark Inskip (Arm).
  <b>Morello Consortium update</b>,
  UKRI Digital Security by Design All Hands Meeting, Online, 7 May 2021.  (<a href="../pdfs/20210507-dsbd-cheri-morello.pdf"><b>slides</b></a>)</li>

<li>Brooks Davis, Robert N. M. Watson, Alexander Richardson, Peter G. Neumann,
  Simon W. Moore, John Baldwin, David Chisnall, Jessica Clarke,
  Nathaniel Wesley Filardo, Khilan Gudka, Alexandre Joannou, Ben Laurie,
  A. Theodore Markettos, J. Edward Maste, Alfredo Mazzinghi,
  Edward Tomasz Napierala, Robert M. Norton, Michael Roe, Peter Sewell,
  Stacey Son, and Jonathan Woodruff.  <b>CheriABI: Enforcing Valid Pointer
  Provenance and Minimizing Pointer Privilege in the POSIX C Run-time
  Environment</b>, ASPLOS 2019, Providence, RI, USA, 14 April 2019.  (<a href="../pdfs/20190414-cheriabi.pdf"><b>slides</b></a>)</li>

<li>Robert N. M. Watson, Simon W. Moore, Peter G. Neumann, Hesham Almatary,
  Jonathan Anderson, John Baldwin, Hadrien Barrel, Ruslan Bukin,
  David Chisnall, Nirav Dave, Brooks Davis, Lawrence Esswood,
  Nathaniel W. Filardo, Khilan Gudka, Alexandre Joannou, Robert Kovacsics,
  Ben Laurie, A. Theo Markettos, J. Edward Maste, Alfredo Mazzinghi,
  Alan Mujumdar, Prashanth Mundkur, Steven J. Murdoch, Edward Napierala,
  Robert Norton-Wright, Philip Paeps, Lucian Paul-Trifu, Alex Richardson,
  Michael Roe, Colin Rothwell, Hassen Saidi, Peter Sewell, Stacey Son,
  Domagoj Stolfa, Andrew Turner, Munraj Vadera, Jonathan Woodruff,
  Hongyan Xia, and Bjoern A. Zeeb.  <b>CHERI: Architectural Support for Memory
  Protection and Compartmentalization</b>, 2 April 2019.  (<a href="../pdfs/20190402-cheri-web.pdf"><b>slides</b></a>)</li>

<li>Khilan Gudka, Alexander Richardson, and Robert N. M. Watson.
  <b>Protecting C++ Applications Using CHERI</b>, Principles of Secure
  Compilation (PriSC 2019), Cascais, Portugal, 13 January 2019. (<a href="../pdfs/20190113-cheri-cxx.pdf"><b>slides</b></a>)</li>

<li>Alexander Richardson and Robert N. M. Watson.  <b>Secure Linking in the
  CheriBSD Operating System</b>, Principles of Secure Compilation (PriSC
  2019), Cascais, Portugal, 13 January 2019.  (<a href="../pdfs/20190113-cheri-linkage.pdf"><b>slides</b></a>)</li>

<li>Robert N.&#160;M. Watson, Simon W. Moore, Peter G. Neumann, Jonathan&#160;Anderson,
  John&#160;Baldwin, Hadrien&#160;Barrel, Ruslan&#160;Bukin, David&#160;Chisnall, Nirav&#160;Dave,
  Brooks&#160;Davis, Lawrence&#160;Esswood, Khilan&#160;Gudka, Alexandre&#160;Joannou,
  Robert&#160;Kovacsics, Ben&#160;Laurie, A.&#160;Theo&#160;Markettos, J.&#160;Edward&#160;Maste,
  Alfredo&#160;Mazzinghi, Alan&#160;Mujumdar, Prashanth&#160;Mundkur, Steven&#160;J.&#160;Murdoch,
  Edward&#160;Napierala, Robert&#160;Norton-Wright, Philip&#160;Paeps, Lucian&#160;Paul-Trifu,
  Alex&#160;Richardson, Michael&#160;Roe, Colin&#160;Rothwell, Hassen&#160;Saidi, Peter&#160;Sewell,
  Stacey&#160;Son,  Domagoj&#160;Stolfa, Andrew&#160;Turner, Munraj&#160;Vadera,
  Jonathan&#160;Woodruff, Hongyan&#160;Xia, and Bjoern&#160;A.&#160;Zeeb.  <b>CHERI: A Hybrid
  Capability Architecture</b>, MIT CSAIL Seminar, Cambridge, Massachussetts,
  USA, 9 November 2017. (<a href="../pdfs/20171109-mit-cheri-web.pdf"><b>slides</b></a>)</li>

<li>Alexandre Joannou, Jonathan Woodruff, Robert Kovacsics, Simon W. Moore,
  Alex Bradbury, Hongyan Xia, Robert N. M. Watson, David Chisnall,
  Michael Roe, Brooks Davis, Edward Napierala, John Baldwin, Khilan Gudka,
  Peter G. Neumann, Alfredo Mazzinghi, Alex Richardson, Stacey Son, and
  A. Theodore Markettos.  <b>Efficient Tagged Memory</b>, ICCD 2017, Boston,
  MA, USA, 8 November 2017.  (<a href="../pdfs/20171108-iccd-tags.pdf"><b>slides</b></a>)</li>

<li>David Chisnall, Brooks Davis, Khilan Gudka, David Brazdil,
  Alexandre Joannou, Jonathan Woodruff, A. Theodore Markettos,
  J. Edward Maste, Robert Norton, Stacey Son, Michael Roe, Simon W. Moore,
  Peter G. Neumann, Ben Laurie, and Robert N. M. Watson.  <b>CHERI JNI:
  Sinking the Java security model into the C</b>, ASPLOS 2017, Xi'an, China,
  12 April 2017.  (<a href="../pdfs/20170412-asplos-cherijni-slides.pdf"><b>slides</b></a>)</li>

<li>Robert N. M. Watson, Simon W. Moore, Peter G. Neumann, Jonathan Woodruff,
  Jonathan Anderson, Ruslan Bukin, David Chisnall, Nirav Dave, Brooks Davis,
  Lawrence Esswood, Khilan Gudka, Alexandre Joannou, Chris Kitching,
  Ben Laurie, A. Theo Markettos, Alan Mujumdar, Steven J. Murdoch,
  Robert Norton, Philip Paeps, Alex Richardson, Michael Roe, Colin Rothwell,
  Hassen Saidi, Stacey Son, Munraj Vadera, Hongyan Xia, and Bjoern Zeeb.
  <b>CHERI: A Hybrid Capability-System Architecture</b>, NewOS Workshop 2,
  ETH Zurich, 17 February 2016. (<a href="../pdfs/20160217-ethz-cheri-release.pdf"><b>slides</b></a>)</li>

<li>Robert N.M. Watson, Simon W. Moore, Peter G. Neumann, Jonathan Woodruff,
  Jonathan Anderson, Ruslan Bukin, David Chisnall, Nirav Dave, Brooks Davis,
  Lawrence Esswood, Khilan Gudka, Alexandre Joannou, Chris Kitching,
  Ben Laurie, A. Theo Markettos, Alan Mujumdar, Steven J. Murdoch,
  Robert Norton, Philip Paeps, Alex Richardson, Michael Roe, Colin Rothwell,
  Hassen Saidi, Stacey Son, Munraj Vadera, Hongyan Xia, and Bjoern Zeeb.
  <b>CHERI A Hybrid Capability-System Architecture</b>, Layered Assurance
  Workshop (LAW 2015), Annual Computer Security Applications Conference
  (ACSAC 2015), Los Angeles, CA, 7 December 2015. (<a href="../pdfs/20151207-law2015-cheri-arch-release.pdf"><b>slides</b></a>)</li>

<li>Khilan Gudka, Robert N.M. Watson, Jonathan Anderson, David Chisnall,
  Brooks Davis, Ben Laurie, Ilias Marinos, Peter G. Neumann, and
  Alex Richardson. <b>Clean Application Compartmentalization with SOAAP</b>,
  Proceedings of the 22nd ACM Conference on Computer and Communications
  Security (CCS 2015), Denver, Colorado, USA, October 2015. (<a href="../pdfs/20151014-ccs-soaap-distribution.pdf"><b>slides</b></a>)</li>

<li>Robert N. M. Watson, Jonathan Woodruff, Peter G. Neumann, Simon W. Moore,
  Jonathan Anderson, David Chisnall, Nirav Dave, Brooks Davis, Khilan Gudka,
  Ben Laurie, Steven J. Murdoch, Robert Norton, Michael Roe, Stacey Son, and
  Munraj Vadera.  <b>CHERI: A Hybrid Capability-System Architecture for
  Scalable Software Compartmentalization</b>, Proceedings of the 36th IEEE
  Symposium on Security and Privacy ("Oakland"), San Jose, California, USA,
  May 18 2015. (<a href="../pdfs/20150518-oakland2015-cheri-compartmentalization-slides.pdf">slides</a>)</li>

<li>David Chisnall, Colin Rothwell, Robert N.M. Watson, Jonathan Woodruff, Munraj Vadera,
  Simon W. Moore, Michael Roe, Brooks Davis, and Peter G. Neumann.  <b>Beyond the
  PDP-11: Processor support for a memory-safe C abstract machine</b>,
  Proceedings of Architectural Support for Programming Languages and Operating
  Systems (ASPLOS 2015), Istanbul, Turkey, March 5, 2015. (<a href="../pdfs/20150305-aplos2015-cheri-cmachine-slides.pdf">slides</a>)</li>

<li>Jonathan Woodruff, Robert N. M. Watson, David Chisnall, Simon W. Moore,
  Jonathan Anderson, Brooks Davis, Ben Laurie, Peter G. Neumann,
  Robert Norton, and Michael Roe.  <b>The CHERI Capability Model - Revisiting
  RISC for an Age of Risk</b>, Proceedings of the 41st International Symposium
  on Computer Architecture (ISCA 2014), Minneapolis, MN, USA, June 18, 2014.
  (<a href="http://sms.cam.ac.uk/media/1743801">video</a>, <a href="../pdfs/20140618-isca2014-cheri-slides.pdf">PDF</a>)</li>

<li>Robert N.M. Watson, Peter G. Neumann Jonathan Woodruff, Jonathan Anderson,
  Ross Anderson, Nirav Dave, Ben Laurie, Simon W. Moore, Steven J. Murdoch,  Philip Paeps, Michael Roe, and Hassen Saidi.  <b>CHERI: a research platform
  deconflating hardware virtualization and protection</b>.  Workshop
  on Runtime Environments, Systems, Layering and Virtualized Environments
  (RESoLVE 2012), March 2, 2012. (<a href="../pdfs/20120303-resolve-cheri.pdf">slides</a>)</li>
</ul>

</div></div><ul id="site-info"><li class="copy">&#169; 2010-2019 Robert N. M. Watson<br />Information provided by <a href="/~rnw24/">Robert Watson</a></li></ul></div>
</body></html>