
*** Running vivado
    with args -log bd_3a92_csc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_3a92_csc_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_3a92_csc_0.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3131.293 ; gain = 0.023 ; free physical = 12334 ; free virtual = 21245
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/benchmarker/vivado_bsp/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/benchmarker/FPGAProject/ip_repo/sobel_v1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'benchmarker' on host 'benchmarker-HP-ZBook-Fury-15-G7-Mobile-Workstation' (Linux_x86_64 version 5.15.0-46-generic) on Mon Aug 29 12:24:19 CEST 2022
INFO: [HLS 200-10] On os Ubuntu 20.04.2 LTS
INFO: [HLS 200-10] In directory '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1'
Sourcing Tcl script '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/runhls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset prj 
INFO: [HLS 200-10] Creating and opening project '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj'.
INFO: [HLS 200-1510] Running: set_top v_csc 
INFO: [HLS 200-1510] Running: open_solution sol 
INFO: [HLS 200-10] Creating and opening solution '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/v_csc_config.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/v_csc_config.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/v_csc.cpp 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/v_csc.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/v_csc.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/v_csc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls_video.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls_opencv.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_axi_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_arithm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_fast.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_haar.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_harris.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_histogram.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_hough.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_imgbase.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_imgproc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_mem.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_stereobm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_undistort.h' to the project
INFO: [HLS 200-1510] Running: create_clock -period 5.625 -name ap_clk 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 5.625ns.
INFO: [HLS 200-1510] Running: config_rtl -module_prefix bd_3a92_csc_0_ 
INFO: [HLS 200-1510] Running: config_export -vendor xilinx.com -library ip -version 1.1 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 749.602 MB.
INFO: [HLS 200-10] Analyzing design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/v_csc.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 30 such instances of non-canonical statements in the dataflow region (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393:9)
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-169.html
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/v_csc.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_io.h:162:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_io.h:228:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_video_undistort.h:380:35)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 52.43 seconds. CPU system time: 1.86 seconds. Elapsed time: 56.29 seconds; current allocated memory: 777.387 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(ap_uint<24>, int, int, ap_uint<8>&)' into 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/src/hls/hls_axi_io.h:71:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:472:18)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:528:6)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:527:6)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:526:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:690:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:701:37)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:701:10)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700:10)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:693:25)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:693:16)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:692:16)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:691:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'v_csc_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<10>&, ap_int<10>&, ap_int<10>&, ap_uint<8>&, ap_uint<8>&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<10>&, ap_int<10>&, ap_int<10>&, ap_uint<8>&, ap_uint<8>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:82:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'v_csc_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<10>&, ap_int<10>&, ap_int<10>&, ap_uint<8>&, ap_uint<8>&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<10>&, ap_int<10>&, ap_int<10>&, ap_uint<8>&, ap_uint<8>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:83:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:570:18)
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:472:18)
INFO: [HLS 214-210] Disaggregating variable 'pixbuf_cr' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:701:37)
INFO: [HLS 214-210] Disaggregating variable 'pixbuf_cb' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:701:10)
INFO: [HLS 214-210] Disaggregating variable 'pixbuf_y' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700:10)
INFO: [HLS 214-210] Disaggregating variable 'mpix_cr' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:693:25)
INFO: [HLS 214-210] Disaggregating variable 'mpix_cb' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:693:16)
INFO: [HLS 214-210] Disaggregating variable 'mpix_y' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:692:16)
INFO: [HLS 214-210] Disaggregating variable 'outpix' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:691:18)
INFO: [HLS 214-210] Disaggregating variable 'inpix' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:690:18)
INFO: [HLS 214-210] Disaggregating variable 'dstPix' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:83:18)
INFO: [HLS 214-210] Disaggregating variable 'srcPix' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:82:18)
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:570:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_643_3' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:643:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_645_4' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:645:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_97_3' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:97:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_736_3' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:736:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_760_4' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:760:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_765_5' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:765:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_781_6' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:781:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_795_7' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:795:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_816_8' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:816:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_824_9' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:824:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_518_1' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:518:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_520_2' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:520:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_643_3' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:643:22) in function 'MultiPixStream2AXIvideo' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:568:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_645_4' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:645:23) in function 'MultiPixStream2AXIvideo' completely with a factor of 3 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:568:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_3' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:97:21) in function 'v_csc_core' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:59:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_736_3' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:736:23) in function 'v_hcresampler_core' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:679:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_760_4' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:760:20) in function 'v_hcresampler_core' completely with a factor of 5 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:679:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_765_5' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:765:22) in function 'v_hcresampler_core' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:679:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_781_6' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:781:22) in function 'v_hcresampler_core' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:679:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_816_8' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:816:24) in function 'v_hcresampler_core' completely with a factor of 4 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:679:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_795_7' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:795:24) in function 'v_hcresampler_core' completely with a factor of 3 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:679:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_824_9' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:824:22) in function 'v_hcresampler_core' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:679:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_518_1' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:518:22) in function 'AXIvideo2MultiPixStream' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:469:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_520_2' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:520:23) in function 'AXIvideo2MultiPixStream' completely with a factor of 3 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:469:0)
INFO: [HLS 214-248] Applying array_partition to 'pixbuf_y': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700:10)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations.
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_csc' with compact=bit mode in 24-bits (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:389:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_in_hresampled' with compact=bit mode in 24-bits (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:388:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_out_hresampled' with compact=bit mode in 24-bits (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:388:46)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_in' with compact=bit mode in 24-bits (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:386:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<24>s.i24' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<3>s.i3' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i24.s_class.hls::Scalar<3, ap_uint<8> >s.1' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalar<3, ap_uint<8> >s' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.a3s_struct.ap_uint<8>s' into '_llvm.fpga.unpack.bits.s_class.hls::Scalar<3, ap_uint<8> >s.i24.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::Scalar<3, ap_uint<8> >s.i24.1' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.34.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i24.s_class.hls::Scalar<3, ap_uint<8> >s.1' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.34.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalar<3, ap_uint<8> >s' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.34.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::Scalar<3, ap_uint<8> >s.i24.1' into 'v_csc_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<10>&, ap_int<10>&, ap_int<10>&, ap_uint<8>&, ap_uint<8>&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<10>&, ap_int<10>&, ap_int<10>&, ap_uint<8>&, ap_uint<8>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i24.s_class.hls::Scalar<3, ap_uint<8> >s.1' into 'v_csc_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<10>&, ap_int<10>&, ap_int<10>&, ap_uint<8>&, ap_uint<8>&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<10>&, ap_int<10>&, ap_int<10>&, ap_uint<8>&, ap_uint<8>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalar<3, ap_uint<8> >s' into 'v_csc_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<10>&, ap_int<10>&, ap_int<10>&, ap_uint<8>&, ap_uint<8>&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<10>&, ap_int<10>&, ap_int<10>&, ap_uint<8>&, ap_uint<8>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::Scalar<3, ap_uint<8> >s.i24.1' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i24.s_class.hls::Scalar<3, ap_uint<8> >s.1' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalar<3, ap_uint<8> >s' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::Scalar<3, ap_uint<8> >s.i24.1' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3.s_struct.ap_uint<3>s' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_struct.ap_uint<24>s' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.43 seconds. CPU system time: 0.59 seconds. Elapsed time: 7.02 seconds; current allocated memory: 777.387 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 777.387 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 782.781 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 798.914 MB.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'v_csc' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:175:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
Resolution: For help on HLS 200-786 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-786.html
INFO: [XFORM 203-712] Applying dataflow to function 'v_csc' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:175:1), detected/extracted 6 process function(s): 
	 'Block_entry3_proc'
	 'AXIvideo2MultiPixStream'
	 'v_hcresampler_core'
	 'v_csc_core'
	 'v_hcresampler_core.1'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700:10) to (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:877:21) in function 'v_hcresampler_core.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700:10) to (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:877:21) in function 'v_hcresampler_core'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:94:9) to (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91:20) in function 'v_csc_core'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:500:3) in function 'AXIvideo2MultiPixStream'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 836.820 MB.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process AXIvideo2MultiPixStream has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.88 seconds; current allocated memory: 999.289 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_csc' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2' to 'v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_hcresampler_core.1' to 'v_hcresampler_core_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1000.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1000.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1000.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1000.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_start'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1001.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1001.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_width'
WARNING: [HLS 200-871] Estimated clock period (5.132ns) exceeds the target (target clock period: 5.625ns, clock uncertainty: 1.51875ns, effective delay budget: 4.10625ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'AXIvideo2MultiPixStream_Pipeline_loop_width' consists of the following:	'alloca' operation ('j') [16]  (0 ns)
	'load' operation ('j', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:500) on local variable 'j' [39]  (0 ns)
	'add' operation ('j', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:500) [42]  (1.64 ns)
	'store' operation ('j_write_ln500', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:500) of variable 'j', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:500 on local variable 'j' [67]  (1.59 ns)
	blocking operation 1.9 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1002.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1002.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_eol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1002.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1002.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (4.154ns) exceeds the target (target clock period: 5.625ns, clock uncertainty: 1.51875ns, effective delay budget: 4.10625ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'AXIvideo2MultiPixStream' consists of the following:	'load' operation ('axi_data_V_14_load') on local variable 'axi.data.V' [46]  (0 ns)
	'call' operation ('_ln476', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:476) to 'AXIvideo2MultiPixStream_Pipeline_loop_width' [49]  (4.15 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1002.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1002.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler_core_Pipeline_VITIS_LOOP_724_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_724_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_724_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1004.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1004.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1004.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1004.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_csc_core_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln151_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln151_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln149_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln149_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln147_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln147_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'VITIS_LOOP_91_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1006.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1006.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_csc_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1006.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1006.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_724_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_724_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1007.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1007.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1007.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1007.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_619_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_619_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1008.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.000 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.000 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.000 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_csc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_OutVideoFormat_channel (from Block_entry3_proc_U0 to MultiPixStream2AXIvideo_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ColStart_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ColEnd_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_RowStart_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_RowEnd_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K11_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K12_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K13_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K21_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K22_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K23_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K31_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K32_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K33_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ROffset_V_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_GOffset_V_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_BOffset_V_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ClampMin_V_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ClipMax_V_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K11_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K12_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K13_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K21_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K22_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K23_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K31_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K32_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K33_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ROffset_2_V_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_GOffset_2_V_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_BOffset_2_V_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ClampMin_2_V_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ClipMax_2_V_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO bPassThru_422_or_420_In_loc_channel (from Block_entry3_proc_U0 to v_hcresampler_core_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO bPassThru_422_or_420_Out_loc_channel (from Block_entry3_proc_U0 to v_hcresampler_core_1_U0) to 5 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.000 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.000 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry3_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.000 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2MultiPixStream_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler_core_Pipeline_VITIS_LOOP_724_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_hcresampler_core_Pipeline_VITIS_LOOP_724_2' pipeline 'VITIS_LOOP_724_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler_core_Pipeline_VITIS_LOOP_724_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler_core'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_csc_core_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_csc_core_Pipeline_VITIS_LOOP_91_2' pipeline 'VITIS_LOOP_91_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_12ns_24_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_22s_25_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8ns_24_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_csc_core_Pipeline_VITIS_LOOP_91_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_csc_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_csc_core'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2' pipeline 'VITIS_LOOP_724_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_432_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler_core_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2' pipeline 'VITIS_LOOP_619_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_csc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/InVideoFormat' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/OutVideoFormat' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ColStart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ColEnd' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/RowStart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/RowEnd' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ROffset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/GOffset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/BOffset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ClampMin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ClipMax' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K11_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K12_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K13_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K21_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K22_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K23_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K31_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K32_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K33_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ROffset_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/GOffset_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/BOffset_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ClampMin_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ClipMax_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_csc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'InVideoFormat', 'OutVideoFormat', 'width', 'height', 'ColStart', 'ColEnd', 'RowStart', 'RowEnd', 'K11', 'K12', 'K13', 'K21', 'K22', 'K23', 'K31', 'K32', 'K33', 'ROffset', 'GOffset', 'BOffset', 'ClampMin', 'ClipMax', 'K11_2', 'K12_2', 'K13_2', 'K21_2', 'K22_2', 'K23_2', 'K31_2', 'K32_2', 'K33_2', 'ROffset_2', 'GOffset_2', 'BOffset_2', 'ClampMin_2', 'ClipMax_2' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_csc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.026 GB.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_InVideoFormat_channel_U(bd_3a92_csc_0_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_OutVideoFormat_channel_U(bd_3a92_csc_0_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ColStart_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ColEnd_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_RowStart_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_RowEnd_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K11_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K12_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K13_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K21_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K22_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K23_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K31_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K32_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K33_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ROffset_V_channel_U(bd_3a92_csc_0_fifo_w10_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_GOffset_V_channel_U(bd_3a92_csc_0_fifo_w10_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_BOffset_V_channel_U(bd_3a92_csc_0_fifo_w10_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ClampMin_V_channel_U(bd_3a92_csc_0_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ClipMax_V_channel_U(bd_3a92_csc_0_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K11_2_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K12_2_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K13_2_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K21_2_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K22_2_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K23_2_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K31_2_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K32_2_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K33_2_channel_U(bd_3a92_csc_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ROffset_2_V_channel_U(bd_3a92_csc_0_fifo_w10_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_GOffset_2_V_channel_U(bd_3a92_csc_0_fifo_w10_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_BOffset_2_V_channel_U(bd_3a92_csc_0_fifo_w10_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ClampMin_2_V_channel_U(bd_3a92_csc_0_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ClipMax_2_V_channel_U(bd_3a92_csc_0_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPassThru_422_or_420_In_loc_channel_U(bd_3a92_csc_0_fifo_w1_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPassThru_422_or_420_Out_loc_channel_U(bd_3a92_csc_0_fifo_w1_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c18_channel_U(bd_3a92_csc_0_fifo_w11_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c22_channel_U(bd_3a92_csc_0_fifo_w11_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_in_U(bd_3a92_csc_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c17_U(bd_3a92_csc_0_fifo_w11_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c21_U(bd_3a92_csc_0_fifo_w11_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_in_hresampled_U(bd_3a92_csc_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c16_U(bd_3a92_csc_0_fifo_w11_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c20_U(bd_3a92_csc_0_fifo_w11_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_csc_U(bd_3a92_csc_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c15_U(bd_3a92_csc_0_fifo_w11_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c19_U(bd_3a92_csc_0_fifo_w11_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_out_hresampled_U(bd_3a92_csc_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c_U(bd_3a92_csc_0_fifo_w11_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c_U(bd_3a92_csc_0_fifo_w11_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.05 seconds. CPU system time: 0.1 seconds. Elapsed time: 5.16 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5.62 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.67 seconds; current allocated memory: 1.041 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_csc with prefix bd_3a92_csc_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_csc with prefix bd_3a92_csc_0_.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 194.86 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 82.16 seconds. CPU system time: 2.88 seconds. Elapsed time: 87.08 seconds; current allocated memory: 316.902 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3175.273 ; gain = 0.023 ; free physical = 4543 ; free virtual = 14078
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Aug 29 12:26:20 2022...
INFO: [HLS 200-802] Generated output file prj/sol/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 29.75 seconds. CPU system time: 1.69 seconds. Elapsed time: 30.16 seconds; current allocated memory: 8.016 MB.
INFO: [HLS 200-112] Total CPU user time: 120.25 seconds. Total CPU system time: 5.79 seconds. Total elapsed time: 124.44 seconds; peak allocated memory: 1.049 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Aug 29 12:26:23 2022...
compile_c: Time (s): cpu = 00:02:04 ; elapsed = 00:02:08 . Memory (MB): peak = 3131.293 ; gain = 0.000 ; free physical = 7027 ; free virtual = 16569
Command: synth_design -top bd_3a92_csc_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/bd_3a92_csc_0.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27647
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3139.293 ; gain = 8.000 ; free physical = 4679 ; free virtual = 14227
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/synth/bd_3a92_csc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_v_csc' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_v_csc.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_CTRL_s_axi' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_CTRL_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_CTRL_s_axi.v:481]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_CTRL_s_axi' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_CTRL_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_Block_entry3_proc' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_Block_entry3_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_Block_entry3_proc' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_Block_entry3_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_AXIvideo2MultiPixStream' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_AXIvideo2MultiPixStream.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_flow_control_loop_pipe_sequential_init' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_flow_control_loop_pipe_sequential_init' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_reg_unsigned_short_s' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_reg_unsigned_short_s' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_regslice_both' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_regslice_both' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_regslice_both__parameterized0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_regslice_both__parameterized0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_regslice_both__parameterized1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_regslice_both__parameterized1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_AXIvideo2MultiPixStream' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_AXIvideo2MultiPixStream.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_v_hcresampler_core' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_v_hcresampler_core.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_v_hcresampler_core' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_v_hcresampler_core.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_v_csc_core' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_v_csc_core.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_v_csc_core_Pipeline_VITIS_LOOP_91_2' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_v_csc_core_Pipeline_VITIS_LOOP_91_2.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1.v:47]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_v_csc_core_Pipeline_VITIS_LOOP_91_2' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_v_csc_core_Pipeline_VITIS_LOOP_91_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_v_csc_core' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_v_csc_core.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_v_hcresampler_core_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_v_hcresampler_core_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_mux_432_8_1_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_mux_432_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_mux_432_8_1_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_mux_432_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_v_hcresampler_core_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_v_hcresampler_core_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_MultiPixStream2AXIvideo' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_MultiPixStream2AXIvideo' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_fifo_w8_d2_S' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w8_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_fifo_w8_d2_S_shiftReg' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w8_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_fifo_w8_d2_S_shiftReg' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w8_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_fifo_w8_d2_S' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w8_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_fifo_w8_d6_S' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w8_d6_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_fifo_w8_d6_S_shiftReg' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w8_d6_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_fifo_w8_d6_S_shiftReg' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w8_d6_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_fifo_w8_d6_S' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w8_d6_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_fifo_w16_d4_S' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w16_d4_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_fifo_w16_d4_S_shiftReg' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w16_d4_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_fifo_w16_d4_S_shiftReg' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w16_d4_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_fifo_w16_d4_S' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w16_d4_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_fifo_w10_d4_S' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w10_d4_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_fifo_w10_d4_S_shiftReg' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w10_d4_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_fifo_w10_d4_S_shiftReg' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w10_d4_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_fifo_w10_d4_S' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w10_d4_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_fifo_w8_d4_S' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w8_d4_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_fifo_w8_d4_S_shiftReg' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w8_d4_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_fifo_w8_d4_S_shiftReg' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w8_d4_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_fifo_w8_d4_S' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w8_d4_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_fifo_w1_d3_S' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w1_d3_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_fifo_w1_d3_S_shiftReg' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w1_d3_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_fifo_w1_d3_S_shiftReg' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w1_d3_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_fifo_w1_d3_S' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w1_d3_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_fifo_w1_d5_S' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w1_d5_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_fifo_w1_d5_S_shiftReg' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w1_d5_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_fifo_w1_d5_S_shiftReg' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w1_d5_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_fifo_w1_d5_S' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w1_d5_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_fifo_w11_d2_S' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w11_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_fifo_w11_d2_S_shiftReg' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w11_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_fifo_w11_d2_S_shiftReg' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w11_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_fifo_w11_d2_S' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w11_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_fifo_w24_d16_S' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w24_d16_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_csc_0_fifo_w24_d16_S_shiftReg' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w24_d16_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_fifo_w24_d16_S_shiftReg' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w24_d16_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_fifo_w24_d16_S' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_fifo_w24_d16_S.v:43]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0_v_csc' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_v_csc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_csc_0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/synth/bd_3a92_csc_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_CTRL_s_axi.v:682]
WARNING: [Synth 8-7129] Port ap_rst in module bd_3a92_csc_0_reg_unsigned_short_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_num_data_valid[4] in module bd_3a92_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_num_data_valid[3] in module bd_3a92_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_num_data_valid[2] in module bd_3a92_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_num_data_valid[1] in module bd_3a92_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_num_data_valid[0] in module bd_3a92_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_fifo_cap[4] in module bd_3a92_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_fifo_cap[3] in module bd_3a92_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_fifo_cap[2] in module bd_3a92_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_fifo_cap[1] in module bd_3a92_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_fifo_cap[0] in module bd_3a92_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_num_data_valid[4] in module bd_3a92_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_num_data_valid[3] in module bd_3a92_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_num_data_valid[2] in module bd_3a92_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_num_data_valid[1] in module bd_3a92_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_num_data_valid[0] in module bd_3a92_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_fifo_cap[4] in module bd_3a92_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_fifo_cap[3] in module bd_3a92_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_fifo_cap[2] in module bd_3a92_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_fifo_cap[1] in module bd_3a92_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_fifo_cap[0] in module bd_3a92_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Height_num_data_valid[1] in module bd_3a92_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Height_num_data_valid[0] in module bd_3a92_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Height_fifo_cap[1] in module bd_3a92_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Height_fifo_cap[0] in module bd_3a92_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port WidthOut_num_data_valid[1] in module bd_3a92_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port WidthOut_num_data_valid[0] in module bd_3a92_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port WidthOut_fifo_cap[1] in module bd_3a92_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port WidthOut_fifo_cap[0] in module bd_3a92_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[31] in module bd_3a92_csc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[30] in module bd_3a92_csc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[29] in module bd_3a92_csc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[28] in module bd_3a92_csc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[27] in module bd_3a92_csc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[26] in module bd_3a92_csc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[25] in module bd_3a92_csc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[24] in module bd_3a92_csc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[23] in module bd_3a92_csc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[22] in module bd_3a92_csc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[21] in module bd_3a92_csc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[20] in module bd_3a92_csc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[19] in module bd_3a92_csc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[18] in module bd_3a92_csc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[17] in module bd_3a92_csc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[16] in module bd_3a92_csc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[15] in module bd_3a92_csc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[14] in module bd_3a92_csc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[13] in module bd_3a92_csc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[12] in module bd_3a92_csc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[11] in module bd_3a92_csc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[10] in module bd_3a92_csc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[9] in module bd_3a92_csc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[8] in module bd_3a92_csc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[7] in module bd_3a92_csc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[6] in module bd_3a92_csc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[5] in module bd_3a92_csc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[4] in module bd_3a92_csc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[3] in module bd_3a92_csc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[2] in module bd_3a92_csc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_num_data_valid[4] in module bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_num_data_valid[3] in module bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_num_data_valid[2] in module bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_num_data_valid[1] in module bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_num_data_valid[0] in module bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_fifo_cap[4] in module bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_fifo_cap[3] in module bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_fifo_cap[2] in module bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_fifo_cap[1] in module bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_fifo_cap[0] in module bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_num_data_valid[4] in module bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_num_data_valid[3] in module bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_num_data_valid[2] in module bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_num_data_valid[1] in module bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_num_data_valid[0] in module bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_fifo_cap[4] in module bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_fifo_cap[3] in module bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_fifo_cap[2] in module bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_fifo_cap[1] in module bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_fifo_cap[0] in module bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_num_data_valid[4] in module bd_3a92_csc_0_v_hcresampler_core_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_num_data_valid[3] in module bd_3a92_csc_0_v_hcresampler_core_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_num_data_valid[2] in module bd_3a92_csc_0_v_hcresampler_core_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_num_data_valid[1] in module bd_3a92_csc_0_v_hcresampler_core_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_num_data_valid[0] in module bd_3a92_csc_0_v_hcresampler_core_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_fifo_cap[4] in module bd_3a92_csc_0_v_hcresampler_core_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_fifo_cap[3] in module bd_3a92_csc_0_v_hcresampler_core_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_fifo_cap[2] in module bd_3a92_csc_0_v_hcresampler_core_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_fifo_cap[1] in module bd_3a92_csc_0_v_hcresampler_core_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_fifo_cap[0] in module bd_3a92_csc_0_v_hcresampler_core_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_height_num_data_valid[1] in module bd_3a92_csc_0_v_hcresampler_core_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_height_num_data_valid[0] in module bd_3a92_csc_0_v_hcresampler_core_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_height_fifo_cap[1] in module bd_3a92_csc_0_v_hcresampler_core_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_height_fifo_cap[0] in module bd_3a92_csc_0_v_hcresampler_core_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_width_num_data_valid[1] in module bd_3a92_csc_0_v_hcresampler_core_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_width_num_data_valid[0] in module bd_3a92_csc_0_v_hcresampler_core_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_width_fifo_cap[1] in module bd_3a92_csc_0_v_hcresampler_core_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_width_fifo_cap[0] in module bd_3a92_csc_0_v_hcresampler_core_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_num_data_valid[4] in module bd_3a92_csc_0_v_hcresampler_core_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_num_data_valid[3] in module bd_3a92_csc_0_v_hcresampler_core_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_num_data_valid[2] in module bd_3a92_csc_0_v_hcresampler_core_1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3139.293 ; gain = 8.000 ; free physical = 8064 ; free virtual = 17615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3139.293 ; gain = 8.000 ; free physical = 8195 ; free virtual = 17748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3139.293 ; gain = 8.000 ; free physical = 8195 ; free virtual = 17748
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3139.293 ; gain = 0.000 ; free physical = 8130 ; free virtual = 17683
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/bd_3a92_csc_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/bd_3a92_csc_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/bd_3a92_csc_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/bd_3a92_csc_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3222.168 ; gain = 0.000 ; free physical = 7930 ; free virtual = 17491
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3222.168 ; gain = 0.000 ; free physical = 7908 ; free virtual = 17469
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3222.168 ; gain = 90.875 ; free physical = 7431 ; free virtual = 16992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3222.168 ; gain = 90.875 ; free physical = 7440 ; free virtual = 17001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/dont_touch.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3222.168 ; gain = 90.875 ; free physical = 7500 ; free virtual = 17061
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'bd_3a92_csc_0_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'bd_3a92_csc_0_CTRL_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'bd_3a92_csc_0_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'bd_3a92_csc_0_CTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3222.168 ; gain = 90.875 ; free physical = 7872 ; free virtual = 17436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 3     
	   2 Input   25 Bit       Adders := 3     
	   2 Input   20 Bit       Adders := 6     
	   3 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 7     
	   3 Input   10 Bit       Adders := 2     
	   3 Input    9 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 66    
	   2 Input    2 Bit       Adders := 22    
+---XORs : 
	   2 Input      1 Bit         XORs := 78    
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               25 Bit    Registers := 6     
	               24 Bit    Registers := 12    
	               20 Bit    Registers := 12    
	               18 Bit    Registers := 6     
	               16 Bit    Registers := 46    
	               14 Bit    Registers := 3     
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 43    
	               10 Bit    Registers := 13    
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 96    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 41    
	                2 Bit    Registers := 27    
	                1 Bit    Registers := 330   
+---Muxes : 
	   2 Input   64 Bit        Muxes := 2     
	  41 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 8     
	   2 Input   16 Bit        Muxes := 54    
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 14    
	   2 Input   10 Bit        Muxes := 16    
	   2 Input    9 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 85    
	   2 Input    6 Bit        Muxes := 5     
	   3 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 11    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 11    
	   2 Input    2 Bit        Muxes := 56    
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 338   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U130/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U130/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '24' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U128/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U128/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '24' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U126/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U126/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '24' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U132/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '25' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U132/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '25' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U133/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '25' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U133/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '25' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U134/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '25' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U134/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '25' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U126/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '24' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U128/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '24' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U130/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '24' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1.v:31]
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U127/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U127/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U127/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U127/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U127/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U127/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U127/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U127/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U127/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U127/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U127/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U127/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U127/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U126/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x800)+(A''*B2)'.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U126/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U126/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U126/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U126/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U126/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U126/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U126/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U126/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U126/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U126/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U126/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U126/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U126/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/m is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U126/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U132/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U132/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U132/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U132/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U132/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U132/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U132/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U132/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U132/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U132/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U132/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U132/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U132/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U132/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/m is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U132/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U129/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U129/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U129/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U129/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U129/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U129/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U129/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U129/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U129/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U129/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U129/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U129/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U129/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U128/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x800)+(A''*B2)'.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U128/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U128/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U128/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U128/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U128/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U128/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U128/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U128/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U128/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U128/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U128/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U128/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U128/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/m is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U128/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U133/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U133/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U133/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U133/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U133/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U133/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U133/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U133/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U133/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U133/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U133/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U133/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U133/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U133/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/m is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U133/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U131/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U131/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U131/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U131/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U131/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U131/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U131/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U131/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U131/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U131/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U131/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U131/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_mul_16s_8ns_24_4_1_U131/bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U130/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x800)+(A''*B2)'.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U130/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U130/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U130/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U130/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U130/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U130/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U130/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U130/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U130/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U130/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U130/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U130/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U130/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/m is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_16s_8ns_12ns_24_4_1_U130/bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U134/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U134/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U134/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U134/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U134/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U134/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U134/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U134/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U134/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U134/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U134/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U134/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U134/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U134/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/m is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U134/bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116/ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg' and it is trimmed from '9' to '8' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog/bd_3a92_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2.v:207]
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module bd_3a92_csc_0_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module bd_3a92_csc_0_CTRL_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 3222.168 ; gain = 90.875 ; free physical = 8366 ; free virtual = 17909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name              | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bd_3a92_csc_0_v_csc_core | (A2*B'')'           | 16     | 9      | -      | -      | 25     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|bd_3a92_csc_0_v_csc_core | (C:0x800)+(A''*B2)' | 18     | 17     | 13     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|bd_3a92_csc_0_v_csc_core | (C+(A''*B2)')'      | 25     | 17     | 22     | -      | 25     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|bd_3a92_csc_0_v_csc_core | (A2*B'')'           | 16     | 9      | -      | -      | 25     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|bd_3a92_csc_0_v_csc_core | (C:0x800)+(A''*B2)' | 18     | 17     | 13     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|bd_3a92_csc_0_v_csc_core | (C+(A''*B2)')'      | 25     | 17     | 22     | -      | 25     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|bd_3a92_csc_0_v_csc_core | (A2*B'')'           | 16     | 9      | -      | -      | 25     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|bd_3a92_csc_0_v_csc_core | (C:0x800)+(A''*B2)' | 18     | 17     | 13     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|bd_3a92_csc_0_v_csc_core | (C+(A''*B2)')'      | 25     | 17     | 22     | -      | 25     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
+-------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 3222.168 ; gain = 90.875 ; free physical = 8176 ; free virtual = 17723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 3222.168 ; gain = 90.875 ; free physical = 7791 ; free virtual = 17337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 3222.168 ; gain = 90.875 ; free physical = 7847 ; free virtual = 17394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 3222.168 ; gain = 90.875 ; free physical = 6907 ; free virtual = 16458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 3222.168 ; gain = 90.875 ; free physical = 6905 ; free virtual = 16456
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 3222.168 ; gain = 90.875 ; free physical = 7848 ; free virtual = 17389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 3222.168 ; gain = 90.875 ; free physical = 7820 ; free virtual = 17361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 3222.168 ; gain = 90.875 ; free physical = 7825 ; free virtual = 17366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 3222.168 ; gain = 90.875 ; free physical = 7823 ; free virtual = 17364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------+------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name         | RTL Name                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------+------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|bd_3a92_csc_0_v_csc | v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180/ap_loop_exit_ready_pp0_iter3_reg_reg     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bd_3a92_csc_0_v_csc | v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/ap_loop_exit_ready_pp0_iter8_reg_reg                      | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bd_3a92_csc_0_v_csc | v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186/ap_loop_exit_ready_pp0_iter3_reg_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+--------------------+------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[5]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[3]  | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[3]  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[3]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[2]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[4]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[15] | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name              | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bd_3a92_csc_0_v_csc_core | (C+(A''*B')')' | 8      | 18     | 12     | -      | 24     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_csc_0_v_csc_core | (C+(A''*B')')' | 8      | 18     | 12     | -      | 24     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_csc_0_v_csc_core | (C+(A''*B')')' | 8      | 18     | 12     | -      | 24     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_csc_0_v_csc_core | (C+(A''*B')')' | 8      | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_csc_0_v_csc_core | (C+(A''*B')')' | 8      | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_csc_0_v_csc_core | (C+(A''*B')')' | 8      | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_csc_0_v_csc_core | ((A'*B'')')'   | 30     | 8      | -      | -      | 24     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|bd_3a92_csc_0_v_csc_core | ((A'*B'')')'   | 30     | 8      | -      | -      | 24     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|bd_3a92_csc_0_v_csc_core | ((A'*B'')')'   | 30     | 8      | -      | -      | 24     | 1    | 2    | -    | -    | -     | 1    | 1    | 
+-------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   149|
|2     |DSP48E1 |     9|
|4     |LUT1    |    25|
|5     |LUT2    |   516|
|6     |LUT3    |  1547|
|7     |LUT4    |   536|
|8     |LUT5    |   273|
|9     |LUT6    |   789|
|10    |MUXF7   |    28|
|11    |MUXF8   |    11|
|12    |SRL16E  |   553|
|13    |FDRE    |  3251|
|14    |FDSE    |   156|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 3222.168 ; gain = 90.875 ; free physical = 7819 ; free virtual = 17360
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 191 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 3222.168 ; gain = 8.000 ; free physical = 7950 ; free virtual = 17491
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 3222.168 ; gain = 90.875 ; free physical = 7951 ; free virtual = 17493
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3222.168 ; gain = 0.000 ; free physical = 8161 ; free virtual = 17703
INFO: [Netlist 29-17] Analyzing 197 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3222.168 ; gain = 0.000 ; free physical = 8580 ; free virtual = 18127
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9ef5643d
INFO: [Common 17-83] Releasing license: Synthesis
122 Infos, 125 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:16 . Memory (MB): peak = 3222.168 ; gain = 90.875 ; free physical = 11201 ; free virtual = 20748
INFO: [Common 17-1381] The checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/bd_3a92_csc_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_3a92_csc_0, cache-ID = 4236976cd3a09947
INFO: [Common 17-1381] The checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/bd_3a92_csc_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_3a92_csc_0_utilization_synth.rpt -pb bd_3a92_csc_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 29 12:27:44 2022...
