Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Jan 14 16:56:19 2025
| Host         : enty-vm running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file vc707_control_sets.rpt
| Design       : vc707
| Device       : xc7vx485t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   307 |
|    Minimum number of control sets                        |   307 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   740 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   307 |
| >= 0 to < 4        |    26 |
| >= 4 to < 6        |    57 |
| >= 6 to < 8        |    17 |
| >= 8 to < 10       |    36 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |    13 |
| >= 16              |   145 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1453 |          553 |
| No           | No                    | Yes                    |             332 |          135 |
| No           | Yes                   | No                     |             940 |          421 |
| Yes          | No                    | No                     |            3311 |         1111 |
| Yes          | No                    | Yes                    |             220 |           97 |
| Yes          | Yes                   | No                     |            2084 |          748 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                                                                                           Enable Signal                                                                                           |                                                                                        Set/Reset Signal                                                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  crg_clkout_buf2 |                                                                                                                                                                                                   |                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  sys_clk         |                                                                                                                                                                                                   | soclinux_bankmachine5_twtpcon_ready_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  sys_clk         |                                                                                                                                                                                                   | soclinux_bankmachine0_twtpcon_ready_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  sys_clk         | soclinux_tfawcon_ready_reg0                                                                                                                                                                       | soclinux_tfawcon_ready_i_1_n_0                                                                                                                                                                 |                1 |              1 |         1.00 |
|  sys_clk         |                                                                                                                                                                                                   | soclinux_twtrcon_ready_i_1_n_0                                                                                                                                                                 |                1 |              1 |         1.00 |
|  sys_clk         |                                                                                                                                                                                                   | soclinux_bankmachine6_twtpcon_ready_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  sys_clk         |                                                                                                                                                                                                   | soclinux_bankmachine4_twtpcon_ready_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  sys_clk         |                                                                                                                                                                                                   | soclinux_bankmachine2_twtpcon_ready_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  sys_clk         |                                                                                                                                                                                                   | soclinux_bankmachine7_twtpcon_ready_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  sys_clk         |                                                                                                                                                                                                   | soclinux_bankmachine3_twtpcon_ready_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  sys_clk         |                                                                                                                                                                                                   | soclinux_trrdcon_ready_i_1_n_0                                                                                                                                                                 |                1 |              1 |         1.00 |
|  sys_clk         |                                                                                                                                                                                                   | soclinux_bankmachine1_twtpcon_ready_i_1_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  sys_clk         | soclinux_serial_tx_rs232phytx_next_value_ce1                                                                                                                                                      | sys_rst                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  sys_clk         |                                                                                                                                                                                                   | soclinux_bankmachine3_trccon_ready_i_1_n_0                                                                                                                                                     |                1 |              2 |         2.00 |
|  sys_clk         |                                                                                                                                                                                                   | impl_xilinxasyncresetsynchronizerimpl0                                                                                                                                                         |                1 |              2 |         2.00 |
|  sys_clk         |                                                                                                                                                                                                   | soclinux_bankmachine6_trccon_ready_i_1_n_0                                                                                                                                                     |                1 |              2 |         2.00 |
|  sys_clk         |                                                                                                                                                                                                   | soclinux_bankmachine7_trascon_ready_i_1_n_0                                                                                                                                                    |                1 |              2 |         2.00 |
|  sys_clk         |                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/bufferCC_4/debugCd_external_reset0                                                                             |                1 |              2 |         2.00 |
|  sys_clk         |                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_debugReset                                                                                         |                1 |              2 |         2.00 |
|  sys_clk         |                                                                                                                                                                                                   | soclinux_bankmachine5_trccon_ready_i_1_n_0                                                                                                                                                     |                1 |              2 |         2.00 |
|  sys_clk         |                                                                                                                                                                                                   | soclinux_bankmachine2_trascon_ready_i_1_n_0                                                                                                                                                    |                1 |              2 |         2.00 |
|  sys_clk         |                                                                                                                                                                                                   | soclinux_bankmachine0_trascon_ready_i_1_n_0                                                                                                                                                    |                1 |              2 |         2.00 |
|  crg_clkout_buf2 |                                                                                                                                                                                                   | impl_xilinxasyncresetsynchronizerimpl0                                                                                                                                                         |                1 |              2 |         2.00 |
|  sys_clk         |                                                                                                                                                                                                   | soclinux_bankmachine4_trccon_ready_i_1_n_0                                                                                                                                                     |                1 |              2 |         2.00 |
|  sys_clk         |                                                                                                                                                                                                   | soclinux_bankmachine1_trascon_ready_i_1_n_0                                                                                                                                                    |                1 |              2 |         2.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/customDebug_debugBridge_logic_jtagBridge/flowCCUnsafeByToggle_1/inputArea_target_buffercc/outputArea_flow_valid   |                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_1/ways_0_data/memory_MulDivIterativePlugin_div_done_reg[0]                        | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_1/stageA_request_size[0]_i_1_n_0                                               |                2 |              4 |         2.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/p_4_in                                                                                     | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                1 |              4 |         4.00 |
|  sys_clk         | bankmachine3_next_state                                                                                                                                                                           | sys_rst                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/soclinux_bankmachine7_level_reg[1]_0[0]                                                    | sys_rst                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/dBridge_logic_io_input_upSizer_io_output_unburstify/dBusNonCoherent_bmb_cmd_s2mPipe_rValid_reg_1[0] | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                1 |              4 |         4.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/dBridge_logic_io_input_upSizer_io_output_unburstify/dBusNonCoherent_bmb_cmd_s2mPipe_rValid_reg_0[0] | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                1 |              4 |         4.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/FSM_onehot_roundrobin6_grant_reg[0]_3[0]                                                   | sys_rst                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/FSM_onehot_roundrobin2_grant_reg[0]_1[0]                                                   | sys_rst                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/dBridge_logic_io_input_upSizer_io_output_unburstify/dBusNonCoherent_bmb_cmd_s2mPipe_rValid_reg_3[0] | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              4 |         2.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/dBridge_logic_io_input_upSizer_io_output_unburstify/dBusNonCoherent_bmb_cmd_s2mPipe_rValid_reg_4[0] | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                1 |              4 |         4.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/FSM_onehot_roundrobin5_grant_reg[0]_1[0]                                                   | sys_rst                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/iBridge_logic/cmdContext_fifo/logic_pop_addressGen_fire                                                           |                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/dBridge_logic_io_input_upSizer_io_output_unburstify/dBusNonCoherent_bmb_cmd_s2mPipe_rValid_reg[0]   | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                1 |              4 |         4.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/dBridge_logic_io_input_upSizer_io_output_unburstify/dBusNonCoherent_bmb_cmd_s2mPipe_rValid_reg_2[0] | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                1 |              4 |         4.00 |
|  sys_clk         | soclinux_rx_tick                                                                                                                                                                                  | p_17_in                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_maskRegs_0[3]_i_1_n_0                                           | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                1 |              4 |         4.00 |
|  sys_clk         | v7ddrphy_dly_sel_storage[3]_i_1_n_0                                                                                                                                                               | sys_rst                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  sys_clk         | bankmachine1_next_state                                                                                                                                                                           | sys_rst                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  sys_clk         | bankmachine0_next_state                                                                                                                                                                           | sys_rst                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  sys_clk         | dataw_crc_converter_source_source_ready                                                                                                                                                           | dataw_crc_buf_pipe_valid_source_valid                                                                                                                                                          |                1 |              4 |         4.00 |
|  sys_clk         | bankmachine6_next_state                                                                                                                                                                           | sys_rst                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/_zz_cores_0_cpu_iBus_rsp_valid_1                                                                                  | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              4 |         2.00 |
|  sys_clk         | soclinux_uart_tx_fifo_wrport_we                                                                                                                                                                   | sys_rst                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_clk         | soclinux_tx_tick                                                                                                                                                                                  | soclinux_tx_phase[31]_i_1_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  sys_clk         | bankmachine7_next_state                                                                                                                                                                           | sys_rst                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/FSM_onehot_sdmem2blockdma_state_reg[1]_1[0]                                                | sys_rst                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_clk         | soclinux_time1[3]_i_1_n_0                                                                                                                                                                         | sys_rst                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  sys_clk         | multiplexer_next_state                                                                                                                                                                            | sys_rst                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  sys_clk         | sdcard_mem2block_dma_fifo_do_read                                                                                                                                                                 | sys_rst                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_1/when_CsrPlugin_l1403_1                                                          | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[25]_0                           |                1 |              4 |         4.00 |
|  sys_clk         | bankmachine2_next_state                                                                                                                                                                           | sys_rst                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  sys_clk         | datar_datar_converter_converter_source_payload_data[7]_i_1_n_0                                                                                                                                    | datar_datar_buf_pipe_valid_source_valid                                                                                                                                                        |                2 |              4 |         2.00 |
|  sys_clk         | bankmachine5_next_state                                                                                                                                                                           | sys_rst                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/CsrPlugin_mstatus_MPP                                                                       |                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  sys_clk         | csr_bankarray_csrbank6_enable0_re                                                                                                                                                                 | sys_rst                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_clk         | bankmachine4_next_state                                                                                                                                                                           | sys_rst                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  sys_clk         | sdcard_core_fifo_level[3]_i_1_n_0                                                                                                                                                                 | sdcard_core_fifo_level                                                                                                                                                                         |                1 |              4 |         4.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/FSM_onehot_roundrobin0_grant_reg[0]_1[0]                                                   | sys_rst                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  sys_clk         |                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/MmuPlugin_shared_dBusRspStaged_payload_data[6]_i_1_n_0                                   |                1 |              4 |         4.00 |
|  crg_clkout_buf2 | crg_reset_counter[3]_i_1_n_0                                                                                                                                                                      | idelay_rst                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  sys_clk         | soclinux_uart_rx_fifo_rdport_re                                                                                                                                                                   | sys_rst                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_clk         | soclinux_uart_rx_fifo_wrport_we                                                                                                                                                                   | sys_rst                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_clk         |                                                                                                                                                                                                   | csr_bankarray_interface6_bank_bus_dat_r[3]_i_1_n_0                                                                                                                                             |                3 |              4 |         1.33 |
|  sys_clk         | soclinux_uart_tx_fifo_syncfifo_re                                                                                                                                                                 | sys_rst                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/FSM_onehot_roundrobin1_grant_reg[0]_1[0]                                                   | sys_rst                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/soclinux_bankmachine3_level_reg[0][0]                                                      | sys_rst                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/FSM_onehot_roundrobin4_grant_reg[0]_2[0]                                                   | sys_rst                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  sys_clk         | datar_datar_converter_converter_strobe_all                                                                                                                                                        | datar_datar_buf_pipe_valid_source_valid                                                                                                                                                        |                2 |              4 |         2.00 |
|  sys_clk         | soclinux_sequencer_counter[4]_i_1_n_0                                                                                                                                                             | sys_rst                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_1/execute_CsrPlugin_csr_322_reg_1[0]                                              |                                                                                                                                                                                                |                5 |              5 |         1.00 |
|  sys_clk         | soclinux_time0[4]_i_1_n_0                                                                                                                                                                         | sys_rst                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  sys_clk         |                                                                                                                                                                                                   | csr_bankarray_interface2_bank_bus_dat_r[4]_i_1_n_0                                                                                                                                             |                3 |              5 |         1.67 |
|  sys_clk         | v7ddrphy_half_sys8x_taps_storage[4]_i_1_n_0                                                                                                                                                       | sys_rst                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  sys_clk         | soclinux_uart_rx_fifo_level0[4]_i_1_n_0                                                                                                                                                           | sys_rst                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  sys_clk         | soclinux_uart_tx_fifo_level0[4]_i_1_n_0                                                                                                                                                           | sys_rst                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/sdcard_mem2block_converter_converter_mux_reg[1][0]                                         | sys_rst                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  sys_clk         | soclinux_zqcs_executer_counter[4]_i_1_n_0                                                                                                                                                         | sys_rst                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/iBridge_logic/cmdContext_fifo/logic_pop_addressGen_fire                                                           | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              6 |         3.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_output_rdata_fifo/fifo/logic_ram_reg_0_31_0_5_i_1__1_n_0                                         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                3 |              6 |         2.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/dBridge_logic_io_input_upSizer_io_output_unburstify/io_push_fire                                    | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                1 |              6 |         6.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/logic_ram_spinal_port1[9]_i_4_0[0]                                                 | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              6 |         3.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/iBridge_logic/iBridge_logic_io_input_upSizer_io_output_unburstify/buffer_valid_reg_inv_1[0]                       | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              6 |         3.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/iBridge_logic/io_output_rdata_fifo/fifo/logic_ram_reg_0_31_0_5_i_1__0_n_0                                         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                3 |              6 |         2.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/streamFifoLowLatency_3/fifo/logic_pop_addressGen_fire                                               | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                3 |              6 |         2.00 |
|  sys_clk         |                                                                                                                                                                                                   | sdcard_core_fifo_level                                                                                                                                                                         |                1 |              6 |         6.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/cmdContext_fifo/E[0]                                                                                | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              6 |         3.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/when_ClockDomainGenerator_l222_1                                                                                  | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/bufferCC_6/SR[0]                                                                                               |                2 |              6 |         3.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/cmdContext_fifo/logic_pop_addressGen_fire                                                           | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                1 |              6 |         6.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/streamFifoLowLatency_3/fifo/logic_ram_reg_0_31_0_5_i_1__2_n_0                                       | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              6 |         3.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN                                        | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_1/cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN_reg_0                   |                1 |              7 |         7.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/when_InstructionCache_l338                                           | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/when_InstructionCache_l351                                        |                2 |              7 |         3.50 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_1/stageB_flusher_counter[6]_i_1_n_0                                               | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                3 |              7 |         2.33 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_1/when_CsrPlugin_l1403_1                                                          | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[3]_1                            |                4 |              7 |         1.75 |
|  sys_clk         | soclinux_tx_data1_in0                                                                                                                                                                             |                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  sys_clk         | init_count_sdphyinit_next_value_ce                                                                                                                                                                | init_count[7]_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/iBridge_logic/iBridge_logic_io_input_upSizer_io_output_unburstify/buffer_valid_reg_inv_1[0]                       |                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  sys_clk         | soclinux_rx_data_rs232phyrx_next_value_ce1                                                                                                                                                        |                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  sys_clk         |                                                                                                                                                                                                   | csr_bankarray_interface3_bank_bus_dat_r[7]_i_1_n_0                                                                                                                                             |                3 |              8 |         2.67 |
|  crg_clkin       |                                                                                                                                                                                                   |                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  sys_clk         | dataw_count_sdphydataw_next_value_ce3                                                                                                                                                             | sys_rst                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  sys_clk         |                                                                                                                                                                                                   | dataw_crc_buf_pipe_valid_source_valid                                                                                                                                                          |                3 |              8 |         2.67 |
|  sys_clk         | cmdr_count_sdphycmdr_next_value_ce1                                                                                                                                                               | sys_rst                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  sys_clk         | csr_bankarray_csrbank3_out0_re                                                                                                                                                                    | sys_rst                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/sdcard_block2mem_fifo_readable_reg_1[0]                                                    | sys_rst                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/sdcard_block2mem_fifo_readable_reg_1[2]                                                    | sys_rst                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  sys_clk         | leds_done                                                                                                                                                                                         | sys_rst                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  sys_clk         | csr_bankarray_csrbank9_dfii_pi3_command0_re                                                                                                                                                       | sys_rst                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/dBridge_logic_io_input_upSizer_io_output_unburstify/buffer_address[11]_i_1__0_n_0                   |                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  sys_clk         | soclinux_phaseinjector0_command_storage[7]_i_1_n_0                                                                                                                                                | sys_rst                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  sys_clk         | soclinux_uart_tx_fifo_syncfifo_re                                                                                                                                                                 |                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/iBridge_logic/iBridge_logic_io_input_upSizer_io_output_unburstify/buffer_address[11]_i_1_n_0                      |                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  sys_clk         | cmdw_count_sdphycmdw_next_value_ce                                                                                                                                                                | sys_rst                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  sys_clk         | csr_bankarray_csrbank9_dfii_pi2_command0_re                                                                                                                                                       | sys_rst                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  sys_clk         |                                                                                                                                                                                                   | csr_bankarray_interface11_bank_bus_dat_r[7]_i_1_n_0                                                                                                                                            |                3 |              8 |         2.67 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/sdcard_block2mem_fifo_readable_reg_1[3]                                                    | sys_rst                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  sys_clk         | soclinux_phaseinjector1_command_storage[7]_i_1_n_0                                                                                                                                                | sys_rst                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/sdcard_block2mem_fifo_readable_reg_1[1]                                                    | sys_rst                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/customDebug_debugBridge_logic_jtagBridge/flowCCUnsafeByToggle_1/outputArea_flow_m2sPipe_valid_reg_2[0]            |                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  sys_clk         | soclinux_uart_rx_fifo_rdport_re                                                                                                                                                                   |                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_bmb_arbiter_io_output_cmd_ready                                                                  | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_bmb_arbiter/memory_arbiter/toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValid_reg_inv |                2 |              9 |         4.50 |
|  sys_clk         | soclinux_storage[3]_i_1_n_0                                                                                                                                                                       | sys_rst                                                                                                                                                                                        |                5 |              9 |         1.80 |
|  sys_clk         | csr_bankarray_csrbank8_clocker_divider0_re                                                                                                                                                        | sys_rst                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  sys_clk         | cmdr_cmdr_converter_source_source_ready                                                                                                                                                           | cmdr_cmdr_buf_pipe_valid_source_valid                                                                                                                                                          |                4 |              9 |         2.25 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/sdcard_mem2block_converter_converter_mux0                                                  | sys_rst                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  sys_clk         |                                                                                                                                                                                                   | csr_bankarray_interface8_bank_bus_dat_r[8]_i_1_n_0                                                                                                                                             |                4 |              9 |         2.25 |
|  sys_clk         | sdcard_mem2block_count[8]_i_1_n_0                                                                                                                                                                 | sys_rst                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  sys_clk         | storage_13_reg_i_2_n_0                                                                                                                                                                            | sys_rst                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  sys_clk         | datar_datar_buf_pipe_valid_source_valid_i_2_n_0                                                                                                                                                   | datar_datar_buf_pipe_valid_source_valid                                                                                                                                                        |                4 |              9 |         2.25 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/DI[0]                                                                                      | sys_rst                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/sdcard_block2mem_fifo_syncfifo_re                                                          | sys_rst                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/sdcard_block2mem_converter_strobe_all_reg_1[0]                                             | sys_rst                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/cmdContext_fifo/logic_pop_addressGen_fire                                                           |                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  sys_clk         | clocker_count[9]_i_2_n_0                                                                                                                                                                          | clocker_count[9]_i_1_n_0                                                                                                                                                                       |                3 |             10 |         3.33 |
|  sys_clk         | sdcard_mem2block_fifo_level0[9]_i_1_n_0                                                                                                                                                           | sys_rst                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  sys_clk         | csr_bankarray_csrbank5_block_length0_re                                                                                                                                                           | sys_rst                                                                                                                                                                                        |                6 |             10 |         1.67 |
|  sys_clk         | datar_count_sdphydatar_next_value_ce0                                                                                                                                                             | sys_rst                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  sys_clk         |                                                                                                                                                                                                   | soclinux_timer_count1[9]_i_1_n_0                                                                                                                                                               |                2 |             10 |         5.00 |
|  sys_clk         | soclinux_uart_tx_fifo_wrport_we                                                                                                                                                                   |                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/sel                                                                                                               | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/bufferCC_4/buffers_1                                                                                           |                3 |             12 |         4.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/iBridge_logic/io_input_upSizer/E[0]                                                                               | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                5 |             12 |         2.40 |
|  sys_clk         | soclinux_uart_rx_fifo_wrport_we                                                                                                                                                                   |                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  sys_clk         |                                                                                                                                                                                                   | cmdr_cmdr_buf_pipe_valid_source_valid                                                                                                                                                          |                5 |             13 |         2.60 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_1/CsrPlugin_medeleg_IAM                                                           | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                4 |             13 |         3.25 |
|  sys_clk         | csr_bankarray_csrbank9_dfii_pi1_address0_re                                                                                                                                                       |                                                                                                                                                                                                |                7 |             14 |         2.00 |
|  sys_clk         | soclinux_bankmachine7_row                                                                                                                                                                         | sys_rst                                                                                                                                                                                        |                3 |             14 |         4.67 |
|  sys_clk         | soclinux_bankmachine5_row                                                                                                                                                                         | sys_rst                                                                                                                                                                                        |                4 |             14 |         3.50 |
|  sys_clk         | csr_bankarray_csrbank9_dfii_pi0_address0_re                                                                                                                                                       |                                                                                                                                                                                                |                7 |             14 |         2.00 |
|  sys_clk         | csr_bankarray_csrbank9_dfii_pi2_address0_re                                                                                                                                                       |                                                                                                                                                                                                |                5 |             14 |         2.80 |
|  sys_clk         | soclinux_bankmachine6_row                                                                                                                                                                         | sys_rst                                                                                                                                                                                        |                4 |             14 |         3.50 |
|  sys_clk         | soclinux_bankmachine4_row                                                                                                                                                                         | sys_rst                                                                                                                                                                                        |                3 |             14 |         4.67 |
|  sys_clk         | soclinux_bankmachine3_row[13]_i_1_n_0                                                                                                                                                             | sys_rst                                                                                                                                                                                        |                3 |             14 |         4.67 |
|  sys_clk         | soclinux_bankmachine1_row[13]_i_1_n_0                                                                                                                                                             | sys_rst                                                                                                                                                                                        |                5 |             14 |         2.80 |
|  sys_clk         | csr_bankarray_csrbank5_cmd_command0_re                                                                                                                                                            | sys_rst                                                                                                                                                                                        |               10 |             14 |         1.40 |
|  sys_clk         | soclinux_bankmachine2_row                                                                                                                                                                         | sys_rst                                                                                                                                                                                        |                3 |             14 |         4.67 |
|  sys_clk         | soclinux_bankmachine0_row[13]_i_1_n_0                                                                                                                                                             | sys_rst                                                                                                                                                                                        |                3 |             14 |         4.67 |
|  sys_clk         | csr_bankarray_csrbank9_dfii_pi3_address0_re                                                                                                                                                       |                                                                                                                                                                                                |                6 |             14 |         2.33 |
|  sys_clk         | sdcard_core_fifo_reset0                                                                                                                                                                           |                                                                                                                                                                                                |                2 |             16 |         8.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/dBridge_logic_io_input_upSizer_io_output_unburstify/io_push_fire                                    |                                                                                                                                                                                                |                2 |             16 |         8.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/iBridge_logic/iBridge_logic_io_input_upSizer_io_output_unburstify/p_2_in                                          |                                                                                                                                                                                                |                5 |             17 |         3.40 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/p_255_in                                                                                    |                                                                                                                                                                                                |               10 |             20 |         2.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/count_reg_8_sn_1                                                                           | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/FDPE_1_0                                                                                |                5 |             20 |         4.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/MmuPlugin_shared_vpn_0[9]_i_1_n_0                                                           |                                                                                                                                                                                                |               11 |             22 |         2.00 |
|  sys_clk         | soclinux_bankmachine3_syncfifo3_re                                                                                                                                                                | sys_rst                                                                                                                                                                                        |                7 |             23 |         3.29 |
|  sys_clk         | soclinux_bankmachine1_syncfifo1_re                                                                                                                                                                | sys_rst                                                                                                                                                                                        |                7 |             23 |         3.29 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/interface1_adr_wishbone2csr_next_value_ce1                                                 | FSM_onehot_wishbone2csr_state_reg_n_0_[1]                                                                                                                                                      |                9 |             23 |         2.56 |
|  sys_clk         | soclinux_bankmachine6_syncfifo6_re                                                                                                                                                                | sys_rst                                                                                                                                                                                        |                8 |             23 |         2.88 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/iBridge_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_ready                                                      |                                                                                                                                                                                                |                6 |             23 |         3.83 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/soclinux_bankmachine7_syncfifo7_re                                                         | sys_rst                                                                                                                                                                                        |                7 |             23 |         3.29 |
|  sys_clk         |                                                                                                                                                                                                   | leds_count[0]_i_1_n_0                                                                                                                                                                          |                6 |             23 |         3.83 |
|  sys_clk         | soclinux_bankmachine0_syncfifo0_re                                                                                                                                                                | sys_rst                                                                                                                                                                                        |                8 |             23 |         2.88 |
|  sys_clk         | soclinux_bankmachine5_syncfifo5_re                                                                                                                                                                | sys_rst                                                                                                                                                                                        |                6 |             23 |         3.83 |
|  sys_clk         | soclinux_bankmachine2_syncfifo2_re                                                                                                                                                                | sys_rst                                                                                                                                                                                        |                7 |             23 |         3.29 |
|  sys_clk         | soclinux_bankmachine4_syncfifo4_re                                                                                                                                                                | sys_rst                                                                                                                                                                                        |                6 |             23 |         3.83 |
|  sys_clk         | v7ddrphy_bitslip16_value10                                                                                                                                                                        | v7ddrphy_bitslip23_value1                                                                                                                                                                      |               14 |             24 |         1.71 |
|  sys_clk         |                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/debugCd_logic_outputReset                                                                                      |                9 |             24 |         2.67 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/iBridge_logic/outputCmd_ready                                                                                     |                                                                                                                                                                                                |                8 |             24 |         3.00 |
|  sys_clk         | v7ddrphy_bitslip8_value10                                                                                                                                                                         | v7ddrphy_bitslip15_value1                                                                                                                                                                      |               10 |             24 |         2.40 |
|  sys_clk         |                                                                                                                                                                                                   | v7ddrphy_bitslip3_r1[15]_i_1_n_0                                                                                                                                                               |                9 |             24 |         2.67 |
|  sys_clk         | v7ddrphy_bitslip0_value30                                                                                                                                                                         | v7ddrphy_bitslip7_value1                                                                                                                                                                       |               14 |             24 |         1.71 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/dBridge_logic_io_input_upSizer_io_output_unburstify/p_2_in                                          |                                                                                                                                                                                                |                9 |             24 |         2.67 |
|  sys_clk         | v7ddrphy_bitslip24_value10                                                                                                                                                                        | v7ddrphy_bitslip31_value1                                                                                                                                                                      |               11 |             24 |         2.18 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/outputCmd_ready                                                                                     |                                                                                                                                                                                                |                9 |             25 |         2.78 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/iArbiter_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_ready                                                     |                                                                                                                                                                                                |                7 |             26 |         3.71 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_cache_io_cpu_fill_valid                             |                                                                                                                                                                                                |                7 |             26 |         3.71 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_iBus_cmd_ready                                                                                        |                                                                                                                                                                                                |                8 |             26 |         3.25 |
|  sys_clk         |                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[13]_0                                           |               15 |             27 |         1.80 |
|  sys_clk         | v7ddrphy_bitslip3_value00                                                                                                                                                                         | v7ddrphy_bitslip31_value0                                                                                                                                                                      |               11 |             27 |         2.45 |
|  sys_clk         | v7ddrphy_bitslip1_value00                                                                                                                                                                         | v7ddrphy_bitslip15_value0                                                                                                                                                                      |               11 |             27 |         2.45 |
|  sys_clk         | v7ddrphy_bitslip0_value00                                                                                                                                                                         | v7ddrphy_bitslip7_value0                                                                                                                                                                       |               15 |             27 |         1.80 |
|  sys_clk         |                                                                                                                                                                                                   | soclinux_zqcs_timer_count1[0]_i_1_n_0                                                                                                                                                          |                7 |             27 |         3.86 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_1/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_reg[0]                |                                                                                                                                                                                                |                9 |             30 |         3.33 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/E[0]                                                                 | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset                                                                                     |               24 |             30 |         1.25 |
|  sys_clk         | v7ddrphy_bitslip2_value00                                                                                                                                                                         | v7ddrphy_bitslip2_value1[2]_i_1_n_0                                                                                                                                                            |               13 |             30 |         2.31 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_1/execute_CsrPlugin_csr_261_reg[0]                                                |                                                                                                                                                                                                |                7 |             30 |         4.29 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_1/execute_CsrPlugin_csr_773_reg[0]                                                |                                                                                                                                                                                                |               10 |             30 |         3.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/_zz_cores_0_cpu_externalInterrupt_plic_target_ie_23                                        | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset                                                                                     |               16 |             31 |         1.94 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_23                              | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset                                                                                     |               13 |             31 |         2.38 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/customDebug_debugBridge_logic_debugger/E[0]                                                                       |                                                                                                                                                                                                |                5 |             31 |         6.20 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_1/MmuPlugin_satp_mode161_out                                                      |                                                                                                                                                                                                |               10 |             31 |         3.10 |
|  sys_clk         | soclinux_phaseinjector3_wrdata_storage[31]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                |               11 |             32 |         2.91 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_1/ways_0_data/memory_MulDivIterativePlugin_div_done_reg_0                         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_1/ways_0_data/memory_MulDivIterativePlugin_div_done_reg[0]                     |                7 |             32 |         4.57 |
|  sys_clk         | csr_bankarray_csrbank5_cmd_argument0_re                                                                                                                                                           | sys_rst                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  sys_clk         | sdcard_core_data_count_fsm_next_value_ce3                                                                                                                                                         | sys_rst                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  sys_clk         | sdcard_mem2block_dma_length_storage[31]_i_1_n_0                                                                                                                                                   | sys_rst                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  sys_clk         | soclinux_phaseinjector1_wrdata_storage[31]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  sys_clk         | csr_bankarray_csrbank10_reload0_re                                                                                                                                                                | sys_rst                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  sys_clk         | csr_bankarray_csrbank0_in10_re                                                                                                                                                                    | sys_rst                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  sys_clk         | csr_bankarray_csrbank0_in20_re                                                                                                                                                                    | sys_rst                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  sys_clk         | sdcard_mem2block_dma_base_storage[31]_i_1_n_0                                                                                                                                                     | sys_rst                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  sys_clk         | csr_bankarray_csrbank5_block_count0_re                                                                                                                                                            | sys_rst                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  sys_clk         | soclinux_phaseinjector2_wrdata_storage[63]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                |               12 |             32 |         2.67 |
|  sys_clk         | sdcard_block2mem_wishbonedmawriter_base_storage[31]_i_1_n_0                                                                                                                                       | sys_rst                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  sys_clk         | soclinux_phaseinjector0_wrdata_storage[31]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                |               12 |             32 |         2.67 |
|  sys_clk         | cmdr_timeout_sdphycmdr_next_value_ce0                                                                                                                                                             | sys_rst                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  sys_clk         | soclinux_bus_errors                                                                                                                                                                               | sys_rst                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  sys_clk         | sdcard_mem2block_dma_base_storage[63]_i_1_n_0                                                                                                                                                     | sys_rst                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_dataRegs_6[31]_i_1_n_0                                          |                                                                                                                                                                                                |               18 |             32 |         1.78 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_dataRegs_1[31]_i_1_n_0                                          |                                                                                                                                                                                                |               12 |             32 |         2.67 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_dataRegs_4[31]_i_1_n_0                                          |                                                                                                                                                                                                |               11 |             32 |         2.91 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_dataRegs_0[31]_i_1_n_0                                          |                                                                                                                                                                                                |               16 |             32 |         2.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_1/execute_CsrPlugin_csr_832_reg[0]                                                |                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_1/execute_CsrPlugin_csr_320_reg[0]                                                |                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr                 |                                                                                                                                                                                                |               17 |             32 |         1.88 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/FSM_onehot_roundrobin5_grant_reg[0]_0                                                      |                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/soclinux_bankmachine3_level_reg[3]                                                         |                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/FSM_onehot_roundrobin0_grant_reg[0]_0                                                      |                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/FSM_onehot_roundrobin7_grant_reg[0]_2                                                      |                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  sys_clk         | soclinux_phaseinjector2_wrdata_storage[31]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  sys_clk         | soclinux_phaseinjector0_wrdata_storage[63]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                |               13 |             32 |         2.46 |
|  sys_clk         |                                                                                                                                                                                                   | csr_bankarray_interface10_bank_bus_dat_r[31]_i_1_n_0                                                                                                                                           |               13 |             32 |         2.46 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_1/execute_CsrPlugin_csr_321_reg_0[0]                                              |                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/CsrPlugin_mtval                                                                             |                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  sys_clk         |                                                                                                                                                                                                   | soclinux_tx_phase[31]_i_1_n_0                                                                                                                                                                  |                9 |             32 |         3.56 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_dataRegs_2[31]_i_1_n_0                                          |                                                                                                                                                                                                |               15 |             32 |         2.13 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_dataRegs_3[31]_i_1_n_0                                          |                                                                                                                                                                                                |               15 |             32 |         2.13 |
|  sys_clk         | soclinux_phaseinjector1_wrdata_storage[63]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  sys_clk         | soclinux_scratch_storage[31]_i_1_n_0                                                                                                                                                              | sys_rst                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/memory_MulDivIterativePlugin_div_result[31]_i_1_n_0                                         |                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  sys_clk         |                                                                                                                                                                                                   | csr_bankarray_interface1_bank_bus_dat_r[31]_i_1_n_0                                                                                                                                            |               17 |             32 |         1.88 |
|  sys_clk         | datar_timeout_sdphydatar_next_value_ce1                                                                                                                                                           | sys_rst                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  sys_clk         | soclinux_phaseinjector3_wrdata_storage[63]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_dataRegs_5[31]_i_1_n_0                                          |                                                                                                                                                                                                |               13 |             32 |         2.46 |
|  sys_clk         |                                                                                                                                                                                                   | p_17_in                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/E[0]                                                                                       | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/FDPE_1[0]                                                                               |                7 |             32 |         4.57 |
|  sys_clk         |                                                                                                                                                                                                   | csr_bankarray_interface4_bank_bus_dat_r[31]_i_1_n_0                                                                                                                                            |               13 |             32 |         2.46 |
|  sys_clk         | csr_bankarray_csrbank10_load0_re                                                                                                                                                                  | sys_rst                                                                                                                                                                                        |               18 |             32 |         1.78 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_1/E[0]                                                                            |                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  sys_clk         |                                                                                                                                                                                                   | csr_bankarray_interface0_bank_bus_dat_r[31]_i_1_n_0                                                                                                                                            |               11 |             32 |         2.91 |
|  sys_clk         |                                                                                                                                                                                                   | csr_bankarray_interface5_bank_bus_dat_r[31]_i_1_n_0                                                                                                                                            |               24 |             32 |         1.33 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen[31]_i_1_n_0                            |                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/_zz_io_output_cmd_valid_reg[0]                                                             |                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_1/execute_CsrPlugin_csr_833_reg[0]                                                |                                                                                                                                                                                                |               24 |             32 |         1.33 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_1/execute_CsrPlugin_csr_323_reg[0]                                                |                                                                                                                                                                                                |               23 |             32 |         1.39 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/FSM_onehot_roundrobin6_grant_reg[0]_2                                                      |                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  sys_clk         | interface1_dat_w_wishbone2csr_next_value_ce0                                                                                                                                                      |                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/_zz_io_output_cmd_valid_reg[1]                                                             |                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  sys_clk         | sdcard_block2mem_wishbonedmawriter_length_storage[31]_i_1_n_0                                                                                                                                     | sys_rst                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  sys_clk         | soclinux_timer_update_value_re                                                                                                                                                                    | sys_rst                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  sys_clk         |                                                                                                                                                                                                   | csr_bankarray_interface9_bank_bus_dat_r[31]_i_1_n_0                                                                                                                                            |               29 |             32 |         1.10 |
|  sys_clk         |                                                                                                                                                                                                   | csr_bankarray_interface7_bank_bus_dat_r[31]_i_1_n_0                                                                                                                                            |               18 |             32 |         1.78 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/FSM_onehot_sdmem2blockdma_state_reg[2][0]                                                  | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/SR[0]                                                                                   |                9 |             32 |         3.56 |
|  sys_clk         | sdcard_block2mem_wishbonedmawriter_base_storage[63]_i_1_n_0                                                                                                                                       | sys_rst                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/FSM_onehot_roundrobin2_grant_reg[0]_0                                                      |                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/FSM_onehot_roundrobin4_grant_reg[0]_1                                                      |                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/FSM_onehot_roundrobin1_grant_reg[0]_0                                                      |                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_1/when_DataCache_l829                                                             |                                                                                                                                                                                                |               10 |             37 |         3.70 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/MmuPlugin_ports_0_cache_0_virtualAddress_0[9]_i_1_n_0                                       |                                                                                                                                                                                                |               14 |             44 |         3.14 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/MmuPlugin_ports_0_cache_1_virtualAddress_0                                                  |                                                                                                                                                                                                |               17 |             44 |         2.59 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/MmuPlugin_ports_0_cache_3_virtualAddress_0[9]_i_1_n_0                                       |                                                                                                                                                                                                |               16 |             44 |         2.75 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/MmuPlugin_ports_0_cache_2_virtualAddress_0                                                  |                                                                                                                                                                                                |               18 |             44 |         2.44 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/MmuPlugin_ports_1_cache_3_virtualAddress_0[9]_i_1_n_0                                       |                                                                                                                                                                                                |               17 |             46 |         2.71 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/MmuPlugin_ports_1_cache_0_virtualAddress_0[9]_i_1_n_0                                       |                                                                                                                                                                                                |               17 |             46 |         2.71 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/MmuPlugin_ports_1_cache_2_virtualAddress_0                                                  |                                                                                                                                                                                                |               18 |             46 |         2.56 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/MmuPlugin_ports_1_cache_1_virtualAddress_0                                                  |                                                                                                                                                                                                |               14 |             46 |         3.29 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/sdcard_mem2block_dma_fifo_level_reg[2]                                                     |                                                                                                                                                                                                |                6 |             48 |         8.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/customDebug_debugBridge_logic_jtagBridge/flowCCUnsafeByToggle_1/outputArea_flow_m2sPipe_valid_reg_1               |                                                                                                                                                                                                |               16 |             61 |         3.81 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_rValidN                                        |                                                                                                                                                                                                |               22 |             64 |         2.91 |
|  sys_clk         |                                                                                                                                                                                                   | sdcard_core_crc16_inserter_crc3_reg0                                                                                                                                                           |               21 |             64 |         3.05 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_bmb_arbiter_io_output_cmd_ready                                                                  |                                                                                                                                                                                                |               13 |             64 |         4.92 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValidN                                                    |                                                                                                                                                                                                |               24 |             68 |         2.83 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/cores_0_cpu_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_rData_wr_i_1_n_0                       |                                                                                                                                                                                                |               19 |             71 |         3.74 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_opcode[0]_i_1_n_0                                                     |                                                                                                                                                                                                |               11 |             72 |         6.55 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBusCoherent_bmb_cmd_rValidN                                                                                      |                                                                                                                                                                                                |               13 |             72 |         5.54 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_s2mPipe_rData_fragment_opcode[0]_i_1_n_0                       |                                                                                                                                                                                                |               13 |             72 |         5.54 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBusNonCoherent_bmb_cmd_rValidN                                                                                   |                                                                                                                                                                                                |               14 |             72 |         5.14 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN                                                        |                                                                                                                                                                                                |               14 |             72 |         5.14 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_bmb_arbiter/memory_arbiter/dBridge_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValidN_reg    |                                                                                                                                                                                                |               14 |             72 |         5.14 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/peripheralBridge_logic/peripheralBridge_logic_io_input_cmd_ready                                                  |                                                                                                                                                                                                |               33 |             73 |         2.21 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_1/lastStageRegFileWrite_valid                                                     |                                                                                                                                                                                                |               11 |             88 |         8.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_ready               |                                                                                                                                                                                                |               19 |             90 |         4.74 |
|  sys_clk         | sdcard_core_cmd_response_status_fsm_next_value_ce8                                                                                                                                                | sys_rst                                                                                                                                                                                        |               47 |            128 |         2.72 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_1/ways_0_data/E[0]                                                                |                                                                                                                                                                                                |               58 |            150 |         2.59 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_1/ways_0_data/memory_MulDivIterativePlugin_div_done_reg[0]                        |                                                                                                                                                                                                |               77 |            191 |         2.48 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_1/when_CsrPlugin_l1403_1                                                          |                                                                                                                                                                                                |              105 |            235 |         2.24 |
|  sys_clk         | soclinux_phaseinjector0_rddata_status[63]_i_1_n_0                                                                                                                                                 | sys_rst                                                                                                                                                                                        |               97 |            256 |         2.64 |
|  sys_clk         |                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/systemCd_logic_outputReset                                                                                     |              122 |            300 |         2.46 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/iBridge_logic/io_output_rdata_fifo/fifo/logic_ram_reg_0_31_0_5_i_1__0_n_0                                         |                                                                                                                                                                                                |               43 |            344 |         8.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/io_output_rdata_fifo/fifo/logic_ram_reg_0_31_0_5_i_1__1_n_0                                         |                                                                                                                                                                                                |               43 |            344 |         8.00 |
|  sys_clk         | VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw256_Ood_Hb1/dBridge_logic/streamFifoLowLatency_3/fifo/logic_ram_reg_0_31_0_5_i_1__2_n_0                                       |                                                                                                                                                                                                |               48 |            384 |         8.00 |
|  sys_clk         |                                                                                                                                                                                                   | sys_rst                                                                                                                                                                                        |              174 |            386 |         2.22 |
|  sys_clk         |                                                                                                                                                                                                   |                                                                                                                                                                                                |              550 |           1480 |         2.69 |
+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


