INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MaHaoyuan/Desktop/cpu/uart/uart.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MaHaoyuan/Desktop/cpu/uart/uart.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
