{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721331647406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721331647406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 20:40:43 2024 " "Processing started: Thu Jul 18 20:40:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721331647406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721331647406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Instruction_fetch -c Instruction_fetch " "Command: quartus_map --read_settings_files=on --write_settings_files=off Instruction_fetch -c Instruction_fetch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721331647406 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721331647581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721331647581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_fetch-arch " "Found design unit 1: Instruction_fetch-arch" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721331654963 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_fetch " "Found entity 1: Instruction_fetch" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721331654963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721331654963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_mem-arch " "Found design unit 1: Instruction_mem-arch" {  } { { "Instruction_mem.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_mem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721331654963 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_mem " "Found entity 1: Instruction_mem" {  } { { "Instruction_mem.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_mem.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721331654963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721331654963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_instruction_fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_instruction_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Instruction_fetch-arch " "Found design unit 1: tb_Instruction_fetch-arch" {  } { { "tb_Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/tb_Instruction_fetch.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721331654963 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Instruction_fetch " "Found entity 1: tb_Instruction_fetch" {  } { { "tb_Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/tb_Instruction_fetch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721331654963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721331654963 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Instruction_fetch " "Elaborating entity \"Instruction_fetch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721331654985 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux21.vhd 2 1 " "Using design file mux21.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX21-arch " "Found design unit 1: MUX21-arch" {  } { { "mux21.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/mux21.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721331654985 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX21 " "Found entity 1: MUX21" {  } { { "mux21.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/mux21.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721331654985 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1721331654985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX21 MUX21:U1 " "Elaborating entity \"MUX21\" for hierarchy \"MUX21:U1\"" {  } { { "Instruction_fetch.vhd" "U1" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721331654995 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_flip_flop.vhd 2 1 " "Using design file d_flip_flop.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_flip_flop-arch " "Found design unit 1: D_flip_flop-arch" {  } { { "d_flip_flop.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/d_flip_flop.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721331654995 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_flip_flop " "Found entity 1: D_flip_flop" {  } { { "d_flip_flop.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/d_flip_flop.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721331654995 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1721331654995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flip_flop D_flip_flop:u2 " "Elaborating entity \"D_flip_flop\" for hierarchy \"D_flip_flop:u2\"" {  } { { "Instruction_fetch.vhd" "u2" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721331654995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_mem Instruction_mem:u3 " "Elaborating entity \"Instruction_mem\" for hierarchy \"Instruction_mem:u3\"" {  } { { "Instruction_fetch.vhd" "u3" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721331654995 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Instruction_mem:u3\|ROM_data " "RAM logic \"Instruction_mem:u3\|ROM_data\" is uninferred due to inappropriate RAM size" {  } { { "Instruction_mem.vhd" "ROM_data" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_mem.vhd" 56 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1721331655185 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1721331655185 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_Instruction\[0\] GND " "Pin \"o_Instruction\[0\]\" is stuck at GND" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721331655295 "|Instruction_fetch|o_Instruction[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Instruction\[1\] GND " "Pin \"o_Instruction\[1\]\" is stuck at GND" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721331655295 "|Instruction_fetch|o_Instruction[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Instruction\[2\] GND " "Pin \"o_Instruction\[2\]\" is stuck at GND" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721331655295 "|Instruction_fetch|o_Instruction[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Instruction\[3\] GND " "Pin \"o_Instruction\[3\]\" is stuck at GND" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721331655295 "|Instruction_fetch|o_Instruction[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Instruction\[4\] GND " "Pin \"o_Instruction\[4\]\" is stuck at GND" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721331655295 "|Instruction_fetch|o_Instruction[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Instruction\[5\] GND " "Pin \"o_Instruction\[5\]\" is stuck at GND" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721331655295 "|Instruction_fetch|o_Instruction[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Instruction\[6\] GND " "Pin \"o_Instruction\[6\]\" is stuck at GND" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721331655295 "|Instruction_fetch|o_Instruction[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Instruction\[7\] GND " "Pin \"o_Instruction\[7\]\" is stuck at GND" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721331655295 "|Instruction_fetch|o_Instruction[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Instruction\[8\] GND " "Pin \"o_Instruction\[8\]\" is stuck at GND" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721331655295 "|Instruction_fetch|o_Instruction[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Instruction\[9\] GND " "Pin \"o_Instruction\[9\]\" is stuck at GND" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721331655295 "|Instruction_fetch|o_Instruction[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Instruction\[10\] GND " "Pin \"o_Instruction\[10\]\" is stuck at GND" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721331655295 "|Instruction_fetch|o_Instruction[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Instruction\[11\] GND " "Pin \"o_Instruction\[11\]\" is stuck at GND" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721331655295 "|Instruction_fetch|o_Instruction[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Instruction\[12\] GND " "Pin \"o_Instruction\[12\]\" is stuck at GND" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721331655295 "|Instruction_fetch|o_Instruction[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Instruction\[13\] GND " "Pin \"o_Instruction\[13\]\" is stuck at GND" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721331655295 "|Instruction_fetch|o_Instruction[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Instruction\[14\] GND " "Pin \"o_Instruction\[14\]\" is stuck at GND" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721331655295 "|Instruction_fetch|o_Instruction[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Instruction\[15\] GND " "Pin \"o_Instruction\[15\]\" is stuck at GND" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721331655295 "|Instruction_fetch|o_Instruction[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Instruction\[16\] GND " "Pin \"o_Instruction\[16\]\" is stuck at GND" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721331655295 "|Instruction_fetch|o_Instruction[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Instruction\[17\] GND " "Pin \"o_Instruction\[17\]\" is stuck at GND" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721331655295 "|Instruction_fetch|o_Instruction[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Instruction\[18\] GND " "Pin \"o_Instruction\[18\]\" is stuck at GND" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721331655295 "|Instruction_fetch|o_Instruction[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Instruction\[19\] GND " "Pin \"o_Instruction\[19\]\" is stuck at GND" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721331655295 "|Instruction_fetch|o_Instruction[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Instruction\[20\] GND " "Pin \"o_Instruction\[20\]\" is stuck at GND" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721331655295 "|Instruction_fetch|o_Instruction[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Instruction\[21\] GND " "Pin \"o_Instruction\[21\]\" is stuck at GND" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721331655295 "|Instruction_fetch|o_Instruction[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Instruction\[22\] GND " "Pin \"o_Instruction\[22\]\" is stuck at GND" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721331655295 "|Instruction_fetch|o_Instruction[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Instruction\[23\] GND " "Pin \"o_Instruction\[23\]\" is stuck at GND" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721331655295 "|Instruction_fetch|o_Instruction[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Instruction\[24\] GND " "Pin \"o_Instruction\[24\]\" is stuck at GND" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721331655295 "|Instruction_fetch|o_Instruction[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Instruction\[25\] GND " "Pin \"o_Instruction\[25\]\" is stuck at GND" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721331655295 "|Instruction_fetch|o_Instruction[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Instruction\[26\] GND " "Pin \"o_Instruction\[26\]\" is stuck at GND" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721331655295 "|Instruction_fetch|o_Instruction[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Instruction\[27\] GND " "Pin \"o_Instruction\[27\]\" is stuck at GND" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721331655295 "|Instruction_fetch|o_Instruction[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Instruction\[28\] GND " "Pin \"o_Instruction\[28\]\" is stuck at GND" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721331655295 "|Instruction_fetch|o_Instruction[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Instruction\[29\] GND " "Pin \"o_Instruction\[29\]\" is stuck at GND" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721331655295 "|Instruction_fetch|o_Instruction[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Instruction\[30\] GND " "Pin \"o_Instruction\[30\]\" is stuck at GND" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721331655295 "|Instruction_fetch|o_Instruction[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Instruction\[31\] GND " "Pin \"o_Instruction\[31\]\" is stuck at GND" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721331655295 "|Instruction_fetch|o_Instruction[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1721331655295 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1721331655342 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1721331655572 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721331655572 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_IF_FLUSH " "No output dependent on input pin \"i_IF_FLUSH\"" {  } { { "Instruction_fetch.vhd" "" { Text "E:/Mips pipelined processor/Stage_IF/Instruction_fetch.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721331655588 "|Instruction_fetch|i_IF_FLUSH"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1721331655588 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "161 " "Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721331655588 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721331655588 ""} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Implemented 61 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721331655588 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721331655588 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721331655604 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 20:40:55 2024 " "Processing ended: Thu Jul 18 20:40:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721331655604 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721331655604 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721331655604 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721331655604 ""}
