<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>DRV8353_CTRL04_BITS Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.17 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">DRV8353_CTRL04_BITS Struct Reference<div class="ingroups"><a class="el" href="group___d_r_v8353.html">DRV8353</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Object for the DRV8353 CTRL04 register.  
 <a href="struct_d_r_v8353___c_t_r_l04___b_i_t_s.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="drv8353s_8h_source.html">drv8353s.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a449b702f805ad9379253dadd2658686b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8353.html#gae65386007df0523cfc81cc58c08517db">DRV8353_CTRL04_PeakSinkCurLS_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l04___b_i_t_s.html#a449b702f805ad9379253dadd2658686b">IDRIVEN_LS</a>:4</td></tr>
<tr class="separator:a449b702f805ad9379253dadd2658686b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d044c9b62a9afd97d5696092f9ad158"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8353.html#ga6f1aa0a8d47a4d34db908734d7b18c55">DRV8353_CTRL04_PeakSourCurLS_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l04___b_i_t_s.html#a5d044c9b62a9afd97d5696092f9ad158">IDRIVEP_LS</a>:4</td></tr>
<tr class="separator:a5d044c9b62a9afd97d5696092f9ad158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca3532f896b82f83e8d33d4008b171a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8353.html#ga2a38d071633e0ffea838aada232e493a">DRV8353_CTRL04_PeakTime_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l04___b_i_t_s.html#a7ca3532f896b82f83e8d33d4008b171a">TDRIVE</a>:2</td></tr>
<tr class="separator:a7ca3532f896b82f83e8d33d4008b171a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65dfec08a21144d87c011f3ce06ba5d6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l04___b_i_t_s.html#a65dfec08a21144d87c011f3ce06ba5d6">CBC</a>:1</td></tr>
<tr class="separator:a65dfec08a21144d87c011f3ce06ba5d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76d65256937dca39b9047bc72a6c8f19"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l04___b_i_t_s.html#a76d65256937dca39b9047bc72a6c8f19">rsvd</a>:5</td></tr>
<tr class="separator:a76d65256937dca39b9047bc72a6c8f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Object for the DRV8353 CTRL04 register. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a449b702f805ad9379253dadd2658686b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a449b702f805ad9379253dadd2658686b">&#9670;&nbsp;</a></span>IDRIVEN_LS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___d_r_v8353.html#gae65386007df0523cfc81cc58c08517db">DRV8353_CTRL04_PeakSinkCurLS_e</a> DRV8353_CTRL04_BITS::IDRIVEN_LS</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d044c9b62a9afd97d5696092f9ad158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d044c9b62a9afd97d5696092f9ad158">&#9670;&nbsp;</a></span>IDRIVEP_LS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___d_r_v8353.html#ga6f1aa0a8d47a4d34db908734d7b18c55">DRV8353_CTRL04_PeakSourCurLS_e</a> DRV8353_CTRL04_BITS::IDRIVEP_LS</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ca3532f896b82f83e8d33d4008b171a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ca3532f896b82f83e8d33d4008b171a">&#9670;&nbsp;</a></span>TDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___d_r_v8353.html#ga2a38d071633e0ffea838aada232e493a">DRV8353_CTRL04_PeakTime_e</a> DRV8353_CTRL04_BITS::TDRIVE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65dfec08a21144d87c011f3ce06ba5d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65dfec08a21144d87c011f3ce06ba5d6">&#9670;&nbsp;</a></span>CBC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8353_CTRL04_BITS::CBC</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76d65256937dca39b9047bc72a6c8f19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76d65256937dca39b9047bc72a6c8f19">&#9670;&nbsp;</a></span>rsvd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t DRV8353_CTRL04_BITS::rsvd</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="drv8353s_8h_source.html">drv8353s.h</a></li>
</ul>
</div><!-- contents -->
<hr size="1" /><small>
Copyright  2021, Texas Instruments Incorporated</small>
</body>
</html>
