library ieee;
use ieee.std_logic_1164.all;
library work;
use work.datapathComponents.all;

entity regFile is
    port(
        a1, a2, a3 : in std_logic_vector(2 downto 0);
        d3, pci : in std_logic_vector(15 downto 0);
        d1, d2, pco : out std_logic_vector(15 downto 0);
        regWr : in std_logic;
        clk,reset : in std_logic);
end entity;

architecture Behave of regFile is
begin
end Behave

