\hypertarget{group___r_c_c___p_l_l2___v_c_i___range}{}\doxysection{RCC PLL2 VCI Range}
\label{group___r_c_c___p_l_l2___v_c_i___range}\index{RCC PLL2 VCI Range@{RCC PLL2 VCI Range}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l2___v_c_i___range_gab08c467767de4d7b5428c7c86d3ff1f7}{RCC\+\_\+\+PLL2\+VCIRANGE\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1dbd385df9a330b0919f75de1f6308}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL2\+RGE\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l2___v_c_i___range_ga8f9329970c0f8741a8da1023cd787a7b}{RCC\+\_\+\+PLL2\+VCIRANGE\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b160f559489b51a6526f95cc70d4c80}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL2\+RGE\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l2___v_c_i___range_ga530351f4353039d7593526f63a3415c2}{RCC\+\_\+\+PLL2\+VCIRANGE\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aca79bebc2d3a00a41f0519cf42dfe3}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL2\+RGE\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l2___v_c_i___range_ga22d1f970359251ef7b90c78ec08824c4}{RCC\+\_\+\+PLL2\+VCIRANGE\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cf1d904d667e5a554e16f701d85331}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL2\+RGE\+\_\+3}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___p_l_l2___v_c_i___range_gab08c467767de4d7b5428c7c86d3ff1f7}\label{group___r_c_c___p_l_l2___v_c_i___range_gab08c467767de4d7b5428c7c86d3ff1f7}} 
\index{RCC PLL2 VCI Range@{RCC PLL2 VCI Range}!RCC\_PLL2VCIRANGE\_0@{RCC\_PLL2VCIRANGE\_0}}
\index{RCC\_PLL2VCIRANGE\_0@{RCC\_PLL2VCIRANGE\_0}!RCC PLL2 VCI Range@{RCC PLL2 VCI Range}}
\doxysubsubsection{\texorpdfstring{RCC\_PLL2VCIRANGE\_0}{RCC\_PLL2VCIRANGE\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLL2\+VCIRANGE\+\_\+0~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1dbd385df9a330b0919f75de1f6308}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL2\+RGE\+\_\+0}}}

Clock range frequency between 1 and 2 MHz ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00488}{488}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___p_l_l2___v_c_i___range_ga8f9329970c0f8741a8da1023cd787a7b}\label{group___r_c_c___p_l_l2___v_c_i___range_ga8f9329970c0f8741a8da1023cd787a7b}} 
\index{RCC PLL2 VCI Range@{RCC PLL2 VCI Range}!RCC\_PLL2VCIRANGE\_1@{RCC\_PLL2VCIRANGE\_1}}
\index{RCC\_PLL2VCIRANGE\_1@{RCC\_PLL2VCIRANGE\_1}!RCC PLL2 VCI Range@{RCC PLL2 VCI Range}}
\doxysubsubsection{\texorpdfstring{RCC\_PLL2VCIRANGE\_1}{RCC\_PLL2VCIRANGE\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLL2\+VCIRANGE\+\_\+1~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b160f559489b51a6526f95cc70d4c80}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL2\+RGE\+\_\+1}}}

Clock range frequency between 2 and 4 MHz ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00489}{489}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___p_l_l2___v_c_i___range_ga530351f4353039d7593526f63a3415c2}\label{group___r_c_c___p_l_l2___v_c_i___range_ga530351f4353039d7593526f63a3415c2}} 
\index{RCC PLL2 VCI Range@{RCC PLL2 VCI Range}!RCC\_PLL2VCIRANGE\_2@{RCC\_PLL2VCIRANGE\_2}}
\index{RCC\_PLL2VCIRANGE\_2@{RCC\_PLL2VCIRANGE\_2}!RCC PLL2 VCI Range@{RCC PLL2 VCI Range}}
\doxysubsubsection{\texorpdfstring{RCC\_PLL2VCIRANGE\_2}{RCC\_PLL2VCIRANGE\_2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLL2\+VCIRANGE\+\_\+2~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aca79bebc2d3a00a41f0519cf42dfe3}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL2\+RGE\+\_\+2}}}

Clock range frequency between 4 and 8 MHz ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00490}{490}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___p_l_l2___v_c_i___range_ga22d1f970359251ef7b90c78ec08824c4}\label{group___r_c_c___p_l_l2___v_c_i___range_ga22d1f970359251ef7b90c78ec08824c4}} 
\index{RCC PLL2 VCI Range@{RCC PLL2 VCI Range}!RCC\_PLL2VCIRANGE\_3@{RCC\_PLL2VCIRANGE\_3}}
\index{RCC\_PLL2VCIRANGE\_3@{RCC\_PLL2VCIRANGE\_3}!RCC PLL2 VCI Range@{RCC PLL2 VCI Range}}
\doxysubsubsection{\texorpdfstring{RCC\_PLL2VCIRANGE\_3}{RCC\_PLL2VCIRANGE\_3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLL2\+VCIRANGE\+\_\+3~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cf1d904d667e5a554e16f701d85331}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL2\+RGE\+\_\+3}}}

Clock range frequency between 8 and 16 MHz 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00491}{491}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

