
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from I:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [I:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [I:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source I:/firsttrojan/router_ravenoc/pa.fromHdl.tcl
# create_project -name router_ravenoc -dir "I:/firsttrojan/router_ravenoc/planAhead_run_1" -part xc7k325tffg900-2
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "router_ravenoc.ucf" [current_fileset -constrset]
Adding file 'I:/firsttrojan/router_ravenoc/router_ravenoc.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {C:/Users/KRAL/Desktop/ravenoc/src/router/fifo.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top router_ravenoc $srcset
# add_files [list {router_ravenoc.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc7k325tffg900-2
CRITICAL WARNING: [Designutils 20-742] The top module "router_ravenoc" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
Using Verific elaboration
Parsing VHDL file "I:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/KRAL/Desktop/ravenoc/src/router/fifo.v" into library work
Loading clock regions from I:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from I:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from I:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from I:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from I:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from I:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from I:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/kintex7/ConfigModes.xml
Loading list of drcs for the architecture : I:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/kintex7/drc.xml
Parsing UCF File [I:/firsttrojan/router_ravenoc/router_ravenoc.ucf]
Finished Parsing UCF File [I:/firsttrojan/router_ravenoc/router_ravenoc.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: c08ecedc
open_rtl_design: Time (s): elapsed = 00:00:39 . Memory (MB): peak = 905.305 ; gain = 411.332
update_compile_order -fileset sim_1
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Jan 31 23:41:00 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
