-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity krnl_lstm_readVec2Stream_float_4u_144_W_hi_10_rom is 
    generic(
             DWIDTH     : integer := 32; 
             AWIDTH     : integer := 6; 
             MEM_SIZE    : integer := 64
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of krnl_lstm_readVec2Stream_float_4u_144_W_hi_10_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "10111101000110000010000101001100", 
    1 => "10111101001111101110111011101110", 
    2 => "10111101000100100111010000101010", 
    3 => "10111101000001101000011111011010", 
    4 => "10111101011101000111001101100011", 
    5 => "10111110000100101000111001000011", 
    6 => "10111101111101001000011000111100", 
    7 => "10111101100011101100011100000000", 
    8 => "10111101011001001001111111000110", 
    9 => "10111101100001100110110111101001", 
    10 => "10111101000101111010100100000101", 
    11 => "10111101000100011110011101100110", 
    12 => "00111100000000001001100100111001", 
    13 => "10111101001111000001110010111001", 
    14 => "10111110100100111100011011010010", 
    15 => "10111111010101010100111000010001", 
    16 => "10111111010110000101001110101101", 
    17 => "10111101000101111110001111110101", 
    18 => "00111110000111111010110101110100", 
    19 => "10111101001000011101000101111010", 
    20 => "10111111010110000010000001111010", 
    21 => "10111101001001010100000110001011", 
    22 => "00111101001100011001001110111110", 
    23 => "10111100110110110111101001001001", 
    24 => "10111101011110101001111010100010", 
    25 => "10111110010111011101010101110000", 
    26 => "10111101000111110110101100110000", 
    27 => "10111101000111110110111010010101", 
    28 => "10111101000111101010010100101101", 
    29 => "10111110110011101010011000011100", 
    30 => "10111101010110100100101101111010", 
    31 => "10111101000101101001101001110010", 
    32 => "10111011100000000101000010000111", 
    33 => "10111101000101000000001011000011", 
    34 => "10111101100001000110100111010000", 
    35 => "10111101001110100100010011000010", 
    36 => "10111110101001100011001101101011", 
    37 => "10111101000101010111010000110110", 
    38 => "10111101001000111111001000010101", 
    39 => "10111100011010001110111000001000", 
    40 => "10111100011010011001010100001000", 
    41 => "10111101011011010000110110011000", 
    42 => "10111101010000110110101100000001", 
    43 => "10111101100010000001001000010011", 
    44 => "10111101011101011011000101101010", 
    45 => "10111101000011001111010111100101", 
    46 => "10111101011111001001010011001011", 
    47 => "10111101010100100011011010110111", 
    48 => "10111101000010001111010010111000", 
    49 => "10111101001010001100010010110001", 
    50 => "00111100000111000001101011110111", 
    51 => "10111101110111111000001110111100", 
    52 => "10111101000111011010000100110110", 
    53 => "10111101011110101101100001100110", 
    54 => "10111111010011000111010100001101", 
    55 => "10111101000111011111001111101000", 
    56 => "10111101011000010100010101001001", 
    57 => "10111101000110111100101110110011", 
    58 => "10111101011111000110110110100111", 
    59 => "10111100011000010111110000101101", 
    60 => "10111101011101101000011011001101", 
    61 => "10111101001100101000111111111101", 
    62 => "10111101000111100100001010110100", 
    63 => "10111101011111010110011011001110" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity krnl_lstm_readVec2Stream_float_4u_144_W_hi_10 is
    generic (
        DataWidth : INTEGER := 32;
        AddressRange : INTEGER := 64;
        AddressWidth : INTEGER := 6);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of krnl_lstm_readVec2Stream_float_4u_144_W_hi_10 is
    component krnl_lstm_readVec2Stream_float_4u_144_W_hi_10_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    krnl_lstm_readVec2Stream_float_4u_144_W_hi_10_rom_U :  component krnl_lstm_readVec2Stream_float_4u_144_W_hi_10_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


