#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Jul 24 15:18:48 2018
# Process ID: 11020
# Current directory: G:/Vivado/multiCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21876 G:\Vivado\multiCPU\multiCPU.xpr
# Log file: G:/Vivado/multiCPU/vivado.log
# Journal file: G:/Vivado/multiCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/Vivado/multiCPU/multiCPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx2015.4/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:44 . Memory (MB): peak = 787.191 ; gain = 171.738
update_compile_order -fileset sources_1
update_files -from_files G:/Vivado/multiCPU/multiCPU.srcs/sources_1/new/CPU_top.v -to_files {{G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/CPU_top.v}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'G:/Vivado/CPUsingle/CPU one cycle.srcs/sources_1/new/CPU_top.v' with file 'G:/Vivado/multiCPU/multiCPU.srcs/sources_1/new/CPU_top.v'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
[Tue Jul 24 15:44:04 2018] Launched synth_1...
Run output will be captured here: G:/Vivado/multiCPU/multiCPU.runs/synth_1/runme.log
[Tue Jul 24 15:44:04 2018] Launched impl_1...
Run output will be captured here: G:/Vivado/multiCPU/multiCPU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 24 15:49:23 2018] Launched impl_1...
Run output will be captured here: G:/Vivado/multiCPU/multiCPU.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [G:/Vivado/multiCPU/.Xil/Vivado-11020-Gaahung/dcp/multiCPU.xdc]
Finished Parsing XDC File [G:/Vivado/multiCPU/.Xil/Vivado-11020-Gaahung/dcp/multiCPU.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 947.855 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 947.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1084.434 ; gain = 297.242
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
close_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1420.902 ; gain = 300.344
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 24 16:21:00 2018...
