D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp:1444:7: warning: Added loop label VITIS_LOOP_1207_1:   [xilinx-label-all-loops]
      for (i = 0; i < __N - 1; ++i) {
      ^~~
      VITIS_LOOP_1207_1: 
D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp:1444:7: note: FIX-IT applied suggested code changes
D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp:2418:5: warning: Added loop label VITIS_LOOP_676_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high; ++i) {
    ^~~
    VITIS_LOOP_676_1: 
D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp:2418:5: note: FIX-IT applied suggested code changes
D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp:2432:5: warning: Added loop label VITIS_LOOP_690_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high; ++i) {
    ^~~
    VITIS_LOOP_690_1: 
D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp:2432:5: note: FIX-IT applied suggested code changes
D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp:2446:5: warning: Added loop label VITIS_LOOP_704_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high; ++i) {
    ^~~
    VITIS_LOOP_704_1: 
D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp:2446:5: note: FIX-IT applied suggested code changes
D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp:4075:7: warning: Added loop label VITIS_LOOP_1247_1:   [xilinx-label-all-loops]
      for (i = 0; i < __N - 1; ++i) {
      ^~~
      VITIS_LOOP_1247_1: 
D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp:4075:7: note: FIX-IT applied suggested code changes
D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp:9778:5: warning: Added loop label VITIS_LOOP_32_1:   [xilinx-label-all-loops]
    for (int i = 0; i < HEIGHT; i++) {
    ^~~
    VITIS_LOOP_32_1: 
D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp:9778:5: note: FIX-IT applied suggested code changes
D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp:9779:9: warning: Added loop label VITIS_LOOP_33_2:   [xilinx-label-all-loops]
        for (int j = 0; j < WIDTH; j++) {
        ^~~
        VITIS_LOOP_33_2: 
D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp:9779:9: note: FIX-IT applied suggested code changes
D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp:9786:5: warning: Added loop label VITIS_LOOP_40_3:   [xilinx-label-all-loops]
    for (int y = 1; y < HEIGHT - 1; y++) {
    ^~~
    VITIS_LOOP_40_3: 
D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp:9786:5: note: FIX-IT applied suggested code changes
D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp:9787:9: warning: Added loop label VITIS_LOOP_41_4:   [xilinx-label-all-loops]
        for (int x = 1; x < WIDTH - 1; x++) {
        ^~~
        VITIS_LOOP_41_4: 
D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp:9787:9: note: FIX-IT applied suggested code changes
D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp:9789:13: warning: Added loop label VITIS_LOOP_43_5:   [xilinx-label-all-loops]
            for (int i = -1; i <= 1; i++) {
            ^~~
            VITIS_LOOP_43_5: 
D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp:9789:13: note: FIX-IT applied suggested code changes
D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp:9790:17: warning: Added loop label VITIS_LOOP_44_6:   [xilinx-label-all-loops]
                for (int j = -1; j <= 1; j++) {
                ^~~
                VITIS_LOOP_44_6: 
D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp:9790:17: note: FIX-IT applied suggested code changes
D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp:9801:5: warning: Added loop label VITIS_LOOP_55_7:   [xilinx-label-all-loops]
    for (int i = 0; i < HEIGHT; i++) {
    ^~~
    VITIS_LOOP_55_7: 
D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp:9801:5: note: FIX-IT applied suggested code changes
D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp:9802:9: warning: Added loop label VITIS_LOOP_56_8:   [xilinx-label-all-loops]
        for (int j = 0; j < WIDTH; j++) {
        ^~~
        VITIS_LOOP_56_8: 
D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp:9802:9: note: FIX-IT applied suggested code changes
