

================================================================
== Vitis HLS Report for 'backProp_64_64_8_Pipeline_VITIS_LOOP_284_3'
================================================================
* Date:           Fri Mar 21 12:03:57 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.954 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       71|       71|  0.710 us|  0.710 us|   65|   65|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_284_3  |       69|       69|         7|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ii = alloca i32 1" [../layer.h:284]   --->   Operation 10 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%store_ln284 = store i7 0, i7 %ii" [../layer.h:284]   --->   Operation 11 'store' 'store_ln284' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_285_4"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ii_3 = load i7 %ii" [../layer.h:284]   --->   Operation 13 'load' 'ii_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.89ns)   --->   "%icmp_ln284 = icmp_eq  i7 %ii_3, i7 64" [../layer.h:284]   --->   Operation 14 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.89ns)   --->   "%add_ln284 = add i7 %ii_3, i7 1" [../layer.h:284]   --->   Operation 15 'add' 'add_ln284' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln284 = br i1 %icmp_ln284, void %VITIS_LOOP_285_4.split, void %for.end37.exitStub" [../layer.h:284]   --->   Operation 16 'br' 'br_ln284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln284 = zext i7 %ii_3" [../layer.h:284]   --->   Operation 17 'zext' 'zext_ln284' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%d_activation_0_addr = getelementptr i64 %d_activation_0, i64 0, i64 %zext_ln284" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:286]   --->   Operation 18 'getelementptr' 'd_activation_0_addr' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%agg_result_0_addr = getelementptr i64 %agg_result_0, i64 0, i64 %zext_ln284" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:286]   --->   Operation 19 'getelementptr' 'agg_result_0_addr' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.35ns)   --->   "%d_activation_0_load = load i6 %d_activation_0_addr" [../layer.h:286]   --->   Operation 20 'load' 'd_activation_0_load' <Predicate = (!icmp_ln284)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 21 [2/2] (1.35ns)   --->   "%agg_result_0_load = load i6 %agg_result_0_addr" [../layer.h:286]   --->   Operation 21 'load' 'agg_result_0_load' <Predicate = (!icmp_ln284)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%store_ln284 = store i7 %add_ln284, i7 %ii" [../layer.h:284]   --->   Operation 22 'store' 'store_ln284' <Predicate = (!icmp_ln284)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.95>
ST_2 : Operation 23 [1/2] (1.35ns)   --->   "%d_activation_0_load = load i6 %d_activation_0_addr" [../layer.h:286]   --->   Operation 23 'load' 'd_activation_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 24 [1/2] (1.35ns)   --->   "%agg_result_0_load = load i6 %agg_result_0_addr" [../layer.h:286]   --->   Operation 24 'load' 'agg_result_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 25 [6/6] (6.60ns)   --->   "%mul = dmul i64 %agg_result_0_load, i64 %d_activation_0_load" [../layer.h:286]   --->   Operation 25 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.60>
ST_3 : Operation 26 [5/6] (6.60ns)   --->   "%mul = dmul i64 %agg_result_0_load, i64 %d_activation_0_load" [../layer.h:286]   --->   Operation 26 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.60>
ST_4 : Operation 27 [4/6] (6.60ns)   --->   "%mul = dmul i64 %agg_result_0_load, i64 %d_activation_0_load" [../layer.h:286]   --->   Operation 27 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.60>
ST_5 : Operation 28 [3/6] (6.60ns)   --->   "%mul = dmul i64 %agg_result_0_load, i64 %d_activation_0_load" [../layer.h:286]   --->   Operation 28 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.60>
ST_6 : Operation 29 [2/6] (6.60ns)   --->   "%mul = dmul i64 %agg_result_0_load, i64 %d_activation_0_load" [../layer.h:286]   --->   Operation 29 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 36 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln284)> <Delay = 0.48>

State 7 <SV = 6> <Delay = 7.95>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln284 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../layer.h:284]   --->   Operation 30 'specpipeline' 'specpipeline_ln284' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln284 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [../layer.h:284]   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln284' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln284 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../layer.h:284]   --->   Operation 32 'specloopname' 'specloopname_ln284' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/6] (6.60ns)   --->   "%mul = dmul i64 %agg_result_0_load, i64 %d_activation_0_load" [../layer.h:286]   --->   Operation 33 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 34 [1/1] (1.35ns)   --->   "%store_ln286 = store i64 %mul, i6 %agg_result_0_addr" [../layer.h:286]   --->   Operation 34 'store' 'store_ln286' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln284 = br void %VITIS_LOOP_285_4" [../layer.h:284]   --->   Operation 35 'br' 'br_ln284' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 1.875ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln284', ../layer.h:284) of constant 0 on local variable 'ii', ../layer.h:284 [4]  (0.489 ns)
	'load' operation 7 bit ('ii', ../layer.h:284) on local variable 'ii', ../layer.h:284 [7]  (0.000 ns)
	'add' operation 7 bit ('add_ln284', ../layer.h:284) [9]  (0.897 ns)
	'store' operation 0 bit ('store_ln284', ../layer.h:284) of variable 'add_ln284', ../layer.h:284 on local variable 'ii', ../layer.h:284 [22]  (0.489 ns)

 <State 2>: 7.954ns
The critical path consists of the following:
	'load' operation 64 bit ('d_activation_0_load', ../layer.h:286) on array 'd_activation_0' [18]  (1.352 ns)
	'dmul' operation 64 bit ('mul', ../layer.h:286) [20]  (6.602 ns)

 <State 3>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../layer.h:286) [20]  (6.602 ns)

 <State 4>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../layer.h:286) [20]  (6.602 ns)

 <State 5>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../layer.h:286) [20]  (6.602 ns)

 <State 6>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../layer.h:286) [20]  (6.602 ns)

 <State 7>: 7.954ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../layer.h:286) [20]  (6.602 ns)
	'store' operation 0 bit ('store_ln286', ../layer.h:286) of variable 'mul', ../layer.h:286 on array 'agg_result_0' [21]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
