#!/usr/bin/env python3
"""
æµ‹è¯•æ–°çš„Excelè½¬æ¢ç³»ç»Ÿ
éªŒè¯ç”Ÿæˆçš„SystemVerilogæ–‡ä»¶æ˜¯å¦æ­£ç¡®
"""

import re

def test_include_file():
    """æµ‹è¯•includeæ–‡ä»¶çš„å†…å®¹"""
    print("=== æµ‹è¯• int_map_entries.svh ===")
    
    with open('seq/int_map_entries.svh', 'r') as f:
        content = f.read()
    
    # æ£€æŸ¥æ–‡ä»¶å¤´
    assert "Auto-generated interrupt map entries from Excel file" in content
    assert "int_vector.xlsx" in content
    
    # æ£€æŸ¥psub_normal3_intræ¡ç›®
    psub_pattern = r'entry = \'.*name:"psub_normal3_intr".*group:PSUB.*dest_index_ap:110.*dest_index_scp:173.*dest_index_mcp:147.*'
    assert re.search(psub_pattern, content), "psub_normal3_intræ¡ç›®ä¸æ­£ç¡®"
    
    # ç»Ÿè®¡ä¸­æ–­æ¡ç›®æ•°é‡
    entry_count = content.count('interrupt_map.push_back(entry);')
    print(f"âœ“ æ‰¾åˆ° {entry_count} ä¸ªä¸­æ–­æ¡ç›®")
    
    # æ£€æŸ¥ç»„åˆ†ç±»
    groups = ['IOSUB', 'USB', 'SCP', 'MCP', 'SMMU', 'IODAP', 'ACCEL', 'CSUB', 'PSUB', 'PCIE1', 'D2D', 'DDR0', 'DDR1', 'DDR2', 'IO_DIE']
    for group in groups:
        if f"group:{group}" in content:
            group_count = content.count(f"group:{group}")
            print(f"âœ“ {group} ç»„: {group_count} ä¸ªä¸­æ–­")
    
    print("âœ“ includeæ–‡ä»¶æµ‹è¯•é€šè¿‡")

def test_main_file():
    """æµ‹è¯•ä¸»æ–‡ä»¶çš„ç»“æ„"""
    print("\n=== æµ‹è¯• int_routing_model.sv ===")
    
    with open('seq/int_routing_model.sv', 'r') as f:
        content = f.read()
    
    # æ£€æŸ¥includeè¯­å¥
    assert '`include "int_map_entries.svh"' in content
    
    # æ£€æŸ¥ç±»å®šä¹‰
    assert 'class int_routing_model;' in content
    
    # æ£€æŸ¥å‡½æ•°å®šä¹‰
    functions = [
        'static function void build()',
        'static function interrupt_info_s get_merge_sources(',
        'static function bit is_merge_interrupt(',
        'static function bit interrupt_exists(',
        'static function interrupt_info_s get_merge_interrupt_info('
    ]
    
    for func in functions:
        assert func in content, f"å‡½æ•° {func} æœªæ‰¾åˆ°"
        print(f"âœ“ æ‰¾åˆ°å‡½æ•°: {func}")
    
    # æ£€æŸ¥mergeä¸­æ–­é€»è¾‘
    merge_interrupts = [
        'merge_pll_intr_lock',
        'merge_pll_intr_unlock', 
        'iosub_normal_intr',
        'iosub_slv_err_intr',
        'iosub_ras_cri_intr'
    ]
    
    for merge_int in merge_interrupts:
        assert f'"{merge_int}"' in content, f"mergeä¸­æ–­ {merge_int} æœªæ‰¾åˆ°"
        print(f"âœ“ æ‰¾åˆ°mergeä¸­æ–­: {merge_int}")
    
    print("âœ“ ä¸»æ–‡ä»¶æµ‹è¯•é€šè¿‡")

def test_data_structure():
    """æµ‹è¯•æ•°æ®ç»“æ„å®šä¹‰"""
    print("\n=== æµ‹è¯•æ•°æ®ç»“æ„ ===")
    
    with open('seq/int_def.sv', 'r') as f:
        content = f.read()
    
    # æ£€æŸ¥æ–°å¢çš„ç›®çš„åœ°ç´¢å¼•å­—æ®µ
    dest_fields = [
        'dest_index_ap',
        'dest_index_scp', 
        'dest_index_mcp',
        'dest_index_imu',
        'dest_index_io',
        'dest_index_other_die'
    ]
    
    for field in dest_fields:
        assert field in content, f"å­—æ®µ {field} æœªæ‰¾åˆ°"
        print(f"âœ“ æ‰¾åˆ°å­—æ®µ: {field}")
    
    print("âœ“ æ•°æ®ç»“æ„æµ‹è¯•é€šè¿‡")

def test_mapping_accuracy():
    """æµ‹è¯•æ˜ å°„å‡†ç¡®æ€§"""
    print("\n=== æµ‹è¯•æ˜ å°„å‡†ç¡®æ€§ ===")
    
    with open('seq/int_map_entries.svh', 'r') as f:
        content = f.read()
    
    # æµ‹è¯•psub_normal3_intrçš„å…·ä½“æ˜ å°„
    psub_line = None
    for line in content.split('\n'):
        if 'psub_normal3_intr' in line:
            psub_line = line
            break
    
    assert psub_line is not None, "æœªæ‰¾åˆ°psub_normal3_intræ¡ç›®"
    
    # è§£ææ¡ç›®
    assert 'index:6' in psub_line, "ç´¢å¼•ä¸æ­£ç¡®"
    assert 'group:PSUB' in psub_line, "ç»„ä¸æ­£ç¡®"
    assert 'dest_index_ap:110' in psub_line, "APç›®çš„åœ°ç´¢å¼•ä¸æ­£ç¡®"
    assert 'dest_index_scp:173' in psub_line, "SCPç›®çš„åœ°ç´¢å¼•ä¸æ­£ç¡®"
    assert 'dest_index_mcp:147' in psub_line, "MCPç›®çš„åœ°ç´¢å¼•ä¸æ­£ç¡®"
    assert 'to_ap:1' in psub_line, "APè·¯ç”±æ ‡å¿—ä¸æ­£ç¡®"
    assert 'to_scp:1' in psub_line, "SCPè·¯ç”±æ ‡å¿—ä¸æ­£ç¡®"
    assert 'to_mcp:1' in psub_line, "MCPè·¯ç”±æ ‡å¿—ä¸æ­£ç¡®"
    assert 'to_imu:0' in psub_line, "IMUè·¯ç”±æ ‡å¿—ä¸æ­£ç¡®"
    
    print("âœ“ psub_normal3_intræ˜ å°„éªŒè¯é€šè¿‡:")
    print(f"  - ç»„: PSUB")
    print(f"  - ç´¢å¼•: 6")
    print(f"  - APç›®çš„åœ°: 110")
    print(f"  - SCPç›®çš„åœ°: 173")
    print(f"  - MCPç›®çš„åœ°: 147")
    
    print("âœ“ æ˜ å°„å‡†ç¡®æ€§æµ‹è¯•é€šè¿‡")

def main():
    """è¿è¡Œæ‰€æœ‰æµ‹è¯•"""
    print("å¼€å§‹æµ‹è¯•æ–°çš„Excelè½¬æ¢ç³»ç»Ÿ...")
    
    try:
        test_include_file()
        test_main_file()
        test_data_structure()
        test_mapping_accuracy()
        
        print("\nğŸ‰ æ‰€æœ‰æµ‹è¯•é€šè¿‡ï¼")
        print("\nç³»ç»ŸåŠŸèƒ½éªŒè¯:")
        print("âœ“ Excelå¤šé¡µç­¾è§£ææ­£å¸¸")
        print("âœ“ ä¸­æ–­æ˜ å°„å…³ç³»æ­£ç¡®")
        print("âœ“ ç›®çš„åœ°ç´¢å¼•æå–å‡†ç¡®")
        print("âœ“ SystemVerilogç”Ÿæˆå®Œæ•´")
        print("âœ“ includeæ–‡ä»¶ç»“æ„æ­£ç¡®")
        print("âœ“ mergeé€»è¾‘ä¿æŒå®Œæ•´")
        
        print("\nä½¿ç”¨æ–¹æ³•:")
        print("1. æ›´æ–°Excelæ–‡ä»¶: int_vector.xlsx")
        print("2. è¿è¡Œè½¬æ¢è„šæœ¬: python3 convert_xlsx_to_sv.py int_vector.xlsx")
        print("3. ç”Ÿæˆçš„æ–‡ä»¶ä¼šè‡ªåŠ¨æ›´æ–°: seq/int_map_entries.svh")
        print("4. ä¸»æ–‡ä»¶ä¿æŒä¸å˜: seq/int_routing_model.sv")
        
    except Exception as e:
        print(f"\nâŒ æµ‹è¯•å¤±è´¥: {e}")
        return 1
    
    return 0

if __name__ == "__main__":
    exit(main())
