
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[3.16,073/294] xtensa: fix cache aliasing handling code for WT cache - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [3.16,073/294] xtensa: fix cache aliasing handling code for WT cache</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=131">Ben Hutchings</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Nov. 6, 2017, 11:03 p.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;lsq.1510009382.983969237@decadent.org.uk&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/10045261/mbox/"
   >mbox</a>
|
   <a href="/patch/10045261/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/10045261/">/patch/10045261/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	10AD26031B for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue,  7 Nov 2017 00:36:28 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id F3FBD2A0B0
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue,  7 Nov 2017 00:36:27 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id E90BF2A0D7; Tue,  7 Nov 2017 00:36:27 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.4 required=2.0 tests=BAYES_00, RCVD_IN_DNSWL_HI, 
	RCVD_IN_SORBS_SPAM autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 8A0F52A0B0
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue,  7 Nov 2017 00:36:27 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S964822AbdKGAgY (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Mon, 6 Nov 2017 19:36:24 -0500
Received: from shadbolt.e.decadent.org.uk ([88.96.1.126]:54220 &quot;EHLO
	shadbolt.e.decadent.org.uk&quot; rhost-flags-OK-OK-OK-OK)
	by vger.kernel.org with ESMTP id S934400AbdKGAgW (ORCPT
	&lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Mon, 6 Nov 2017 19:36:22 -0500
Received: from [2a02:8011:400e:2:6f00:88c8:c921:d332] (helo=deadeye)
	by shadbolt.decadent.org.uk with esmtps
	(TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.84_2)
	(envelope-from &lt;ben@decadent.org.uk&gt;)
	id 1eBrDj-0008UA-08; Mon, 06 Nov 2017 23:54:23 +0000
Received: from ben by deadeye with local (Exim 4.89)
	(envelope-from &lt;ben@decadent.org.uk&gt;)
	id 1eBrDN-0000dp-A1; Mon, 06 Nov 2017 23:54:01 +0000
Content-Type: text/plain; charset=&quot;UTF-8&quot;
Content-Disposition: inline
Content-Transfer-Encoding: 8bit
MIME-Version: 1.0
From: Ben Hutchings &lt;ben@decadent.org.uk&gt;
To: linux-kernel@vger.kernel.org, stable@vger.kernel.org
CC: akpm@linux-foundation.org, &quot;Max Filippov&quot; &lt;jcmvbkbc@gmail.com&gt;
Date: Mon, 06 Nov 2017 23:03:02 +0000
Message-ID: &lt;lsq.1510009382.983969237@decadent.org.uk&gt;
X-Mailer: LinuxStableQueue (scripts by bwh)
Subject: [PATCH 3.16 073/294] xtensa: fix cache aliasing handling code for
	WT cache
In-Reply-To: &lt;lsq.1510009377.526284287@decadent.org.uk&gt;
X-SA-Exim-Connect-IP: 2a02:8011:400e:2:6f00:88c8:c921:d332
X-SA-Exim-Mail-From: ben@decadent.org.uk
X-SA-Exim-Scanned: No (on shadbolt.decadent.org.uk);
	SAEximRunCond expanded to false
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=131">Ben Hutchings</a> - Nov. 6, 2017, 11:03 p.m.</div>
<pre class="content">
3.16.50-rc1 review patch.  If anyone has any objections, please let me know.

------------------
<span class="from">
From: Max Filippov &lt;jcmvbkbc@gmail.com&gt;</span>

commit 6d0f581d1768d3eaba15776e7dd1fdfec10cfe36 upstream.

Currently building kernel for xtensa core with aliasing WT cache fails
with the following messages:

  mm/memory.c:2152: undefined reference to `flush_dcache_page&#39;
  mm/memory.c:2332: undefined reference to `local_flush_cache_page&#39;
  mm/memory.c:1919: undefined reference to `local_flush_cache_range&#39;
  mm/memory.c:4179: undefined reference to `copy_to_user_page&#39;
  mm/memory.c:4183: undefined reference to `copy_from_user_page&#39;

This happens because implementation of these functions is only compiled
when data cache is WB, which looks wrong: even when data cache doesn&#39;t
need flushing it still needs invalidation. The functions like
__flush_[invalidate_]dcache_* are correctly defined for both WB and WT
caches (and even if they weren&#39;t that&#39;d still be ok, just slower).

Fix this by providing the same implementation of the above functions for
both WB and WT cache.
<span class="signed-off-by">
Signed-off-by: Max Filippov &lt;jcmvbkbc@gmail.com&gt;</span>
[bwh: Backported to 3.16: adjust context]
<span class="signed-off-by">Signed-off-by: Ben Hutchings &lt;ben@decadent.org.uk&gt;</span>
---
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">--- a/arch/xtensa/mm/cache.c</span>
<span class="p_header">+++ b/arch/xtensa/mm/cache.c</span>
<span class="p_chunk">@@ -63,7 +63,7 @@</span> <span class="p_context"></span>
 #error &quot;HIGHMEM is not supported on cores with aliasing cache.&quot;
 #endif
 
<span class="p_del">-#if (DCACHE_WAY_SIZE &gt; PAGE_SIZE) &amp;&amp; XCHAL_DCACHE_IS_WRITEBACK</span>
<span class="p_add">+#if (DCACHE_WAY_SIZE &gt; PAGE_SIZE)</span>
 
 /*
  * Any time the kernel writes to a user page cache page, or it is about to
<span class="p_chunk">@@ -148,7 +148,7 @@</span> <span class="p_context"> void local_flush_cache_page(struct vm_ar</span>
 	__invalidate_icache_page_alias(virt, phys);
 }
 
<span class="p_del">-#endif</span>
<span class="p_add">+#endif /* DCACHE_WAY_SIZE &gt; PAGE_SIZE */</span>
 
 void
 update_mmu_cache(struct vm_area_struct * vma, unsigned long addr, pte_t *ptep)
<span class="p_chunk">@@ -165,7 +165,7 @@</span> <span class="p_context"> update_mmu_cache(struct vm_area_struct *</span>
 
 	flush_tlb_page(vma, addr);
 
<span class="p_del">-#if (DCACHE_WAY_SIZE &gt; PAGE_SIZE) &amp;&amp; XCHAL_DCACHE_IS_WRITEBACK</span>
<span class="p_add">+#if (DCACHE_WAY_SIZE &gt; PAGE_SIZE)</span>
 
 	if (!PageReserved(page) &amp;&amp; test_bit(PG_arch_1, &amp;page-&gt;flags)) {
 
<span class="p_chunk">@@ -197,7 +197,7 @@</span> <span class="p_context"> update_mmu_cache(struct vm_area_struct *</span>
  * flush_dcache_page() on the page.
  */
 
<span class="p_del">-#if (DCACHE_WAY_SIZE &gt; PAGE_SIZE) &amp;&amp; XCHAL_DCACHE_IS_WRITEBACK</span>
<span class="p_add">+#if (DCACHE_WAY_SIZE &gt; PAGE_SIZE)</span>
 
 void copy_to_user_page(struct vm_area_struct *vma, struct page *page,
 		unsigned long vaddr, void *dst, const void *src,

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



