Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan 12 11:58:42 2022
| Host         : DESKTOP-HBUA1FM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sistema_complessivo_timing_summary_routed.rpt -pb sistema_complessivo_timing_summary_routed.pb -rpx sistema_complessivo_timing_summary_routed.rpx -warn_on_violation
| Design       : sistema_complessivo
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.214        0.000                      0                  744        0.073        0.000                      0                  744        3.750        0.000                       0                   284  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.214        0.000                      0                  743        0.073        0.000                      0                  743        3.750        0.000                       0                   284  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.420        0.000                      0                    1        0.812        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 sisB/control_unit/temp_write_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_3_6_7/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.181ns  (logic 0.785ns (35.998%)  route 1.396ns (64.002%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns = ( 10.187 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.635    10.187    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  sisB/control_unit/temp_write_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.484    10.671 r  sisB/control_unit/temp_write_reg/Q
                         net (fo=6, routed)           0.840    11.511    sisB/control_unit/write
    SLICE_X7Y15          LUT2 (Prop_lut2_I0_O)        0.301    11.812 r  sisB/control_unit/mem_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.556    12.367    sisB/mam/mem_reg_0_3_6_7/WE
    SLICE_X6Y15          RAMD32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.514    14.886    sisB/mam/mem_reg_0_3_6_7/WCLK
    SLICE_X6Y15          RAMD32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMA/CLK
                         clock pessimism              0.259    15.145    
                         clock uncertainty           -0.035    15.109    
    SLICE_X6Y15          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    14.581    sisB/mam/mem_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -12.367    
  -------------------------------------------------------------------
                         slack                                  2.214    

Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 sisB/control_unit/temp_write_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_3_6_7/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.181ns  (logic 0.785ns (35.998%)  route 1.396ns (64.002%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns = ( 10.187 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.635    10.187    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  sisB/control_unit/temp_write_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.484    10.671 r  sisB/control_unit/temp_write_reg/Q
                         net (fo=6, routed)           0.840    11.511    sisB/control_unit/write
    SLICE_X7Y15          LUT2 (Prop_lut2_I0_O)        0.301    11.812 r  sisB/control_unit/mem_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.556    12.367    sisB/mam/mem_reg_0_3_6_7/WE
    SLICE_X6Y15          RAMD32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.514    14.886    sisB/mam/mem_reg_0_3_6_7/WCLK
    SLICE_X6Y15          RAMD32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism              0.259    15.145    
                         clock uncertainty           -0.035    15.109    
    SLICE_X6Y15          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    14.581    sisB/mam/mem_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -12.367    
  -------------------------------------------------------------------
                         slack                                  2.214    

Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 sisB/control_unit/temp_write_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_3_6_7/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.181ns  (logic 0.785ns (35.998%)  route 1.396ns (64.002%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns = ( 10.187 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.635    10.187    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  sisB/control_unit/temp_write_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.484    10.671 r  sisB/control_unit/temp_write_reg/Q
                         net (fo=6, routed)           0.840    11.511    sisB/control_unit/write
    SLICE_X7Y15          LUT2 (Prop_lut2_I0_O)        0.301    11.812 r  sisB/control_unit/mem_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.556    12.367    sisB/mam/mem_reg_0_3_6_7/WE
    SLICE_X6Y15          RAMD32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.514    14.886    sisB/mam/mem_reg_0_3_6_7/WCLK
    SLICE_X6Y15          RAMD32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMB/CLK
                         clock pessimism              0.259    15.145    
                         clock uncertainty           -0.035    15.109    
    SLICE_X6Y15          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    14.581    sisB/mam/mem_reg_0_3_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -12.367    
  -------------------------------------------------------------------
                         slack                                  2.214    

Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 sisB/control_unit/temp_write_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_3_6_7/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.181ns  (logic 0.785ns (35.998%)  route 1.396ns (64.002%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns = ( 10.187 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.635    10.187    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  sisB/control_unit/temp_write_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.484    10.671 r  sisB/control_unit/temp_write_reg/Q
                         net (fo=6, routed)           0.840    11.511    sisB/control_unit/write
    SLICE_X7Y15          LUT2 (Prop_lut2_I0_O)        0.301    11.812 r  sisB/control_unit/mem_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.556    12.367    sisB/mam/mem_reg_0_3_6_7/WE
    SLICE_X6Y15          RAMD32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.514    14.886    sisB/mam/mem_reg_0_3_6_7/WCLK
    SLICE_X6Y15          RAMD32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMB_D1/CLK
                         clock pessimism              0.259    15.145    
                         clock uncertainty           -0.035    15.109    
    SLICE_X6Y15          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    14.581    sisB/mam/mem_reg_0_3_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -12.367    
  -------------------------------------------------------------------
                         slack                                  2.214    

Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 sisB/control_unit/temp_write_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_3_6_7/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.181ns  (logic 0.785ns (35.998%)  route 1.396ns (64.002%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns = ( 10.187 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.635    10.187    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  sisB/control_unit/temp_write_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.484    10.671 r  sisB/control_unit/temp_write_reg/Q
                         net (fo=6, routed)           0.840    11.511    sisB/control_unit/write
    SLICE_X7Y15          LUT2 (Prop_lut2_I0_O)        0.301    11.812 r  sisB/control_unit/mem_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.556    12.367    sisB/mam/mem_reg_0_3_6_7/WE
    SLICE_X6Y15          RAMD32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.514    14.886    sisB/mam/mem_reg_0_3_6_7/WCLK
    SLICE_X6Y15          RAMD32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMC/CLK
                         clock pessimism              0.259    15.145    
                         clock uncertainty           -0.035    15.109    
    SLICE_X6Y15          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    14.581    sisB/mam/mem_reg_0_3_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -12.367    
  -------------------------------------------------------------------
                         slack                                  2.214    

Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 sisB/control_unit/temp_write_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_3_6_7/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.181ns  (logic 0.785ns (35.998%)  route 1.396ns (64.002%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns = ( 10.187 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.635    10.187    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  sisB/control_unit/temp_write_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.484    10.671 r  sisB/control_unit/temp_write_reg/Q
                         net (fo=6, routed)           0.840    11.511    sisB/control_unit/write
    SLICE_X7Y15          LUT2 (Prop_lut2_I0_O)        0.301    11.812 r  sisB/control_unit/mem_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.556    12.367    sisB/mam/mem_reg_0_3_6_7/WE
    SLICE_X6Y15          RAMD32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.514    14.886    sisB/mam/mem_reg_0_3_6_7/WCLK
    SLICE_X6Y15          RAMD32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMC_D1/CLK
                         clock pessimism              0.259    15.145    
                         clock uncertainty           -0.035    15.109    
    SLICE_X6Y15          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    14.581    sisB/mam/mem_reg_0_3_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -12.367    
  -------------------------------------------------------------------
                         slack                                  2.214    

Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 sisB/control_unit/temp_write_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_3_6_7/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.181ns  (logic 0.785ns (35.998%)  route 1.396ns (64.002%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns = ( 10.187 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.635    10.187    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  sisB/control_unit/temp_write_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.484    10.671 r  sisB/control_unit/temp_write_reg/Q
                         net (fo=6, routed)           0.840    11.511    sisB/control_unit/write
    SLICE_X7Y15          LUT2 (Prop_lut2_I0_O)        0.301    11.812 r  sisB/control_unit/mem_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.556    12.367    sisB/mam/mem_reg_0_3_6_7/WE
    SLICE_X6Y15          RAMS32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.514    14.886    sisB/mam/mem_reg_0_3_6_7/WCLK
    SLICE_X6Y15          RAMS32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMD/CLK
                         clock pessimism              0.259    15.145    
                         clock uncertainty           -0.035    15.109    
    SLICE_X6Y15          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.528    14.581    sisB/mam/mem_reg_0_3_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -12.367    
  -------------------------------------------------------------------
                         slack                                  2.214    

Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 sisB/control_unit/temp_write_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_3_6_7/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.181ns  (logic 0.785ns (35.998%)  route 1.396ns (64.002%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns = ( 10.187 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.635    10.187    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  sisB/control_unit/temp_write_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.484    10.671 r  sisB/control_unit/temp_write_reg/Q
                         net (fo=6, routed)           0.840    11.511    sisB/control_unit/write
    SLICE_X7Y15          LUT2 (Prop_lut2_I0_O)        0.301    11.812 r  sisB/control_unit/mem_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.556    12.367    sisB/mam/mem_reg_0_3_6_7/WE
    SLICE_X6Y15          RAMS32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.514    14.886    sisB/mam/mem_reg_0_3_6_7/WCLK
    SLICE_X6Y15          RAMS32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMD_D1/CLK
                         clock pessimism              0.259    15.145    
                         clock uncertainty           -0.035    15.109    
    SLICE_X6Y15          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.528    14.581    sisB/mam/mem_reg_0_3_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -12.367    
  -------------------------------------------------------------------
                         slack                                  2.214    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 sisB/control_unit/temp_write_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_3_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.096ns  (logic 0.785ns (37.455%)  route 1.311ns (62.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns = ( 10.187 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.635    10.187    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  sisB/control_unit/temp_write_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.484    10.671 r  sisB/control_unit/temp_write_reg/Q
                         net (fo=6, routed)           0.840    11.511    sisB/control_unit/write
    SLICE_X7Y15          LUT2 (Prop_lut2_I0_O)        0.301    11.812 r  sisB/control_unit/mem_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.471    12.283    sisB/mam/mem_reg_0_3_0_5/WE
    SLICE_X6Y16          RAMD32                                       r  sisB/mam/mem_reg_0_3_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.513    14.885    sisB/mam/mem_reg_0_3_0_5/WCLK
    SLICE_X6Y16          RAMD32                                       r  sisB/mam/mem_reg_0_3_0_5/RAMA/CLK
                         clock pessimism              0.259    15.144    
                         clock uncertainty           -0.035    15.108    
    SLICE_X6Y16          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    14.580    sisB/mam/mem_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                         -12.283    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 sisB/control_unit/temp_write_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_3_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.096ns  (logic 0.785ns (37.455%)  route 1.311ns (62.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns = ( 10.187 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.635    10.187    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  sisB/control_unit/temp_write_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.484    10.671 r  sisB/control_unit/temp_write_reg/Q
                         net (fo=6, routed)           0.840    11.511    sisB/control_unit/write
    SLICE_X7Y15          LUT2 (Prop_lut2_I0_O)        0.301    11.812 r  sisB/control_unit/mem_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.471    12.283    sisB/mam/mem_reg_0_3_0_5/WE
    SLICE_X6Y16          RAMD32                                       r  sisB/mam/mem_reg_0_3_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.513    14.885    sisB/mam/mem_reg_0_3_0_5/WCLK
    SLICE_X6Y16          RAMD32                                       r  sisB/mam/mem_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism              0.259    15.144    
                         clock uncertainty           -0.035    15.108    
    SLICE_X6Y16          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    14.580    sisB/mam/mem_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                         -12.283    
  -------------------------------------------------------------------
                         slack                                  2.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sisB/counter/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_3_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.692%)  route 0.254ns (64.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.591     1.504    sisB/counter/clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  sisB/counter/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sisB/counter/tmp_reg[1]/Q
                         net (fo=18, routed)          0.254     1.899    sisB/mam/mem_reg_0_3_6_7/ADDRD1
    SLICE_X6Y15          RAMD32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.860     2.018    sisB/mam/mem_reg_0_3_6_7/WCLK
    SLICE_X6Y15          RAMD32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMA/CLK
                         clock pessimism             -0.501     1.517    
    SLICE_X6Y15          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.826    sisB/mam/mem_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sisB/counter/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_3_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.692%)  route 0.254ns (64.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.591     1.504    sisB/counter/clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  sisB/counter/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sisB/counter/tmp_reg[1]/Q
                         net (fo=18, routed)          0.254     1.899    sisB/mam/mem_reg_0_3_6_7/ADDRD1
    SLICE_X6Y15          RAMD32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.860     2.018    sisB/mam/mem_reg_0_3_6_7/WCLK
    SLICE_X6Y15          RAMD32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism             -0.501     1.517    
    SLICE_X6Y15          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.826    sisB/mam/mem_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sisB/counter/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_3_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.692%)  route 0.254ns (64.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.591     1.504    sisB/counter/clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  sisB/counter/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sisB/counter/tmp_reg[1]/Q
                         net (fo=18, routed)          0.254     1.899    sisB/mam/mem_reg_0_3_6_7/ADDRD1
    SLICE_X6Y15          RAMD32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.860     2.018    sisB/mam/mem_reg_0_3_6_7/WCLK
    SLICE_X6Y15          RAMD32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMB/CLK
                         clock pessimism             -0.501     1.517    
    SLICE_X6Y15          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.826    sisB/mam/mem_reg_0_3_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sisB/counter/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_3_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.692%)  route 0.254ns (64.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.591     1.504    sisB/counter/clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  sisB/counter/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sisB/counter/tmp_reg[1]/Q
                         net (fo=18, routed)          0.254     1.899    sisB/mam/mem_reg_0_3_6_7/ADDRD1
    SLICE_X6Y15          RAMD32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.860     2.018    sisB/mam/mem_reg_0_3_6_7/WCLK
    SLICE_X6Y15          RAMD32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMB_D1/CLK
                         clock pessimism             -0.501     1.517    
    SLICE_X6Y15          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.826    sisB/mam/mem_reg_0_3_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sisB/counter/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_3_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.692%)  route 0.254ns (64.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.591     1.504    sisB/counter/clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  sisB/counter/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sisB/counter/tmp_reg[1]/Q
                         net (fo=18, routed)          0.254     1.899    sisB/mam/mem_reg_0_3_6_7/ADDRD1
    SLICE_X6Y15          RAMD32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.860     2.018    sisB/mam/mem_reg_0_3_6_7/WCLK
    SLICE_X6Y15          RAMD32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMC/CLK
                         clock pessimism             -0.501     1.517    
    SLICE_X6Y15          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.826    sisB/mam/mem_reg_0_3_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sisB/counter/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_3_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.692%)  route 0.254ns (64.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.591     1.504    sisB/counter/clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  sisB/counter/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sisB/counter/tmp_reg[1]/Q
                         net (fo=18, routed)          0.254     1.899    sisB/mam/mem_reg_0_3_6_7/ADDRD1
    SLICE_X6Y15          RAMD32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.860     2.018    sisB/mam/mem_reg_0_3_6_7/WCLK
    SLICE_X6Y15          RAMD32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMC_D1/CLK
                         clock pessimism             -0.501     1.517    
    SLICE_X6Y15          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.826    sisB/mam/mem_reg_0_3_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sisB/counter/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_3_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.692%)  route 0.254ns (64.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.591     1.504    sisB/counter/clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  sisB/counter/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sisB/counter/tmp_reg[1]/Q
                         net (fo=18, routed)          0.254     1.899    sisB/mam/mem_reg_0_3_6_7/ADDRD1
    SLICE_X6Y15          RAMS32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.860     2.018    sisB/mam/mem_reg_0_3_6_7/WCLK
    SLICE_X6Y15          RAMS32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMD/CLK
                         clock pessimism             -0.501     1.517    
    SLICE_X6Y15          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.826    sisB/mam/mem_reg_0_3_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sisB/counter/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_3_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.692%)  route 0.254ns (64.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.591     1.504    sisB/counter/clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  sisB/counter/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sisB/counter/tmp_reg[1]/Q
                         net (fo=18, routed)          0.254     1.899    sisB/mam/mem_reg_0_3_6_7/ADDRD1
    SLICE_X6Y15          RAMS32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.860     2.018    sisB/mam/mem_reg_0_3_6_7/WCLK
    SLICE_X6Y15          RAMS32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMD_D1/CLK
                         clock pessimism             -0.501     1.517    
    SLICE_X6Y15          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.826    sisB/mam/mem_reg_0_3_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sisB/uartB/rdReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.590     1.503    sisB/uartB/clk_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  sisB/uartB/rdReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sisB/uartB/rdReg_reg[2]/Q
                         net (fo=1, routed)           0.101     1.745    sisB/mam/mem_reg_0_3_0_5/DIB0
    SLICE_X6Y16          RAMD32                                       r  sisB/mam/mem_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.859     2.017    sisB/mam/mem_reg_0_3_0_5/WCLK
    SLICE_X6Y16          RAMD32                                       r  sisB/mam/mem_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.500     1.517    
    SLICE_X6Y16          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.663    sisB/mam/mem_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sisB/uartB/rdReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_3_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.495%)  route 0.103ns (44.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.590     1.503    sisB/uartB/clk_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  sisB/uartB/rdReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.128     1.631 r  sisB/uartB/rdReg_reg[6]/Q
                         net (fo=1, routed)           0.103     1.734    sisB/mam/mem_reg_0_3_6_7/DIA0
    SLICE_X6Y15          RAMD32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.860     2.018    sisB/mam/mem_reg_0_3_6_7/WCLK
    SLICE_X6Y15          RAMD32                                       r  sisB/mam/mem_reg_0_3_6_7/RAMA/CLK
                         clock pessimism             -0.500     1.518    
    SLICE_X6Y15          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     1.612    sisB/mam/mem_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y5      debouncer1/button_state_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y2      debouncer1/count2_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y2      debouncer1/count2_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y3      debouncer1/count2_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y3      debouncer1/count2_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y3      debouncer1/count2_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y3      debouncer1/count2_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y4      debouncer1/count2_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y4      debouncer1/count2_reg[17]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y15     sisB/mam/mem_reg_0_3_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y15     sisB/mam/mem_reg_0_3_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y15     sisB/mam/mem_reg_0_3_6_7/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y15     sisB/mam/mem_reg_0_3_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y15     sisB/mam/mem_reg_0_3_6_7/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y16     sisB/mam/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y16     sisB/mam/mem_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y16     sisB/mam/mem_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y16     sisB/mam/mem_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y16     sisB/mam/mem_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y15     sisB/mam/mem_reg_0_3_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y15     sisB/mam/mem_reg_0_3_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y15     sisB/mam/mem_reg_0_3_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y15     sisB/mam/mem_reg_0_3_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y15     sisB/mam/mem_reg_0_3_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y16     sisB/mam/mem_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y16     sisB/mam/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y16     sisB/mam/mem_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y16     sisB/mam/mem_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y16     sisB/mam/mem_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 sisB/control_unit/temp_write_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/uartB/RDA_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.098ns  (logic 0.785ns (37.413%)  route 1.313ns (62.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns = ( 10.187 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.635    10.187    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  sisB/control_unit/temp_write_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.484    10.671 f  sisB/control_unit/temp_write_reg/Q
                         net (fo=6, routed)           0.687    11.358    sisB/control_unit/write
    SLICE_X4Y14          LUT2 (Prop_lut2_I0_O)        0.301    11.659 f  sisB/control_unit/RDA_i_2/O
                         net (fo=1, routed)           0.626    12.285    sisB/uartB/FE0
    SLICE_X4Y14          FDCE                                         f  sisB/uartB/RDA_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.515    14.887    sisB/uartB/clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  sisB/uartB/RDA_reg/C
                         clock pessimism              0.259    15.146    
                         clock uncertainty           -0.035    15.110    
    SLICE_X4Y14          FDCE (Recov_fdce_C_CLR)     -0.405    14.705    sisB/uartB/RDA_reg
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                         -12.285    
  -------------------------------------------------------------------
                         slack                                  2.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 debouncer1/cleared_button_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/uartB/RDA_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.437%)  route 0.545ns (74.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.595     1.508    debouncer1/clk_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  debouncer1/cleared_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.649 f  debouncer1/cleared_button_reg/Q
                         net (fo=21, routed)          0.338     1.987    sisB/control_unit/reset_cleared
    SLICE_X4Y14          LUT2 (Prop_lut2_I1_O)        0.045     2.032 f  sisB/control_unit/RDA_i_2/O
                         net (fo=1, routed)           0.208     2.240    sisB/uartB/FE0
    SLICE_X4Y14          FDCE                                         f  sisB/uartB/RDA_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.861     2.019    sisB/uartB/clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  sisB/uartB/RDA_reg/C
                         clock pessimism             -0.500     1.519    
    SLICE_X4Y14          FDCE (Remov_fdce_C_CLR)     -0.092     1.427    sisB/uartB/RDA_reg
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.812    





