$date
	Fri May 15 01:34:21 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module bjkff_tb $end
$var wire 1 ! qn $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ clrn $end
$var reg 1 % j $end
$var reg 1 & k $end
$var reg 1 ' prn $end
$scope module g $end
$var wire 1 # clk $end
$var wire 1 $ clrn $end
$var wire 1 % j $end
$var wire 1 & k $end
$var wire 1 ' prn $end
$var reg 1 " q $end
$var reg 1 ! qn $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
0%
0$
1#
0"
1!
$end
#1
0#
1&
1$
#2
1#
#3
0#
0&
1%
#4
0!
1"
1#
#5
0#
0%
#6
1#
#7
0#
1%
1&
#8
1!
0"
1#
#9
0#
#10
0!
1"
1#
#11
0#
#12
1!
0"
1#
#13
0#
#14
0!
1"
1#
#15
0#
0%
0&
#16
1#
#17
0#
