chipselect	,	V_42
hisi_spi_nor_op_reg	,	F_16
FMC_OP_READ_DATA_EN	,	V_49
OP_CFG_DUMMY_NUM	,	F_28
ENOMEM	,	V_98
prepare	,	V_99
"Unable to set dma mask\n"	,	L_10
hisi_spi_nor_read_reg	,	F_20
read_buf	,	V_74
dma_addr_t	,	T_4
write_reg	,	V_102
num_chip	,	V_107
SNOR_HWCAPS_PP	,	V_93
start_off	,	V_52
SNOR_HWCAPS_READ	,	V_89
FMC_OP_WRITE	,	V_83
FMC_INT_CLR	,	V_44
len	,	V_38
dev	,	V_79
dma_buffer	,	V_78
FMC_WAIT_TIMEOUT	,	V_7
hisi_spi_nor_write_reg	,	F_22
lock	,	V_33
dmam_alloc_coherent	,	F_56
"DMA read timeout\n"	,	L_1
addr_width	,	V_59
write	,	V_104
hisi_spi_nor_write	,	F_35
write_buf	,	V_82
clk	,	V_34
"reg"	,	L_3
read_reg	,	V_101
SPI_NOR_ADDR_MODE_3BYTES	,	V_61
memcpy_fromio	,	F_21
hisi_spi_nor_unprep	,	F_14
FMC_DATA_NUM_CNT	,	F_18
loff_t	,	T_3
FMC_CFG_OP_MODE_MASK	,	V_56
fail	,	V_109
mutex_destroy	,	F_58
SNOR_HWCAPS_READ_1_1_2	,	V_91
"spi-max-frequency"	,	L_5
OP_CTRL_DMA_OP_READY	,	V_69
GFP_KERNEL	,	V_97
device	,	V_94
SNOR_HWCAPS_READ_1_1_4	,	V_92
mtd_device_unregister	,	F_44
FMC_INT_OP_DONE	,	V_6
trans	,	V_77
OP_CTRL_RD_OPCODE	,	F_30
unprepare	,	V_100
wait_op_finish	,	F_1
FMC_OP_CFG	,	V_43
ssize_t	,	T_6
hwcaps	,	V_87
spi_nor_protocol	,	V_8
spi_nor_set_flash_node	,	F_38
program_opcode	,	V_71
mutex_init	,	F_57
device_node	,	V_84
get_if_type	,	F_3
FMC_DMA_LEN	,	V_64
out	,	V_36
mutex_unlock	,	F_13
optype	,	V_39
of_property_read_u32	,	F_39
TIMING_CFG_TCSS	,	F_6
FMC_CMD_CMD1	,	F_17
hisi_spi_nor_register	,	F_36
mtd_info	,	V_95
hifmc_iftype	,	V_10
CS_HOLD_TIME	,	V_22
FMC_OP_READ	,	V_65
"There's no spi-max-frequency property for %pOF\n"	,	L_6
FMC_INT	,	V_5
TIMING_CFG_TCSH	,	F_5
FMC_ADDRL	,	V_62
SNOR_PROTO_1_2_2	,	V_14
clk_prepare_enable	,	F_12
memcpy_toio	,	F_23
"DMA write timeout\n"	,	L_2
erase	,	V_105
devm_ioremap_resource	,	F_50
u8	,	T_2
i	,	V_108
clkrate	,	V_35
FMC_DMA_LEN_SET	,	F_26
HIFMC_MAX_CHIP_NUM	,	V_110
buf	,	V_48
FMC_OP	,	V_47
hisi_spi_nor_read	,	F_32
FMC_OP_CMD1_EN	,	V_45
read_dummy	,	V_68
mutex_lock	,	F_10
IF_TYPE_STD	,	V_21
to	,	V_81
platform_device	,	V_111
dma_set_mask_and_coherent	,	F_54
OP_CFG_MEM_IF_TYPE	,	F_27
for_each_available_child_of_node	,	F_46
SNOR_HWCAPS_READ_FAST	,	V_90
iobase	,	V_50
FMC_CMD	,	V_40
FMC_DATA_NUM	,	V_41
IF_TYPE_DUAL	,	V_13
FMC_SPI_TIMING_CFG	,	V_25
size_t	,	T_5
opcode	,	V_37
mtd_device_register	,	F_42
hifmc_host	,	V_1
IF_TYPE_QIO	,	V_19
read_proto	,	V_66
pdev	,	V_112
u32	,	T_1
reg	,	V_3
hisi_spi_nor_dma_transfer	,	F_24
hifmc_priv	,	V_30
FMC_CFG_OP_MODE_NORMAL	,	V_58
host	,	V_2
from	,	V_73
priv	,	V_31
buffer	,	V_80
SNOR_PROTO_1_1_1	,	V_20
mtd	,	V_96
SNOR_PROTO_1_1_2	,	V_12
ret	,	V_32
SNOR_PROTO_1_1_4	,	V_16
res	,	V_114
CS_SETUP_TIME	,	V_23
read	,	V_103
"memory"	,	L_9
offset	,	V_75
OP_CTRL_RW_OP	,	F_29
resource	,	V_113
FMC_DMA_SADDR_D0	,	V_63
FMC_OP_WRITE_DATA_EN	,	V_51
SPI_NOR_ADDR_MODE_MASK	,	V_57
PTR_ERR	,	F_52
"Flash device number exceeds the maximum chipselect number\n"	,	L_7
spi_nor_scan	,	F_41
ops	,	V_29
OP_CFG_FM_CS	,	F_19
hisi_spi_nor_probe	,	F_47
proto	,	V_9
name	,	V_106
CS_DESELECT_TIME	,	V_24
op_type	,	V_54
hisi_spi_nor_register_all	,	F_45
clk_set_rate	,	F_11
platform_set_drvdata	,	F_48
devm_kzalloc	,	F_37
spi_nor	,	V_26
np	,	V_85
spi_nor_hwcaps	,	V_86
platform_get_drvdata	,	F_60
IF_TYPE_QUAD	,	V_17
hisi_spi_nor_remove	,	F_59
readl_poll_timeout	,	F_2
"control"	,	L_8
FMC_OP_REG_OP_START	,	V_46
HIFMC_DMA_MAX_LEN	,	V_76
dev_err	,	F_40
nor	,	V_27
OP_CTRL_WR_OPCODE	,	F_31
FMC_CFG	,	V_55
FMC_OP_DMA	,	V_72
TIMING_CFG_TSHSL	,	F_7
regbase	,	V_4
hisi_spi_nor_prep	,	F_9
IORESOURCE_MEM	,	V_115
IF_TYPE_DIO	,	V_15
dma_buf	,	V_53
mask	,	V_88
SNOR_PROTO_1_4_4	,	V_18
hisi_spi_nor_unregister_all	,	F_43
readl	,	F_25
devm_clk_get	,	F_53
writel	,	F_8
platform_get_resource_byname	,	F_49
write_proto	,	V_67
clk_disable_unprepare	,	F_15
dev_warn	,	F_34
DMA_BIT_MASK	,	F_55
read_opcode	,	V_70
u_char	,	T_7
if_type	,	V_11
SPI_NOR_ADDR_MODE_4BYTES	,	V_60
min_t	,	F_33
"There's no reg property for %pOF\n"	,	L_4
spi_nor_ops	,	V_28
hisi_spi_nor_init	,	F_4
IS_ERR	,	F_51
