# csc342-343-project--single-cycle-cpu-lite-solved
**TO GET THIS SOLUTION VISIT:** [CSC342_343 Project- Single Cycle CPU-LITE Solved](https://www.ankitcodinghub.com/product/csc342_343-project-single-cycle-cpu-lite-solved/)


---

📩 **If you need this solution or have special requests:** **Email:** ankitcoding@gmail.com  
📱 **WhatsApp:** +1 419 877 7882  
📄 **Get a quote instantly using this form:** [Ask Homework Questions](https://www.ankitcodinghub.com/services/ask-homework-questions/)

*We deliver fast, professional, and affordable academic help.*

---

<h2>Description</h2>



<div class="kk-star-ratings kksr-auto kksr-align-center kksr-valign-top" data-payload="{&quot;align&quot;:&quot;center&quot;,&quot;id&quot;:&quot;95481&quot;,&quot;slug&quot;:&quot;default&quot;,&quot;valign&quot;:&quot;top&quot;,&quot;ignore&quot;:&quot;&quot;,&quot;reference&quot;:&quot;auto&quot;,&quot;class&quot;:&quot;&quot;,&quot;count&quot;:&quot;0&quot;,&quot;legendonly&quot;:&quot;&quot;,&quot;readonly&quot;:&quot;&quot;,&quot;score&quot;:&quot;0&quot;,&quot;starsonly&quot;:&quot;&quot;,&quot;best&quot;:&quot;5&quot;,&quot;gap&quot;:&quot;4&quot;,&quot;greet&quot;:&quot;Rate this product&quot;,&quot;legend&quot;:&quot;0\/5 - (0 votes)&quot;,&quot;size&quot;:&quot;24&quot;,&quot;title&quot;:&quot;CSC342_343 Project- Single Cycle CPU-LITE Solved&quot;,&quot;width&quot;:&quot;0&quot;,&quot;_legend&quot;:&quot;{score}\/{best} - ({count} {votes})&quot;,&quot;font_factor&quot;:&quot;1.25&quot;}">

<div class="kksr-stars">

<div class="kksr-stars-inactive">
            <div class="kksr-star" data-star="1" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
            <div class="kksr-star" data-star="2" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
            <div class="kksr-star" data-star="3" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
            <div class="kksr-star" data-star="4" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
            <div class="kksr-star" data-star="5" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
    </div>

<div class="kksr-stars-active" style="width: 0px;">
            <div class="kksr-star" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
            <div class="kksr-star" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
            <div class="kksr-star" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
            <div class="kksr-star" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
            <div class="kksr-star" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
    </div>
</div>


<div class="kksr-legend" style="font-size: 19.2px;">
            <span class="kksr-muted">Rate this product</span>
    </div>
    </div>
<div class="page" title="Page 1">
<div class="layoutArea">
<div class="column">
Objective:

The ultimate objective of this final project is to write a program to compute dot product using instructions and cpu you have created.

Design single cycle CPU based on the MIPS instruction set architecture, as it was described in the class and also described in the textbook.

The instructions that you need to implement are MIPS machine instructions listed in the table below

add addi addiu addu sub subu and andi nor ori sll srl sra sw lw beq bne j mult div

Design and implement in VHDL CPU controller that generates control signals to determine the data path for each instruction.

HOW to TEST:

<ul>
<li>Input machine instructions you want to execute into Instruction Memory block you have designed.</li>
<li>Input data you intend to process into Data Memory block you have designed.</li>
<li>Load the address of the first instruction to PC- Program Counter register.</li>
<li>Start executing the code by fetching the first instruction to instruction register-IR, and then continue step by step.</li>
<li>Demonstrate the correctness of your program execution using waveforms in simulation, and by comparing to MIPS program on MARS simulator.</li>
</ul>
</div>
</div>
<div class="layoutArea">
<div class="column"></div>
</div>
</div>
<div class="page" title="Page 2">
<div class="section">
<div class="layoutArea">
<div class="column">
1. Perform the ultimate test of your design by inputting integers 𝒙𝟏,𝒙𝟐,𝒙𝟑,𝒙𝟒,𝒙𝟓, 𝒚𝟏,𝒚𝟐,𝒚𝟑,𝒚𝟒,𝒚𝟓,𝒊ntoDATAMemory,andcomputing the following expression

”

𝑍=#𝑋𝑌 !!

!#$

Putting it All Together: Final Project A Single Cycle CPU

</div>
</div>
<div class="layoutArea">
<div class="column">
Inst Memory

Adr

</div>
</div>
<div class="layoutArea">
<div class="column">
PCSrc

</div>
<div class="column">
Imm16 Equal

</div>
</div>
<div class="layoutArea">
<div class="column">
Rs Rt Rd RegDst Rd Rt

10

RegWr5 5Rs5Rt busA

</div>
<div class="column">
Instruction Register. Opcode bits &lt;31:26&gt;, Shamt bits &lt;10:6&gt; Funct bits &lt;5:0&gt;

ALUctr MemWr MemtoReg

</div>
</div>
<div class="layoutArea">
<div class="column">
4

</div>
</div>
<div class="layoutArea">
<div class="column">
Rw Ra Rb

32 32-bit Registers

</div>
</div>
<div class="layoutArea">
<div class="column">
busW

32

Clk

imm16 16

</div>
<div class="column">
busB 32

32

</div>
<div class="column">
= 32

0 1

</div>
<div class="column">
32

</div>
<div class="column">
0

1

</div>
</div>
<div class="layoutArea">
<div class="column">
WrEn Adr

Data Memory

</div>
</div>
<div class="layoutArea">
<div class="column">
Clk

</div>
<div class="column">
32

Data In Clk

</div>
</div>
<table>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td colspan="2" rowspan="1">
<div class="layoutArea">
<div class="column">
ExtOp ALUSrc

</div>
</div>
</td>
</tr>
</tbody>
</table>
<div class="layoutArea">
<div class="column">
2

</div>
</div>
</div>
<div class="section">
<div class="layoutArea">
<div class="column">
&lt;0:15&gt; &lt;11:15&gt; &lt;16:20&gt; &lt;21:25&gt;

</div>
<div class="column">
Extender

</div>
</div>
<div class="layoutArea">
<div class="column">
Adder

</div>
<div class="column">
Adder

</div>
</div>
<div class="layoutArea">
<div class="column">
ALU

</div>
</div>
<div class="layoutArea">
<div class="column">
PC Mux

</div>
</div>
<div class="layoutArea">
<div class="column">
Mux

</div>
</div>
<div class="layoutArea">
<div class="column">
Mux

</div>
</div>
<div class="layoutArea">
<div class="column">
PC Ext

</div>
</div>
</div>
<div class="section">
<div class="layoutArea">
<div class="column">
imm16

</div>
</div>
<div class="layoutArea">
<div class="column">
00

</div>
</div>
</div>
</div>
<div class="page" title="Page 3">
<div class="section">
<div class="layoutArea">
<div class="column"></div>
</div>
<div class="section">
<div class="layoutArea">
<div class="column">
All required Control Signals

</div>
<div class="column">
Visualization of CPU Controller Operation

Instruction Register &lt;31:0&gt;

Op Fun Rt Rs Rd Imm16

PCSrc RegWr RegDst ExtOp ALUSrc ALUctr MemWr MemtoReg Zero

</div>
</div>
<div class="layoutArea">
<div class="column">
Inst Memory

Adr

</div>
</div>
<div class="layoutArea">
<div class="column">
CPU Controller you have to design

</div>
</div>
<div class="layoutArea">
<div class="column">
DATA PATH

</div>
</div>
</div>
<div class="layoutArea">
<div class="column">
Components you will need:

<ol>
<li>1 &nbsp;Data Memory: Memory size 64 bytes, data word size 32 bits.</li>
<li>2 &nbsp;Instruction Memory: Memory size 128 bytes, instruction size 32 bits.</li>
<li>3 &nbsp;Register file dual ported for two reads and one additional write: 32 registers,
register size 32 bits.
</li>
<li>4 &nbsp;PC Register: 32 bit register to store instruction address.</li>
<li>5 &nbsp;IR Register; 32 bit register to store instruction during execution.</li>
<li>6 &nbsp;ALU, 32 bit operands</li>
<li>7 &nbsp;2 adders for Next Address Logic unit</li>
<li>8 &nbsp;2: 1 Multiplexers, with 32 bit input, and output wires</li>
<li>9 &nbsp;16 to 32 bit extender</li>
</ol>
Note: Please use your drawings in the report.

</div>
</div>
<div class="layoutArea">
<div class="column">
3

</div>
</div>
</div>
<div class="section">
<div class="layoutArea">
<div class="column">
&lt;0:15&gt; &lt;11:15&gt; &lt;16:20&gt; &lt;21:25&gt; &lt;21:25&gt;

</div>
</div>
</div>
</div>
<div class="page" title="Page 4">
<div class="layoutArea">
<div class="column">
APPENDIX

Not REQUIRED

Example of VHDL code for 3 ported Register File

YOU HAVE DESIGNED 3 PORTED REGISTER FILE USING LPM MODULES.

YOU CAN LOOK INTO EXAMPLE VHDL CODE for

3 PORTED register file as an example (Note: this code

is from the WEB and may not work!!):

LIBRARY ieee;

USE ieee.std_logic_1164.all;

LIBRARY altera_mf; USE altera_mf.all;

ENTITY ram3port IS PORT

clock : IN STD_LOGIC ;

data : IN STD_LOGIC_VECTOR (31 DOWNTO 0); rdaddress_a : IN STD_LOGIC_VECTOR (4 DOWNTO 0); rdaddress_b : IN STD_LOGIC_VECTOR (4 DOWNTO 0); wraddress : IN STD_LOGIC_VECTOR (4 DOWNTO 0);

</div>
</div>
<div class="layoutArea">
<div class="column">
(

);

</div>
<div class="column">
wren qa qb

</div>
<div class="column">
: IN STD_LOGIC := ‘1’;

: OUT STD_LOGIC_VECTOR (31 DOWNTO 0); : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)

</div>
</div>
<div class="layoutArea">
<div class="column">
END ram3port;

ARCHITECTURE SYN OF ram3port IS

</div>
</div>
</div>
<div class="page" title="Page 5">
<div class="layoutArea">
<div class="column">
); PORT (

</div>
</div>
<div class="layoutArea">
<div class="column">
SIGNAL sub_wire0 SIGNAL sub_wire1 COMPONENT alt3pram

GENERIC ( indata_aclr

indata_reg intended_device_family

</div>
</div>
<div class="layoutArea">
<div class="column">
lpm_type outdata_aclr_a outdata_aclr_b outdata_reg_a outdata_reg_b rdaddress_aclr_a rdaddress_aclr_b rdaddress_reg_a rdaddress_reg_b rdcontrol_aclr_a rdcontrol_aclr_b STRING; rdcontrol_reg_a

</div>
</div>
<div class="layoutArea">
<div class="column">
STRING; STRING; widthad write_aclr write_reg

</div>
</div>
<div class="layoutArea">
<div class="column">
<pre>rdcontrol_reg_b
</pre>
</div>
</div>
<div class="layoutArea">
<div class="column">
: STD_LOGIC_VECTOR (31 DOWNTO 0); : STD_LOGIC_VECTOR (31 DOWNTO 0);

</div>
</div>
<div class="layoutArea">
<div class="column">
: STRING;

</div>
</div>
<div class="layoutArea">
<div class="column">
: STRING;

</div>
<div class="column">
: STRING;

</div>
</div>
<div class="layoutArea">
<div class="column">
: STRING;

: STRING;

</div>
</div>
<div class="layoutArea">
<div class="column">
: width : NATURAL;

</div>
</div>
<div class="layoutArea">
<div class="column">
: NATURAL;

: STRING;

: STRING

</div>
</div>
<div class="layoutArea">
<div class="column">
qa : OUT STD_LOGIC_VECTOR (31 DOWNTO 0); outclock : IN STD_LOGIC ;

qb : OUT STD_LOGIC_VECTOR (31 DOWNTO 0); wren inclock : IN STD_LOGIC ;

</div>
<div class="column">
: IN STD_LOGIC ;

</div>
</div>
<div class="layoutArea">
<div class="column">
: STRING; : STRING; : STRING;

</div>
</div>
<div class="layoutArea">
<div class="column">
: STRING;

</div>
</div>
<div class="layoutArea">
<div class="column">
: STRING; : STRING;

</div>
</div>
<div class="layoutArea">
<div class="column">
: STRING;

: STRING;

</div>
</div>
<div class="layoutArea">
<div class="column">
: IN STD_LOGIC_VECTOR (31 DOWNTO 0);

rdaddress_a : IN STD_LOGIC_VECTOR (4 DOWNTO 0); wraddress : IN STD_LOGIC_VECTOR (4 DOWNTO 0);

rdaddress_b : IN STD_LOGIC_VECTOR (4 DOWNTO 0)

);

END COMPONENT;

BEGIN

qa &lt;= sub_wire0(31 DOWNTO 0); qb &lt;= sub_wire1(31 DOWNTO 0);

alt3pram_component : alt3pram

</div>
</div>
<div class="layoutArea">
<div class="column">
:

</div>
<div class="column">
:

</div>
</div>
<div class="layoutArea">
<div class="column"></div>
</div>
</div>
<div class="page" title="Page 6">
<div class="layoutArea">
<div class="column">
&nbsp;

GENERIC MAP (

indata_aclr =&gt; “OFF”,

indata_reg =&gt; “INCLOCK”,

intended_device_family =&gt; “Stratix II”, lpm_type =&gt; “alt3pram”,

outdata_aclr_a =&gt; “OFF”, outdata_aclr_b

=&gt; “OFF”, outdata_reg_a =&gt; “OUTCLOCK”, outdata_reg_b =&gt; “OUTCLOCK”,

rdaddress_aclr_a =&gt; “OFF”,

rdaddress_aclr_b =&gt; “OFF”,

rdaddress_reg_a =&gt; “INCLOCK”,

rdaddress_reg_b =&gt; “INCLOCK”,

rdcontrol_aclr_a =&gt; “OFF”,

rdcontrol_aclr_b =&gt; “OFF”,

rdcontrol_reg_a =&gt; “UNREGISTERED”, rdcontrol_reg_b =&gt; “UNREGISTERED”,

width =&gt; 32,

widthad =&gt; 5, write_aclr

=&gt; “OFF”, write_reg =&gt;

“INCLOCK”

)

PORT MAP (

outclock =&gt; clock,

wren =&gt; wren, inclock

=&gt; clock, data =&gt;

data,

rdaddress_a =&gt; rdaddress_a, wraddress =&gt; wraddress, rdaddress_b =&gt; rdaddress_b, qa =&gt; sub_wire0,

qb =&gt; sub_wire1

);

END SYN;

REMARK: MAKE SURE that the file name is ram3port (the same as entity). Create a symbol for your use.

</div>
</div>
</div>
