\doxysection{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket\texorpdfstring{$<$}{<} BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF, N, POL \texorpdfstring{$>$}{>} Class Template Reference}
\hypertarget{classtlm_1_1tlm__base__initiator__socket}{}\label{classtlm_1_1tlm__base__initiator__socket}\index{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}}


{\ttfamily \#include $<$tlm\+\_\+initiator\+\_\+socket.\+h$>$}



Inheritance diagram for tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket\texorpdfstring{$<$}{<} BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF, N, POL \texorpdfstring{$>$}{>}\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classtlm_1_1tlm__base__initiator__socket__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket\texorpdfstring{$<$}{<} BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF, N, POL \texorpdfstring{$>$}{>}\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classtlm_1_1tlm__base__initiator__socket__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{typedef}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}} \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a6474507942dcb5372c356fc812ca47b2}{fw\+\_\+interface\+\_\+type}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{typedef}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}} \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a12559e76a2f99426b4e4c2a44dc55de7}{bw\+\_\+interface\+\_\+type}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{typedef}} \mbox{\hyperlink{classsc__core_1_1sc__port}{sc\+\_\+core\+::sc\+\_\+port}}$<$ \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a6474507942dcb5372c356fc812ca47b2}{fw\+\_\+interface\+\_\+type}}, \mbox{\hyperlink{class_sysc_add__pv}{N}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$ \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_acf9ef10b4a7a9224a7042bc4c5986b4f}{port\+\_\+type}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{typedef}} \mbox{\hyperlink{classsc__core_1_1sc__export}{sc\+\_\+core\+::sc\+\_\+export}}$<$ \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a12559e76a2f99426b4e4c2a44dc55de7}{bw\+\_\+interface\+\_\+type}} $>$ \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a4bc50478a2d5e8ea597c8e677a10264b}{export\+\_\+type}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{typedef}} \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket__b}{tlm\+\_\+base\+\_\+target\+\_\+socket\+\_\+b}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a6474507942dcb5372c356fc812ca47b2}{fw\+\_\+interface\+\_\+type}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a12559e76a2f99426b4e4c2a44dc55de7}{bw\+\_\+interface\+\_\+type}} $>$ \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a56643a7f23e3dfc722b1e348665c5a4e}{base\+\_\+target\+\_\+socket\+\_\+type}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{typedef}} \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket__b}{tlm\+\_\+base\+\_\+initiator\+\_\+socket\+\_\+b}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a6474507942dcb5372c356fc812ca47b2}{fw\+\_\+interface\+\_\+type}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a12559e76a2f99426b4e4c2a44dc55de7}{bw\+\_\+interface\+\_\+type}} $>$ \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a98f6a1c0b3c2e06e2e17e6bcedfc4e63}{base\+\_\+type}}
\end{DoxyCompactItemize}
\doxysubsection*{Public Types inherited from \mbox{\hyperlink{classsc__core_1_1sc__port__b}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ IF $>$}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{typedef}} \mbox{\hyperlink{classsc__core_1_1sc__port__base}{sc\+\_\+port\+\_\+base}} \mbox{\hyperlink{classsc__core_1_1sc__port__b_a99a096d4c0afaca0ecd111503e7c53b5}{base\+\_\+type}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{typedef}} \mbox{\hyperlink{classsc__core_1_1sc__port__b}{sc\+\_\+port\+\_\+b}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{IF}} $>$ \mbox{\hyperlink{classsc__core_1_1sc__port__b_a247d9a5be29f047574832c7ecad89f88}{this\+\_\+type}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{typedef}} \mbox{\hyperlink{classsc__core_1_1sc__port__b_a247d9a5be29f047574832c7ecad89f88}{this\+\_\+type}} \mbox{\hyperlink{classsc__core_1_1sc__port__b_a15b71cc19c23d5791ab075368422c873}{port\+\_\+type}}
\end{DoxyCompactItemize}
\doxysubsection*{Public Types inherited from \mbox{\hyperlink{classsc__core_1_1sc__port__base}{sc\+\_\+core\+::sc\+\_\+port\+\_\+base}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{typedef}} \mbox{\hyperlink{classsc__core_1_1sc__port__base}{sc\+\_\+port\+\_\+base}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a41e3b234bcace2db0619b2c90f18ca87}{this\+\_\+type}}
\end{DoxyCompactItemize}
\doxysubsection*{Public Types inherited from \mbox{\hyperlink{classsc__core_1_1sc__object}{sc\+\_\+core\+::sc\+\_\+object}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{typedef}} \mbox{\hyperlink{class_sysc_add__pv}{unsigned}} \mbox{\hyperlink{classsc__core_1_1sc__object_a38a53f30a8719f77e35df8965845819e}{phase\+\_\+cb\+\_\+mask}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_ad10ee7bb5a44a6b956850dc22661f2ce}{tlm\+\_\+base\+\_\+initiator\+\_\+socket}} ()
\item 
\mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a53fb74b5688565dfb839ee3a0ee736d5}{tlm\+\_\+base\+\_\+initiator\+\_\+socket}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{classsc__core_1_1sc__object_a4da9c6e99326cd2619958e049625bc58}{name}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_ad230a83fcba98bc6c004204b8b065736}{kind}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a7aa095043daf871f96c5f144c09dfae9}{bind}} (\mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a56643a7f23e3dfc722b1e348665c5a4e}{base\+\_\+target\+\_\+socket\+\_\+type}} \&s)
\item 
\mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_af3caac15b81f94ca3a5f366390a7f6ed}{operator()}} (\mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a56643a7f23e3dfc722b1e348665c5a4e}{base\+\_\+target\+\_\+socket\+\_\+type}} \&s)
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a3b1c18649587ed2f9cf11e8917571463}{bind}} (\mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a98f6a1c0b3c2e06e2e17e6bcedfc4e63}{base\+\_\+type}} \&s)
\item 
\mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_ae21ae51eeb84626d8e7cf1d71845b745}{operator()}} (\mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a98f6a1c0b3c2e06e2e17e6bcedfc4e63}{base\+\_\+type}} \&s)
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a81b09f858ba7412225a740f79d9fde55}{bind}} (\mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a12559e76a2f99426b4e4c2a44dc55de7}{bw\+\_\+interface\+\_\+type}} \&\mbox{\hyperlink{class_sysc_add__pv}{ifs}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_ad84eb3c4c4e43fa02002f987fdb55629}{operator()}} (\mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a12559e76a2f99426b4e4c2a44dc55de7}{bw\+\_\+interface\+\_\+type}} \&s)
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__port__base}{sc\+\_\+core\+::sc\+\_\+port\+\_\+base}} \& \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a69f47d761981a7ac99bf699032336974}{get\+\_\+port\+\_\+base}} ()
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__port__base}{sc\+\_\+core\+::sc\+\_\+port\+\_\+base}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \& \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_aa70f7c6e9012a93032e32502a0bfee7c}{get\+\_\+port\+\_\+base}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__export__base}{sc\+\_\+core\+::sc\+\_\+export\+\_\+base}} \& \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_aa28e69399a4416c31761589ce4decde9}{get\+\_\+export\+\_\+base}} ()
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__export__base}{sc\+\_\+core\+::sc\+\_\+export\+\_\+base}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \& \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a97a54f87247c3f390f7520e6503b5d14}{get\+\_\+export\+\_\+base}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_aa77c15039acb1adc837c9924a5719130}{get\+\_\+bus\+\_\+width}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{namespacetlm_a4c4ab9add0ec354433809466943bece8}{tlm\+\_\+socket\+\_\+category}} \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_aca446229803ab065a1bddcd2e005d678}{get\+\_\+socket\+\_\+category}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__port__b}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}} $>$ \& \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_affc701194f56a42df15287edc2e506c7}{get\+\_\+base\+\_\+port}} ()
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__port__b}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}} $>$ \mbox{\hyperlink{class_sysc_add__pv}{const}} \& \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a87bd5da8f52dece099ddd2abc8055d83}{get\+\_\+base\+\_\+port}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}} \& \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a7c7404e0630d8f1a63405afdb999aa69}{get\+\_\+base\+\_\+interface}} ()
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \& \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a3ce5e821bdfac023bce67290aa5a30f7}{get\+\_\+base\+\_\+interface}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__export}{sc\+\_\+core\+::sc\+\_\+export}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}} $>$ \& \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a4cb8787063a91caded0d4b63f114c270}{get\+\_\+base\+\_\+export}} ()
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__export}{sc\+\_\+core\+::sc\+\_\+export}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}} $>$ \mbox{\hyperlink{class_sysc_add__pv}{const}} \& \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_aea6b9d97e14c73f2d350381702acdfa4}{get\+\_\+base\+\_\+export}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \mbox{\hyperlink{classtlm_1_1tlm__base__socket__if}{tlm\+::tlm\+\_\+base\+\_\+socket\+\_\+if}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__type__index}{sc\+\_\+core\+::sc\+\_\+type\+\_\+index}} \mbox{\hyperlink{classtlm_1_1tlm__base__socket__if_ab51465d195bd6350a6172088ebf7dd81}{get\+\_\+protocol\+\_\+types}} () \mbox{\hyperlink{class_sysc_add__pv}{const}} =0
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket__b}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket\+\_\+b$<$ BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF $>$}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket__b_a3f086c968a861e9d1fd720af5035b884}{\texorpdfstring{$\sim$}{\string~}tlm\+\_\+base\+\_\+initiator\+\_\+socket\+\_\+b}} ()
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \mbox{\hyperlink{classsc__core_1_1sc__port}{sc\+\_\+core\+::sc\+\_\+port$<$ IF, N, P $>$}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classsc__core_1_1sc__port_a5d5899d71f4b216585ef575d3ba248e0}{sc\+\_\+port}} ()
\item 
\mbox{\hyperlink{classsc__core_1_1sc__port_aae2c9e3615c8deb2dd920a6bc40b08f6}{sc\+\_\+port}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{class_sysc_add__pv}{name\+\_\+}})
\item 
\mbox{\hyperlink{classsc__core_1_1sc__port_a9c73c08ae2a2b0202068ab4b057bfff4}{sc\+\_\+port}} (\mbox{\hyperlink{class_sysc_add__pv}{IF}} \&\mbox{\hyperlink{class_sysc_add__pv}{interface\+\_\+}})
\item 
\mbox{\hyperlink{classsc__core_1_1sc__port_a40e00d99862a802c41d03ee21bbf584f}{sc\+\_\+port}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{class_sysc_add__pv}{name\+\_\+}}, \mbox{\hyperlink{class_sysc_add__pv}{IF}} \&\mbox{\hyperlink{class_sysc_add__pv}{interface\+\_\+}})
\item 
\mbox{\hyperlink{classsc__core_1_1sc__port_a319319fb574eebe704360721eac2c068}{sc\+\_\+port}} (\mbox{\hyperlink{classsc__core_1_1sc__port_a1adf5dc9835ae17e60f5d30be867b71d}{base\+\_\+type}} \&\mbox{\hyperlink{class_sysc_add__pv}{parent\+\_\+}})
\item 
\mbox{\hyperlink{classsc__core_1_1sc__port_afc783861f40f24b01ca82b47cbfb14b2}{sc\+\_\+port}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{class_sysc_add__pv}{name\+\_\+}}, \mbox{\hyperlink{classsc__core_1_1sc__port_a1adf5dc9835ae17e60f5d30be867b71d}{base\+\_\+type}} \&\mbox{\hyperlink{class_sysc_add__pv}{parent\+\_\+}})
\item 
\mbox{\hyperlink{classsc__core_1_1sc__port_a1ed164b1004e278a406559a51effa3ca}{sc\+\_\+port}} (\mbox{\hyperlink{classsc__core_1_1sc__port_a39b8368a506b5dbe12506ba49e8fdd93}{this\+\_\+type}} \&\mbox{\hyperlink{class_sysc_add__pv}{parent\+\_\+}})
\item 
\mbox{\hyperlink{classsc__core_1_1sc__port_a0a4aea5992c1e325612f225d77743335}{sc\+\_\+port}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{class_sysc_add__pv}{name\+\_\+}}, \mbox{\hyperlink{classsc__core_1_1sc__port_a39b8368a506b5dbe12506ba49e8fdd93}{this\+\_\+type}} \&\mbox{\hyperlink{class_sysc_add__pv}{parent\+\_\+}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__port_a05ed24ccefa54ef482f24285caa6f1ef}{\texorpdfstring{$\sim$}{\string~}sc\+\_\+port}} ()
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \mbox{\hyperlink{classsc__core_1_1sc__port__b}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ IF $>$}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{sc__export_8h_a466f5704d1009220cf98a922ea022613}{SC\+\_\+\+VIRTUAL\+\_\+}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__b_a57e3906f259f38ad18792956d80b73f0}{bind}} (\mbox{\hyperlink{class_sysc_add__pv}{IF}} \&\mbox{\hyperlink{class_sysc_add__pv}{interface\+\_\+}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__b_aaadb0a30f3d3760dbe02ffe7ff7bb2f9}{operator()}} (\mbox{\hyperlink{class_sysc_add__pv}{IF}} \&\mbox{\hyperlink{class_sysc_add__pv}{interface\+\_\+}})
\item 
\mbox{\hyperlink{sc__export_8h_a466f5704d1009220cf98a922ea022613}{SC\+\_\+\+VIRTUAL\+\_\+}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__b_aa368f463c7a9460b05720b4b4b85ca46}{bind}} (\mbox{\hyperlink{classsc__core_1_1sc__port__b_a15b71cc19c23d5791ab075368422c873}{port\+\_\+type}} \&\mbox{\hyperlink{class_sysc_add__pv}{parent\+\_\+}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__b_a4bb01c2a2ce925e91069fbe9f733091c}{operator()}} (\mbox{\hyperlink{classsc__core_1_1sc__port__b_a15b71cc19c23d5791ab075368422c873}{port\+\_\+type}} \&\mbox{\hyperlink{class_sysc_add__pv}{parent\+\_\+}})
\item 
int \mbox{\hyperlink{classsc__core_1_1sc__port__b_a90b19c6a12abb609b80dff024b991526}{size}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{IF}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classsc__core_1_1sc__port__b_a19f1c46c4ab383654369c8b9654b7745}{operator-\/$>$}} ()
\item 
\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{IF}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classsc__core_1_1sc__port__b_a67faacb13ed075b79fbc51633f1f1437}{operator-\/$>$}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{IF}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classsc__core_1_1sc__port__b_a9a14346a0fc16a6cdc18513c46c14d2d}{get\+\_\+interface}} (int \mbox{\hyperlink{class_sysc_add__pv}{iface\+\_\+i}}) \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{IF}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classsc__core_1_1sc__port__b_ab0fd6b672c20d321f5848acb7601f5a3}{get\+\_\+interface}} (int \mbox{\hyperlink{class_sysc_add__pv}{iface\+\_\+i}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{IF}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classsc__core_1_1sc__port__b_a8e23ab2bef0c0ddc12a0b59c942a3c0e}{operator\mbox{[}$\,$\mbox{]}}} (int \mbox{\hyperlink{class_sysc_add__pv}{index\+\_\+}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{IF}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classsc__core_1_1sc__port__b_ad955409cd413959ea3060b0ed86f2d27}{operator\mbox{[}$\,$\mbox{]}}} (int \mbox{\hyperlink{class_sysc_add__pv}{index\+\_\+}}) \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+interface}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classsc__core_1_1sc__port__b_a01fc6f573d40f47a969b905f8bf7f548}{get\+\_\+interface}} ()
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+interface}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7bff29f3e1be405f7b4f0a398c07f969}{get\+\_\+interface}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__type__index}{sc\+\_\+type\+\_\+index}} \mbox{\hyperlink{classsc__core_1_1sc__port__b_a0dd324e6e316703fc1c28f36557c456e}{get\+\_\+interface\+\_\+type}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \mbox{\hyperlink{classsc__core_1_1sc__port__base}{sc\+\_\+core\+::sc\+\_\+port\+\_\+base}}}
\begin{DoxyCompactItemize}
\item 
int \mbox{\hyperlink{classsc__core_1_1sc__port__base_a6448d53a209be65590b26e0547516aec}{bind\+\_\+count}} ()
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \mbox{\hyperlink{classsc__core_1_1sc__object}{sc\+\_\+core\+::sc\+\_\+object}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classsc__core_1_1sc__object_a4da9c6e99326cd2619958e049625bc58}{name}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classsc__core_1_1sc__object_a52a5e8ada0dccc09f2454f3e7c5034d8}{basename}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__object_a75778dff40cf1bf16fc4eb74346d923c}{print}} (\+::std\+::ostream \&\mbox{\hyperlink{class_sysc_add__pv}{os}}=\+::std\+::cout) \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__object_aea8d11dcba6236902df7f099ac558b80}{dump}} (\+::std\+::ostream \&\mbox{\hyperlink{class_sysc_add__pv}{os}}=\+::std\+::cout) \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__object_a8420debe6ce97f5b07e7dde92efe7cf1}{trace}} (\mbox{\hyperlink{classsc__core_1_1sc__trace__file}{sc\+\_\+trace\+\_\+file}} \texorpdfstring{$\ast$}{*}tf) \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{classsc__core_1_1sc__simcontext}{sc\+\_\+simcontext}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classsc__core_1_1sc__object_a734fbb61f5d2b905a276ad0e463105a7}{simcontext}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{bool}} \mbox{\hyperlink{classsc__core_1_1sc__object_a65d95751bce0508ac71364fb6e6fe973}{add\+\_\+attribute}} (\mbox{\hyperlink{classsc__core_1_1sc__attr__base}{sc\+\_\+attr\+\_\+base}} \&)
\item 
\mbox{\hyperlink{classsc__core_1_1sc__attr__base}{sc\+\_\+attr\+\_\+base}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classsc__core_1_1sc__object_a86eeb5631e218151315dda30aa0065b2}{get\+\_\+attribute}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} std\+::string \&\mbox{\hyperlink{class_sysc_add__pv}{name\+\_\+}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__attr__base}{sc\+\_\+attr\+\_\+base}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classsc__core_1_1sc__object_a67ab456d61770c4bad5f775c6935f248}{get\+\_\+attribute}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} std\+::string \&\mbox{\hyperlink{class_sysc_add__pv}{name\+\_\+}}) \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{classsc__core_1_1sc__attr__base}{sc\+\_\+attr\+\_\+base}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classsc__core_1_1sc__object_aa98279f99eb9e3a80879fe158f7b5b02}{remove\+\_\+attribute}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} std\+::string \&\mbox{\hyperlink{class_sysc_add__pv}{name\+\_\+}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__object_a812edfdd89e6536ff7e479bbe7296cc6}{remove\+\_\+all\+\_\+attributes}} ()
\item 
int \mbox{\hyperlink{classsc__core_1_1sc__object_a5a1213ba04041e8caa6140cac50f12e9}{num\+\_\+attributes}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{classsc__core_1_1sc__attr__cltn}{sc\+\_\+attr\+\_\+cltn}} \& \mbox{\hyperlink{classsc__core_1_1sc__object_abcf1bd476f7ca351105533686b17afc4}{attr\+\_\+cltn}} ()
\item 
\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__attr__cltn}{sc\+\_\+attr\+\_\+cltn}} \& \mbox{\hyperlink{classsc__core_1_1sc__object_ad55e2b84c2e3216df4ac08929a2a6f46}{attr\+\_\+cltn}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{const}} std\+::vector$<$ \mbox{\hyperlink{classsc__core_1_1sc__event}{sc\+\_\+event}} \texorpdfstring{$\ast$}{*} $>$ \& \mbox{\hyperlink{classsc__core_1_1sc__object_a01b26c4f85b8cdb37f9add5e8b6a983a}{get\+\_\+child\+\_\+events}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{const}} std\+::vector$<$ \mbox{\hyperlink{classsc__core_1_1sc__object}{sc\+\_\+object}} \texorpdfstring{$\ast$}{*} $>$ \& \mbox{\hyperlink{classsc__core_1_1sc__object_aee37abd169adf3d7fd5ef3aea5e232f3}{get\+\_\+child\+\_\+objects}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{classsc__core_1_1sc__object}{sc\+\_\+object}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classsc__core_1_1sc__object_a000b9b011b231abe61d52bc895a9863d}{get\+\_\+parent}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{classsc__core_1_1sc__object}{sc\+\_\+object}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classsc__core_1_1sc__object_a07f34b1c9c8720e6b4b32ea98bacab09}{get\+\_\+parent\+\_\+object}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Protected Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a4bc50478a2d5e8ea597c8e677a10264b}{export\+\_\+type}} \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a9f37eba5d2e603d77bbb6725c63b0557}{m\+\_\+export}}
\end{DoxyCompactItemize}
\doxysubsection*{Protected Attributes inherited from \mbox{\hyperlink{classsc__core_1_1sc__port__base}{sc\+\_\+core\+::sc\+\_\+port\+\_\+base}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{sc\+\_\+bind\+\_\+info}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classsc__core_1_1sc__port__base_aa8b1c991b599ac1fed5bdf1898ff51e5}{m\+\_\+bind\+\_\+info}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Friends}
\begin{DoxyCompactItemize}
\item 
{\footnotesize template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int , \mbox{\hyperlink{class_sysc_add__pv}{typename}} , \mbox{\hyperlink{class_sysc_add__pv}{typename}} , int , \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} $>$ }\\\mbox{\hyperlink{class_sysc_add__pv}{class}} \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_af4fa55160103982f86f959cfdc303cbf}{tlm\+\_\+base\+\_\+target\+\_\+socket}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Additional Inherited Members}
\doxysubsection*{Protected Member Functions inherited from \mbox{\hyperlink{classtlm_1_1tlm__base__socket__if}{tlm\+::tlm\+\_\+base\+\_\+socket\+\_\+if}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classtlm_1_1tlm__base__socket__if_a019499978858e8bc60354bd79e98c241}{\texorpdfstring{$\sim$}{\string~}tlm\+\_\+base\+\_\+socket\+\_\+if}} ()
\end{DoxyCompactItemize}
\doxysubsection*{Protected Member Functions inherited from \mbox{\hyperlink{classsc__core_1_1sc__port__b}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b$<$ IF $>$}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classsc__core_1_1sc__port__b_a0d86878f1170c7db006778082535906a}{sc\+\_\+port\+\_\+b}} (int \mbox{\hyperlink{class_sysc_add__pv}{max\+\_\+size\+\_\+}}, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+port\+\_\+policy}} policy=\mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9ebae5eac58d624fbaafa84db6b644cdea0d}{SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND}})
\item 
\mbox{\hyperlink{classsc__core_1_1sc__port__b_a7c1c20d80257de1e0d282cb2cfe298df}{sc\+\_\+port\+\_\+b}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{class_sysc_add__pv}{name\+\_\+}}, int \mbox{\hyperlink{class_sysc_add__pv}{max\+\_\+size\+\_\+}}, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+port\+\_\+policy}} policy=\mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9ebae5eac58d624fbaafa84db6b644cdea0d}{SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7bd4000f6457ef6c6a8c7b6073d7e71b}{\texorpdfstring{$\sim$}{\string~}sc\+\_\+port\+\_\+b}} ()
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} int \mbox{\hyperlink{classsc__core_1_1sc__port__b_a6b530248b9c4ca08da914b0f9b70c072}{vbind}} (\mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+interface}} \&)
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} int \mbox{\hyperlink{classsc__core_1_1sc__port__b_aaf4a3b72b61e007e45e196320a2c9069}{vbind}} (\mbox{\hyperlink{classsc__core_1_1sc__port__base}{sc\+\_\+port\+\_\+base}} \&)
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__b_a7b52ca906e645869c91f57b328989f8f}{make\+\_\+sensitive}} (\mbox{\hyperlink{namespacesc__core_a624b4003393c71616779c6342b40c076}{sc\+\_\+thread\+\_\+handle}}, \mbox{\hyperlink{classsc__core_1_1sc__event__finder}{sc\+\_\+event\+\_\+finder}} \texorpdfstring{$\ast$}{*}=0) \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__b_a36298239f77fd864ec73c744161ef3f2}{make\+\_\+sensitive}} (\mbox{\hyperlink{namespacesc__core_a241f0ad0f913c222aa11123bdc0ec330}{sc\+\_\+method\+\_\+handle}}, \mbox{\hyperlink{classsc__core_1_1sc__event__finder}{sc\+\_\+event\+\_\+finder}} \texorpdfstring{$\ast$}{*}=0) \mbox{\hyperlink{class_sysc_add__pv}{const}}
\end{DoxyCompactItemize}
\doxysubsection*{Protected Member Functions inherited from \mbox{\hyperlink{classsc__core_1_1sc__port__base}{sc\+\_\+core\+::sc\+\_\+port\+\_\+base}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classsc__core_1_1sc__port__base_a49a2335e1b3f7058c1f9445151874d1e}{sc\+\_\+port\+\_\+base}} (int \mbox{\hyperlink{class_sysc_add__pv}{max\+\_\+size\+\_\+}}, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+port\+\_\+policy}} policy=\mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9ebae5eac58d624fbaafa84db6b644cdea0d}{SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND}})
\item 
\mbox{\hyperlink{classsc__core_1_1sc__port__base_a2128f4445171e7625633365906ab012c}{sc\+\_\+port\+\_\+base}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{class_sysc_add__pv}{name\+\_\+}}, int \mbox{\hyperlink{class_sysc_add__pv}{max\+\_\+size\+\_\+}}, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+port\+\_\+policy}} policy=\mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9ebae5eac58d624fbaafa84db6b644cdea0d}{SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a2b8424bc3b800e4ed426183fbbdb0d41}{\texorpdfstring{$\sim$}{\string~}sc\+\_\+port\+\_\+base}} ()
\item 
\mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a0684ec254aaf508e1a265521e2adf489}{bind}} (\mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+interface}} \&\mbox{\hyperlink{class_sysc_add__pv}{interface\+\_\+}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_ad223e4f31a0d17731a7bc60423731ae0}{bind}} (\mbox{\hyperlink{classsc__core_1_1sc__port__base_a41e3b234bcace2db0619b2c90f18ca87}{this\+\_\+type}} \&\mbox{\hyperlink{class_sysc_add__pv}{parent\+\_\+}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_abd3794439fb67b489a57b95925c78a20}{before\+\_\+end\+\_\+of\+\_\+elaboration}} ()
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a6de92b3f34b64c853599c40d5a42a15a}{end\+\_\+of\+\_\+elaboration}} ()
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a262b9ec042009301a6a170b8258245e1}{start\+\_\+of\+\_\+simulation}} ()
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_aec39c7c931426fc6a5c4bb602e6a540c}{end\+\_\+of\+\_\+simulation}} ()
\item 
\mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a73bc9bb3eb8b6c58ac783394ff788b4a}{report\+\_\+error}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*}id, \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{class_sysc_add__pv}{add\+\_\+msg}}=0) \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_a59308809e967032b25e99964d39dfcb9}{add\+\_\+static\+\_\+event}} (\mbox{\hyperlink{namespacesc__core_a241f0ad0f913c222aa11123bdc0ec330}{sc\+\_\+method\+\_\+handle}} \mbox{\hyperlink{class_sysc_add__pv}{process\+\_\+p}}, \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__event}{sc\+\_\+event}} \&event) \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__port__base_ae7f97fa6790c6ee01c6fedc56f52d404}{add\+\_\+static\+\_\+event}} (\mbox{\hyperlink{namespacesc__core_a624b4003393c71616779c6342b40c076}{sc\+\_\+thread\+\_\+handle}} \mbox{\hyperlink{class_sysc_add__pv}{process\+\_\+p}}, \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__event}{sc\+\_\+event}} \&event) \mbox{\hyperlink{class_sysc_add__pv}{const}}
\end{DoxyCompactItemize}
\doxysubsection*{Protected Member Functions inherited from \mbox{\hyperlink{classsc__core_1_1sc__object}{sc\+\_\+core\+::sc\+\_\+object}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classsc__core_1_1sc__object_a3369d21ab73ffa0f2d27be6cf11b6759}{sc\+\_\+object}} ()
\item 
\mbox{\hyperlink{classsc__core_1_1sc__object_ac094446cdc95b8606ace0c8e301af6b7}{sc\+\_\+object}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{class_sysc_add__pv}{nm}})
\item 
\mbox{\hyperlink{classsc__core_1_1sc__object_a367fc3501af7bef3a11017a28a9fdcca}{sc\+\_\+object}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__object}{sc\+\_\+object}} \&)
\item 
\mbox{\hyperlink{classsc__core_1_1sc__object}{sc\+\_\+object}} \& \mbox{\hyperlink{classsc__core_1_1sc__object_a0e79bf80bc35065e23bef0d9ffb7e2ae}{operator=}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__object}{sc\+\_\+object}} \&)
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__object_a5b861716606ce329ee9a16b6d8f13e28}{\texorpdfstring{$\sim$}{\string~}sc\+\_\+object}} ()
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__object_a39ba1a14f5ce703758c2f982051981db}{add\+\_\+child\+\_\+event}} (\mbox{\hyperlink{classsc__core_1_1sc__event}{sc\+\_\+event}} \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{class_sysc_add__pv}{event\+\_\+p}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__object_ac3e4e798ea9220a9cb9401542c43ab4c}{add\+\_\+child\+\_\+object}} (\mbox{\hyperlink{classsc__core_1_1sc__object}{sc\+\_\+object}} \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{class_sysc_add__pv}{object\+\_\+p}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{bool}} \mbox{\hyperlink{classsc__core_1_1sc__object_a3e1c8fe2344ba4a074caf02038cc1745}{remove\+\_\+child\+\_\+event}} (\mbox{\hyperlink{classsc__core_1_1sc__event}{sc\+\_\+event}} \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{class_sysc_add__pv}{event\+\_\+p}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{bool}} \mbox{\hyperlink{classsc__core_1_1sc__object_a79b493824069d6fccab14fc8d12f7648}{remove\+\_\+child\+\_\+object}} (\mbox{\hyperlink{classsc__core_1_1sc__object}{sc\+\_\+object}} \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{class_sysc_add__pv}{object\+\_\+p}})
\item 
\mbox{\hyperlink{classsc__core_1_1sc__object_a38a53f30a8719f77e35df8965845819e}{phase\+\_\+cb\+\_\+mask}} \mbox{\hyperlink{classsc__core_1_1sc__object_a98573c57438867b3373d5c09c5aefbc2}{register\+\_\+simulation\+\_\+phase\+\_\+callback}} (\mbox{\hyperlink{classsc__core_1_1sc__object_a38a53f30a8719f77e35df8965845819e}{phase\+\_\+cb\+\_\+mask}})
\item 
\mbox{\hyperlink{classsc__core_1_1sc__object_a38a53f30a8719f77e35df8965845819e}{phase\+\_\+cb\+\_\+mask}} \mbox{\hyperlink{classsc__core_1_1sc__object_ab7e23f225ea242450a151b390d28c872}{unregister\+\_\+simulation\+\_\+phase\+\_\+callback}} (\mbox{\hyperlink{classsc__core_1_1sc__object_a38a53f30a8719f77e35df8965845819e}{phase\+\_\+cb\+\_\+mask}})
\end{DoxyCompactItemize}


\doxysubsection{Member Typedef Documentation}
\Hypertarget{classtlm_1_1tlm__base__initiator__socket_a56643a7f23e3dfc722b1e348665c5a4e}\label{classtlm_1_1tlm__base__initiator__socket_a56643a7f23e3dfc722b1e348665c5a4e} 
\index{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}!base\_target\_socket\_type@{base\_target\_socket\_type}}
\index{base\_target\_socket\_type@{base\_target\_socket\_type}!tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}}
\doxysubsubsection{\texorpdfstring{base\_target\_socket\_type}{base\_target\_socket\_type}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$, int N = 1, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{typedef}} \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket__b}{tlm\+\_\+base\+\_\+target\+\_\+socket\+\_\+b}}$<$\mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a6474507942dcb5372c356fc812ca47b2}{fw\+\_\+interface\+\_\+type}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a12559e76a2f99426b4e4c2a44dc55de7}{bw\+\_\+interface\+\_\+type}}$>$ \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{N}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$\+::base\+\_\+target\+\_\+socket\+\_\+type}

\Hypertarget{classtlm_1_1tlm__base__initiator__socket_a98f6a1c0b3c2e06e2e17e6bcedfc4e63}\label{classtlm_1_1tlm__base__initiator__socket_a98f6a1c0b3c2e06e2e17e6bcedfc4e63} 
\index{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}!base\_type@{base\_type}}
\index{base\_type@{base\_type}!tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}}
\doxysubsubsection{\texorpdfstring{base\_type}{base\_type}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$, int N = 1, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{typedef}} \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket__b}{tlm\+\_\+base\+\_\+initiator\+\_\+socket\+\_\+b}}$<$\mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a6474507942dcb5372c356fc812ca47b2}{fw\+\_\+interface\+\_\+type}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a12559e76a2f99426b4e4c2a44dc55de7}{bw\+\_\+interface\+\_\+type}}$>$ \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{N}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$\+::base\+\_\+type}

\Hypertarget{classtlm_1_1tlm__base__initiator__socket_a12559e76a2f99426b4e4c2a44dc55de7}\label{classtlm_1_1tlm__base__initiator__socket_a12559e76a2f99426b4e4c2a44dc55de7} 
\index{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}!bw\_interface\_type@{bw\_interface\_type}}
\index{bw\_interface\_type@{bw\_interface\_type}!tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}}
\doxysubsubsection{\texorpdfstring{bw\_interface\_type}{bw\_interface\_type}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$, int N = 1, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{typedef}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}} \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{N}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$\+::bw\+\_\+interface\+\_\+type}

\Hypertarget{classtlm_1_1tlm__base__initiator__socket_a4bc50478a2d5e8ea597c8e677a10264b}\label{classtlm_1_1tlm__base__initiator__socket_a4bc50478a2d5e8ea597c8e677a10264b} 
\index{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}!export\_type@{export\_type}}
\index{export\_type@{export\_type}!tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}}
\doxysubsubsection{\texorpdfstring{export\_type}{export\_type}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$, int N = 1, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{typedef}} \mbox{\hyperlink{classsc__core_1_1sc__export}{sc\+\_\+core\+::sc\+\_\+export}}$<$\mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a12559e76a2f99426b4e4c2a44dc55de7}{bw\+\_\+interface\+\_\+type}}$>$ \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{N}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$\+::export\+\_\+type}

\Hypertarget{classtlm_1_1tlm__base__initiator__socket_a6474507942dcb5372c356fc812ca47b2}\label{classtlm_1_1tlm__base__initiator__socket_a6474507942dcb5372c356fc812ca47b2} 
\index{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}!fw\_interface\_type@{fw\_interface\_type}}
\index{fw\_interface\_type@{fw\_interface\_type}!tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}}
\doxysubsubsection{\texorpdfstring{fw\_interface\_type}{fw\_interface\_type}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$, int N = 1, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{typedef}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}} \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{N}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$\+::fw\+\_\+interface\+\_\+type}

\Hypertarget{classtlm_1_1tlm__base__initiator__socket_acf9ef10b4a7a9224a7042bc4c5986b4f}\label{classtlm_1_1tlm__base__initiator__socket_acf9ef10b4a7a9224a7042bc4c5986b4f} 
\index{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}!port\_type@{port\_type}}
\index{port\_type@{port\_type}!tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}}
\doxysubsubsection{\texorpdfstring{port\_type}{port\_type}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$, int N = 1, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{typedef}} \mbox{\hyperlink{classsc__core_1_1sc__port}{sc\+\_\+core\+::sc\+\_\+port}}$<$\mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a6474507942dcb5372c356fc812ca47b2}{fw\+\_\+interface\+\_\+type}},\mbox{\hyperlink{class_sysc_add__pv}{N}},\mbox{\hyperlink{class_sysc_add__pv}{POL}}$>$ \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{N}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$\+::port\+\_\+type}



\doxysubsection{Constructor \& Destructor Documentation}
\Hypertarget{classtlm_1_1tlm__base__initiator__socket_ad10ee7bb5a44a6b956850dc22661f2ce}\label{classtlm_1_1tlm__base__initiator__socket_ad10ee7bb5a44a6b956850dc22661f2ce} 
\index{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}!tlm\_base\_initiator\_socket@{tlm\_base\_initiator\_socket}}
\index{tlm\_base\_initiator\_socket@{tlm\_base\_initiator\_socket}!tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}}
\doxysubsubsection{\texorpdfstring{tlm\_base\_initiator\_socket()}{tlm\_base\_initiator\_socket()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$, int N = 1, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
\mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{N}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}

\Hypertarget{classtlm_1_1tlm__base__initiator__socket_a53fb74b5688565dfb839ee3a0ee736d5}\label{classtlm_1_1tlm__base__initiator__socket_a53fb74b5688565dfb839ee3a0ee736d5} 
\index{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}!tlm\_base\_initiator\_socket@{tlm\_base\_initiator\_socket}}
\index{tlm\_base\_initiator\_socket@{tlm\_base\_initiator\_socket}!tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}}
\doxysubsubsection{\texorpdfstring{tlm\_base\_initiator\_socket()}{tlm\_base\_initiator\_socket()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$, int N = 1, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
\mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{N}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*}}]{name }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [explicit]}}



\doxysubsection{Member Function Documentation}
\Hypertarget{classtlm_1_1tlm__base__initiator__socket_a7aa095043daf871f96c5f144c09dfae9}\label{classtlm_1_1tlm__base__initiator__socket_a7aa095043daf871f96c5f144c09dfae9} 
\index{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}!bind@{bind}}
\index{bind@{bind}!tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}}
\doxysubsubsection{\texorpdfstring{bind()}{bind()}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$, int N = 1, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{N}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$\+::bind (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a56643a7f23e3dfc722b1e348665c5a4e}{base\+\_\+target\+\_\+socket\+\_\+type}} \&}]{s }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Reimplemented in \mbox{\hyperlink{classtlm__utils_1_1multi__passthrough__initiator__socket_a20878da423e58059408a3a420068d2f5}{tlm\+\_\+utils\+::multi\+\_\+passthrough\+\_\+initiator\+\_\+socket$<$ MODULE, BUSWIDTH, TYPES, N, POL $>$}}, and \mbox{\hyperlink{classtlm__utils_1_1multi__passthrough__initiator__socket_a20878da423e58059408a3a420068d2f5}{tlm\+\_\+utils\+::multi\+\_\+passthrough\+\_\+initiator\+\_\+socket$<$ MODULE, 32, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, 0, sc\+\_\+core\+::\+SC\+\_\+\+ZERO\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classtlm_1_1tlm__base__initiator__socket_a7aa095043daf871f96c5f144c09dfae9_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=340pt]{classtlm_1_1tlm__base__initiator__socket_a7aa095043daf871f96c5f144c09dfae9_icgraph}
\end{center}
\end{figure}
\Hypertarget{classtlm_1_1tlm__base__initiator__socket_a3b1c18649587ed2f9cf11e8917571463}\label{classtlm_1_1tlm__base__initiator__socket_a3b1c18649587ed2f9cf11e8917571463} 
\index{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}!bind@{bind}}
\index{bind@{bind}!tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}}
\doxysubsubsection{\texorpdfstring{bind()}{bind()}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$, int N = 1, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{N}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$\+::bind (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a98f6a1c0b3c2e06e2e17e6bcedfc4e63}{base\+\_\+type}} \&}]{s }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classtlm_1_1tlm__base__initiator__socket_a3b1c18649587ed2f9cf11e8917571463_cgraph}
\end{center}
\end{figure}
\Hypertarget{classtlm_1_1tlm__base__initiator__socket_a81b09f858ba7412225a740f79d9fde55}\label{classtlm_1_1tlm__base__initiator__socket_a81b09f858ba7412225a740f79d9fde55} 
\index{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}!bind@{bind}}
\index{bind@{bind}!tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}}
\doxysubsubsection{\texorpdfstring{bind()}{bind()}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$, int N = 1, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{N}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$\+::bind (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a12559e76a2f99426b4e4c2a44dc55de7}{bw\+\_\+interface\+\_\+type}} \&}]{ifs }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classtlm_1_1tlm__base__initiator__socket_a81b09f858ba7412225a740f79d9fde55_cgraph}
\end{center}
\end{figure}
\Hypertarget{classtlm_1_1tlm__base__initiator__socket_a4cb8787063a91caded0d4b63f114c270}\label{classtlm_1_1tlm__base__initiator__socket_a4cb8787063a91caded0d4b63f114c270} 
\index{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}!get\_base\_export@{get\_base\_export}}
\index{get\_base\_export@{get\_base\_export}!tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}}
\doxysubsubsection{\texorpdfstring{get\_base\_export()}{get\_base\_export()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$, int N = 1, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__export}{sc\+\_\+core\+::sc\+\_\+export}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}} $>$ \& \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{N}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$\+::get\+\_\+base\+\_\+export (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Implements \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket__b_a2d195ff497abb5bf597bf9bbb494bd41}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket\+\_\+b$<$ BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF $>$}}.



Reimplemented in \mbox{\hyperlink{classtlm__utils_1_1multi__passthrough__initiator__socket_a377360abfa992f2f258cb1a21a8b7597}{tlm\+\_\+utils\+::multi\+\_\+passthrough\+\_\+initiator\+\_\+socket$<$ MODULE, BUSWIDTH, TYPES, N, POL $>$}}, and \mbox{\hyperlink{classtlm__utils_1_1multi__passthrough__initiator__socket_a377360abfa992f2f258cb1a21a8b7597}{tlm\+\_\+utils\+::multi\+\_\+passthrough\+\_\+initiator\+\_\+socket$<$ MODULE, 32, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, 0, sc\+\_\+core\+::\+SC\+\_\+\+ZERO\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classtlm_1_1tlm__base__initiator__socket_a4cb8787063a91caded0d4b63f114c270_icgraph}
\end{center}
\end{figure}
\Hypertarget{classtlm_1_1tlm__base__initiator__socket_aea6b9d97e14c73f2d350381702acdfa4}\label{classtlm_1_1tlm__base__initiator__socket_aea6b9d97e14c73f2d350381702acdfa4} 
\index{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}!get\_base\_export@{get\_base\_export}}
\index{get\_base\_export@{get\_base\_export}!tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}}
\doxysubsubsection{\texorpdfstring{get\_base\_export()}{get\_base\_export()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$, int N = 1, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__export}{sc\+\_\+core\+::sc\+\_\+export}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}} $>$ \mbox{\hyperlink{class_sysc_add__pv}{const}}  \& \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{N}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$\+::get\+\_\+base\+\_\+export (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Implements \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket__b_a059589d7c05e8e63f16a9ed256eed8ea}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket\+\_\+b$<$ BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF $>$}}.



Reimplemented in \mbox{\hyperlink{classtlm__utils_1_1multi__passthrough__initiator__socket_ab4806fac4cfee12e7038df07fe7ea4fe}{tlm\+\_\+utils\+::multi\+\_\+passthrough\+\_\+initiator\+\_\+socket$<$ MODULE, BUSWIDTH, TYPES, N, POL $>$}}, and \mbox{\hyperlink{classtlm__utils_1_1multi__passthrough__initiator__socket_ab4806fac4cfee12e7038df07fe7ea4fe}{tlm\+\_\+utils\+::multi\+\_\+passthrough\+\_\+initiator\+\_\+socket$<$ MODULE, 32, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, 0, sc\+\_\+core\+::\+SC\+\_\+\+ZERO\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}.

\Hypertarget{classtlm_1_1tlm__base__initiator__socket_a7c7404e0630d8f1a63405afdb999aa69}\label{classtlm_1_1tlm__base__initiator__socket_a7c7404e0630d8f1a63405afdb999aa69} 
\index{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}!get\_base\_interface@{get\_base\_interface}}
\index{get\_base\_interface@{get\_base\_interface}!tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}}
\doxysubsubsection{\texorpdfstring{get\_base\_interface()}{get\_base\_interface()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$, int N = 1, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}} \& \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{N}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$\+::get\+\_\+base\+\_\+interface (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Implements \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket__b_ac9907db2255d7798e6a24affdefd0498}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket\+\_\+b$<$ BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF $>$}}.



Reimplemented in \mbox{\hyperlink{classtlm__utils_1_1multi__passthrough__initiator__socket_aa2cae721f896e56b24b5cf80fa876072}{tlm\+\_\+utils\+::multi\+\_\+passthrough\+\_\+initiator\+\_\+socket$<$ MODULE, BUSWIDTH, TYPES, N, POL $>$}}, and \mbox{\hyperlink{classtlm__utils_1_1multi__passthrough__initiator__socket_aa2cae721f896e56b24b5cf80fa876072}{tlm\+\_\+utils\+::multi\+\_\+passthrough\+\_\+initiator\+\_\+socket$<$ MODULE, 32, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, 0, sc\+\_\+core\+::\+SC\+\_\+\+ZERO\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classtlm_1_1tlm__base__initiator__socket_a7c7404e0630d8f1a63405afdb999aa69_icgraph}
\end{center}
\end{figure}
\Hypertarget{classtlm_1_1tlm__base__initiator__socket_a3ce5e821bdfac023bce67290aa5a30f7}\label{classtlm_1_1tlm__base__initiator__socket_a3ce5e821bdfac023bce67290aa5a30f7} 
\index{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}!get\_base\_interface@{get\_base\_interface}}
\index{get\_base\_interface@{get\_base\_interface}!tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}}
\doxysubsubsection{\texorpdfstring{get\_base\_interface()}{get\_base\_interface()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$, int N = 1, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}} \mbox{\hyperlink{class_sysc_add__pv}{const}}  \& \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{N}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$\+::get\+\_\+base\+\_\+interface (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Implements \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket__b_a48ee5f9095db1c9b20e68283dd74dd24}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket\+\_\+b$<$ BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF $>$}}.



Reimplemented in \mbox{\hyperlink{classtlm__utils_1_1multi__passthrough__initiator__socket_a193c60b506d91455749fd9042de2e9e7}{tlm\+\_\+utils\+::multi\+\_\+passthrough\+\_\+initiator\+\_\+socket$<$ MODULE, BUSWIDTH, TYPES, N, POL $>$}}, and \mbox{\hyperlink{classtlm__utils_1_1multi__passthrough__initiator__socket_a193c60b506d91455749fd9042de2e9e7}{tlm\+\_\+utils\+::multi\+\_\+passthrough\+\_\+initiator\+\_\+socket$<$ MODULE, 32, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, 0, sc\+\_\+core\+::\+SC\+\_\+\+ZERO\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}.

\Hypertarget{classtlm_1_1tlm__base__initiator__socket_affc701194f56a42df15287edc2e506c7}\label{classtlm_1_1tlm__base__initiator__socket_affc701194f56a42df15287edc2e506c7} 
\index{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}!get\_base\_port@{get\_base\_port}}
\index{get\_base\_port@{get\_base\_port}!tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}}
\doxysubsubsection{\texorpdfstring{get\_base\_port()}{get\_base\_port()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$, int N = 1, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__port__b}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}} $>$ \& \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{N}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$\+::get\+\_\+base\+\_\+port (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Implements \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket__b_aa7b0fd47d818f20911b9b41c23665fe7}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket\+\_\+b$<$ BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF $>$}}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classtlm_1_1tlm__base__initiator__socket_affc701194f56a42df15287edc2e506c7_icgraph}
\end{center}
\end{figure}
\Hypertarget{classtlm_1_1tlm__base__initiator__socket_a87bd5da8f52dece099ddd2abc8055d83}\label{classtlm_1_1tlm__base__initiator__socket_a87bd5da8f52dece099ddd2abc8055d83} 
\index{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}!get\_base\_port@{get\_base\_port}}
\index{get\_base\_port@{get\_base\_port}!tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}}
\doxysubsubsection{\texorpdfstring{get\_base\_port()}{get\_base\_port()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$, int N = 1, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__port__b}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}} $>$ \mbox{\hyperlink{class_sysc_add__pv}{const}}  \& \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{N}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$\+::get\+\_\+base\+\_\+port (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Implements \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket__b_ac1d63c64030582be321da36816985e31}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket\+\_\+b$<$ BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF $>$}}.

\Hypertarget{classtlm_1_1tlm__base__initiator__socket_aa77c15039acb1adc837c9924a5719130}\label{classtlm_1_1tlm__base__initiator__socket_aa77c15039acb1adc837c9924a5719130} 
\index{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}!get\_bus\_width@{get\_bus\_width}}
\index{get\_bus\_width@{get\_bus\_width}!tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}}
\doxysubsubsection{\texorpdfstring{get\_bus\_width()}{get\_bus\_width()}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$, int N = 1, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{N}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$\+::get\+\_\+bus\+\_\+width (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Implements \mbox{\hyperlink{classtlm_1_1tlm__base__socket__if_ab9948b826b7933f08fce0edfdc23ca32}{tlm\+::tlm\+\_\+base\+\_\+socket\+\_\+if}}.

\Hypertarget{classtlm_1_1tlm__base__initiator__socket_aa28e69399a4416c31761589ce4decde9}\label{classtlm_1_1tlm__base__initiator__socket_aa28e69399a4416c31761589ce4decde9} 
\index{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}!get\_export\_base@{get\_export\_base}}
\index{get\_export\_base@{get\_export\_base}!tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}}
\doxysubsubsection{\texorpdfstring{get\_export\_base()}{get\_export\_base()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$, int N = 1, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__export__base}{sc\+\_\+core\+::sc\+\_\+export\+\_\+base}} \& \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{N}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$\+::get\+\_\+export\+\_\+base (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Implements \mbox{\hyperlink{classtlm_1_1tlm__base__socket__if_a29e75a61bbd3000fb25aaa68a0eaf390}{tlm\+::tlm\+\_\+base\+\_\+socket\+\_\+if}}.

\Hypertarget{classtlm_1_1tlm__base__initiator__socket_a97a54f87247c3f390f7520e6503b5d14}\label{classtlm_1_1tlm__base__initiator__socket_a97a54f87247c3f390f7520e6503b5d14} 
\index{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}!get\_export\_base@{get\_export\_base}}
\index{get\_export\_base@{get\_export\_base}!tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}}
\doxysubsubsection{\texorpdfstring{get\_export\_base()}{get\_export\_base()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$, int N = 1, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__export__base}{sc\+\_\+core\+::sc\+\_\+export\+\_\+base}} \mbox{\hyperlink{class_sysc_add__pv}{const}}  \& \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{N}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$\+::get\+\_\+export\+\_\+base (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Implements \mbox{\hyperlink{classtlm_1_1tlm__base__socket__if_a380cf8026d4829f4edc8584bbb9b13c1}{tlm\+::tlm\+\_\+base\+\_\+socket\+\_\+if}}.

\Hypertarget{classtlm_1_1tlm__base__initiator__socket_a69f47d761981a7ac99bf699032336974}\label{classtlm_1_1tlm__base__initiator__socket_a69f47d761981a7ac99bf699032336974} 
\index{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}!get\_port\_base@{get\_port\_base}}
\index{get\_port\_base@{get\_port\_base}!tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}}
\doxysubsubsection{\texorpdfstring{get\_port\_base()}{get\_port\_base()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$, int N = 1, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__port__base}{sc\+\_\+core\+::sc\+\_\+port\+\_\+base}} \& \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{N}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$\+::get\+\_\+port\+\_\+base (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Implements \mbox{\hyperlink{classtlm_1_1tlm__base__socket__if_ace8220372db0702024681f1a92860d22}{tlm\+::tlm\+\_\+base\+\_\+socket\+\_\+if}}.

\Hypertarget{classtlm_1_1tlm__base__initiator__socket_aa70f7c6e9012a93032e32502a0bfee7c}\label{classtlm_1_1tlm__base__initiator__socket_aa70f7c6e9012a93032e32502a0bfee7c} 
\index{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}!get\_port\_base@{get\_port\_base}}
\index{get\_port\_base@{get\_port\_base}!tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}}
\doxysubsubsection{\texorpdfstring{get\_port\_base()}{get\_port\_base()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$, int N = 1, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__port__base}{sc\+\_\+core\+::sc\+\_\+port\+\_\+base}} \mbox{\hyperlink{class_sysc_add__pv}{const}}  \& \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{N}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$\+::get\+\_\+port\+\_\+base (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Implements \mbox{\hyperlink{classtlm_1_1tlm__base__socket__if_a8adad025f6431428d04112bbf8f65f97}{tlm\+::tlm\+\_\+base\+\_\+socket\+\_\+if}}.

\Hypertarget{classtlm_1_1tlm__base__initiator__socket_aca446229803ab065a1bddcd2e005d678}\label{classtlm_1_1tlm__base__initiator__socket_aca446229803ab065a1bddcd2e005d678} 
\index{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}!get\_socket\_category@{get\_socket\_category}}
\index{get\_socket\_category@{get\_socket\_category}!tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}}
\doxysubsubsection{\texorpdfstring{get\_socket\_category()}{get\_socket\_category()}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$, int N = 1, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{namespacetlm_a4c4ab9add0ec354433809466943bece8}{tlm\+\_\+socket\+\_\+category}} \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{N}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$\+::get\+\_\+socket\+\_\+category (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Implements \mbox{\hyperlink{classtlm_1_1tlm__base__socket__if_a78dd755c5d2abe0e59217675daf01f33}{tlm\+::tlm\+\_\+base\+\_\+socket\+\_\+if}}.



Reimplemented in \mbox{\hyperlink{classtlm__utils_1_1multi__init__base_af68eb7bb497871aae0e186a1cd02fbfb}{tlm\+\_\+utils\+::multi\+\_\+init\+\_\+base$<$ BUSWIDTH, TYPES, N, POL $>$}}, \mbox{\hyperlink{classtlm__utils_1_1multi__init__base_af68eb7bb497871aae0e186a1cd02fbfb}{tlm\+\_\+utils\+::multi\+\_\+init\+\_\+base$<$ 32, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, 0, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, and \mbox{\hyperlink{classtlm__utils_1_1multi__init__base_af68eb7bb497871aae0e186a1cd02fbfb}{tlm\+\_\+utils\+::multi\+\_\+init\+\_\+base$<$ BUSWIDTH, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, N, POL $>$}}.

\Hypertarget{classtlm_1_1tlm__base__initiator__socket_ad230a83fcba98bc6c004204b8b065736}\label{classtlm_1_1tlm__base__initiator__socket_ad230a83fcba98bc6c004204b8b065736} 
\index{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}!kind@{kind}}
\index{kind@{kind}!tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}}
\doxysubsubsection{\texorpdfstring{kind()}{kind()}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$, int N = 1, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{N}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$\+::kind (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Reimplemented from \mbox{\hyperlink{classsc__core_1_1sc__port_a0e9d914574014b8faed3e8f12b2d9f3a}{sc\+\_\+core\+::sc\+\_\+port$<$ IF, N, P $>$}}.



Reimplemented in \mbox{\hyperlink{classtlm_1_1tlm__initiator__socket_a6da0d3dc92544bb7eb90462abe4ac8c0}{tlm\+::tlm\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, TYPES, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__initiator__socket_a6da0d3dc92544bb7eb90462abe4ac8c0}{tlm\+::tlm\+\_\+initiator\+\_\+socket$<$ 32, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, 0, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__initiator__socket_a6da0d3dc92544bb7eb90462abe4ac8c0}{tlm\+::tlm\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, 1, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__initiator__socket_a6da0d3dc92544bb7eb90462abe4ac8c0}{tlm\+::tlm\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, 1, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__initiator__socket_a6da0d3dc92544bb7eb90462abe4ac8c0}{tlm\+::tlm\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, N, POL $>$}}, and \mbox{\hyperlink{classtlm_1_1tlm__initiator__socket_a6da0d3dc92544bb7eb90462abe4ac8c0}{tlm\+::tlm\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, TYPES, 1, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}.

\Hypertarget{classtlm_1_1tlm__base__initiator__socket_af3caac15b81f94ca3a5f366390a7f6ed}\label{classtlm_1_1tlm__base__initiator__socket_af3caac15b81f94ca3a5f366390a7f6ed} 
\index{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}!operator()@{operator()}}
\index{operator()@{operator()}!tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}}
\doxysubsubsection{\texorpdfstring{operator()()}{operator()()}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$, int N = 1, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{N}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$\mbox{\hyperlink{class_sysc_add__pv}{\+::operator}}() (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a56643a7f23e3dfc722b1e348665c5a4e}{base\+\_\+target\+\_\+socket\+\_\+type}} \&}]{s }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classtlm_1_1tlm__base__initiator__socket_af3caac15b81f94ca3a5f366390a7f6ed_cgraph}
\end{center}
\end{figure}
\Hypertarget{classtlm_1_1tlm__base__initiator__socket_ae21ae51eeb84626d8e7cf1d71845b745}\label{classtlm_1_1tlm__base__initiator__socket_ae21ae51eeb84626d8e7cf1d71845b745} 
\index{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}!operator()@{operator()}}
\index{operator()@{operator()}!tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}}
\doxysubsubsection{\texorpdfstring{operator()()}{operator()()}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$, int N = 1, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{N}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$\mbox{\hyperlink{class_sysc_add__pv}{\+::operator}}() (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a98f6a1c0b3c2e06e2e17e6bcedfc4e63}{base\+\_\+type}} \&}]{s }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classtlm_1_1tlm__base__initiator__socket_ae21ae51eeb84626d8e7cf1d71845b745_cgraph}
\end{center}
\end{figure}
\Hypertarget{classtlm_1_1tlm__base__initiator__socket_ad84eb3c4c4e43fa02002f987fdb55629}\label{classtlm_1_1tlm__base__initiator__socket_ad84eb3c4c4e43fa02002f987fdb55629} 
\index{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}!operator()@{operator()}}
\index{operator()@{operator()}!tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}}
\doxysubsubsection{\texorpdfstring{operator()()}{operator()()}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$, int N = 1, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{N}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$\mbox{\hyperlink{class_sysc_add__pv}{\+::operator}}() (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a12559e76a2f99426b4e4c2a44dc55de7}{bw\+\_\+interface\+\_\+type}} \&}]{s }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classtlm_1_1tlm__base__initiator__socket_ad84eb3c4c4e43fa02002f987fdb55629_cgraph}
\end{center}
\end{figure}


\doxysubsection{Friends And Related Symbol Documentation}
\Hypertarget{classtlm_1_1tlm__base__initiator__socket_af4fa55160103982f86f959cfdc303cbf}\label{classtlm_1_1tlm__base__initiator__socket_af4fa55160103982f86f959cfdc303cbf} 
\index{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}!tlm\_base\_target\_socket@{tlm\_base\_target\_socket}}
\index{tlm\_base\_target\_socket@{tlm\_base\_target\_socket}!tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}}
\doxysubsubsection{\texorpdfstring{tlm\_base\_target\_socket}{tlm\_base\_target\_socket}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$, int N = 1, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int , \mbox{\hyperlink{class_sysc_add__pv}{typename}} , \mbox{\hyperlink{class_sysc_add__pv}{typename}} , int , \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} $>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{friend}} \mbox{\hyperlink{class_sysc_add__pv}{class}} \mbox{\hyperlink{classtlm_1_1tlm__base__target__socket}{tlm\+\_\+base\+\_\+target\+\_\+socket}}\hspace{0.3cm}{\ttfamily [friend]}}



\doxysubsection{Member Data Documentation}
\Hypertarget{classtlm_1_1tlm__base__initiator__socket_a9f37eba5d2e603d77bbb6725c63b0557}\label{classtlm_1_1tlm__base__initiator__socket_a9f37eba5d2e603d77bbb6725c63b0557} 
\index{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}!m\_export@{m\_export}}
\index{m\_export@{m\_export}!tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$@{tlm::tlm\_base\_initiator\_socket$<$ BUSWIDTH, FW\_IF, BW\_IF, N, POL $>$}}
\doxysubsubsection{\texorpdfstring{m\_export}{m\_export}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$, int N = 1, \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
\mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a4bc50478a2d5e8ea597c8e677a10264b}{export\+\_\+type}} \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{N}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$\+::m\+\_\+export\hspace{0.3cm}{\ttfamily [protected]}}



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+BJRODIER/\+Documents/\+QT\+\_\+\+REPO/\+QT\+\_\+\+VHDL\+\_\+simulator/code/\+Ressources/\+System\+C/include/tlm\+\_\+core/tlm\+\_\+2/tlm\+\_\+sockets/\mbox{\hyperlink{tlm__initiator__socket_8h}{tlm\+\_\+initiator\+\_\+socket.\+h}}\end{DoxyCompactItemize}
