`timescale 1ns / 1ps
module immediate_generator(

    input  [31:0] instruction,

    output reg [31:0] imm_out

);

    wire [6:0] opcode;

    assign opcode = instruction[6:0];

    always @(*)
    begin

        case(opcode)

            //--------------------------------
            // I-Type
            //--------------------------------

            7'b0010011, // ADDI
            7'b0000011, // LW
            7'b1100111: // JALR
            begin
                imm_out =
                {{20{instruction[31]}},
                 instruction[31:20]};
            end

            //--------------------------------
            // S-Type
            //--------------------------------

            7'b0100011:
            begin
                imm_out =
                {{20{instruction[31]}},
                 instruction[31:25],
                 instruction[11:7]};
            end

            //--------------------------------
            // B-Type
            //--------------------------------

            7'b1100011:
            begin
                imm_out =
                {{19{instruction[31]}},
                 instruction[31],
                 instruction[7],
                 instruction[30:25],
                 instruction[11:8],
                 1'b0};
            end

            //--------------------------------
            // U-Type
            //--------------------------------

            7'b0110111, // LUI
            7'b0010111: // AUIPC
            begin
                imm_out =
                {instruction[31:12],
                 12'b0};
            end

            //--------------------------------
            // J-Type
            //--------------------------------

            7'b1101111:
            begin
                imm_out =
                {{11{instruction[31]}},
                 instruction[31],
                 instruction[19:12],
                 instruction[20],
                 instruction[30:21],
                 1'b0};
            end

            default:
                imm_out = 32'd0;

        endcase

    end

endmodule
