m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Art/Desktop/SystemVerilogUART/simulation/modelsim
vuart_rx
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1554676738
!i10b 1
!s100 NYNkKKV8PGChZ5HS>LVE:3
IVCnOO1A47BfV=ikeCZ;ch0
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 uart_rx_sv_unit
S1
R0
w1554676624
8C:/Users/Art/Desktop/SystemVerilogUART/uart_rx.sv
FC:/Users/Art/Desktop/SystemVerilogUART/uart_rx.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1554676738.000000
!s107 C:/Users/Art/Desktop/SystemVerilogUART/uart_rx.sv|
!s90 -reportprogress|300|-work|work|C:/Users/Art/Desktop/SystemVerilogUART/uart_rx.sv|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vuart_testbench
R1
R2
!i10b 1
!s100 o8W9QWdo8;:cTjd;@1F[O0
ITm5U;C;gji5R00G`3<BV]0
R3
!s105 uart_testbench_sv_unit
S1
R0
w1554676690
8C:/Users/Art/Desktop/SystemVerilogUART/uart_testbench.sv
FC:/Users/Art/Desktop/SystemVerilogUART/uart_testbench.sv
L0 2
R4
r1
!s85 0
31
R5
!s107 C:/Users/Art/Desktop/SystemVerilogUART/uart_testbench.sv|
!s90 -reportprogress|300|-work|work|C:/Users/Art/Desktop/SystemVerilogUART/uart_testbench.sv|
!i113 1
R6
R7
vuart_tx
R1
R2
!i10b 1
!s100 P7OMX4NFDFRIX:0h]XW]W2
IRWJ:HKm@8]69nk^Al[?`D0
R3
!s105 uart_tx_sv_unit
S1
R0
w1554519365
8C:/Users/Art/Desktop/SystemVerilogUART/uart_tx.sv
FC:/Users/Art/Desktop/SystemVerilogUART/uart_tx.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/Art/Desktop/SystemVerilogUART/uart_tx.sv|
!s90 -reportprogress|300|-work|work|C:/Users/Art/Desktop/SystemVerilogUART/uart_tx.sv|
!i113 1
R6
R7
