[2025-09-18 08:38:15] START suite=qualcomm_srv trace=srv62_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv62_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2649303 heartbeat IPC: 3.775 cumulative IPC: 3.775 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5061486 heartbeat IPC: 4.146 cumulative IPC: 3.951 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5061486 cumulative IPC: 3.951 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5061486 cumulative IPC: 3.951 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13499038 heartbeat IPC: 1.185 cumulative IPC: 1.185 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 22472309 heartbeat IPC: 1.114 cumulative IPC: 1.149 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 31012382 heartbeat IPC: 1.171 cumulative IPC: 1.156 (Simulation time: 00 hr 04 min 34 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 39585996 heartbeat IPC: 1.166 cumulative IPC: 1.159 (Simulation time: 00 hr 05 min 44 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 48079577 heartbeat IPC: 1.177 cumulative IPC: 1.162 (Simulation time: 00 hr 06 min 53 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 56694711 heartbeat IPC: 1.161 cumulative IPC: 1.162 (Simulation time: 00 hr 07 min 59 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 65437690 heartbeat IPC: 1.144 cumulative IPC: 1.159 (Simulation time: 00 hr 09 min 05 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 74104345 heartbeat IPC: 1.154 cumulative IPC: 1.159 (Simulation time: 00 hr 10 min 13 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv62_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000018 cycles: 82956657 heartbeat IPC: 1.13 cumulative IPC: 1.155 (Simulation time: 00 hr 11 min 23 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 86572291 cumulative IPC: 1.155 (Simulation time: 00 hr 12 min 31 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 86572291 cumulative IPC: 1.155 (Simulation time: 00 hr 12 min 31 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv62_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.155 instructions: 100000002 cycles: 86572291
CPU 0 Branch Prediction Accuracy: 91.56% MPKI: 14.89 Average ROB Occupancy at Mispredict: 27.63
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2785
BRANCH_INDIRECT: 0.4207
BRANCH_CONDITIONAL: 12.51
BRANCH_DIRECT_CALL: 0.7108
BRANCH_INDIRECT_CALL: 0.5133
BRANCH_RETURN: 0.4566


====Backend Stall Breakdown====
ROB_STALL: 171253
LQ_STALL: 0
SQ_STALL: 585073


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 169.7482
REPLAY_LOAD: 82.552635
NON_REPLAY_LOAD: 14.620712

== Total ==
ADDR_TRANS: 23595
REPLAY_LOAD: 12548
NON_REPLAY_LOAD: 135110

== Counts ==
ADDR_TRANS: 139
REPLAY_LOAD: 152
NON_REPLAY_LOAD: 9241

cpu0->cpu0_STLB TOTAL        ACCESS:    1761999 HIT:    1756554 MISS:       5445 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1761999 HIT:    1756554 MISS:       5445 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 222.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7974402 HIT:    6727982 MISS:    1246420 MSHR_MERGE:      84403
cpu0->cpu0_L2C LOAD         ACCESS:    6187258 HIT:    5248320 MISS:     938938 MSHR_MERGE:      13993
cpu0->cpu0_L2C RFO          ACCESS:     538427 HIT:     376964 MISS:     161463 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     321469 HIT:     200931 MISS:     120538 MSHR_MERGE:      70410
cpu0->cpu0_L2C WRITE        ACCESS:     917401 HIT:     900664 MISS:      16737 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9847 HIT:       1103 MISS:       8744 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     356149 ISSUED:     198520 USEFUL:      12100 USELESS:       9121
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.77 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14431363 HIT:    8092381 MISS:    6338982 MSHR_MERGE:    1523904
cpu0->cpu0_L1I LOAD         ACCESS:   14431363 HIT:    8092381 MISS:    6338982 MSHR_MERGE:    1523904
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.38 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30497496 HIT:   26940958 MISS:    3556538 MSHR_MERGE:    1485980
cpu0->cpu0_L1D LOAD         ACCESS:   16902778 HIT:   15176592 MISS:    1726186 MSHR_MERGE:     354000
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     574059 HIT:     339760 MISS:     234299 MSHR_MERGE:      84246
cpu0->cpu0_L1D WRITE        ACCESS:   13009430 HIT:   11423236 MISS:    1586194 MSHR_MERGE:    1047722
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11229 HIT:       1370 MISS:       9859 MSHR_MERGE:         12
cpu0->cpu0_L1D PREFETCH REQUESTED:     826628 ISSUED:     574058 USEFUL:      31483 USELESS:      44351
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 23.37 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12077316 HIT:   10358792 MISS:    1718524 MSHR_MERGE:     864968
cpu0->cpu0_ITLB LOAD         ACCESS:   12077316 HIT:   10358792 MISS:    1718524 MSHR_MERGE:     864968
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.154 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28307056 HIT:   27094525 MISS:    1212531 MSHR_MERGE:     304088
cpu0->cpu0_DTLB LOAD         ACCESS:   28307056 HIT:   27094525 MISS:    1212531 MSHR_MERGE:     304088
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.195 cycles
cpu0->LLC TOTAL        ACCESS:    1390808 HIT:    1307545 MISS:      83263 MSHR_MERGE:       2596
cpu0->LLC LOAD         ACCESS:     924945 HIT:     899233 MISS:      25712 MSHR_MERGE:        335
cpu0->LLC RFO          ACCESS:     161463 HIT:     123375 MISS:      38088 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      50128 HIT:      35485 MISS:      14643 MSHR_MERGE:       2261
cpu0->LLC WRITE        ACCESS:     245528 HIT:     245214 MISS:        314 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8744 HIT:       4238 MISS:       4506 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 117.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4551
  ROW_BUFFER_MISS:      75801
  AVG DBUS CONGESTED CYCLE: 3.644
Channel 0 WQ ROW_BUFFER_HIT:       1802
  ROW_BUFFER_MISS:      35382
  FULL:          0
Channel 0 REFRESHES ISSUED:       7215

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       535122       400510        87925         4961
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          394          352          238
  STLB miss resolved @ L2C                0          368          366          561          181
  STLB miss resolved @ LLC                0          230          432         2090          918
  STLB miss resolved @ MEM                0            6          234         1960         2522

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             155668        50804      1109732       145634          714
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          225          120           68
  STLB miss resolved @ L2C                0           40           32           71           16
  STLB miss resolved @ LLC                0          232          362          487          109
  STLB miss resolved @ MEM                0            1           87          322          189
[2025-09-18 08:50:46] END   suite=qualcomm_srv trace=srv62_ap (rc=0)
