--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Main.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Enc1<0>     |    1.251(R)|    0.237(R)|CLK_BUFGP         |   0.000|
Enc1<1>     |    0.664(R)|    0.675(R)|CLK_BUFGP         |   0.000|
Enc2<0>     |    1.337(R)|    0.172(R)|CLK_BUFGP         |   0.000|
Enc2<1>     |    1.293(R)|    0.222(R)|CLK_BUFGP         |   0.000|
Hallindex1  |    7.037(R)|   -0.427(R)|CLK_BUFGP         |   0.000|
Hallindex2  |    4.413(R)|    0.520(R)|CLK_BUFGP         |   0.000|
MOSI        |    2.633(R)|   -0.822(R)|CLK_BUFGP         |   0.000|
SCLK        |    0.448(R)|    0.848(R)|CLK_BUFGP         |   0.000|
SS          |    3.806(R)|    1.188(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
En1         |    8.323(R)|CLK_BUFGP         |   0.000|
En2         |    8.263(R)|CLK_BUFGP         |   0.000|
Led<0>      |    7.152(R)|CLK_BUFGP         |   0.000|
Led<1>      |    7.156(R)|CLK_BUFGP         |   0.000|
Led<2>      |    7.219(R)|CLK_BUFGP         |   0.000|
Led<3>      |    7.159(R)|CLK_BUFGP         |   0.000|
Led<4>      |    8.922(R)|CLK_BUFGP         |   0.000|
Led<5>      |    8.920(R)|CLK_BUFGP         |   0.000|
Led<6>      |    9.092(R)|CLK_BUFGP         |   0.000|
Led<7>      |    9.624(R)|CLK_BUFGP         |   0.000|
MISO        |    7.701(R)|CLK_BUFGP         |   0.000|
PWML1       |    8.912(R)|CLK_BUFGP         |   0.000|
PWML2       |    8.266(R)|CLK_BUFGP         |   0.000|
PWMR1       |    8.663(R)|CLK_BUFGP         |   0.000|
PWMR2       |    9.008(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    8.621|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Apr 25 13:58:41 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 369 MB



