/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  reg [11:0] _02_;
  reg [28:0] _03_;
  wire celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [7:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [20:0] celloutsig_1_4z;
  wire [17:0] celloutsig_1_5z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_3z | celloutsig_0_2z;
  assign celloutsig_0_6z = celloutsig_0_0z | celloutsig_0_2z;
  assign celloutsig_0_2z = celloutsig_0_1z[4] | celloutsig_0_0z;
  assign celloutsig_0_7z = ~(celloutsig_0_2z ^ celloutsig_0_6z);
  reg [6:0] _08_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _08_ <= 7'h00;
    else _08_ <= celloutsig_1_0z[6:0];
  assign { _01_[6:4], _00_, _01_[2:0] } = _08_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 12'h000;
    else _02_ <= celloutsig_1_4z[14:3];
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 29'h00000000;
    else _03_ <= in_data[93:65];
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z } / { 1'h1, in_data[54:50], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, in_data[0] };
  assign celloutsig_0_34z = celloutsig_0_1z <= in_data[18:12];
  assign celloutsig_0_8z = { in_data[81:72], celloutsig_0_0z } % { 1'h1, in_data[54:45] };
  assign celloutsig_1_0z = in_data[110:102] * in_data[168:160];
  assign celloutsig_0_9z = celloutsig_0_8z[9:4] * { celloutsig_0_8z[9:6], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_4z = in_data[106] ? { 1'h1, in_data[105:102], celloutsig_1_1z, celloutsig_1_2z, _01_[6:4], _00_, _01_[2:0], _01_[6:4], _00_, _01_[2:0] } : in_data[181:161];
  assign celloutsig_1_9z = celloutsig_1_1z ? celloutsig_1_0z : celloutsig_1_4z[13:5];
  assign celloutsig_0_10z = celloutsig_0_6z ? { in_data[35], celloutsig_0_8z, 1'h1, celloutsig_0_5z, celloutsig_0_3z } : { celloutsig_0_8z[7:1], celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_1z = celloutsig_0_0z ? { in_data[19:15], 2'h3 } : in_data[87:81];
  assign celloutsig_1_18z = { celloutsig_1_9z[8:6], celloutsig_1_11z } != { celloutsig_1_5z[15:6], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_14z = ~ { celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_36z = { celloutsig_0_34z, celloutsig_0_29z, celloutsig_0_3z } | { celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_18z };
  assign celloutsig_1_5z = in_data[183:166] | { celloutsig_1_0z[7:0], _01_[6:4], _00_, _01_[2:0], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_3z = & in_data[14:10];
  assign celloutsig_1_2z = & { celloutsig_1_1z, in_data[143:116] };
  assign celloutsig_0_35z = | _03_[28:1];
  assign celloutsig_1_8z = | in_data[139:124];
  assign celloutsig_0_0z = in_data[22] & in_data[23];
  assign celloutsig_1_1z = | celloutsig_1_0z[7:3];
  assign celloutsig_1_19z = | celloutsig_1_14z[4:1];
  assign celloutsig_0_12z = in_data[14:9] >> celloutsig_0_8z[10:5];
  assign celloutsig_1_11z = { _02_[11:4], celloutsig_1_8z } >>> _02_[9:1];
  assign celloutsig_0_29z = in_data[71:66] >>> { celloutsig_0_10z[6:4], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_18z = ~((celloutsig_0_12z[5] & celloutsig_0_9z[4]) | (celloutsig_0_9z[0] & celloutsig_0_4z[4]));
  assign _01_[3] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
