// Seed: 2424449962
module module_0 #(
    parameter id_4 = 32'd24
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic _id_4;
  assign module_1.id_3 = 0;
  logic id_5[id_4 : id_4];
  assign id_5 = id_4;
  parameter id_6 = 1, id_7 = id_5;
  parameter id_8 = id_6;
  assign id_2 = -1;
  wire id_9 = 1;
  assign id_5 = -1'b0;
  assign id_4 = id_8;
  assign id_5 = id_8;
endmodule : SymbolIdentifier
module module_1 #(
    parameter id_19 = 32'd82
) (
    output wand id_0#(
        .id_18 (1),
        ._id_19(-1),
        .id_20 (1'b0),
        .id_21 (1)
    ),
    input tri1 id_1,
    input supply1 id_2[1 : id_19],
    input tri0 id_3,
    input supply1 id_4,
    output supply0 id_5,
    input wand id_6,
    input tri1 id_7,
    output supply0 id_8,
    output tri id_9,
    output wand id_10,
    output wire id_11,
    input tri1 id_12,
    input tri0 id_13,
    output wire id_14,
    input tri0 id_15,
    output supply1 id_16
);
  logic id_22 = id_13;
  module_0 modCall_1 (
      id_22,
      id_22,
      id_22
  );
  wire id_23;
  wand id_24 = id_7, id_25 = -1, id_26 = (1);
  assign id_14 = -1;
endmodule
