{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708089020889 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708089020889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 22:10:20 2024 " "Processing started: Fri Feb 16 22:10:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708089020889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1708089020889 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh --ip_upgrade -variation_files niosii_top.qsys niosii " "Command: quartus_sh --ip_upgrade -variation_files niosii_top.qsys niosii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1708089020889 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "-variation_files niosii_top.qsys niosii " "Quartus(args): -variation_files niosii_top.qsys niosii" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1708089020889 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "niosii_top.qsys niosii_top.BAK.qsys " "Backing up file \"niosii_top.qsys\" to \"niosii_top.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1708089028827 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "niosii_top/synthesis/niosii_top.v niosii_top.BAK.v " "Backing up file \"niosii_top/synthesis/niosii_top.v\" to \"niosii_top.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1708089028829 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys niosii_top.qsys " "Started upgrading IP component Qsys with file \"niosii_top.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1708089028829 ""}
{ "Info" "" "" "2024.02.16.22:10:34 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2024.02.16.22:10:34 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1708089034881 ""}
{ "Info" "" "" "2024.02.16.22:10:34 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2024.02.16.22:10:34 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1708089034889 ""}
{ "Info" "niosii_top_generation.rpt" "" "2024.02.16.22:10:40 Info: Saving generation log to C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top" {  } {  } 0 0 "2024.02.16.22:10:40 Info: Saving generation log to C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top" 0 0 "Shell" 0 -1 1708089040436 ""}
{ "Info" "" "" "2024.02.16.22:10:40 Info: Starting: Create simulation model" {  } {  } 0 0 "2024.02.16.22:10:40 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1708089040436 ""}
{ "Info" "" "" "2024.02.16.22:10:40 Info: qsys-generate C:\\Users\\jongh\\Documents\\repo\\Cyclone_V_NIOS_II\\niosii_top.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\jongh\\Documents\\repo\\Cyclone_V_NIOS_II\\niosii_top\\simulation --family=\"Cyclone V\" --part=5CEBA4F23C7" {  } {  } 0 0 "2024.02.16.22:10:40 Info: qsys-generate C:\\Users\\jongh\\Documents\\repo\\Cyclone_V_NIOS_II\\niosii_top.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\jongh\\Documents\\repo\\Cyclone_V_NIOS_II\\niosii_top\\simulation --family=\"Cyclone V\" --part=5CEBA4F23C7" 0 0 "Shell" 0 -1 1708089040441 ""}
{ "Info" "niosii_top.qsys" "" "2024.02.16.22:10:40 Info: Loading Cyclone_V_NIOS_II" {  } {  } 0 0 "2024.02.16.22:10:40 Info: Loading Cyclone_V_NIOS_II" 0 0 "Shell" 0 -1 1708089040470 ""}
{ "Info" "" "" "2024.02.16.22:10:41 Info: Reading input file" {  } {  } 0 0 "2024.02.16.22:10:41 Info: Reading input file" 0 0 "Shell" 0 -1 1708089041078 ""}
{ "Info" "" "" "2024.02.16.22:10:41 Info: Adding clock \[altera_clock_bridge 23.1\]" {  } {  } 0 0 "2024.02.16.22:10:41 Info: Adding clock \[altera_clock_bridge 23.1\]" 0 0 "Shell" 0 -1 1708089041080 ""}
{ "Info" "" "" "2024.02.16.22:10:41 Info: Parameterizing module clock" {  } {  } 0 0 "2024.02.16.22:10:41 Info: Parameterizing module clock" 0 0 "Shell" 0 -1 1708089041081 ""}
{ "Info" "" "" "2024.02.16.22:10:41 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 23.1\]" {  } {  } 0 0 "2024.02.16.22:10:41 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 23.1\]" 0 0 "Shell" 0 -1 1708089041081 ""}
{ "Info" "" "" "2024.02.16.22:10:41 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2024.02.16.22:10:41 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1708089041082 ""}
{ "Info" "" "" "2024.02.16.22:10:41 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 23.1\]" {  } {  } 0 0 "2024.02.16.22:10:41 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 23.1\]" 0 0 "Shell" 0 -1 1708089041084 ""}
{ "Info" "" "" "2024.02.16.22:10:41 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2024.02.16.22:10:41 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1708089041084 ""}
{ "Info" "" "" "2024.02.16.22:10:41 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 23.1\]" {  } {  } 0 0 "2024.02.16.22:10:41 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 23.1\]" 0 0 "Shell" 0 -1 1708089041085 ""}
{ "Info" "" "" "2024.02.16.22:10:41 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2024.02.16.22:10:41 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1708089041086 ""}
{ "Info" "" "" "2024.02.16.22:10:41 Info: Adding pio_0 \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.02.16.22:10:41 Info: Adding pio_0 \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1708089041087 ""}
{ "Info" "" "" "2024.02.16.22:10:41 Info: Parameterizing module pio_0" {  } {  } 0 0 "2024.02.16.22:10:41 Info: Parameterizing module pio_0" 0 0 "Shell" 0 -1 1708089041087 ""}
{ "Info" "" "" "2024.02.16.22:10:41 Info: Adding reset \[altera_reset_bridge 23.1\]" {  } {  } 0 0 "2024.02.16.22:10:41 Info: Adding reset \[altera_reset_bridge 23.1\]" 0 0 "Shell" 0 -1 1708089041088 ""}
{ "Info" "" "" "2024.02.16.22:10:41 Info: Parameterizing module reset" {  } {  } 0 0 "2024.02.16.22:10:41 Info: Parameterizing module reset" 0 0 "Shell" 0 -1 1708089041088 ""}
{ "Info" "" "" "2024.02.16.22:10:41 Info: Building connections" {  } {  } 0 0 "2024.02.16.22:10:41 Info: Building connections" 0 0 "Shell" 0 -1 1708089041089 ""}
{ "Info" "" "" "2024.02.16.22:10:41 Info: Parameterizing connections" {  } {  } 0 0 "2024.02.16.22:10:41 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1708089041091 ""}
{ "Info" "" "" "2024.02.16.22:10:41 Info: Validating" {  } {  } 0 0 "2024.02.16.22:10:41 Info: Validating" 0 0 "Shell" 0 -1 1708089041092 ""}
{ "Info" "" "" "2024.02.16.22:10:41 Info: Done reading input file" {  } {  } 0 0 "2024.02.16.22:10:41 Info: Done reading input file" 0 0 "Shell" 0 -1 1708089041805 ""}
{ "Info" "" "" "2024.02.16.22:10:43 Info: niosii_top.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2024.02.16.22:10:43 Info: niosii_top.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1708089043125 ""}
{ "Warning" "" "" "2024.02.16.22:10:43 Warning: niosii_top.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." {  } {  } 0 0 "2024.02.16.22:10:43 Warning: niosii_top.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." 0 0 "Shell" 0 -1 1708089043125 ""}
{ "Info" "" "" "2024.02.16.22:10:43 Info: niosii_top: Generating niosii_top \"niosii_top\" for SIM_VERILOG" {  } {  } 0 0 "2024.02.16.22:10:43 Info: niosii_top: Generating niosii_top \"niosii_top\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1708089043267 ""}
{ "Info" "" "" "2024.02.16.22:10:49 Info: jtag_uart_0: Starting RTL generation for module 'niosii_top_jtag_uart_0'" {  } {  } 0 0 "2024.02.16.22:10:49 Info: jtag_uart_0: Starting RTL generation for module 'niosii_top_jtag_uart_0'" 0 0 "Shell" 0 -1 1708089049542 ""}
{ "Info" "  ]" "" "2024.02.16.22:10:49 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosii_top_jtag_uart_0 --dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0002_jtag_uart_0_gen//niosii_top_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0002_jtag_uart_0_gen" {  } {  } 0 0 "2024.02.16.22:10:49 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosii_top_jtag_uart_0 --dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0002_jtag_uart_0_gen//niosii_top_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0002_jtag_uart_0_gen" 0 0 "Shell" 0 -1 1708089049543 ""}
{ "Info" "" "" "2024.02.16.22:10:50 Info: jtag_uart_0: Done RTL generation for module 'niosii_top_jtag_uart_0'" {  } {  } 0 0 "2024.02.16.22:10:50 Info: jtag_uart_0: Done RTL generation for module 'niosii_top_jtag_uart_0'" 0 0 "Shell" 0 -1 1708089050454 ""}
{ "Info" "" "" "2024.02.16.22:10:50 Info: jtag_uart_0: \"niosii_top\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2024.02.16.22:10:50 Info: jtag_uart_0: \"niosii_top\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1708089050470 ""}
{ "Info" "" "" "2024.02.16.22:10:51 Info: nios2_gen2_0: \"niosii_top\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 0 "2024.02.16.22:10:51 Info: nios2_gen2_0: \"niosii_top\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" 0 0 "Shell" 0 -1 1708089051649 ""}
{ "Info" "" "" "2024.02.16.22:10:51 Info: onchip_memory2_0: Starting RTL generation for module 'niosii_top_onchip_memory2_0'" {  } {  } 0 0 "2024.02.16.22:10:51 Info: onchip_memory2_0: Starting RTL generation for module 'niosii_top_onchip_memory2_0'" 0 0 "Shell" 0 -1 1708089051656 ""}
{ "Info" "  ]" "" "2024.02.16.22:10:51 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosii_top_onchip_memory2_0 --dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0003_onchip_memory2_0_gen//niosii_top_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0003_onchip_memory2_0_gen" {  } {  } 0 0 "2024.02.16.22:10:51 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosii_top_onchip_memory2_0 --dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0003_onchip_memory2_0_gen//niosii_top_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0003_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1708089051656 ""}
{ "Info" "" "" "2024.02.16.22:10:51 Info: onchip_memory2_0: Done RTL generation for module 'niosii_top_onchip_memory2_0'" {  } {  } 0 0 "2024.02.16.22:10:51 Info: onchip_memory2_0: Done RTL generation for module 'niosii_top_onchip_memory2_0'" 0 0 "Shell" 0 -1 1708089051984 ""}
{ "Info" "" "" "2024.02.16.22:10:52 Info: onchip_memory2_0: \"niosii_top\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2024.02.16.22:10:52 Info: onchip_memory2_0: \"niosii_top\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1708089052006 ""}
{ "Info" "" "" "2024.02.16.22:10:52 Info: pio_0: Starting RTL generation for module 'niosii_top_pio_0'" {  } {  } 0 0 "2024.02.16.22:10:52 Info: pio_0: Starting RTL generation for module 'niosii_top_pio_0'" 0 0 "Shell" 0 -1 1708089052014 ""}
{ "Info" "  ]" "" "2024.02.16.22:10:52 Info: pio_0:   Generation command is \[exec C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosii_top_pio_0 --dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0004_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0004_pio_0_gen//niosii_top_pio_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0004_pio_0_gen" {  } {  } 0 0 "2024.02.16.22:10:52 Info: pio_0:   Generation command is \[exec C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosii_top_pio_0 --dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0004_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0004_pio_0_gen//niosii_top_pio_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0004_pio_0_gen" 0 0 "Shell" 0 -1 1708089052014 ""}
{ "Info" "" "" "2024.02.16.22:10:52 Info: pio_0: Done RTL generation for module 'niosii_top_pio_0'" {  } {  } 0 0 "2024.02.16.22:10:52 Info: pio_0: Done RTL generation for module 'niosii_top_pio_0'" 0 0 "Shell" 0 -1 1708089052225 ""}
{ "Info" "" "" "2024.02.16.22:10:52 Info: pio_0: \"niosii_top\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 0 "2024.02.16.22:10:52 Info: pio_0: \"niosii_top\" instantiated altera_avalon_pio \"pio_0\"" 0 0 "Shell" 0 -1 1708089052235 ""}
{ "Info" "" "" "2024.02.16.22:10:57 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.02.16.22:10:57 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1708089057251 ""}
{ "Info" "" "" "2024.02.16.22:10:57 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.02.16.22:10:57 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1708089057864 ""}
{ "Info" "" "" "2024.02.16.22:10:58 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.02.16.22:10:58 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1708089058475 ""}
{ "Info" "" "" "2024.02.16.22:10:59 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.02.16.22:10:59 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1708089059081 ""}
{ "Info" "" "" "2024.02.16.22:11:02 Info: mm_interconnect_0: \"niosii_top\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2024.02.16.22:11:02 Info: mm_interconnect_0: \"niosii_top\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1708089062209 ""}
{ "Info" "" "" "2024.02.16.22:11:02 Info: irq_mapper: \"niosii_top\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2024.02.16.22:11:02 Info: irq_mapper: \"niosii_top\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1708089062222 ""}
{ "Info" "" "" "2024.02.16.22:11:02 Info: rst_controller: \"niosii_top\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2024.02.16.22:11:02 Info: rst_controller: \"niosii_top\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1708089062250 ""}
{ "Info" "" "" "2024.02.16.22:11:02 Info: cpu: Starting RTL generation for module 'niosii_top_nios2_gen2_0_cpu'" {  } {  } 0 0 "2024.02.16.22:11:02 Info: cpu: Starting RTL generation for module 'niosii_top_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1708089062274 ""}
{ "Info" "  ]" "" "2024.02.16.22:11:02 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=niosii_top_nios2_gen2_0_cpu --dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0007_cpu_gen//niosii_top_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0007_cpu_gen" {  } {  } 0 0 "2024.02.16.22:11:02 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=niosii_top_nios2_gen2_0_cpu --dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0007_cpu_gen//niosii_top_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0007_cpu_gen" 0 0 "Shell" 0 -1 1708089062274 ""}
{ "Info" "" "" "2024.02.16.22:11:04 Info: cpu: # 2024.02.16 22:11:03 (*) Starting Nios II generation" {  } {  } 0 0 "2024.02.16.22:11:04 Info: cpu: # 2024.02.16 22:11:03 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1708089064249 ""}
{ "Info" "" "" "2024.02.16.22:11:04 Info: cpu: # 2024.02.16 22:11:03 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2024.02.16.22:11:04 Info: cpu: # 2024.02.16 22:11:03 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1708089064249 ""}
{ "Info" "" "" "2024.02.16.22:11:04 Info: cpu: # 2024.02.16 22:11:03 (*)   Creating all objects for CPU" {  } {  } 0 0 "2024.02.16.22:11:04 Info: cpu: # 2024.02.16 22:11:03 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1708089064249 ""}
{ "Info" "niosii_top_nios2_gen2_0_cpu_nios2_waves.do'" "" "2024.02.16.22:11:04 Info: cpu: # 2024.02.16 22:11:03 (*)   Creating 'C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0007_cpu_gen/" {  } {  } 0 0 "2024.02.16.22:11:04 Info: cpu: # 2024.02.16 22:11:03 (*)   Creating 'C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0007_cpu_gen/" 0 0 "Shell" 0 -1 1708089064250 ""}
{ "Info" "" "" "2024.02.16.22:11:04 Info: cpu: # 2024.02.16 22:11:03 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2024.02.16.22:11:04 Info: cpu: # 2024.02.16 22:11:03 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1708089064250 ""}
{ "Info" "" "" "2024.02.16.22:11:04 Info: cpu: # 2024.02.16 22:11:03 (*)   Creating plain-text RTL" {  } {  } 0 0 "2024.02.16.22:11:04 Info: cpu: # 2024.02.16 22:11:03 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1708089064250 ""}
{ "Info" "" "" "2024.02.16.22:11:04 Info: cpu: # 2024.02.16 22:11:04 (*) Done Nios II generation" {  } {  } 0 0 "2024.02.16.22:11:04 Info: cpu: # 2024.02.16 22:11:04 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1708089064250 ""}
{ "Info" "" "" "2024.02.16.22:11:04 Info: cpu: Done RTL generation for module 'niosii_top_nios2_gen2_0_cpu'" {  } {  } 0 0 "2024.02.16.22:11:04 Info: cpu: Done RTL generation for module 'niosii_top_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1708089064252 ""}
{ "Info" "" "" "2024.02.16.22:11:04 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2024.02.16.22:11:04 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1708089064342 ""}
{ "Info" "" "" "2024.02.16.22:11:04 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 0 "2024.02.16.22:11:04 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" 0 0 "Shell" 0 -1 1708089064360 ""}
{ "Info" "" "" "2024.02.16.22:11:04 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2024.02.16.22:11:04 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1708089064370 ""}
{ "Info" "" "" "2024.02.16.22:11:04 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 0 "2024.02.16.22:11:04 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" 0 0 "Shell" 0 -1 1708089064380 ""}
{ "Info" "" "" "2024.02.16.22:11:04 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2024.02.16.22:11:04 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1708089064396 ""}
{ "Info" "" "" "2024.02.16.22:11:04 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2024.02.16.22:11:04 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1708089064410 ""}
{ "Info" "" "" "2024.02.16.22:11:04 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2024.02.16.22:11:04 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1708089064437 ""}
{ "Info" "" "" "2024.02.16.22:11:04 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2024.02.16.22:11:04 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1708089064456 ""}
{ "Info" "" "" "2024.02.16.22:11:04 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2024.02.16.22:11:04 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1708089064468 ""}
{ "Info" "" "" "2024.02.16.22:11:04 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2024.02.16.22:11:04 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1708089064512 ""}
{ "Info" "" "" "2024.02.16.22:11:04 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2024.02.16.22:11:04 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1708089064520 ""}
{ "Info" "" "" "2024.02.16.22:11:04 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2024.02.16.22:11:04 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1708089064534 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.02.16.22:11:04 Info: Reusing file C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/simulation/submodules" {  } {  } 0 0 "2024.02.16.22:11:04 Info: Reusing file C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/simulation/submodules" 0 0 "Shell" 0 -1 1708089064536 ""}
{ "Info" "" "" "2024.02.16.22:11:05 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2024.02.16.22:11:05 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1708089065707 ""}
{ "Info" "" "" "2024.02.16.22:11:05 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2024.02.16.22:11:05 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1708089065721 ""}
{ "Info" "" "" "2024.02.16.22:11:05 Info: niosii_top: Done \"niosii_top\" with 22 modules, 42 files" {  } {  } 0 0 "2024.02.16.22:11:05 Info: niosii_top: Done \"niosii_top\" with 22 modules, 42 files" 0 0 "Shell" 0 -1 1708089065722 ""}
{ "Info" "" "" "2024.02.16.22:11:05 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.02.16.22:11:05 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1708089065738 ""}
{ "Info" "" "" "2024.02.16.22:11:05 Info: Finished: Create simulation model" {  } {  } 0 0 "2024.02.16.22:11:05 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1708089065739 ""}
{ "Info" "" "" "2024.02.16.22:11:05 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2024.02.16.22:11:05 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1708089065739 ""}
{ "Info" " --use-relative-paths=true" "" "2024.02.16.22:11:05 Info: sim-script-gen --spd=C:\\Users\\jongh\\Documents\\repo\\Cyclone_V_NIOS_II\\niosii_top\\niosii_top.spd --output-directory=C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/simulation" {  } {  } 0 0 "2024.02.16.22:11:05 Info: sim-script-gen --spd=C:\\Users\\jongh\\Documents\\repo\\Cyclone_V_NIOS_II\\niosii_top\\niosii_top.spd --output-directory=C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/simulation" 0 0 "Shell" 0 -1 1708089065739 ""}
{ "Info" " --use-relative-paths=true" "" "2024.02.16.22:11:05 Info: Doing: ip-make-simscript --spd=C:\\Users\\jongh\\Documents\\repo\\Cyclone_V_NIOS_II\\niosii_top\\niosii_top.spd --output-directory=C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/simulation" {  } {  } 0 0 "2024.02.16.22:11:05 Info: Doing: ip-make-simscript --spd=C:\\Users\\jongh\\Documents\\repo\\Cyclone_V_NIOS_II\\niosii_top\\niosii_top.spd --output-directory=C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/simulation" 0 0 "Shell" 0 -1 1708089065749 ""}
{ "Info" " directory:" "" "2024.02.16.22:11:06 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/simulation" {  } {  } 0 0 "2024.02.16.22:11:06 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/simulation" 0 0 "Shell" 0 -1 1708089066571 ""}
{ "Info" "rivierapro_setup.tcl" "" "2024.02.16.22:11:06 Info:     aldec" {  } {  } 0 0 "2024.02.16.22:11:06 Info:     aldec" 0 0 "Shell" 0 -1 1708089066572 ""}
{ "Info" " directory:" "" "2024.02.16.22:11:06 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/simulation" {  } {  } 0 0 "2024.02.16.22:11:06 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/simulation" 0 0 "Shell" 0 -1 1708089066575 ""}
{ "Info" "msim_setup.tcl" "" "2024.02.16.22:11:06 Info:     mentor" {  } {  } 0 0 "2024.02.16.22:11:06 Info:     mentor" 0 0 "Shell" 0 -1 1708089066576 ""}
{ "Info" "." "" "2024.02.16.22:11:06 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/simulation" {  } {  } 0 0 "2024.02.16.22:11:06 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/simulation" 0 0 "Shell" 0 -1 1708089066576 ""}
{ "Info" "" "" "2024.02.16.22:11:06 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2024.02.16.22:11:06 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1708089066576 ""}
{ "Info" "" "" "2024.02.16.22:11:06 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2024.02.16.22:11:06 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1708089066576 ""}
{ "Info" "" "" "2024.02.16.22:11:06 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2024.02.16.22:11:06 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1708089066576 ""}
{ "Info" "" "" "2024.02.16.22:11:06 Info: qsys-generate C:\\Users\\jongh\\Documents\\repo\\Cyclone_V_NIOS_II\\niosii_top.qsys --block-symbol-file --output-directory=C:\\Users\\jongh\\Documents\\repo\\Cyclone_V_NIOS_II\\niosii_top --family=\"Cyclone V\" --part=5CEBA4F23C7" {  } {  } 0 0 "2024.02.16.22:11:06 Info: qsys-generate C:\\Users\\jongh\\Documents\\repo\\Cyclone_V_NIOS_II\\niosii_top.qsys --block-symbol-file --output-directory=C:\\Users\\jongh\\Documents\\repo\\Cyclone_V_NIOS_II\\niosii_top --family=\"Cyclone V\" --part=5CEBA4F23C7" 0 0 "Shell" 0 -1 1708089066576 ""}
{ "Info" "niosii_top.qsys" "" "2024.02.16.22:11:06 Info: Loading Cyclone_V_NIOS_II" {  } {  } 0 0 "2024.02.16.22:11:06 Info: Loading Cyclone_V_NIOS_II" 0 0 "Shell" 0 -1 1708089066578 ""}
{ "Info" "" "" "2024.02.16.22:11:07 Info: Reading input file" {  } {  } 0 0 "2024.02.16.22:11:07 Info: Reading input file" 0 0 "Shell" 0 -1 1708089067142 ""}
{ "Info" "" "" "2024.02.16.22:11:07 Info: Adding clock \[altera_clock_bridge 23.1\]" {  } {  } 0 0 "2024.02.16.22:11:07 Info: Adding clock \[altera_clock_bridge 23.1\]" 0 0 "Shell" 0 -1 1708089067143 ""}
{ "Info" "" "" "2024.02.16.22:11:07 Info: Parameterizing module clock" {  } {  } 0 0 "2024.02.16.22:11:07 Info: Parameterizing module clock" 0 0 "Shell" 0 -1 1708089067144 ""}
{ "Info" "" "" "2024.02.16.22:11:07 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 23.1\]" {  } {  } 0 0 "2024.02.16.22:11:07 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 23.1\]" 0 0 "Shell" 0 -1 1708089067144 ""}
{ "Info" "" "" "2024.02.16.22:11:07 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2024.02.16.22:11:07 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1708089067144 ""}
{ "Info" "" "" "2024.02.16.22:11:07 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 23.1\]" {  } {  } 0 0 "2024.02.16.22:11:07 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 23.1\]" 0 0 "Shell" 0 -1 1708089067144 ""}
{ "Info" "" "" "2024.02.16.22:11:07 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2024.02.16.22:11:07 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1708089067145 ""}
{ "Info" "" "" "2024.02.16.22:11:07 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 23.1\]" {  } {  } 0 0 "2024.02.16.22:11:07 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 23.1\]" 0 0 "Shell" 0 -1 1708089067145 ""}
{ "Info" "" "" "2024.02.16.22:11:07 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2024.02.16.22:11:07 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1708089067146 ""}
{ "Info" "" "" "2024.02.16.22:11:07 Info: Adding pio_0 \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.02.16.22:11:07 Info: Adding pio_0 \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1708089067146 ""}
{ "Info" "" "" "2024.02.16.22:11:07 Info: Parameterizing module pio_0" {  } {  } 0 0 "2024.02.16.22:11:07 Info: Parameterizing module pio_0" 0 0 "Shell" 0 -1 1708089067146 ""}
{ "Info" "" "" "2024.02.16.22:11:07 Info: Adding reset \[altera_reset_bridge 23.1\]" {  } {  } 0 0 "2024.02.16.22:11:07 Info: Adding reset \[altera_reset_bridge 23.1\]" 0 0 "Shell" 0 -1 1708089067147 ""}
{ "Info" "" "" "2024.02.16.22:11:07 Info: Parameterizing module reset" {  } {  } 0 0 "2024.02.16.22:11:07 Info: Parameterizing module reset" 0 0 "Shell" 0 -1 1708089067147 ""}
{ "Info" "" "" "2024.02.16.22:11:07 Info: Building connections" {  } {  } 0 0 "2024.02.16.22:11:07 Info: Building connections" 0 0 "Shell" 0 -1 1708089067147 ""}
{ "Info" "" "" "2024.02.16.22:11:07 Info: Parameterizing connections" {  } {  } 0 0 "2024.02.16.22:11:07 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1708089067148 ""}
{ "Info" "" "" "2024.02.16.22:11:07 Info: Validating" {  } {  } 0 0 "2024.02.16.22:11:07 Info: Validating" 0 0 "Shell" 0 -1 1708089067149 ""}
{ "Info" "" "" "2024.02.16.22:11:07 Info: Done reading input file" {  } {  } 0 0 "2024.02.16.22:11:07 Info: Done reading input file" 0 0 "Shell" 0 -1 1708089067804 ""}
{ "Info" "" "" "2024.02.16.22:11:09 Info: niosii_top.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2024.02.16.22:11:09 Info: niosii_top.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1708089069068 ""}
{ "Warning" "" "" "2024.02.16.22:11:09 Warning: niosii_top.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." {  } {  } 0 0 "2024.02.16.22:11:09 Warning: niosii_top.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." 0 0 "Shell" 0 -1 1708089069068 ""}
{ "Info" "" "" "2024.02.16.22:11:09 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.02.16.22:11:09 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1708089069513 ""}
{ "Info" "" "" "2024.02.16.22:11:09 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2024.02.16.22:11:09 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1708089069513 ""}
{ "Info" "" "" "2024.02.16.22:11:09 Info:" {  } {  } 0 0 "2024.02.16.22:11:09 Info:" 0 0 "Shell" 0 -1 1708089069513 ""}
{ "Info" "" "" "2024.02.16.22:11:09 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2024.02.16.22:11:09 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1708089069514 ""}
{ "Info" "" "" "2024.02.16.22:11:09 Info: qsys-generate C:\\Users\\jongh\\Documents\\repo\\Cyclone_V_NIOS_II\\niosii_top.qsys --synthesis=VERILOG --output-directory=C:\\Users\\jongh\\Documents\\repo\\Cyclone_V_NIOS_II\\niosii_top\\synthesis --family=\"Cyclone V\" --part=5CEBA4F23C7" {  } {  } 0 0 "2024.02.16.22:11:09 Info: qsys-generate C:\\Users\\jongh\\Documents\\repo\\Cyclone_V_NIOS_II\\niosii_top.qsys --synthesis=VERILOG --output-directory=C:\\Users\\jongh\\Documents\\repo\\Cyclone_V_NIOS_II\\niosii_top\\synthesis --family=\"Cyclone V\" --part=5CEBA4F23C7" 0 0 "Shell" 0 -1 1708089069516 ""}
{ "Info" "niosii_top.qsys" "" "2024.02.16.22:11:09 Info: Loading Cyclone_V_NIOS_II" {  } {  } 0 0 "2024.02.16.22:11:09 Info: Loading Cyclone_V_NIOS_II" 0 0 "Shell" 0 -1 1708089069523 ""}
{ "Info" "" "" "2024.02.16.22:11:10 Info: Reading input file" {  } {  } 0 0 "2024.02.16.22:11:10 Info: Reading input file" 0 0 "Shell" 0 -1 1708089070097 ""}
{ "Info" "" "" "2024.02.16.22:11:10 Info: Adding clock \[altera_clock_bridge 23.1\]" {  } {  } 0 0 "2024.02.16.22:11:10 Info: Adding clock \[altera_clock_bridge 23.1\]" 0 0 "Shell" 0 -1 1708089070097 ""}
{ "Info" "" "" "2024.02.16.22:11:10 Info: Parameterizing module clock" {  } {  } 0 0 "2024.02.16.22:11:10 Info: Parameterizing module clock" 0 0 "Shell" 0 -1 1708089070098 ""}
{ "Info" "" "" "2024.02.16.22:11:10 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 23.1\]" {  } {  } 0 0 "2024.02.16.22:11:10 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 23.1\]" 0 0 "Shell" 0 -1 1708089070098 ""}
{ "Info" "" "" "2024.02.16.22:11:10 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2024.02.16.22:11:10 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1708089070098 ""}
{ "Info" "" "" "2024.02.16.22:11:10 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 23.1\]" {  } {  } 0 0 "2024.02.16.22:11:10 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 23.1\]" 0 0 "Shell" 0 -1 1708089070098 ""}
{ "Info" "" "" "2024.02.16.22:11:10 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2024.02.16.22:11:10 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1708089070098 ""}
{ "Info" "" "" "2024.02.16.22:11:10 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 23.1\]" {  } {  } 0 0 "2024.02.16.22:11:10 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 23.1\]" 0 0 "Shell" 0 -1 1708089070099 ""}
{ "Info" "" "" "2024.02.16.22:11:10 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2024.02.16.22:11:10 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1708089070099 ""}
{ "Info" "" "" "2024.02.16.22:11:10 Info: Adding pio_0 \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.02.16.22:11:10 Info: Adding pio_0 \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1708089070099 ""}
{ "Info" "" "" "2024.02.16.22:11:10 Info: Parameterizing module pio_0" {  } {  } 0 0 "2024.02.16.22:11:10 Info: Parameterizing module pio_0" 0 0 "Shell" 0 -1 1708089070100 ""}
{ "Info" "" "" "2024.02.16.22:11:10 Info: Adding reset \[altera_reset_bridge 23.1\]" {  } {  } 0 0 "2024.02.16.22:11:10 Info: Adding reset \[altera_reset_bridge 23.1\]" 0 0 "Shell" 0 -1 1708089070100 ""}
{ "Info" "" "" "2024.02.16.22:11:10 Info: Parameterizing module reset" {  } {  } 0 0 "2024.02.16.22:11:10 Info: Parameterizing module reset" 0 0 "Shell" 0 -1 1708089070100 ""}
{ "Info" "" "" "2024.02.16.22:11:10 Info: Building connections" {  } {  } 0 0 "2024.02.16.22:11:10 Info: Building connections" 0 0 "Shell" 0 -1 1708089070100 ""}
{ "Info" "" "" "2024.02.16.22:11:10 Info: Parameterizing connections" {  } {  } 0 0 "2024.02.16.22:11:10 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1708089070101 ""}
{ "Info" "" "" "2024.02.16.22:11:10 Info: Validating" {  } {  } 0 0 "2024.02.16.22:11:10 Info: Validating" 0 0 "Shell" 0 -1 1708089070101 ""}
{ "Info" "" "" "2024.02.16.22:11:10 Info: Done reading input file" {  } {  } 0 0 "2024.02.16.22:11:10 Info: Done reading input file" 0 0 "Shell" 0 -1 1708089070773 ""}
{ "Info" "" "" "2024.02.16.22:11:12 Info: niosii_top.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2024.02.16.22:11:12 Info: niosii_top.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1708089072040 ""}
{ "Warning" "" "" "2024.02.16.22:11:12 Warning: niosii_top.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." {  } {  } 0 0 "2024.02.16.22:11:12 Warning: niosii_top.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." 0 0 "Shell" 0 -1 1708089072040 ""}
{ "Info" "" "" "2024.02.16.22:11:12 Info: niosii_top: Generating niosii_top \"niosii_top\" for QUARTUS_SYNTH" {  } {  } 0 0 "2024.02.16.22:11:12 Info: niosii_top: Generating niosii_top \"niosii_top\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1708089072171 ""}
{ "Info" "" "" "2024.02.16.22:11:17 Info: jtag_uart_0: Starting RTL generation for module 'niosii_top_jtag_uart_0'" {  } {  } 0 0 "2024.02.16.22:11:17 Info: jtag_uart_0: Starting RTL generation for module 'niosii_top_jtag_uart_0'" 0 0 "Shell" 0 -1 1708089077290 ""}
{ "Info" "niosii_top_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]" "" "2024.02.16.22:11:17 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosii_top_jtag_uart_0 --dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0021_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0021_jtag_uart_0_gen/" {  } {  } 0 0 "2024.02.16.22:11:17 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosii_top_jtag_uart_0 --dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0021_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0021_jtag_uart_0_gen/" 0 0 "Shell" 0 -1 1708089077290 ""}
{ "Info" "" "" "2024.02.16.22:11:17 Info: jtag_uart_0: Done RTL generation for module 'niosii_top_jtag_uart_0'" {  } {  } 0 0 "2024.02.16.22:11:17 Info: jtag_uart_0: Done RTL generation for module 'niosii_top_jtag_uart_0'" 0 0 "Shell" 0 -1 1708089077552 ""}
{ "Info" "" "" "2024.02.16.22:11:17 Info: jtag_uart_0: \"niosii_top\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2024.02.16.22:11:17 Info: jtag_uart_0: \"niosii_top\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1708089077565 ""}
{ "Info" "" "" "2024.02.16.22:11:18 Info: nios2_gen2_0: \"niosii_top\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 0 "2024.02.16.22:11:18 Info: nios2_gen2_0: \"niosii_top\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" 0 0 "Shell" 0 -1 1708089078755 ""}
{ "Info" "" "" "2024.02.16.22:11:18 Info: onchip_memory2_0: Starting RTL generation for module 'niosii_top_onchip_memory2_0'" {  } {  } 0 0 "2024.02.16.22:11:18 Info: onchip_memory2_0: Starting RTL generation for module 'niosii_top_onchip_memory2_0'" 0 0 "Shell" 0 -1 1708089078759 ""}
{ "Info" "niosii_top_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2024.02.16.22:11:18 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosii_top_onchip_memory2_0 --dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0022_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0022_onchip_memory2_0_gen/" {  } {  } 0 0 "2024.02.16.22:11:18 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosii_top_onchip_memory2_0 --dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0022_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0022_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1708089078759 ""}
{ "Info" "" "" "2024.02.16.22:11:19 Info: onchip_memory2_0: Done RTL generation for module 'niosii_top_onchip_memory2_0'" {  } {  } 0 0 "2024.02.16.22:11:19 Info: onchip_memory2_0: Done RTL generation for module 'niosii_top_onchip_memory2_0'" 0 0 "Shell" 0 -1 1708089079045 ""}
{ "Info" "" "" "2024.02.16.22:11:19 Info: onchip_memory2_0: \"niosii_top\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2024.02.16.22:11:19 Info: onchip_memory2_0: \"niosii_top\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1708089079058 ""}
{ "Info" "" "" "2024.02.16.22:11:19 Info: pio_0: Starting RTL generation for module 'niosii_top_pio_0'" {  } {  } 0 0 "2024.02.16.22:11:19 Info: pio_0: Starting RTL generation for module 'niosii_top_pio_0'" 0 0 "Shell" 0 -1 1708089079064 ""}
{ "Info" "niosii_top_pio_0_component_configuration.pl  --do_build_sim=0  ]" "" "2024.02.16.22:11:19 Info: pio_0:   Generation command is \[exec C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosii_top_pio_0 --dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0023_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0023_pio_0_gen/" {  } {  } 0 0 "2024.02.16.22:11:19 Info: pio_0:   Generation command is \[exec C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosii_top_pio_0 --dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0023_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0023_pio_0_gen/" 0 0 "Shell" 0 -1 1708089079064 ""}
{ "Info" "" "" "2024.02.16.22:11:19 Info: pio_0: Done RTL generation for module 'niosii_top_pio_0'" {  } {  } 0 0 "2024.02.16.22:11:19 Info: pio_0: Done RTL generation for module 'niosii_top_pio_0'" 0 0 "Shell" 0 -1 1708089079256 ""}
{ "Info" "" "" "2024.02.16.22:11:19 Info: pio_0: \"niosii_top\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 0 "2024.02.16.22:11:19 Info: pio_0: \"niosii_top\" instantiated altera_avalon_pio \"pio_0\"" 0 0 "Shell" 0 -1 1708089079259 ""}
{ "Info" "" "" "2024.02.16.22:11:24 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.02.16.22:11:24 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1708089084166 ""}
{ "Info" "" "" "2024.02.16.22:11:24 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.02.16.22:11:24 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1708089084767 ""}
{ "Info" "" "" "2024.02.16.22:11:25 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.02.16.22:11:25 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1708089085379 ""}
{ "Info" "" "" "2024.02.16.22:11:25 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.02.16.22:11:25 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1708089085976 ""}
{ "Info" "" "" "2024.02.16.22:11:29 Info: mm_interconnect_0: \"niosii_top\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2024.02.16.22:11:29 Info: mm_interconnect_0: \"niosii_top\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1708089089126 ""}
{ "Info" "" "" "2024.02.16.22:11:29 Info: irq_mapper: \"niosii_top\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2024.02.16.22:11:29 Info: irq_mapper: \"niosii_top\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1708089089131 ""}
{ "Info" "" "" "2024.02.16.22:11:29 Info: rst_controller: \"niosii_top\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2024.02.16.22:11:29 Info: rst_controller: \"niosii_top\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1708089089135 ""}
{ "Info" "" "" "2024.02.16.22:11:29 Info: cpu: Starting RTL generation for module 'niosii_top_nios2_gen2_0_cpu'" {  } {  } 0 0 "2024.02.16.22:11:29 Info: cpu: Starting RTL generation for module 'niosii_top_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1708089089150 ""}
{ "Info" "niosii_top_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2024.02.16.22:11:29 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=niosii_top_nios2_gen2_0_cpu --dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0026_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0026_cpu_gen/" {  } {  } 0 0 "2024.02.16.22:11:29 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=niosii_top_nios2_gen2_0_cpu --dir=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0026_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/jongh/AppData/Local/Temp/alt9769_7289600530812729082.dir/0026_cpu_gen/" 0 0 "Shell" 0 -1 1708089089150 ""}
{ "Info" "" "" "2024.02.16.22:11:30 Info: cpu: # 2024.02.16 22:11:29 (*) Starting Nios II generation" {  } {  } 0 0 "2024.02.16.22:11:30 Info: cpu: # 2024.02.16 22:11:29 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1708089090767 ""}
{ "Info" "" "" "2024.02.16.22:11:30 Info: cpu: # 2024.02.16 22:11:29 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2024.02.16.22:11:30 Info: cpu: # 2024.02.16 22:11:29 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1708089090768 ""}
{ "Info" "" "" "2024.02.16.22:11:30 Info: cpu: # 2024.02.16 22:11:29 (*)   Creating all objects for CPU" {  } {  } 0 0 "2024.02.16.22:11:30 Info: cpu: # 2024.02.16 22:11:29 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1708089090768 ""}
{ "Info" "" "" "2024.02.16.22:11:30 Info: cpu: # 2024.02.16 22:11:30 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2024.02.16.22:11:30 Info: cpu: # 2024.02.16 22:11:30 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1708089090768 ""}
{ "Info" "" "" "2024.02.16.22:11:30 Info: cpu: # 2024.02.16 22:11:30 (*)   Creating plain-text RTL" {  } {  } 0 0 "2024.02.16.22:11:30 Info: cpu: # 2024.02.16 22:11:30 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1708089090768 ""}
{ "Info" "" "" "2024.02.16.22:11:30 Info: cpu: # 2024.02.16 22:11:30 (*) Done Nios II generation" {  } {  } 0 0 "2024.02.16.22:11:30 Info: cpu: # 2024.02.16 22:11:30 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1708089090769 ""}
{ "Info" "" "" "2024.02.16.22:11:30 Info: cpu: Done RTL generation for module 'niosii_top_nios2_gen2_0_cpu'" {  } {  } 0 0 "2024.02.16.22:11:30 Info: cpu: Done RTL generation for module 'niosii_top_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1708089090770 ""}
{ "Info" "" "" "2024.02.16.22:11:30 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2024.02.16.22:11:30 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1708089090821 ""}
{ "Info" "" "" "2024.02.16.22:11:30 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 0 "2024.02.16.22:11:30 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" 0 0 "Shell" 0 -1 1708089090828 ""}
{ "Info" "" "" "2024.02.16.22:11:30 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2024.02.16.22:11:30 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1708089090831 ""}
{ "Info" "" "" "2024.02.16.22:11:30 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 0 "2024.02.16.22:11:30 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" 0 0 "Shell" 0 -1 1708089090833 ""}
{ "Info" "" "" "2024.02.16.22:11:30 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2024.02.16.22:11:30 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1708089090837 ""}
{ "Info" "" "" "2024.02.16.22:11:30 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2024.02.16.22:11:30 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1708089090840 ""}
{ "Info" "" "" "2024.02.16.22:11:30 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2024.02.16.22:11:30 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1708089090866 ""}
{ "Info" "" "" "2024.02.16.22:11:30 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2024.02.16.22:11:30 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1708089090876 ""}
{ "Info" "" "" "2024.02.16.22:11:30 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2024.02.16.22:11:30 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1708089090881 ""}
{ "Info" "" "" "2024.02.16.22:11:30 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2024.02.16.22:11:30 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1708089090894 ""}
{ "Info" "" "" "2024.02.16.22:11:30 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2024.02.16.22:11:30 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1708089090901 ""}
{ "Info" "" "" "2024.02.16.22:11:30 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2024.02.16.22:11:30 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1708089090914 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.02.16.22:11:30 Info: Reusing file C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules" {  } {  } 0 0 "2024.02.16.22:11:30 Info: Reusing file C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules" 0 0 "Shell" 0 -1 1708089090915 ""}
{ "Info" "" "" "2024.02.16.22:11:32 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2024.02.16.22:11:32 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1708089092224 ""}
{ "Info" "" "" "2024.02.16.22:11:32 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2024.02.16.22:11:32 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1708089092230 ""}
{ "Info" "" "" "2024.02.16.22:11:32 Info: niosii_top: Done \"niosii_top\" with 22 modules, 35 files" {  } {  } 0 0 "2024.02.16.22:11:32 Info: niosii_top: Done \"niosii_top\" with 22 modules, 35 files" 0 0 "Shell" 0 -1 1708089092230 ""}
{ "Info" "" "" "2024.02.16.22:11:32 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.02.16.22:11:32 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1708089092370 ""}
{ "Info" "" "" "2024.02.16.22:11:32 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2024.02.16.22:11:32 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1708089092370 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys niosii_top.qsys " "Completed upgrading IP component Qsys with file \"niosii_top.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1708089092542 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1708089092778 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 3 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708089092778 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 22:11:32 2024 " "Processing ended: Fri Feb 16 22:11:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708089092778 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708089092778 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708089092778 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1708089092778 ""}
