arch                  	circuit        	script_params                    	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision          	vpr_build_info                	vpr_compiler                                         	vpr_compiled       	hostname             	rundir                                                                                                                                                                                                  	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time
k6_N10_mem32K_40nm.xml	stereovision3.v	common_--verify_binary_search_off	1.43                 	     	0.06           	6948        	4        	0.14          	-1          	-1          	31188      	-1      	-1         	19     	11    	0           	0       	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_binary/run002/k6_N10_mem32K_40nm.xml/stereovision3.v/common_--verify_binary_search_off	38456      	11                	30                 	262                	292                  	2                 	104                 	60                    	7           	7            	49               	clb                      	auto       	0.10     	395                  	0.12      	0.00             	2.22041       	-166.454            	-2.22041            	2.11404                                                      	0.000221953                      	0.000168169          	0.0249577                       	0.0189637           	22            	602              	35                                    	1.07788e+06           	1.02399e+06          	54623.3                          	1114.76                             	0.13                     	0.070836                                 	0.0573522                    	598                        	29                               	933                        	2291                              	84600                      	24180                    	2.72583            	2.49701                                           	-190.532 	-2.72583 	0       	0       	69322.2                     	1414.74                        	0.04                	0.0202667                           	0.0175377               
k6_N10_mem32K_40nm.xml	stereovision3.v	common_--verify_binary_search_on 	1.70                 	     	0.10           	6948        	4        	0.15          	-1          	-1          	31188      	-1      	-1         	19     	11    	0           	0       	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_binary/run002/k6_N10_mem32K_40nm.xml/stereovision3.v/common_--verify_binary_search_on 	42552      	11                	30                 	262                	292                  	2                 	104                 	60                    	7           	7            	49               	clb                      	auto       	0.13     	395                  	0.12      	0.00             	2.22041       	-166.454            	-2.22041            	2.11404                                                      	0.000227786                      	0.000174142          	0.0247913                       	0.018903            	22            	602              	35                                    	1.07788e+06           	1.02399e+06          	54623.3                          	1114.76                             	0.26                     	0.116606                                 	0.0944809                    	598                        	29                               	933                        	2291                              	84600                      	24180                    	2.72583            	2.49701                                           	-190.532 	-2.72583 	0       	0       	69322.2                     	1414.74                        	0.04                	0.0203844                           	0.0176225               
