// Seed: 138532957
module module_0 (
    output tri0 id_0,
    output wire id_1,
    output wor id_2,
    inout supply0 id_3,
    input uwire id_4,
    input wire id_5,
    input uwire id_6,
    input wor id_7
);
  integer id_9 = id_6;
  assign module_1.id_9 = 0;
  wire id_10;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input tri id_2,
    output tri void id_3,
    input tri0 id_4,
    inout tri id_5,
    output tri id_6,
    output supply1 id_7
    , id_13#(
        .id_14(1),
        .id_15((-1)),
        .id_16(-1),
        .id_17(1),
        .id_18(1 == 1),
        .id_19(1'b0)
    ),
    input supply0 id_8,
    input wire id_9,
    input tri1 id_10,
    output tri0 id_11
);
  logic id_20;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_6,
      id_5,
      id_4,
      id_2,
      id_2,
      id_9
  );
endmodule
