#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5ae943401fc0 .scope module, "tb_pim_model" "tb_pim_model" 2 1;
 .timescale 0 0;
P_0x5ae943423710 .param/l "AWIDTH" 0 2 4, +C4<00000000000000000000000000001000>;
P_0x5ae943423750 .param/l "DWIDTH" 0 2 3, +C4<00000000000000000000000000100000>;
P_0x5ae943423790 .param/l "PDEPTH" 0 2 6, +C4<00000000000000000000000100000000>;
P_0x5ae9434237d0 .param/l "PWIDTH" 0 2 5, +C4<00000000000000000000000000100000>;
v0x5ae943444f40_0 .var "addr", 7 0;
v0x5ae943445020_0 .var "clk", 0 0;
v0x5ae9434450c0_0 .net "cmd_ready", 0 0, L_0x5ae9434230a0;  1 drivers
v0x5ae943445160_0 .var "cmd_valid", 0 0;
v0x5ae943445200_0 .var "d", 31 0;
v0x5ae9434452a0_0 .var "found", 0 0;
v0x5ae943445340_0 .var/i "i", 31 0;
v0x5ae9434453e0_0 .var/i "j", 31 0;
v0x5ae943445480_0 .net "mac_out", 31 0, L_0x5ae943445f40;  1 drivers
v0x5ae943445570_0 .var "p_en", 0 0;
v0x5ae943445640_0 .net "q", 31 0, L_0x5ae943445e60;  1 drivers
v0x5ae943445710_0 .var "reset", 0 0;
v0x5ae9434457e0_0 .var "rsp_ready", 0 0;
v0x5ae9434458b0_0 .net "rsp_valid", 0 0, L_0x5ae943412910;  1 drivers
v0x5ae943445980_0 .var "rwl", 255 0;
v0x5ae943445a50_0 .var "w_en", 0 0;
v0x5ae943445b20 .array "write_addrs", 255 0, 7 0;
v0x5ae943445cd0_0 .var/i "write_index", 31 0;
S_0x5ae943402290 .scope module, "dut" "pim_model" 2 35, 3 1 0, S_0x5ae943401fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q";
    .port_info 1 /OUTPUT 32 "mac_out";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /INPUT 8 "addr";
    .port_info 4 /INPUT 256 "rwl";
    .port_info 5 /INPUT 1 "w_en";
    .port_info 6 /INPUT 1 "p_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /INPUT 1 "cmd_valid";
    .port_info 10 /OUTPUT 1 "cmd_ready";
    .port_info 11 /OUTPUT 1 "rsp_valid";
    .port_info 12 /INPUT 1 "rsp_ready";
    .port_info 13 /OUTPUT 1 "rsp_payload_response_ok";
P_0x5ae943422500 .param/l "AWIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
P_0x5ae943422540 .param/l "DWIDTH" 0 3 3, +C4<00000000000000000000000000100000>;
P_0x5ae943422580 .param/l "PDEPTH" 0 3 6, +C4<00000000000000000000000100000000>;
P_0x5ae9434225c0 .param/l "PIM_ADDR_BEGIN" 0 3 2, C4<00000000>;
P_0x5ae943422600 .param/l "PWIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
L_0x5ae943412910 .functor BUFZ 1, v0x5ae943445160_0, C4<0>, C4<0>, C4<0>;
L_0x5ae9434230a0 .functor BUFZ 1, v0x5ae9434457e0_0, C4<0>, C4<0>, C4<0>;
L_0x5ae943445e60 .functor BUFZ 32, v0x5ae943444530_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5ae943445f40 .functor BUFZ 32, v0x5ae9434419e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5ae943412ba0 .array "acc_result", 31 0, 31 0;
v0x5ae943418070 .array "adc_out", 31 0, 31 0;
v0x5ae943441310_0 .net "addr", 7 0, v0x5ae943444f40_0;  1 drivers
v0x5ae9434413d0_0 .net "clk", 0 0, v0x5ae943445020_0;  1 drivers
v0x5ae943441490_0 .net "cmd_ready", 0 0, L_0x5ae9434230a0;  alias, 1 drivers
v0x5ae9434415a0_0 .net "cmd_valid", 0 0, v0x5ae943445160_0;  1 drivers
v0x5ae943441660_0 .net "d", 31 0, v0x5ae943445200_0;  1 drivers
v0x5ae943441740_0 .var/i "i", 31 0;
v0x5ae943441820_0 .var/i "j", 31 0;
v0x5ae943441900_0 .net "mac_out", 31 0, L_0x5ae943445f40;  alias, 1 drivers
v0x5ae9434419e0_0 .var "mac_out_reg", 31 0;
v0x5ae943441ac0 .array "mem", 255 0, 31 0;
v0x5ae943444390_0 .net "p_en", 0 0, v0x5ae943445570_0;  1 drivers
v0x5ae943444450_0 .net "q", 31 0, L_0x5ae943445e60;  alias, 1 drivers
v0x5ae943444530_0 .var "q_reg", 31 0;
v0x5ae943444610_0 .net "reset", 0 0, v0x5ae943445710_0;  1 drivers
L_0x7b25ee24f018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ae9434446d0_0 .net "rsp_payload_response_ok", 0 0, L_0x7b25ee24f018;  1 drivers
v0x5ae9434448a0_0 .net "rsp_ready", 0 0, v0x5ae9434457e0_0;  1 drivers
v0x5ae943444960_0 .net "rsp_valid", 0 0, L_0x5ae943412910;  alias, 1 drivers
v0x5ae943444a20_0 .net "rwl", 255 0, v0x5ae943445980_0;  1 drivers
v0x5ae943444b00_0 .var "shift_cnt", 4 0;
v0x5ae943444be0_0 .var "sum_acc_result", 31 0;
v0x5ae943444cc0_0 .net "w_en", 0 0, v0x5ae943445a50_0;  1 drivers
E_0x5ae9433ed700 .event posedge, v0x5ae9434413d0_0;
v0x5ae943418070_0 .array/port v0x5ae943418070, 0;
v0x5ae943418070_1 .array/port v0x5ae943418070, 1;
v0x5ae943418070_2 .array/port v0x5ae943418070, 2;
v0x5ae943418070_3 .array/port v0x5ae943418070, 3;
E_0x5ae9433efd90/0 .event edge, v0x5ae943418070_0, v0x5ae943418070_1, v0x5ae943418070_2, v0x5ae943418070_3;
v0x5ae943418070_4 .array/port v0x5ae943418070, 4;
v0x5ae943418070_5 .array/port v0x5ae943418070, 5;
v0x5ae943418070_6 .array/port v0x5ae943418070, 6;
v0x5ae943418070_7 .array/port v0x5ae943418070, 7;
E_0x5ae9433efd90/1 .event edge, v0x5ae943418070_4, v0x5ae943418070_5, v0x5ae943418070_6, v0x5ae943418070_7;
v0x5ae943418070_8 .array/port v0x5ae943418070, 8;
v0x5ae943418070_9 .array/port v0x5ae943418070, 9;
v0x5ae943418070_10 .array/port v0x5ae943418070, 10;
v0x5ae943418070_11 .array/port v0x5ae943418070, 11;
E_0x5ae9433efd90/2 .event edge, v0x5ae943418070_8, v0x5ae943418070_9, v0x5ae943418070_10, v0x5ae943418070_11;
v0x5ae943418070_12 .array/port v0x5ae943418070, 12;
v0x5ae943418070_13 .array/port v0x5ae943418070, 13;
v0x5ae943418070_14 .array/port v0x5ae943418070, 14;
v0x5ae943418070_15 .array/port v0x5ae943418070, 15;
E_0x5ae9433efd90/3 .event edge, v0x5ae943418070_12, v0x5ae943418070_13, v0x5ae943418070_14, v0x5ae943418070_15;
v0x5ae943418070_16 .array/port v0x5ae943418070, 16;
v0x5ae943418070_17 .array/port v0x5ae943418070, 17;
v0x5ae943418070_18 .array/port v0x5ae943418070, 18;
v0x5ae943418070_19 .array/port v0x5ae943418070, 19;
E_0x5ae9433efd90/4 .event edge, v0x5ae943418070_16, v0x5ae943418070_17, v0x5ae943418070_18, v0x5ae943418070_19;
v0x5ae943418070_20 .array/port v0x5ae943418070, 20;
v0x5ae943418070_21 .array/port v0x5ae943418070, 21;
v0x5ae943418070_22 .array/port v0x5ae943418070, 22;
v0x5ae943418070_23 .array/port v0x5ae943418070, 23;
E_0x5ae9433efd90/5 .event edge, v0x5ae943418070_20, v0x5ae943418070_21, v0x5ae943418070_22, v0x5ae943418070_23;
v0x5ae943418070_24 .array/port v0x5ae943418070, 24;
v0x5ae943418070_25 .array/port v0x5ae943418070, 25;
v0x5ae943418070_26 .array/port v0x5ae943418070, 26;
v0x5ae943418070_27 .array/port v0x5ae943418070, 27;
E_0x5ae9433efd90/6 .event edge, v0x5ae943418070_24, v0x5ae943418070_25, v0x5ae943418070_26, v0x5ae943418070_27;
v0x5ae943418070_28 .array/port v0x5ae943418070, 28;
v0x5ae943418070_29 .array/port v0x5ae943418070, 29;
v0x5ae943418070_30 .array/port v0x5ae943418070, 30;
v0x5ae943418070_31 .array/port v0x5ae943418070, 31;
E_0x5ae9433efd90/7 .event edge, v0x5ae943418070_28, v0x5ae943418070_29, v0x5ae943418070_30, v0x5ae943418070_31;
v0x5ae943441ac0_0 .array/port v0x5ae943441ac0, 0;
v0x5ae943441ac0_1 .array/port v0x5ae943441ac0, 1;
v0x5ae943441ac0_2 .array/port v0x5ae943441ac0, 2;
v0x5ae943441ac0_3 .array/port v0x5ae943441ac0, 3;
E_0x5ae9433efd90/8 .event edge, v0x5ae943441ac0_0, v0x5ae943441ac0_1, v0x5ae943441ac0_2, v0x5ae943441ac0_3;
v0x5ae943441ac0_4 .array/port v0x5ae943441ac0, 4;
v0x5ae943441ac0_5 .array/port v0x5ae943441ac0, 5;
v0x5ae943441ac0_6 .array/port v0x5ae943441ac0, 6;
v0x5ae943441ac0_7 .array/port v0x5ae943441ac0, 7;
E_0x5ae9433efd90/9 .event edge, v0x5ae943441ac0_4, v0x5ae943441ac0_5, v0x5ae943441ac0_6, v0x5ae943441ac0_7;
v0x5ae943441ac0_8 .array/port v0x5ae943441ac0, 8;
v0x5ae943441ac0_9 .array/port v0x5ae943441ac0, 9;
v0x5ae943441ac0_10 .array/port v0x5ae943441ac0, 10;
v0x5ae943441ac0_11 .array/port v0x5ae943441ac0, 11;
E_0x5ae9433efd90/10 .event edge, v0x5ae943441ac0_8, v0x5ae943441ac0_9, v0x5ae943441ac0_10, v0x5ae943441ac0_11;
v0x5ae943441ac0_12 .array/port v0x5ae943441ac0, 12;
v0x5ae943441ac0_13 .array/port v0x5ae943441ac0, 13;
v0x5ae943441ac0_14 .array/port v0x5ae943441ac0, 14;
v0x5ae943441ac0_15 .array/port v0x5ae943441ac0, 15;
E_0x5ae9433efd90/11 .event edge, v0x5ae943441ac0_12, v0x5ae943441ac0_13, v0x5ae943441ac0_14, v0x5ae943441ac0_15;
v0x5ae943441ac0_16 .array/port v0x5ae943441ac0, 16;
v0x5ae943441ac0_17 .array/port v0x5ae943441ac0, 17;
v0x5ae943441ac0_18 .array/port v0x5ae943441ac0, 18;
v0x5ae943441ac0_19 .array/port v0x5ae943441ac0, 19;
E_0x5ae9433efd90/12 .event edge, v0x5ae943441ac0_16, v0x5ae943441ac0_17, v0x5ae943441ac0_18, v0x5ae943441ac0_19;
v0x5ae943441ac0_20 .array/port v0x5ae943441ac0, 20;
v0x5ae943441ac0_21 .array/port v0x5ae943441ac0, 21;
v0x5ae943441ac0_22 .array/port v0x5ae943441ac0, 22;
v0x5ae943441ac0_23 .array/port v0x5ae943441ac0, 23;
E_0x5ae9433efd90/13 .event edge, v0x5ae943441ac0_20, v0x5ae943441ac0_21, v0x5ae943441ac0_22, v0x5ae943441ac0_23;
v0x5ae943441ac0_24 .array/port v0x5ae943441ac0, 24;
v0x5ae943441ac0_25 .array/port v0x5ae943441ac0, 25;
v0x5ae943441ac0_26 .array/port v0x5ae943441ac0, 26;
v0x5ae943441ac0_27 .array/port v0x5ae943441ac0, 27;
E_0x5ae9433efd90/14 .event edge, v0x5ae943441ac0_24, v0x5ae943441ac0_25, v0x5ae943441ac0_26, v0x5ae943441ac0_27;
v0x5ae943441ac0_28 .array/port v0x5ae943441ac0, 28;
v0x5ae943441ac0_29 .array/port v0x5ae943441ac0, 29;
v0x5ae943441ac0_30 .array/port v0x5ae943441ac0, 30;
v0x5ae943441ac0_31 .array/port v0x5ae943441ac0, 31;
E_0x5ae9433efd90/15 .event edge, v0x5ae943441ac0_28, v0x5ae943441ac0_29, v0x5ae943441ac0_30, v0x5ae943441ac0_31;
v0x5ae943441ac0_32 .array/port v0x5ae943441ac0, 32;
v0x5ae943441ac0_33 .array/port v0x5ae943441ac0, 33;
v0x5ae943441ac0_34 .array/port v0x5ae943441ac0, 34;
v0x5ae943441ac0_35 .array/port v0x5ae943441ac0, 35;
E_0x5ae9433efd90/16 .event edge, v0x5ae943441ac0_32, v0x5ae943441ac0_33, v0x5ae943441ac0_34, v0x5ae943441ac0_35;
v0x5ae943441ac0_36 .array/port v0x5ae943441ac0, 36;
v0x5ae943441ac0_37 .array/port v0x5ae943441ac0, 37;
v0x5ae943441ac0_38 .array/port v0x5ae943441ac0, 38;
v0x5ae943441ac0_39 .array/port v0x5ae943441ac0, 39;
E_0x5ae9433efd90/17 .event edge, v0x5ae943441ac0_36, v0x5ae943441ac0_37, v0x5ae943441ac0_38, v0x5ae943441ac0_39;
v0x5ae943441ac0_40 .array/port v0x5ae943441ac0, 40;
v0x5ae943441ac0_41 .array/port v0x5ae943441ac0, 41;
v0x5ae943441ac0_42 .array/port v0x5ae943441ac0, 42;
v0x5ae943441ac0_43 .array/port v0x5ae943441ac0, 43;
E_0x5ae9433efd90/18 .event edge, v0x5ae943441ac0_40, v0x5ae943441ac0_41, v0x5ae943441ac0_42, v0x5ae943441ac0_43;
v0x5ae943441ac0_44 .array/port v0x5ae943441ac0, 44;
v0x5ae943441ac0_45 .array/port v0x5ae943441ac0, 45;
v0x5ae943441ac0_46 .array/port v0x5ae943441ac0, 46;
v0x5ae943441ac0_47 .array/port v0x5ae943441ac0, 47;
E_0x5ae9433efd90/19 .event edge, v0x5ae943441ac0_44, v0x5ae943441ac0_45, v0x5ae943441ac0_46, v0x5ae943441ac0_47;
v0x5ae943441ac0_48 .array/port v0x5ae943441ac0, 48;
v0x5ae943441ac0_49 .array/port v0x5ae943441ac0, 49;
v0x5ae943441ac0_50 .array/port v0x5ae943441ac0, 50;
v0x5ae943441ac0_51 .array/port v0x5ae943441ac0, 51;
E_0x5ae9433efd90/20 .event edge, v0x5ae943441ac0_48, v0x5ae943441ac0_49, v0x5ae943441ac0_50, v0x5ae943441ac0_51;
v0x5ae943441ac0_52 .array/port v0x5ae943441ac0, 52;
v0x5ae943441ac0_53 .array/port v0x5ae943441ac0, 53;
v0x5ae943441ac0_54 .array/port v0x5ae943441ac0, 54;
v0x5ae943441ac0_55 .array/port v0x5ae943441ac0, 55;
E_0x5ae9433efd90/21 .event edge, v0x5ae943441ac0_52, v0x5ae943441ac0_53, v0x5ae943441ac0_54, v0x5ae943441ac0_55;
v0x5ae943441ac0_56 .array/port v0x5ae943441ac0, 56;
v0x5ae943441ac0_57 .array/port v0x5ae943441ac0, 57;
v0x5ae943441ac0_58 .array/port v0x5ae943441ac0, 58;
v0x5ae943441ac0_59 .array/port v0x5ae943441ac0, 59;
E_0x5ae9433efd90/22 .event edge, v0x5ae943441ac0_56, v0x5ae943441ac0_57, v0x5ae943441ac0_58, v0x5ae943441ac0_59;
v0x5ae943441ac0_60 .array/port v0x5ae943441ac0, 60;
v0x5ae943441ac0_61 .array/port v0x5ae943441ac0, 61;
v0x5ae943441ac0_62 .array/port v0x5ae943441ac0, 62;
v0x5ae943441ac0_63 .array/port v0x5ae943441ac0, 63;
E_0x5ae9433efd90/23 .event edge, v0x5ae943441ac0_60, v0x5ae943441ac0_61, v0x5ae943441ac0_62, v0x5ae943441ac0_63;
v0x5ae943441ac0_64 .array/port v0x5ae943441ac0, 64;
v0x5ae943441ac0_65 .array/port v0x5ae943441ac0, 65;
v0x5ae943441ac0_66 .array/port v0x5ae943441ac0, 66;
v0x5ae943441ac0_67 .array/port v0x5ae943441ac0, 67;
E_0x5ae9433efd90/24 .event edge, v0x5ae943441ac0_64, v0x5ae943441ac0_65, v0x5ae943441ac0_66, v0x5ae943441ac0_67;
v0x5ae943441ac0_68 .array/port v0x5ae943441ac0, 68;
v0x5ae943441ac0_69 .array/port v0x5ae943441ac0, 69;
v0x5ae943441ac0_70 .array/port v0x5ae943441ac0, 70;
v0x5ae943441ac0_71 .array/port v0x5ae943441ac0, 71;
E_0x5ae9433efd90/25 .event edge, v0x5ae943441ac0_68, v0x5ae943441ac0_69, v0x5ae943441ac0_70, v0x5ae943441ac0_71;
v0x5ae943441ac0_72 .array/port v0x5ae943441ac0, 72;
v0x5ae943441ac0_73 .array/port v0x5ae943441ac0, 73;
v0x5ae943441ac0_74 .array/port v0x5ae943441ac0, 74;
v0x5ae943441ac0_75 .array/port v0x5ae943441ac0, 75;
E_0x5ae9433efd90/26 .event edge, v0x5ae943441ac0_72, v0x5ae943441ac0_73, v0x5ae943441ac0_74, v0x5ae943441ac0_75;
v0x5ae943441ac0_76 .array/port v0x5ae943441ac0, 76;
v0x5ae943441ac0_77 .array/port v0x5ae943441ac0, 77;
v0x5ae943441ac0_78 .array/port v0x5ae943441ac0, 78;
v0x5ae943441ac0_79 .array/port v0x5ae943441ac0, 79;
E_0x5ae9433efd90/27 .event edge, v0x5ae943441ac0_76, v0x5ae943441ac0_77, v0x5ae943441ac0_78, v0x5ae943441ac0_79;
v0x5ae943441ac0_80 .array/port v0x5ae943441ac0, 80;
v0x5ae943441ac0_81 .array/port v0x5ae943441ac0, 81;
v0x5ae943441ac0_82 .array/port v0x5ae943441ac0, 82;
v0x5ae943441ac0_83 .array/port v0x5ae943441ac0, 83;
E_0x5ae9433efd90/28 .event edge, v0x5ae943441ac0_80, v0x5ae943441ac0_81, v0x5ae943441ac0_82, v0x5ae943441ac0_83;
v0x5ae943441ac0_84 .array/port v0x5ae943441ac0, 84;
v0x5ae943441ac0_85 .array/port v0x5ae943441ac0, 85;
v0x5ae943441ac0_86 .array/port v0x5ae943441ac0, 86;
v0x5ae943441ac0_87 .array/port v0x5ae943441ac0, 87;
E_0x5ae9433efd90/29 .event edge, v0x5ae943441ac0_84, v0x5ae943441ac0_85, v0x5ae943441ac0_86, v0x5ae943441ac0_87;
v0x5ae943441ac0_88 .array/port v0x5ae943441ac0, 88;
v0x5ae943441ac0_89 .array/port v0x5ae943441ac0, 89;
v0x5ae943441ac0_90 .array/port v0x5ae943441ac0, 90;
v0x5ae943441ac0_91 .array/port v0x5ae943441ac0, 91;
E_0x5ae9433efd90/30 .event edge, v0x5ae943441ac0_88, v0x5ae943441ac0_89, v0x5ae943441ac0_90, v0x5ae943441ac0_91;
v0x5ae943441ac0_92 .array/port v0x5ae943441ac0, 92;
v0x5ae943441ac0_93 .array/port v0x5ae943441ac0, 93;
v0x5ae943441ac0_94 .array/port v0x5ae943441ac0, 94;
v0x5ae943441ac0_95 .array/port v0x5ae943441ac0, 95;
E_0x5ae9433efd90/31 .event edge, v0x5ae943441ac0_92, v0x5ae943441ac0_93, v0x5ae943441ac0_94, v0x5ae943441ac0_95;
v0x5ae943441ac0_96 .array/port v0x5ae943441ac0, 96;
v0x5ae943441ac0_97 .array/port v0x5ae943441ac0, 97;
v0x5ae943441ac0_98 .array/port v0x5ae943441ac0, 98;
v0x5ae943441ac0_99 .array/port v0x5ae943441ac0, 99;
E_0x5ae9433efd90/32 .event edge, v0x5ae943441ac0_96, v0x5ae943441ac0_97, v0x5ae943441ac0_98, v0x5ae943441ac0_99;
v0x5ae943441ac0_100 .array/port v0x5ae943441ac0, 100;
v0x5ae943441ac0_101 .array/port v0x5ae943441ac0, 101;
v0x5ae943441ac0_102 .array/port v0x5ae943441ac0, 102;
v0x5ae943441ac0_103 .array/port v0x5ae943441ac0, 103;
E_0x5ae9433efd90/33 .event edge, v0x5ae943441ac0_100, v0x5ae943441ac0_101, v0x5ae943441ac0_102, v0x5ae943441ac0_103;
v0x5ae943441ac0_104 .array/port v0x5ae943441ac0, 104;
v0x5ae943441ac0_105 .array/port v0x5ae943441ac0, 105;
v0x5ae943441ac0_106 .array/port v0x5ae943441ac0, 106;
v0x5ae943441ac0_107 .array/port v0x5ae943441ac0, 107;
E_0x5ae9433efd90/34 .event edge, v0x5ae943441ac0_104, v0x5ae943441ac0_105, v0x5ae943441ac0_106, v0x5ae943441ac0_107;
v0x5ae943441ac0_108 .array/port v0x5ae943441ac0, 108;
v0x5ae943441ac0_109 .array/port v0x5ae943441ac0, 109;
v0x5ae943441ac0_110 .array/port v0x5ae943441ac0, 110;
v0x5ae943441ac0_111 .array/port v0x5ae943441ac0, 111;
E_0x5ae9433efd90/35 .event edge, v0x5ae943441ac0_108, v0x5ae943441ac0_109, v0x5ae943441ac0_110, v0x5ae943441ac0_111;
v0x5ae943441ac0_112 .array/port v0x5ae943441ac0, 112;
v0x5ae943441ac0_113 .array/port v0x5ae943441ac0, 113;
v0x5ae943441ac0_114 .array/port v0x5ae943441ac0, 114;
v0x5ae943441ac0_115 .array/port v0x5ae943441ac0, 115;
E_0x5ae9433efd90/36 .event edge, v0x5ae943441ac0_112, v0x5ae943441ac0_113, v0x5ae943441ac0_114, v0x5ae943441ac0_115;
v0x5ae943441ac0_116 .array/port v0x5ae943441ac0, 116;
v0x5ae943441ac0_117 .array/port v0x5ae943441ac0, 117;
v0x5ae943441ac0_118 .array/port v0x5ae943441ac0, 118;
v0x5ae943441ac0_119 .array/port v0x5ae943441ac0, 119;
E_0x5ae9433efd90/37 .event edge, v0x5ae943441ac0_116, v0x5ae943441ac0_117, v0x5ae943441ac0_118, v0x5ae943441ac0_119;
v0x5ae943441ac0_120 .array/port v0x5ae943441ac0, 120;
v0x5ae943441ac0_121 .array/port v0x5ae943441ac0, 121;
v0x5ae943441ac0_122 .array/port v0x5ae943441ac0, 122;
v0x5ae943441ac0_123 .array/port v0x5ae943441ac0, 123;
E_0x5ae9433efd90/38 .event edge, v0x5ae943441ac0_120, v0x5ae943441ac0_121, v0x5ae943441ac0_122, v0x5ae943441ac0_123;
v0x5ae943441ac0_124 .array/port v0x5ae943441ac0, 124;
v0x5ae943441ac0_125 .array/port v0x5ae943441ac0, 125;
v0x5ae943441ac0_126 .array/port v0x5ae943441ac0, 126;
v0x5ae943441ac0_127 .array/port v0x5ae943441ac0, 127;
E_0x5ae9433efd90/39 .event edge, v0x5ae943441ac0_124, v0x5ae943441ac0_125, v0x5ae943441ac0_126, v0x5ae943441ac0_127;
v0x5ae943441ac0_128 .array/port v0x5ae943441ac0, 128;
v0x5ae943441ac0_129 .array/port v0x5ae943441ac0, 129;
v0x5ae943441ac0_130 .array/port v0x5ae943441ac0, 130;
v0x5ae943441ac0_131 .array/port v0x5ae943441ac0, 131;
E_0x5ae9433efd90/40 .event edge, v0x5ae943441ac0_128, v0x5ae943441ac0_129, v0x5ae943441ac0_130, v0x5ae943441ac0_131;
v0x5ae943441ac0_132 .array/port v0x5ae943441ac0, 132;
v0x5ae943441ac0_133 .array/port v0x5ae943441ac0, 133;
v0x5ae943441ac0_134 .array/port v0x5ae943441ac0, 134;
v0x5ae943441ac0_135 .array/port v0x5ae943441ac0, 135;
E_0x5ae9433efd90/41 .event edge, v0x5ae943441ac0_132, v0x5ae943441ac0_133, v0x5ae943441ac0_134, v0x5ae943441ac0_135;
v0x5ae943441ac0_136 .array/port v0x5ae943441ac0, 136;
v0x5ae943441ac0_137 .array/port v0x5ae943441ac0, 137;
v0x5ae943441ac0_138 .array/port v0x5ae943441ac0, 138;
v0x5ae943441ac0_139 .array/port v0x5ae943441ac0, 139;
E_0x5ae9433efd90/42 .event edge, v0x5ae943441ac0_136, v0x5ae943441ac0_137, v0x5ae943441ac0_138, v0x5ae943441ac0_139;
v0x5ae943441ac0_140 .array/port v0x5ae943441ac0, 140;
v0x5ae943441ac0_141 .array/port v0x5ae943441ac0, 141;
v0x5ae943441ac0_142 .array/port v0x5ae943441ac0, 142;
v0x5ae943441ac0_143 .array/port v0x5ae943441ac0, 143;
E_0x5ae9433efd90/43 .event edge, v0x5ae943441ac0_140, v0x5ae943441ac0_141, v0x5ae943441ac0_142, v0x5ae943441ac0_143;
v0x5ae943441ac0_144 .array/port v0x5ae943441ac0, 144;
v0x5ae943441ac0_145 .array/port v0x5ae943441ac0, 145;
v0x5ae943441ac0_146 .array/port v0x5ae943441ac0, 146;
v0x5ae943441ac0_147 .array/port v0x5ae943441ac0, 147;
E_0x5ae9433efd90/44 .event edge, v0x5ae943441ac0_144, v0x5ae943441ac0_145, v0x5ae943441ac0_146, v0x5ae943441ac0_147;
v0x5ae943441ac0_148 .array/port v0x5ae943441ac0, 148;
v0x5ae943441ac0_149 .array/port v0x5ae943441ac0, 149;
v0x5ae943441ac0_150 .array/port v0x5ae943441ac0, 150;
v0x5ae943441ac0_151 .array/port v0x5ae943441ac0, 151;
E_0x5ae9433efd90/45 .event edge, v0x5ae943441ac0_148, v0x5ae943441ac0_149, v0x5ae943441ac0_150, v0x5ae943441ac0_151;
v0x5ae943441ac0_152 .array/port v0x5ae943441ac0, 152;
v0x5ae943441ac0_153 .array/port v0x5ae943441ac0, 153;
v0x5ae943441ac0_154 .array/port v0x5ae943441ac0, 154;
v0x5ae943441ac0_155 .array/port v0x5ae943441ac0, 155;
E_0x5ae9433efd90/46 .event edge, v0x5ae943441ac0_152, v0x5ae943441ac0_153, v0x5ae943441ac0_154, v0x5ae943441ac0_155;
v0x5ae943441ac0_156 .array/port v0x5ae943441ac0, 156;
v0x5ae943441ac0_157 .array/port v0x5ae943441ac0, 157;
v0x5ae943441ac0_158 .array/port v0x5ae943441ac0, 158;
v0x5ae943441ac0_159 .array/port v0x5ae943441ac0, 159;
E_0x5ae9433efd90/47 .event edge, v0x5ae943441ac0_156, v0x5ae943441ac0_157, v0x5ae943441ac0_158, v0x5ae943441ac0_159;
v0x5ae943441ac0_160 .array/port v0x5ae943441ac0, 160;
v0x5ae943441ac0_161 .array/port v0x5ae943441ac0, 161;
v0x5ae943441ac0_162 .array/port v0x5ae943441ac0, 162;
v0x5ae943441ac0_163 .array/port v0x5ae943441ac0, 163;
E_0x5ae9433efd90/48 .event edge, v0x5ae943441ac0_160, v0x5ae943441ac0_161, v0x5ae943441ac0_162, v0x5ae943441ac0_163;
v0x5ae943441ac0_164 .array/port v0x5ae943441ac0, 164;
v0x5ae943441ac0_165 .array/port v0x5ae943441ac0, 165;
v0x5ae943441ac0_166 .array/port v0x5ae943441ac0, 166;
v0x5ae943441ac0_167 .array/port v0x5ae943441ac0, 167;
E_0x5ae9433efd90/49 .event edge, v0x5ae943441ac0_164, v0x5ae943441ac0_165, v0x5ae943441ac0_166, v0x5ae943441ac0_167;
v0x5ae943441ac0_168 .array/port v0x5ae943441ac0, 168;
v0x5ae943441ac0_169 .array/port v0x5ae943441ac0, 169;
v0x5ae943441ac0_170 .array/port v0x5ae943441ac0, 170;
v0x5ae943441ac0_171 .array/port v0x5ae943441ac0, 171;
E_0x5ae9433efd90/50 .event edge, v0x5ae943441ac0_168, v0x5ae943441ac0_169, v0x5ae943441ac0_170, v0x5ae943441ac0_171;
v0x5ae943441ac0_172 .array/port v0x5ae943441ac0, 172;
v0x5ae943441ac0_173 .array/port v0x5ae943441ac0, 173;
v0x5ae943441ac0_174 .array/port v0x5ae943441ac0, 174;
v0x5ae943441ac0_175 .array/port v0x5ae943441ac0, 175;
E_0x5ae9433efd90/51 .event edge, v0x5ae943441ac0_172, v0x5ae943441ac0_173, v0x5ae943441ac0_174, v0x5ae943441ac0_175;
v0x5ae943441ac0_176 .array/port v0x5ae943441ac0, 176;
v0x5ae943441ac0_177 .array/port v0x5ae943441ac0, 177;
v0x5ae943441ac0_178 .array/port v0x5ae943441ac0, 178;
v0x5ae943441ac0_179 .array/port v0x5ae943441ac0, 179;
E_0x5ae9433efd90/52 .event edge, v0x5ae943441ac0_176, v0x5ae943441ac0_177, v0x5ae943441ac0_178, v0x5ae943441ac0_179;
v0x5ae943441ac0_180 .array/port v0x5ae943441ac0, 180;
v0x5ae943441ac0_181 .array/port v0x5ae943441ac0, 181;
v0x5ae943441ac0_182 .array/port v0x5ae943441ac0, 182;
v0x5ae943441ac0_183 .array/port v0x5ae943441ac0, 183;
E_0x5ae9433efd90/53 .event edge, v0x5ae943441ac0_180, v0x5ae943441ac0_181, v0x5ae943441ac0_182, v0x5ae943441ac0_183;
v0x5ae943441ac0_184 .array/port v0x5ae943441ac0, 184;
v0x5ae943441ac0_185 .array/port v0x5ae943441ac0, 185;
v0x5ae943441ac0_186 .array/port v0x5ae943441ac0, 186;
v0x5ae943441ac0_187 .array/port v0x5ae943441ac0, 187;
E_0x5ae9433efd90/54 .event edge, v0x5ae943441ac0_184, v0x5ae943441ac0_185, v0x5ae943441ac0_186, v0x5ae943441ac0_187;
v0x5ae943441ac0_188 .array/port v0x5ae943441ac0, 188;
v0x5ae943441ac0_189 .array/port v0x5ae943441ac0, 189;
v0x5ae943441ac0_190 .array/port v0x5ae943441ac0, 190;
v0x5ae943441ac0_191 .array/port v0x5ae943441ac0, 191;
E_0x5ae9433efd90/55 .event edge, v0x5ae943441ac0_188, v0x5ae943441ac0_189, v0x5ae943441ac0_190, v0x5ae943441ac0_191;
v0x5ae943441ac0_192 .array/port v0x5ae943441ac0, 192;
v0x5ae943441ac0_193 .array/port v0x5ae943441ac0, 193;
v0x5ae943441ac0_194 .array/port v0x5ae943441ac0, 194;
v0x5ae943441ac0_195 .array/port v0x5ae943441ac0, 195;
E_0x5ae9433efd90/56 .event edge, v0x5ae943441ac0_192, v0x5ae943441ac0_193, v0x5ae943441ac0_194, v0x5ae943441ac0_195;
v0x5ae943441ac0_196 .array/port v0x5ae943441ac0, 196;
v0x5ae943441ac0_197 .array/port v0x5ae943441ac0, 197;
v0x5ae943441ac0_198 .array/port v0x5ae943441ac0, 198;
v0x5ae943441ac0_199 .array/port v0x5ae943441ac0, 199;
E_0x5ae9433efd90/57 .event edge, v0x5ae943441ac0_196, v0x5ae943441ac0_197, v0x5ae943441ac0_198, v0x5ae943441ac0_199;
v0x5ae943441ac0_200 .array/port v0x5ae943441ac0, 200;
v0x5ae943441ac0_201 .array/port v0x5ae943441ac0, 201;
v0x5ae943441ac0_202 .array/port v0x5ae943441ac0, 202;
v0x5ae943441ac0_203 .array/port v0x5ae943441ac0, 203;
E_0x5ae9433efd90/58 .event edge, v0x5ae943441ac0_200, v0x5ae943441ac0_201, v0x5ae943441ac0_202, v0x5ae943441ac0_203;
v0x5ae943441ac0_204 .array/port v0x5ae943441ac0, 204;
v0x5ae943441ac0_205 .array/port v0x5ae943441ac0, 205;
v0x5ae943441ac0_206 .array/port v0x5ae943441ac0, 206;
v0x5ae943441ac0_207 .array/port v0x5ae943441ac0, 207;
E_0x5ae9433efd90/59 .event edge, v0x5ae943441ac0_204, v0x5ae943441ac0_205, v0x5ae943441ac0_206, v0x5ae943441ac0_207;
v0x5ae943441ac0_208 .array/port v0x5ae943441ac0, 208;
v0x5ae943441ac0_209 .array/port v0x5ae943441ac0, 209;
v0x5ae943441ac0_210 .array/port v0x5ae943441ac0, 210;
v0x5ae943441ac0_211 .array/port v0x5ae943441ac0, 211;
E_0x5ae9433efd90/60 .event edge, v0x5ae943441ac0_208, v0x5ae943441ac0_209, v0x5ae943441ac0_210, v0x5ae943441ac0_211;
v0x5ae943441ac0_212 .array/port v0x5ae943441ac0, 212;
v0x5ae943441ac0_213 .array/port v0x5ae943441ac0, 213;
v0x5ae943441ac0_214 .array/port v0x5ae943441ac0, 214;
v0x5ae943441ac0_215 .array/port v0x5ae943441ac0, 215;
E_0x5ae9433efd90/61 .event edge, v0x5ae943441ac0_212, v0x5ae943441ac0_213, v0x5ae943441ac0_214, v0x5ae943441ac0_215;
v0x5ae943441ac0_216 .array/port v0x5ae943441ac0, 216;
v0x5ae943441ac0_217 .array/port v0x5ae943441ac0, 217;
v0x5ae943441ac0_218 .array/port v0x5ae943441ac0, 218;
v0x5ae943441ac0_219 .array/port v0x5ae943441ac0, 219;
E_0x5ae9433efd90/62 .event edge, v0x5ae943441ac0_216, v0x5ae943441ac0_217, v0x5ae943441ac0_218, v0x5ae943441ac0_219;
v0x5ae943441ac0_220 .array/port v0x5ae943441ac0, 220;
v0x5ae943441ac0_221 .array/port v0x5ae943441ac0, 221;
v0x5ae943441ac0_222 .array/port v0x5ae943441ac0, 222;
v0x5ae943441ac0_223 .array/port v0x5ae943441ac0, 223;
E_0x5ae9433efd90/63 .event edge, v0x5ae943441ac0_220, v0x5ae943441ac0_221, v0x5ae943441ac0_222, v0x5ae943441ac0_223;
v0x5ae943441ac0_224 .array/port v0x5ae943441ac0, 224;
v0x5ae943441ac0_225 .array/port v0x5ae943441ac0, 225;
v0x5ae943441ac0_226 .array/port v0x5ae943441ac0, 226;
v0x5ae943441ac0_227 .array/port v0x5ae943441ac0, 227;
E_0x5ae9433efd90/64 .event edge, v0x5ae943441ac0_224, v0x5ae943441ac0_225, v0x5ae943441ac0_226, v0x5ae943441ac0_227;
v0x5ae943441ac0_228 .array/port v0x5ae943441ac0, 228;
v0x5ae943441ac0_229 .array/port v0x5ae943441ac0, 229;
v0x5ae943441ac0_230 .array/port v0x5ae943441ac0, 230;
v0x5ae943441ac0_231 .array/port v0x5ae943441ac0, 231;
E_0x5ae9433efd90/65 .event edge, v0x5ae943441ac0_228, v0x5ae943441ac0_229, v0x5ae943441ac0_230, v0x5ae943441ac0_231;
v0x5ae943441ac0_232 .array/port v0x5ae943441ac0, 232;
v0x5ae943441ac0_233 .array/port v0x5ae943441ac0, 233;
v0x5ae943441ac0_234 .array/port v0x5ae943441ac0, 234;
v0x5ae943441ac0_235 .array/port v0x5ae943441ac0, 235;
E_0x5ae9433efd90/66 .event edge, v0x5ae943441ac0_232, v0x5ae943441ac0_233, v0x5ae943441ac0_234, v0x5ae943441ac0_235;
v0x5ae943441ac0_236 .array/port v0x5ae943441ac0, 236;
v0x5ae943441ac0_237 .array/port v0x5ae943441ac0, 237;
v0x5ae943441ac0_238 .array/port v0x5ae943441ac0, 238;
v0x5ae943441ac0_239 .array/port v0x5ae943441ac0, 239;
E_0x5ae9433efd90/67 .event edge, v0x5ae943441ac0_236, v0x5ae943441ac0_237, v0x5ae943441ac0_238, v0x5ae943441ac0_239;
v0x5ae943441ac0_240 .array/port v0x5ae943441ac0, 240;
v0x5ae943441ac0_241 .array/port v0x5ae943441ac0, 241;
v0x5ae943441ac0_242 .array/port v0x5ae943441ac0, 242;
v0x5ae943441ac0_243 .array/port v0x5ae943441ac0, 243;
E_0x5ae9433efd90/68 .event edge, v0x5ae943441ac0_240, v0x5ae943441ac0_241, v0x5ae943441ac0_242, v0x5ae943441ac0_243;
v0x5ae943441ac0_244 .array/port v0x5ae943441ac0, 244;
v0x5ae943441ac0_245 .array/port v0x5ae943441ac0, 245;
v0x5ae943441ac0_246 .array/port v0x5ae943441ac0, 246;
v0x5ae943441ac0_247 .array/port v0x5ae943441ac0, 247;
E_0x5ae9433efd90/69 .event edge, v0x5ae943441ac0_244, v0x5ae943441ac0_245, v0x5ae943441ac0_246, v0x5ae943441ac0_247;
v0x5ae943441ac0_248 .array/port v0x5ae943441ac0, 248;
v0x5ae943441ac0_249 .array/port v0x5ae943441ac0, 249;
v0x5ae943441ac0_250 .array/port v0x5ae943441ac0, 250;
v0x5ae943441ac0_251 .array/port v0x5ae943441ac0, 251;
E_0x5ae9433efd90/70 .event edge, v0x5ae943441ac0_248, v0x5ae943441ac0_249, v0x5ae943441ac0_250, v0x5ae943441ac0_251;
v0x5ae943441ac0_252 .array/port v0x5ae943441ac0, 252;
v0x5ae943441ac0_253 .array/port v0x5ae943441ac0, 253;
v0x5ae943441ac0_254 .array/port v0x5ae943441ac0, 254;
v0x5ae943441ac0_255 .array/port v0x5ae943441ac0, 255;
E_0x5ae9433efd90/71 .event edge, v0x5ae943441ac0_252, v0x5ae943441ac0_253, v0x5ae943441ac0_254, v0x5ae943441ac0_255;
E_0x5ae9433efd90/72 .event edge, v0x5ae943444a20_0;
E_0x5ae9433efd90 .event/or E_0x5ae9433efd90/0, E_0x5ae9433efd90/1, E_0x5ae9433efd90/2, E_0x5ae9433efd90/3, E_0x5ae9433efd90/4, E_0x5ae9433efd90/5, E_0x5ae9433efd90/6, E_0x5ae9433efd90/7, E_0x5ae9433efd90/8, E_0x5ae9433efd90/9, E_0x5ae9433efd90/10, E_0x5ae9433efd90/11, E_0x5ae9433efd90/12, E_0x5ae9433efd90/13, E_0x5ae9433efd90/14, E_0x5ae9433efd90/15, E_0x5ae9433efd90/16, E_0x5ae9433efd90/17, E_0x5ae9433efd90/18, E_0x5ae9433efd90/19, E_0x5ae9433efd90/20, E_0x5ae9433efd90/21, E_0x5ae9433efd90/22, E_0x5ae9433efd90/23, E_0x5ae9433efd90/24, E_0x5ae9433efd90/25, E_0x5ae9433efd90/26, E_0x5ae9433efd90/27, E_0x5ae9433efd90/28, E_0x5ae9433efd90/29, E_0x5ae9433efd90/30, E_0x5ae9433efd90/31, E_0x5ae9433efd90/32, E_0x5ae9433efd90/33, E_0x5ae9433efd90/34, E_0x5ae9433efd90/35, E_0x5ae9433efd90/36, E_0x5ae9433efd90/37, E_0x5ae9433efd90/38, E_0x5ae9433efd90/39, E_0x5ae9433efd90/40, E_0x5ae9433efd90/41, E_0x5ae9433efd90/42, E_0x5ae9433efd90/43, E_0x5ae9433efd90/44, E_0x5ae9433efd90/45, E_0x5ae9433efd90/46, E_0x5ae9433efd90/47, E_0x5ae9433efd90/48, E_0x5ae9433efd90/49, E_0x5ae9433efd90/50, E_0x5ae9433efd90/51, E_0x5ae9433efd90/52, E_0x5ae9433efd90/53, E_0x5ae9433efd90/54, E_0x5ae9433efd90/55, E_0x5ae9433efd90/56, E_0x5ae9433efd90/57, E_0x5ae9433efd90/58, E_0x5ae9433efd90/59, E_0x5ae9433efd90/60, E_0x5ae9433efd90/61, E_0x5ae9433efd90/62, E_0x5ae9433efd90/63, E_0x5ae9433efd90/64, E_0x5ae9433efd90/65, E_0x5ae9433efd90/66, E_0x5ae9433efd90/67, E_0x5ae9433efd90/68, E_0x5ae9433efd90/69, E_0x5ae9433efd90/70, E_0x5ae9433efd90/71, E_0x5ae9433efd90/72;
E_0x5ae9433f0850/0 .event negedge, v0x5ae943444610_0;
E_0x5ae9433f0850/1 .event posedge, v0x5ae9434413d0_0;
E_0x5ae9433f0850 .event/or E_0x5ae9433f0850/0, E_0x5ae9433f0850/1;
    .scope S_0x5ae943402290;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ae943441740_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5ae943441740_0;
    %cmpi/u 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5ae943441740_0;
    %store/vec4a v0x5ae943441ac0, 4, 0;
    %load/vec4 v0x5ae943441740_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ae943441740_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x5ae943402290;
T_1 ;
    %wait E_0x5ae9433f0850;
    %load/vec4 v0x5ae943444610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5ae943444b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ae943441740_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5ae943441740_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5ae943441740_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ae943412ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5ae943441740_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ae943418070, 0, 4;
    %load/vec4 v0x5ae943441740_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ae943441740_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ae943444be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ae943444530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ae9434419e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5ae943444390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5ae943444cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x5ae943441660_0;
    %load/vec4 v0x5ae943441310_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ae943441ac0, 0, 4;
    %vpi_call 3 64 "$display", "write! addr: %h data: %h", v0x5ae943441310_0, v0x5ae943441660_0 {0 0 0};
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x5ae943441310_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5ae943441ac0, 4;
    %assign/vec4 v0x5ae943444530_0, 0;
    %load/vec4 v0x5ae943441310_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5ae943441ac0, 4;
    %vpi_call 3 68 "$display", "read! addr: %h data: %h", v0x5ae943441310_0, S<0,vec4,u32> {1 0 0};
T_1.7 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5ae943444b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ae943441740_0, 0, 32;
T_1.8 ;
    %load/vec4 v0x5ae943441740_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.9, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5ae943441740_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ae943412ba0, 0, 4;
    %load/vec4 v0x5ae943441740_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ae943441740_0, 0, 32;
    %jmp T_1.8;
T_1.9 ;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ae943441740_0, 0, 32;
T_1.10 ;
    %load/vec4 v0x5ae943441740_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.11, 5;
    %load/vec4 v0x5ae943444b00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.12, 8;
    %ix/getv/s 4, v0x5ae943441740_0;
    %load/vec4a v0x5ae943418070, 4;
    %jmp/1 T_1.13, 8;
T_1.12 ; End of true expr.
    %ix/getv/s 4, v0x5ae943441740_0;
    %load/vec4a v0x5ae943412ba0, 4;
    %ix/getv/s 4, v0x5ae943441740_0;
    %load/vec4a v0x5ae943418070, 4;
    %ix/getv 4, v0x5ae943444b00_0;
    %shiftl 4;
    %add;
    %jmp/0 T_1.13, 8;
 ; End of false expr.
    %blend;
T_1.13;
    %ix/getv/s 3, v0x5ae943441740_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ae943412ba0, 0, 4;
    %load/vec4 v0x5ae943444b00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %vpi_call 3 80 "$display", "acc_result: shift_cnt = %h -> adc_out = %h", v0x5ae943444b00_0, &A<v0x5ae943418070, v0x5ae943441740_0 > {0 0 0};
    %jmp T_1.15;
T_1.14 ;
    %ix/getv/s 4, v0x5ae943441740_0;
    %load/vec4a v0x5ae943418070, 4;
    %ix/getv 4, v0x5ae943444b00_0;
    %shiftl 4;
    %ix/getv/s 4, v0x5ae943441740_0;
    %load/vec4a v0x5ae943412ba0, 4;
    %ix/getv/s 4, v0x5ae943441740_0;
    %load/vec4a v0x5ae943418070, 4;
    %add;
    %ix/getv 4, v0x5ae943444b00_0;
    %shiftl 4;
    %vpi_call 3 83 "$display", "acc_result: %h + %h(%h << %h) = %h", &A<v0x5ae943412ba0, v0x5ae943441740_0 >, S<1,vec4,u32>, &A<v0x5ae943418070, v0x5ae943441740_0 >, v0x5ae943444b00_0, S<0,vec4,u32> {2 0 0};
T_1.15 ;
    %load/vec4 v0x5ae943441740_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ae943441740_0, 0, 32;
    %jmp T_1.10;
T_1.11 ;
    %load/vec4 v0x5ae943444b00_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5ae943444b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ae943444be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ae943441740_0, 0, 32;
T_1.16 ;
    %load/vec4 v0x5ae943441740_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.17, 5;
    %load/vec4 v0x5ae943444be0_0;
    %ix/getv/s 4, v0x5ae943441740_0;
    %load/vec4a v0x5ae943412ba0, 4;
    %add;
    %assign/vec4 v0x5ae943444be0_0, 0;
    %load/vec4 v0x5ae943444be0_0;
    %ix/getv/s 4, v0x5ae943441740_0;
    %load/vec4a v0x5ae943412ba0, 4;
    %add;
    %vpi_call 3 92 "$display", "sum_acc_result: %h + %h -> %h", v0x5ae943444be0_0, &A<v0x5ae943412ba0, v0x5ae943441740_0 >, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x5ae943441740_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ae943441740_0, 0, 32;
    %jmp T_1.16;
T_1.17 ;
    %load/vec4 v0x5ae943444be0_0;
    %assign/vec4 v0x5ae9434419e0_0, 0;
    %vpi_call 3 95 "$display", "MAC operation: shift_cnt: %0d, mac_out: %h", v0x5ae943444b00_0, v0x5ae9434419e0_0 {0 0 0};
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5ae943402290;
T_2 ;
    %wait E_0x5ae9433efd90;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ae943441740_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x5ae943441740_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5ae943441740_0;
    %store/vec4a v0x5ae943418070, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ae943441820_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x5ae943441820_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_2.3, 5;
    %ix/getv/s 4, v0x5ae943441740_0;
    %load/vec4a v0x5ae943418070, 4;
    %pushi/vec4 0, 0, 33;
    %load/vec4 v0x5ae943441820_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5ae943441ac0, 4;
    %load/vec4 v0x5ae943441740_0;
    %part/s 1;
    %replicate 32;
    %load/vec4 v0x5ae943444a20_0;
    %load/vec4 v0x5ae943441820_0;
    %part/s 1;
    %replicate 32;
    %and;
    %add;
    %ix/getv/s 4, v0x5ae943441740_0;
    %store/vec4a v0x5ae943418070, 4, 0;
    %load/vec4 v0x5ae943441820_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ae943441820_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %load/vec4 v0x5ae943441740_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ae943441740_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5ae943402290;
T_3 ;
    %wait E_0x5ae9433ed700;
    %load/vec4 v0x5ae9434415a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ae943441740_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x5ae943441740_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v0x5ae943441740_0;
    %muli 8, 0, 32;
    %load/vec4 v0x5ae943441740_0;
    %pad/s 64;
    %muli 8, 0, 64;
    %ix/vec4/s 4;
    %load/vec4a v0x5ae943418070, 4;
    %load/vec4 v0x5ae943441740_0;
    %muli 8, 0, 32;
    %addi 1, 0, 32;
    %load/vec4 v0x5ae943441740_0;
    %pad/s 65;
    %muli 8, 0, 65;
    %addi 1, 0, 65;
    %ix/vec4/s 4;
    %load/vec4a v0x5ae943418070, 4;
    %load/vec4 v0x5ae943441740_0;
    %muli 8, 0, 32;
    %addi 2, 0, 32;
    %load/vec4 v0x5ae943441740_0;
    %pad/s 65;
    %muli 8, 0, 65;
    %addi 2, 0, 65;
    %ix/vec4/s 4;
    %load/vec4a v0x5ae943418070, 4;
    %load/vec4 v0x5ae943441740_0;
    %muli 8, 0, 32;
    %addi 3, 0, 32;
    %load/vec4 v0x5ae943441740_0;
    %pad/s 65;
    %muli 8, 0, 65;
    %addi 3, 0, 65;
    %ix/vec4/s 4;
    %load/vec4a v0x5ae943418070, 4;
    %load/vec4 v0x5ae943441740_0;
    %muli 8, 0, 32;
    %addi 4, 0, 32;
    %load/vec4 v0x5ae943441740_0;
    %pad/s 65;
    %muli 8, 0, 65;
    %addi 4, 0, 65;
    %ix/vec4/s 4;
    %load/vec4a v0x5ae943418070, 4;
    %load/vec4 v0x5ae943441740_0;
    %muli 8, 0, 32;
    %addi 5, 0, 32;
    %load/vec4 v0x5ae943441740_0;
    %pad/s 65;
    %muli 8, 0, 65;
    %addi 5, 0, 65;
    %ix/vec4/s 4;
    %load/vec4a v0x5ae943418070, 4;
    %load/vec4 v0x5ae943441740_0;
    %muli 8, 0, 32;
    %addi 6, 0, 32;
    %load/vec4 v0x5ae943441740_0;
    %pad/s 65;
    %muli 8, 0, 65;
    %addi 6, 0, 65;
    %ix/vec4/s 4;
    %load/vec4a v0x5ae943418070, 4;
    %load/vec4 v0x5ae943441740_0;
    %muli 8, 0, 32;
    %addi 7, 0, 32;
    %load/vec4 v0x5ae943441740_0;
    %pad/s 65;
    %muli 8, 0, 65;
    %addi 7, 0, 65;
    %ix/vec4/s 4;
    %load/vec4a v0x5ae943418070, 4;
    %vpi_call 3 115 "$display", "adc_out[%2d]: %h  adc_out[%2d]: %h  adc_out[%2d]: %h  adc_out[%2d]: %h  adc_out[%2d]: %h  adc_out[%2d]: %h  adc_out[%2d]: %h  adc_out[%2d]: %h", S<15,vec4,s32>, S<14,vec4,u32>, S<13,vec4,s32>, S<12,vec4,u32>, S<11,vec4,s32>, S<10,vec4,u32>, S<9,vec4,s32>, S<8,vec4,u32>, S<7,vec4,s32>, S<6,vec4,u32>, S<5,vec4,s32>, S<4,vec4,u32>, S<3,vec4,s32>, S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {16 0 0};
    %load/vec4 v0x5ae943441740_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ae943441740_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %vpi_call 3 119 "$display", "\012" {0 0 0};
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5ae943401fc0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ae943445020_0, 0, 1;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x5ae943445020_0;
    %inv;
    %store/vec4 v0x5ae943445020_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x5ae943401fc0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ae943445020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ae943445710_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ae943445200_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5ae943444f40_0, 0, 8;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x5ae943445980_0, 0, 256;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ae943445a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ae943445570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ae943445160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ae9434457e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ae943445710_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ae943445340_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x5ae943445340_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x5ae9433ed700;
    %vpi_func 2 78 "$random" 32 {0 0 0};
    %store/vec4 v0x5ae943445200_0, 0, 32;
    %vpi_func 2 79 "$random" 32 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v0x5ae943444f40_0, 0, 8;
    %vpi_func 2 81 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %store/vec4 v0x5ae943445a50_0, 0, 1;
    %vpi_func 2 82 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %store/vec4 v0x5ae943445570_0, 0, 1;
    %vpi_func 2 84 "$random" 32 {0 0 0};
    %pad/s 256;
    %store/vec4 v0x5ae943445980_0, 0, 256;
    %load/vec4 v0x5ae943445a50_0;
    %nor/r;
    %load/vec4 v0x5ae943445570_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %vpi_call 2 87 "$display", "Read !!" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ae9434452a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ae9434453e0_0, 0, 32;
T_5.4 ;
    %load/vec4 v0x5ae9434453e0_0;
    %load/vec4 v0x5ae943445cd0_0;
    %cmp/s;
    %jmp/0xz T_5.5, 5;
    %ix/getv/s 4, v0x5ae9434453e0_0;
    %load/vec4a v0x5ae943445b20, 4;
    %load/vec4 v0x5ae943444f40_0;
    %cmp/e;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ae9434452a0_0, 0, 1;
    %vpi_call 2 93 "$display", "existing address %h", v0x5ae943444f40_0 {0 0 0};
T_5.6 ;
    %load/vec4 v0x5ae9434453e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ae9434453e0_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
    %load/vec4 v0x5ae9434452a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %vpi_call 2 97 "$display", "No data at address %h", v0x5ae943444f40_0 {0 0 0};
T_5.8 ;
    %vpi_call 2 99 "$display", "mem[%h] -> %h", v0x5ae943444f40_0, v0x5ae943445640_0 {0 0 0};
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5ae943445a50_0;
    %load/vec4 v0x5ae943445570_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %vpi_call 2 102 "$display", "Write !!" {0 0 0};
    %load/vec4 v0x5ae943444f40_0;
    %ix/getv/s 4, v0x5ae943445cd0_0;
    %store/vec4a v0x5ae943445b20, 4, 0;
    %load/vec4 v0x5ae943445cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ae943445cd0_0, 0, 32;
    %vpi_call 2 105 "$display", "mem[%h] <- %h", v0x5ae943444f40_0, v0x5ae943445200_0 {0 0 0};
    %jmp T_5.11;
T_5.10 ;
    %vpi_call 2 107 "$display", "MAC_OUT !!" {0 0 0};
    %vpi_call 2 108 "$display", "Processing value %h", v0x5ae943445480_0 {0 0 0};
T_5.11 ;
T_5.3 ;
    %vpi_call 2 110 "$display", "=============================" {0 0 0};
    %wait E_0x5ae9433ed700;
    %load/vec4 v0x5ae943445340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ae943445340_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %delay 100, 0;
    %vpi_call 2 116 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5ae943401fc0;
T_6 ;
    %vpi_call 2 120 "$dumpvars", 32'sb00000000000000000000000000000010, S_0x5ae943402290 {0 0 0};
    %vpi_call 2 121 "$dumpfile", "pim_module.vcd" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "../../src/testbench.v";
    "../../src/pim_model.v";
