INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alan/Code/fpga/half_adder/half_adder.sim/sim_1/impl/func/xsim/tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alan/Code/fpga/half_adder/half_adder.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
