INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lucas/OneDrive/PhD/VHDL tutorial/myFIFO/myFIFO/myFIFO.srcs/sim_1/new/FIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_STD_FIFO
