{"vcs1":{"timestamp_begin":1700205122.784443971, "rt":9.02, "ut":8.25, "st":0.56}}
{"vcselab":{"timestamp_begin":1700205131.895237974, "rt":1.15, "ut":0.36, "st":0.21}}
{"link":{"timestamp_begin":1700205133.135833668, "rt":0.42, "ut":0.18, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700205121.954251381}
{"VCS_COMP_START_TIME": 1700205121.954251381}
{"VCS_COMP_END_TIME": 1700205141.910949737}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370224}}
{"stitch_vcselab": {"peak_mem": 240016}}
