# verilog HDL(Hardware Description Language)

 ## Basic Gates
  - [NOT](https://github.com/Shakil-RU/verilog_HDL/blob/main/Basic%20Gates/not)
  - [OR](https://github.com/Shakil-RU/verilog_HDL/blob/main/Basic%20Gates/OR%20gate)
  - [AND](https://github.com/Shakil-RU/verilog_HDL/blob/main/Basic%20Gates/AND%20gate)
  - [NAND](https://github.com/Shakil-RU/verilog_HDL/blob/main/Basic%20Gates/NAND%20gate)
  - [NOR](https://github.com/Shakil-RU/verilog_HDL/blob/main/Basic%20Gates/NOR%20gate)
  - [X-OR](https://github.com/Shakil-RU/verilog_HDL/blob/main/Basic%20Gates/X-OR%20gate)
  - [X-NOR](https://github.com/Shakil-RU/verilog_HDL/blob/main/Basic%20Gates/x-nor%20gate)
## Flip-Flop
  - [JK](https://github.com/Shakil-RU/verilog_HDL/blob/main/Flip-Flop/JK)
  - [D](https://github.com/Shakil-RU/verilog_HDL/blob/main/Flip-Flop/D%20flip-flop)
  - [T]()
  - [Master-Slave]()
## Adder
  - [half-adder]()
  - [full-adder]()
  - [full adder using half adder]()
  - [4-bit Ripple carry adder]()
  - [carry look ahead adder]()
## Subtractor
  - [half subtractor]()
  - [full subtractor]()
## Code converter
 - [Binary to Gray]()
 - [Gray to Binary]()
 - [BCD to Excess-3]()
 - [Excess-3 to BCD]()
## Encoder and Decoder
 - [3 to 8 decoder]()
## Multiplexer
 - [2 to 4 mux]()
 - [3 to 8 mux]()

