
*** Running vivado
    with args -log FIR_Test_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source FIR_Test_wrapper.tcl -notrace



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source FIR_Test_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 566.551 ; gain = 182.703
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vitis'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.cache/ip 
Command: link_design -top FIR_Test_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_processing_system7_0_0/FIR_Test_processing_system7_0_0.dcp' for cell 'FIR_Test_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_rst_ps7_0_100M_0/FIR_Test_rst_ps7_0_100M_0.dcp' for cell 'FIR_Test_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_xbar_0/FIR_Test_xbar_0.dcp' for cell 'FIR_Test_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_auto_pc_0/FIR_Test_auto_pc_0.dcp' for cell 'FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_axi_bram_ctrl_0_0/FIR_Test_axi_bram_ctrl_0_0.dcp' for cell 'FIR_Test_i/filtDMA/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_axi_dma_0_0/FIR_Test_axi_dma_0_0.dcp' for cell 'FIR_Test_i/filtDMA/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_blk_mem_gen_0_0/FIR_Test_blk_mem_gen_0_0.dcp' for cell 'FIR_Test_i/filtDMA/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_filt_0_18/FIR_Test_filt_0_18.dcp' for cell 'FIR_Test_i/filtDMA/filt_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_auto_pc_1/FIR_Test_auto_pc_1.dcp' for cell 'FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.601 . Memory (MB): peak = 1077.984 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 264 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_processing_system7_0_0/FIR_Test_processing_system7_0_0.xdc] for cell 'FIR_Test_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_processing_system7_0_0/FIR_Test_processing_system7_0_0.xdc] for cell 'FIR_Test_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_rst_ps7_0_100M_0/FIR_Test_rst_ps7_0_100M_0_board.xdc] for cell 'FIR_Test_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_rst_ps7_0_100M_0/FIR_Test_rst_ps7_0_100M_0_board.xdc] for cell 'FIR_Test_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_rst_ps7_0_100M_0/FIR_Test_rst_ps7_0_100M_0.xdc] for cell 'FIR_Test_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_rst_ps7_0_100M_0/FIR_Test_rst_ps7_0_100M_0.xdc] for cell 'FIR_Test_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_axi_dma_0_0/FIR_Test_axi_dma_0_0.xdc] for cell 'FIR_Test_i/filtDMA/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_axi_dma_0_0/FIR_Test_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_axi_dma_0_0/FIR_Test_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_axi_dma_0_0/FIR_Test_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_axi_dma_0_0/FIR_Test_axi_dma_0_0.xdc] for cell 'FIR_Test_i/filtDMA/axi_dma_0/U0'
Parsing XDC File [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_axi_dma_0_0/FIR_Test_axi_dma_0_0_clocks.xdc] for cell 'FIR_Test_i/filtDMA/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_axi_dma_0_0/FIR_Test_axi_dma_0_0_clocks.xdc] for cell 'FIR_Test_i/filtDMA/axi_dma_0/U0'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1827.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

The system cannot find the path specified.
20 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1827.719 ; gain = 1229.555
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1827.719 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ffe16963

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1827.719 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1ffe16963

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2173.082 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1ffe16963

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2173.082 ; gain = 0.000
Phase 1 Initialization | Checksum: 1ffe16963

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2173.082 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1ffe16963

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.851 . Memory (MB): peak = 2177.500 ; gain = 4.418

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1ffe16963

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.909 . Memory (MB): peak = 2177.500 ; gain = 4.418
Phase 2 Timer Update And Timing Data Collection | Checksum: 1ffe16963

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.914 . Memory (MB): peak = 2177.500 ; gain = 4.418

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 9 inverters resulting in an inversion of 96 pins
INFO: [Opt 31-138] Pushed 5 inverter(s) to 19 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 18149a265

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2177.500 ; gain = 4.418
Retarget | Checksum: 18149a265
INFO: [Opt 31-389] Phase Retarget created 85 cells and removed 207 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: c4c95132

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2177.500 ; gain = 4.418
Constant propagation | Checksum: c4c95132
INFO: [Opt 31-389] Phase Constant propagation created 160 cells and removed 1195 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 18f1a9b4c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2177.500 ; gain = 4.418
Sweep | Checksum: 18f1a9b4c
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1949 cells
INFO: [Opt 31-1021] In phase Sweep, 97 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 18f1a9b4c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2177.500 ; gain = 4.418
BUFG optimization | Checksum: 18f1a9b4c
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][70]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][65]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][64]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][69]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][9]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][8]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][7]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][6]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][64]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][2]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][12]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][5]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][13]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][14]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][3]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][1]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][4]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][0]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][10]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][11]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][0]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][10]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][11]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][12]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][13]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][14]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: f50820a2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2177.500 ; gain = 4.418
Shift Register Optimization | Checksum: f50820a2
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: c4ee2044

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2177.500 ; gain = 4.418
Post Processing Netlist | Checksum: c4ee2044
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1645765f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2177.500 ; gain = 4.418

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2177.500 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1645765f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2177.500 ; gain = 4.418
Phase 9 Finalization | Checksum: 1645765f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2177.500 ; gain = 4.418
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              85  |             207  |                                             27  |
|  Constant propagation         |             160  |            1195  |                                             27  |
|  Sweep                        |               0  |            1949  |                                             97  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1645765f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2177.500 ; gain = 4.418
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2177.500 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 7 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 1 Total Ports: 14
Ending PowerOpt Patch Enables Task | Checksum: 13b3b6829

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.109 . Memory (MB): peak = 2392.586 ; gain = 0.000
Ending Power Optimization Task | Checksum: 13b3b6829

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2392.586 ; gain = 215.086

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13b3b6829

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2392.586 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2392.586 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 12433f02e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2392.586 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2392.586 ; gain = 564.867
INFO: [runtcl-4] Executing : report_drc -file FIR_Test_wrapper_drc_opted.rpt -pb FIR_Test_wrapper_drc_opted.pb -rpx FIR_Test_wrapper_drc_opted.rpx
Command: report_drc -file FIR_Test_wrapper_drc_opted.rpt -pb FIR_Test_wrapper_drc_opted.pb -rpx FIR_Test_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.runs/impl_1/FIR_Test_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2392.586 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2392.586 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2392.586 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 2392.586 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2392.586 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2392.586 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 2392.586 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.runs/impl_1/FIR_Test_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2392.586 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2392.586 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 117f29adf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2392.586 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2392.586 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 655ad1bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2392.586 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d7900b03

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2392.586 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d7900b03

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2392.586 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: d7900b03

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2392.586 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b4a75393

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2392.586 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 107089ade

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2392.586 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 107089ade

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2392.586 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 299a1d77e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2392.586 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 103 LUTNM shape to break, 381 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 7, two critical 96, total 103, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 256 nets or LUTs. Breaked 103 LUTs, combined 153 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2392.586 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          103  |            153  |                   256  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          103  |            153  |                   256  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 247a49edd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2392.586 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 202595522

Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2392.586 ; gain = 0.000
Phase 2 Global Placement | Checksum: 202595522

Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2392.586 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 232153fdd

Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2392.586 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a72fd4ec

Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 2392.586 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1256b0f0d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 2392.586 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18c5fcb0d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 2392.586 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 19950393a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 2392.586 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 26aff7bcf

Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 2392.586 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 265495aab

Time (s): cpu = 00:00:45 ; elapsed = 00:00:59 . Memory (MB): peak = 2392.586 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1dd3596dc

Time (s): cpu = 00:00:45 ; elapsed = 00:00:59 . Memory (MB): peak = 2392.586 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1304cde48

Time (s): cpu = 00:00:51 ; elapsed = 00:01:09 . Memory (MB): peak = 2392.586 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1304cde48

Time (s): cpu = 00:00:51 ; elapsed = 00:01:09 . Memory (MB): peak = 2392.586 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a409ae14

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.607 | TNS=-6697.070 |
Phase 1 Physical Synthesis Initialization | Checksum: 11773db7c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2392.586 ; gain = 0.000
INFO: [Place 46-33] Processed net FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 11773db7c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2392.586 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a409ae14

Time (s): cpu = 00:00:58 ; elapsed = 00:01:18 . Memory (MB): peak = 2392.586 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-7.655. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 180ee5e10

Time (s): cpu = 00:01:12 ; elapsed = 00:01:41 . Memory (MB): peak = 2392.586 ; gain = 0.000

Time (s): cpu = 00:01:12 ; elapsed = 00:01:41 . Memory (MB): peak = 2392.586 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 180ee5e10

Time (s): cpu = 00:01:12 ; elapsed = 00:01:41 . Memory (MB): peak = 2392.586 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 180ee5e10

Time (s): cpu = 00:01:13 ; elapsed = 00:01:42 . Memory (MB): peak = 2392.586 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 180ee5e10

Time (s): cpu = 00:01:13 ; elapsed = 00:01:42 . Memory (MB): peak = 2392.586 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 180ee5e10

Time (s): cpu = 00:01:13 ; elapsed = 00:01:42 . Memory (MB): peak = 2392.586 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2392.586 ; gain = 0.000

Time (s): cpu = 00:01:13 ; elapsed = 00:01:42 . Memory (MB): peak = 2392.586 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 128520539

Time (s): cpu = 00:01:13 ; elapsed = 00:01:42 . Memory (MB): peak = 2392.586 ; gain = 0.000
Ending Placer Task | Checksum: 67edf909

Time (s): cpu = 00:01:13 ; elapsed = 00:01:42 . Memory (MB): peak = 2392.586 ; gain = 0.000
93 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:44 . Memory (MB): peak = 2392.586 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file FIR_Test_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 2392.586 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file FIR_Test_wrapper_utilization_placed.rpt -pb FIR_Test_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file FIR_Test_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 2392.586 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2392.586 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2392.586 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2392.586 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 2392.586 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2392.586 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2392.586 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2392.586 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.runs/impl_1/FIR_Test_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2392.586 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2392.586 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 3.00s |  WALL: 4.71s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2392.586 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.088 | TNS=-6631.064 |
Phase 1 Physical Synthesis Initialization | Checksum: e8697daa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2392.586 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.088 | TNS=-6631.064 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: e8697daa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2392.586 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.088 | TNS=-6631.064 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[2].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/reg_965_reg[2]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.834 | TNS=-6630.649 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[22].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B_reg[22]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.673 | TNS=-6630.121 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[2]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/B_V_data_1_payload_A[2]_i_1_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.648 | TNS=-6626.890 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[7]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/B_V_data_1_payload_A[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.642 | TNS=-6623.791 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[25].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/reg_965_reg[25]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.641 | TNS=-6623.733 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[9]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/B_V_data_1_payload_A[9]_i_1_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.636 | TNS=-6620.347 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[21].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A_reg[21]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.615 | TNS=-6620.008 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[29]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/B_V_data_1_payload_A[29]_i_1_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/m_axis_result_tdata[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.611 | TNS=-6616.729 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[11]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/B_V_data_1_payload_A[11]_i_1_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.598 | TNS=-6613.465 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[16]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/B_V_data_1_payload_A[16]_i_1_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.587 | TNS=-6609.844 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/m_axis_result_tdata[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/m_axis_result_tdata[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.587 | TNS=-6609.695 |
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[26]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/B_V_data_1_payload_A[26]_i_1_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/m_axis_result_tdata[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.583 | TNS=-6606.523 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/m_axis_result_tdata[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.582 | TNS=-6604.455 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[15]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/B_V_data_1_payload_A[15]_i_1_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.582 | TNS=-6600.885 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[17].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B_reg[17]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.581 | TNS=-6600.859 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[22].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/reg_965_reg[22]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.580 | TNS=-6600.652 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[4].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A_reg[4]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.573 | TNS=-6600.599 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[12]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/B_V_data_1_payload_A[12]_i_1_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.572 | TNS=-6597.365 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[28].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/reg_965_reg[28]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.565 | TNS=-6597.235 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[0]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/B_V_data_1_payload_A[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.561 | TNS=-6593.644 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[13].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A_reg[13]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.561 | TNS=-6593.308 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[4]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/B_V_data_1_payload_A[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.556 | TNS=-6589.696 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[1].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/reg_965_reg[1]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.556 | TNS=-6589.552 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[17].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/reg_965_reg[17]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.556 | TNS=-6589.677 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[17]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/B_V_data_1_payload_A[17]_i_1_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.551 | TNS=-6586.461 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[5].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/mant_op_inferred_i_18
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.548 | TNS=-6586.308 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[13].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/reg_965_reg[13]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.544 | TNS=-6586.304 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[13]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/B_V_data_1_payload_A[13]_i_1_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.532 | TNS=-6583.088 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[20].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/mant_op_inferred_i_3
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.530 | TNS=-6582.766 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[19].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/reg_965_reg[19]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.530 | TNS=-6582.232 |
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[20]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/B_V_data_1_payload_A[20]_i_1_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.529 | TNS=-6579.021 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[22].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A_reg[22]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.517 | TNS=-6578.760 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[23].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B_reg[23]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.501 | TNS=-6578.620 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[6]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/B_V_data_1_payload_A[6]_i_1_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.497 | TNS=-6575.503 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[23].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/reg_965_reg[23]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.497 | TNS=-6574.960 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/m_axis_result_tdata[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.492 | TNS=-6572.916 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[24].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/reg_965_reg[24]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.473 | TNS=-6572.848 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[27].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A_reg[27]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.472 | TNS=-6573.289 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[18].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B_reg[18]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.463 | TNS=-6573.122 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[18].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/reg_965_reg[18]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.461 | TNS=-6572.962 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/m_axis_result_tdata[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.459 | TNS=-6571.454 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[10].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B_reg[10]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.446 | TNS=-6571.416 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[1].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B_reg[1]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.444 | TNS=-6571.413 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[19].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A_reg[19]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.444 | TNS=-6571.375 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[28].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A_reg[28]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.443 | TNS=-6571.835 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[1]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/B_V_data_1_payload_A[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.442 | TNS=-6569.008 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[24]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/B_V_data_1_payload_A[24]_i_1_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/m_axis_result_tdata[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.442 | TNS=-6566.326 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/m_axis_result_tdata[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.441 | TNS=-6564.851 |
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[5]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/B_V_data_1_payload_A[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.434 | TNS=-6561.977 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[21].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B_reg[21]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.431 | TNS=-6561.972 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[10].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/reg_965_reg[10]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.431 | TNS=-6561.957 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[14]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/B_V_data_1_payload_A[14]_i_1_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.429 | TNS=-6558.722 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.427 | TNS=-6557.259 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[8].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B_reg[8]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.425 | TNS=-6557.254 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[3].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A_reg[3]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.424 | TNS=-6557.251 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.422 | TNS=-6555.184 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.421 | TNS=-6553.712 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.421 | TNS=-6551.647 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.415 | TNS=-6550.084 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[23].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A_reg[23]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.383 | TNS=-6550.051 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/m_axis_result_tdata[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.374 | TNS=-6548.735 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[22].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/reg_965_reg[22]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.340 | TNS=-6548.531 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[18].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A_reg[18]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.306 | TNS=-6548.458 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.305 | TNS=-6547.182 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.206 | TNS=-6545.618 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[30].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/reg_965_reg[30]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.083 | TNS=-6545.418 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[27].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B_reg[27]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.077 | TNS=-6545.401 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r[9].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r_reg[9]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.073 | TNS=-6545.058 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/m_axis_result_tdata[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.065 | TNS=-6544.758 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/m_axis_result_tdata[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.063 | TNS=-6544.293 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.061 | TNS=-6544.023 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[30].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B_reg[30]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.059 | TNS=-6544.101 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r[11].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r_reg[11]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.054 | TNS=-6543.914 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/m_axis_result_tdata[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.054 | TNS=-6543.284 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.050 | TNS=-6543.008 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r[17].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r_reg[17]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.046 | TNS=-6542.401 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r[29].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r_reg[29]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.036 | TNS=-6541.897 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r[13].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r_reg[13]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.033 | TNS=-6541.517 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/m_axis_result_tdata[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.030 | TNS=-6541.145 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 3 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.011 | TNS=-6540.875 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[0].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/mant_op_inferred_i_23
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.009 | TNS=-6540.724 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.005 | TNS=-6540.370 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.996 | TNS=-6539.854 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r[26].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r_reg[26]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.995 | TNS=-6539.703 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r[5].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r_reg[5]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.995 | TNS=-6539.572 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.992 | TNS=-6538.931 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r[7].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r_reg[7]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.987 | TNS=-6538.804 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/in0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[7].CARRY_MUX[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[6].CARRY_MUX_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S14_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.953 | TNS=-6534.588 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S22_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.902 | TNS=-6527.776 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S14_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/P[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/INMODE[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.902 | TNS=-6527.776 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2392.586 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 150a133a2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2392.586 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.902 | TNS=-6527.776 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[22]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/B_V_data_1_payload_A[22]_i_1_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.901 | TNS=-6526.051 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[25]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/B_V_data_1_payload_A[25]_i_1_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/m_axis_result_tdata[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.888 | TNS=-6524.158 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[21]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/B_V_data_1_payload_A[21]_i_1_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.888 | TNS=-6522.733 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_965[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[28]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/B_V_data_1_payload_A[28]_i_1_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/m_axis_result_tdata[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.886 | TNS=-6520.894 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r[16].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r_reg[16]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.877 | TNS=-6520.317 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[3]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/B_V_data_1_payload_A[3]_i_1_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.855 | TNS=-6518.949 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[10]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/B_V_data_1_payload_A[10]_i_1_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[10]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r[14].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r_reg[14]
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/dout_r[14]. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[18]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[7].CARRY_MUX[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[6].CARRY_MUX_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S14_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/P[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/INMODE[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]. Optimization improves timing on the net.
INFO: [Physopt 32-81] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-81] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]_repN. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]_repN_2.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_replica_2
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/in0[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/D[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[7].CARRY_MUX[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[6].CARRY_MUX_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/S14_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/P[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/INMODE[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]_repN_2. Optimizations did not improve timing on the net.
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2392.586 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 150a133a2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2392.586 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2392.586 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-6.753 | TNS=-6507.330 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.335  |        123.734  |            4  |              0  |                   101  |           0  |           2  |  00:00:22  |
|  Total          |          1.335  |        123.734  |            4  |              0  |                   101  |           0  |           3  |  00:00:22  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2392.586 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 244ac362c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2392.586 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
496 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2392.586 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2392.586 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2392.586 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2392.586 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2392.586 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2392.586 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2392.586 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2392.586 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.runs/impl_1/FIR_Test_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2392.586 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a47c9f42 ConstDB: 0 ShapeSum: a3cbf03d RouteDB: 0
Post Restoration Checksum: NetGraph: 7e8b78b1 | NumContArr: d8e16e87 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2dcbedc72

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 2483.996 ; gain = 91.410

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2dcbedc72

Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 2483.996 ; gain = 91.410

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2dcbedc72

Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 2483.996 ; gain = 91.410
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2647de1ad

Time (s): cpu = 00:00:51 ; elapsed = 00:00:48 . Memory (MB): peak = 2528.160 ; gain = 135.574
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.704 | TNS=-6469.167| WHS=-0.358 | THS=-155.921|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 21004
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 21003
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2581e696b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:52 . Memory (MB): peak = 2619.363 ; gain = 226.777

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2581e696b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:52 . Memory (MB): peak = 2619.363 ; gain = 226.777

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 219eae1bb

Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 2619.363 ; gain = 226.777
Phase 3 Initial Routing | Checksum: 219eae1bb

Time (s): cpu = 00:00:55 ; elapsed = 00:00:54 . Memory (MB): peak = 2619.363 ; gain = 226.777
INFO: [Route 35-580] Design has 10 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                             |
+====================+===================+=================================================================================================+
| clk_fpga_0         | clk_fpga_0        | FIR_Test_i/filtDMA/filt_0/inst/reg_965_reg[19]/D                                                |
| clk_fpga_0         | clk_fpga_0        | FIR_Test_i/filtDMA/filt_0/inst/reg_965_reg[23]/D                                                |
| clk_fpga_0         | clk_fpga_0        | FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A_reg[24]/D |
| clk_fpga_0         | clk_fpga_0        | FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_B_reg[3]/D  |
| clk_fpga_0         | clk_fpga_0        | FIR_Test_i/filtDMA/filt_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A_reg[15]/D |
+--------------------+-------------------+-------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2537
 Number of Nodes with overlaps = 299
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.623 | TNS=-7503.268| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 25e2b16ec

Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 2622.355 ; gain = 229.770

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 266
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.709 | TNS=-7515.008| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 178c65c1b

Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 2622.355 ; gain = 229.770
Phase 4 Rip-up And Reroute | Checksum: 178c65c1b

Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 2622.355 ; gain = 229.770

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 19939103d

Time (s): cpu = 00:01:13 ; elapsed = 00:01:20 . Memory (MB): peak = 2622.355 ; gain = 229.770
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.492 | TNS=-7201.876| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 31ce504b3

Time (s): cpu = 00:01:13 ; elapsed = 00:01:20 . Memory (MB): peak = 2622.355 ; gain = 229.770

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 31ce504b3

Time (s): cpu = 00:01:13 ; elapsed = 00:01:20 . Memory (MB): peak = 2622.355 ; gain = 229.770
Phase 5 Delay and Skew Optimization | Checksum: 31ce504b3

Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 2622.355 ; gain = 229.770

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 29f52f656

Time (s): cpu = 00:01:14 ; elapsed = 00:01:22 . Memory (MB): peak = 2622.355 ; gain = 229.770
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.466 | TNS=-7142.341| WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 25b8462d2

Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 2622.355 ; gain = 229.770
Phase 6 Post Hold Fix | Checksum: 25b8462d2

Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 2622.355 ; gain = 229.770

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.01429 %
  Global Horizontal Routing Utilization  = 6.18534 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 59.4595%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 69.3694%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 25b8462d2

Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 2622.355 ; gain = 229.770

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 25b8462d2

Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 2622.355 ; gain = 229.770

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 27e34a944

Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 2622.355 ; gain = 229.770

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.466 | TNS=-7142.341| WHS=0.016  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 27e34a944

Time (s): cpu = 00:01:16 ; elapsed = 00:01:25 . Memory (MB): peak = 2622.355 ; gain = 229.770
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 166b955d8

Time (s): cpu = 00:01:17 ; elapsed = 00:01:26 . Memory (MB): peak = 2622.355 ; gain = 229.770
Ending Routing Task | Checksum: 166b955d8

Time (s): cpu = 00:01:18 ; elapsed = 00:01:27 . Memory (MB): peak = 2622.355 ; gain = 229.770

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
515 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 2622.355 ; gain = 229.770
INFO: [runtcl-4] Executing : report_drc -file FIR_Test_wrapper_drc_routed.rpt -pb FIR_Test_wrapper_drc_routed.pb -rpx FIR_Test_wrapper_drc_routed.rpx
Command: report_drc -file FIR_Test_wrapper_drc_routed.rpt -pb FIR_Test_wrapper_drc_routed.pb -rpx FIR_Test_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.runs/impl_1/FIR_Test_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2622.355 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file FIR_Test_wrapper_methodology_drc_routed.rpt -pb FIR_Test_wrapper_methodology_drc_routed.pb -rpx FIR_Test_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file FIR_Test_wrapper_methodology_drc_routed.rpt -pb FIR_Test_wrapper_methodology_drc_routed.pb -rpx FIR_Test_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.runs/impl_1/FIR_Test_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2659.785 ; gain = 37.430
INFO: [runtcl-4] Executing : report_power -file FIR_Test_wrapper_power_routed.rpt -pb FIR_Test_wrapper_power_summary_routed.pb -rpx FIR_Test_wrapper_power_routed.rpx
Command: report_power -file FIR_Test_wrapper_power_routed.rpt -pb FIR_Test_wrapper_power_summary_routed.pb -rpx FIR_Test_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
525 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2661.406 ; gain = 1.621
INFO: [runtcl-4] Executing : report_route_status -file FIR_Test_wrapper_route_status.rpt -pb FIR_Test_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file FIR_Test_wrapper_timing_summary_routed.rpt -pb FIR_Test_wrapper_timing_summary_routed.pb -rpx FIR_Test_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file FIR_Test_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file FIR_Test_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file FIR_Test_wrapper_bus_skew_routed.rpt -pb FIR_Test_wrapper_bus_skew_routed.pb -rpx FIR_Test_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2692.234 ; gain = 12.965
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2693.922 ; gain = 14.652
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.922 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.430 . Memory (MB): peak = 2693.922 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2693.922 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2693.922 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2693.922 ; gain = 14.652
INFO: [Common 17-1381] The checkpoint 'C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Testing/FIR_Test_Vivado/FIR_Test_Vivado.runs/impl_1/FIR_Test_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2693.922 ; gain = 29.129
INFO: [Memdata 28-167] Found XPM memory block FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <FIR_Test_i/filtDMA/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <FIR_Test_i/filtDMA/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force FIR_Test_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U15/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U15/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U15/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U15/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U15/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U15/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U15/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U15/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U16/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U16/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U16/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U16/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U16/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U16/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U16/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U16/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U17/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U17/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U17/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U17/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U17/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U17/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U17/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U17/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U15/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U15/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U15/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U15/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U15/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U15/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U15/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U15/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U15/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U15/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U16/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U16/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U16/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U16/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U16/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U16/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U16/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U16/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U16/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U16/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U17/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U17/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U17/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U17/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U17/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U17/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U17/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U17/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U17/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U17/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U15/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U15/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U15/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U15/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U15/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U15/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U16/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U16/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U16/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U16/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U16/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U16/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U17/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U17/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U17/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U17/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U17/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U17/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A1)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A2)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 21 listed).
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U15/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U15/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U15/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U16/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U16/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U16/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U17/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U17/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U17/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U15/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U16/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: FIR_Test_i/filtDMA/filt_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U17/filt_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: FIR_Test_i/filtDMA/filt_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U14/filt_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 51 Warnings, 16 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./FIR_Test_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 3157.926 ; gain = 464.004
INFO: [Common 17-206] Exiting Vivado at Thu Apr 11 18:18:16 2024...
