
VehicleControls_stm32_HAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000048e8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000458  080049f4  080049f4  000149f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e4c  08004e4c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08004e4c  08004e4c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004e4c  08004e4c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e4c  08004e4c  00014e4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004e50  08004e50  00014e50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004e54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000200  20000070  08004ec4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000270  08004ec4  00020270  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fee1  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002995  00000000  00000000  0002ff7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000de8  00000000  00000000  00032910  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cc0  00000000  00000000  000336f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000193da  00000000  00000000  000343b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fc43  00000000  00000000  0004d792  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089f24  00000000  00000000  0005d3d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e72f9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004424  00000000  00000000  000e734c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	080049dc 	.word	0x080049dc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	080049dc 	.word	0x080049dc

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <JDY09_StartNewIRQRx>:
 *
 * @param[*jdy09] - pointer to struct for JDY09 bluetooth module
 * @return - void
 */
void JDY09_StartNewIRQRx(JDY09_t *jdy09)
{
 8000160:	b580      	push	{r7, lr}
 8000162:	b082      	sub	sp, #8
 8000164:	af00      	add	r7, sp, #0
 8000166:	6078      	str	r0, [r7, #4]
	// start another IRQ for single sign
	HAL_UART_Receive_IT(jdy09->huart, &(jdy09->RecieveBufferIT), 1);
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	6818      	ldr	r0, [r3, #0]
 800016c:	687b      	ldr	r3, [r7, #4]
 800016e:	3324      	adds	r3, #36	; 0x24
 8000170:	2201      	movs	r2, #1
 8000172:	4619      	mov	r1, r3
 8000174:	f002 fd1a 	bl	8002bac <HAL_UART_Receive_IT>
}
 8000178:	bf00      	nop
 800017a:	3708      	adds	r7, #8
 800017c:	46bd      	mov	sp, r7
 800017e:	bd80      	pop	{r7, pc}

08000180 <JDY09_DisplayTerminal>:
 *
 * @return - void
 */

static void JDY09_DisplayTerminal(char *Msg)
{
 8000180:	b480      	push	{r7}
 8000182:	b083      	sub	sp, #12
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]

}
 8000188:	bf00      	nop
 800018a:	370c      	adds	r7, #12
 800018c:	46bd      	mov	sp, r7
 800018e:	bc80      	pop	{r7}
 8000190:	4770      	bx	lr
	...

08000194 <JDY09_Init>:
void JDY09_Init(JDY09_t *jdy09, UART_HandleTypeDef *huart
#if (JDY09_USE_STATE_PIN == 1)
		,GPIO_TypeDef *StateGPIOPort, uint16_t StateGPIOPin
#endif
		)
{
 8000194:	b580      	push	{r7, lr}
 8000196:	b082      	sub	sp, #8
 8000198:	af00      	add	r7, sp, #0
 800019a:	6078      	str	r0, [r7, #4]
 800019c:	6039      	str	r1, [r7, #0]

	// init msg
	JDY09_DisplayTerminal("JDY-09 Initializing... \n\r");
 800019e:	4809      	ldr	r0, [pc, #36]	; (80001c4 <JDY09_Init+0x30>)
 80001a0:	f7ff ffee 	bl	8000180 <JDY09_DisplayTerminal>

	// reset the ring buffer
	RB_Flush(&(jdy09->RingBuffer));
 80001a4:	687b      	ldr	r3, [r7, #4]
 80001a6:	3326      	adds	r3, #38	; 0x26
 80001a8:	4618      	mov	r0, r3
 80001aa:	f000 fa04 	bl	80005b6 <RB_Flush>

	// Assign uart
	jdy09->huart = huart;
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	683a      	ldr	r2, [r7, #0]
 80001b2:	601a      	str	r2, [r3, #0]
	jdy09->StateGPIOPort = StateGPIOPort;
	jdy09->StatePinNumber = StateGPIOPin;
#endif
	// if irq mode is used for receive
#if (JDY09_UART_RX_IT == 1)
	JDY09_StartNewIRQRx(jdy09);
 80001b4:	6878      	ldr	r0, [r7, #4]
 80001b6:	f7ff ffd3 	bl	8000160 <JDY09_StartNewIRQRx>
	JDY09_SendCommand(jdy09, JDY09_CMD_GETADRESS);
	JDY09_SendCommand(jdy09, JDY09_CMD_GETBAUDRATE);
	JDY09_SendCommand(jdy09, JDY09_CMD_GETNAME);
	JDY09_SendCommand(jdy09, JDY09_CMD_GETPASSWORD);
#endif
}
 80001ba:	bf00      	nop
 80001bc:	3708      	adds	r7, #8
 80001be:	46bd      	mov	sp, r7
 80001c0:	bd80      	pop	{r7, pc}
 80001c2:	bf00      	nop
 80001c4:	08004a34 	.word	0x08004a34

080001c8 <JDY09_ClearMsgPendingFlag>:
 *
 * @param[*jdy09] - pointer to struct for JDY09 bluetooth module
 * @return - void
 */
void JDY09_ClearMsgPendingFlag(JDY09_t *jdy09)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
	jdy09->MessagePending = JDY09_NOMESSAGE;
 80001d0:	687b      	ldr	r3, [r7, #4]
 80001d2:	2200      	movs	r2, #0
 80001d4:	f883 20ab 	strb.w	r2, [r3, #171]	; 0xab
}
 80001d8:	bf00      	nop
 80001da:	370c      	adds	r7, #12
 80001dc:	46bd      	mov	sp, r7
 80001de:	bc80      	pop	{r7}
 80001e0:	4770      	bx	lr

080001e2 <JDY09_CheckPendingMessages>:
 * @param[*jdy09] - pointer to struct for JDY09 bluetooth module
 * @param[*MsgBuffer] - pointer to buffer where message has to be written
 * @return - status : massage pending 1/0
 */
uint8_t JDY09_CheckPendingMessages(JDY09_t *jdy09, uint8_t *MsgBuffer)
{
 80001e2:	b580      	push	{r7, lr}
 80001e4:	b084      	sub	sp, #16
 80001e6:	af00      	add	r7, sp, #0
 80001e8:	6078      	str	r0, [r7, #4]
 80001ea:	6039      	str	r1, [r7, #0]

	// Check if there is message finished
	if (jdy09->LinesRecieved > 0)
 80001ec:	687b      	ldr	r3, [r7, #4]
 80001ee:	f893 30aa 	ldrb.w	r3, [r3, #170]	; 0xaa
 80001f2:	b2db      	uxtb	r3, r3
 80001f4:	2b00      	cmp	r3, #0
 80001f6:	d032      	beq.n	800025e <JDY09_CheckPendingMessages+0x7c>
	{

		uint8_t i = 0;
 80001f8:	2300      	movs	r3, #0
 80001fa:	73fb      	strb	r3, [r7, #15]
		uint8_t temp = 0;
 80001fc:	2300      	movs	r3, #0
 80001fe:	73bb      	strb	r3, [r7, #14]
		do
		{
			// Move a sign to ring buffer
			RB_Read(&(jdy09->RingBuffer), &temp);
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	3326      	adds	r3, #38	; 0x26
 8000204:	f107 020e 	add.w	r2, r7, #14
 8000208:	4611      	mov	r1, r2
 800020a:	4618      	mov	r0, r3
 800020c:	f000 f97c 	bl	8000508 <RB_Read>
			if (temp == JDY09_LASTCHARACTER)
 8000210:	7bbb      	ldrb	r3, [r7, #14]
 8000212:	2b0a      	cmp	r3, #10
 8000214:	d10b      	bne.n	800022e <JDY09_CheckPendingMessages+0x4c>
			{
				MsgBuffer[i] = JDY09_LASTCHARACTER;
 8000216:	7bfb      	ldrb	r3, [r7, #15]
 8000218:	683a      	ldr	r2, [r7, #0]
 800021a:	4413      	add	r3, r2
 800021c:	220a      	movs	r2, #10
 800021e:	701a      	strb	r2, [r3, #0]
				MsgBuffer[i + 1] = 0;
 8000220:	7bfb      	ldrb	r3, [r7, #15]
 8000222:	3301      	adds	r3, #1
 8000224:	683a      	ldr	r2, [r7, #0]
 8000226:	4413      	add	r3, r2
 8000228:	2200      	movs	r2, #0
 800022a:	701a      	strb	r2, [r3, #0]
 800022c:	e004      	b.n	8000238 <JDY09_CheckPendingMessages+0x56>
			}
			else
			{
				MsgBuffer[i] = temp;
 800022e:	7bfb      	ldrb	r3, [r7, #15]
 8000230:	683a      	ldr	r2, [r7, #0]
 8000232:	4413      	add	r3, r2
 8000234:	7bba      	ldrb	r2, [r7, #14]
 8000236:	701a      	strb	r2, [r3, #0]
			}
			i++;
 8000238:	7bfb      	ldrb	r3, [r7, #15]
 800023a:	3301      	adds	r3, #1
 800023c:	73fb      	strb	r3, [r7, #15]
			//rewrite signs until last character defined by user
		} while (temp != JDY09_LASTCHARACTER);
 800023e:	7bbb      	ldrb	r3, [r7, #14]
 8000240:	2b0a      	cmp	r3, #10
 8000242:	d1dd      	bne.n	8000200 <JDY09_CheckPendingMessages+0x1e>
		//decrement LinesRecieved
		jdy09->LinesRecieved--;
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	f893 30aa 	ldrb.w	r3, [r3, #170]	; 0xaa
 800024a:	b2db      	uxtb	r3, r3
 800024c:	3b01      	subs	r3, #1
 800024e:	b2da      	uxtb	r2, r3
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
		//set up flag that message is ready to parse
		jdy09->MessagePending = JDY09_MESSAGEPENDING;
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	2201      	movs	r2, #1
 800025a:	f883 20ab 	strb.w	r2, [r3, #171]	; 0xab
	}

	// return if flag status
	return jdy09->MessagePending;
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	f893 30ab 	ldrb.w	r3, [r3, #171]	; 0xab
}
 8000264:	4618      	mov	r0, r3
 8000266:	3710      	adds	r7, #16
 8000268:	46bd      	mov	sp, r7
 800026a:	bd80      	pop	{r7, pc}

0800026c <JDY09_RxCpltCallbackIT>:
 * @param[*huart] - uart handle
 * @return - void
 */
#if (JDY09_UART_RX_IT == 1)
void JDY09_RxCpltCallbackIT(JDY09_t *jdy09, UART_HandleTypeDef *huart)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b082      	sub	sp, #8
 8000270:	af00      	add	r7, sp, #0
 8000272:	6078      	str	r0, [r7, #4]
 8000274:	6039      	str	r1, [r7, #0]

	//check if IRQ is coming from correct uart
	if (jdy09->huart->Instance == huart->Instance)
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	681b      	ldr	r3, [r3, #0]
 800027a:	681a      	ldr	r2, [r3, #0]
 800027c:	683b      	ldr	r3, [r7, #0]
 800027e:	681b      	ldr	r3, [r3, #0]
 8000280:	429a      	cmp	r2, r3
 8000282:	d11b      	bne.n	80002bc <JDY09_RxCpltCallbackIT+0x50>
	{
		//write a sign to ring buffer
		RB_Write((&(jdy09->RingBuffer)), jdy09->RecieveBufferIT);
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	f103 0226 	add.w	r2, r3, #38	; 0x26
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000290:	4619      	mov	r1, r3
 8000292:	4610      	mov	r0, r2
 8000294:	f000 f964 	bl	8000560 <RB_Write>

		// when line is complete -> add 1 to received lines
		if (jdy09->RecieveBufferIT == JDY09_LASTCHARACTER)
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800029e:	2b0a      	cmp	r3, #10
 80002a0:	d109      	bne.n	80002b6 <JDY09_RxCpltCallbackIT+0x4a>
		{
			(jdy09->LinesRecieved)++;
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	f893 30aa 	ldrb.w	r3, [r3, #170]	; 0xaa
 80002a8:	b2db      	uxtb	r3, r3
 80002aa:	3301      	adds	r3, #1
 80002ac:	b2da      	uxtb	r2, r3
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa

			// if user wants to start irq in this momemnt
#if(JDY09_IRQ_CONTINUOUSSTART == 1)
			JDY09_StartNewIRQRx(jdy09);
#endif
			return;
 80002b4:	e002      	b.n	80002bc <JDY09_RxCpltCallbackIT+0x50>
		}
		// start another IRQ for single sign
		JDY09_StartNewIRQRx(jdy09);
 80002b6:	6878      	ldr	r0, [r7, #4]
 80002b8:	f7ff ff52 	bl	8000160 <JDY09_StartNewIRQRx>
	}
}
 80002bc:	3708      	adds	r7, #8
 80002be:	46bd      	mov	sp, r7
 80002c0:	bd80      	pop	{r7, pc}
	...

080002c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80002c4:	b480      	push	{r7}
 80002c6:	b083      	sub	sp, #12
 80002c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80002ca:	4b08      	ldr	r3, [pc, #32]	; (80002ec <MX_DMA_Init+0x28>)
 80002cc:	695b      	ldr	r3, [r3, #20]
 80002ce:	4a07      	ldr	r2, [pc, #28]	; (80002ec <MX_DMA_Init+0x28>)
 80002d0:	f043 0301 	orr.w	r3, r3, #1
 80002d4:	6153      	str	r3, [r2, #20]
 80002d6:	4b05      	ldr	r3, [pc, #20]	; (80002ec <MX_DMA_Init+0x28>)
 80002d8:	695b      	ldr	r3, [r3, #20]
 80002da:	f003 0301 	and.w	r3, r3, #1
 80002de:	607b      	str	r3, [r7, #4]
 80002e0:	687b      	ldr	r3, [r7, #4]

}
 80002e2:	bf00      	nop
 80002e4:	370c      	adds	r7, #12
 80002e6:	46bd      	mov	sp, r7
 80002e8:	bc80      	pop	{r7}
 80002ea:	4770      	bx	lr
 80002ec:	40021000 	.word	0x40021000

080002f0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80002f0:	b480      	push	{r7}
 80002f2:	b083      	sub	sp, #12
 80002f4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002f6:	4b08      	ldr	r3, [pc, #32]	; (8000318 <MX_GPIO_Init+0x28>)
 80002f8:	699b      	ldr	r3, [r3, #24]
 80002fa:	4a07      	ldr	r2, [pc, #28]	; (8000318 <MX_GPIO_Init+0x28>)
 80002fc:	f043 0304 	orr.w	r3, r3, #4
 8000300:	6193      	str	r3, [r2, #24]
 8000302:	4b05      	ldr	r3, [pc, #20]	; (8000318 <MX_GPIO_Init+0x28>)
 8000304:	699b      	ldr	r3, [r3, #24]
 8000306:	f003 0304 	and.w	r3, r3, #4
 800030a:	607b      	str	r3, [r7, #4]
 800030c:	687b      	ldr	r3, [r7, #4]

}
 800030e:	bf00      	nop
 8000310:	370c      	adds	r7, #12
 8000312:	46bd      	mov	sp, r7
 8000314:	bc80      	pop	{r7}
 8000316:	4770      	bx	lr
 8000318:	40021000 	.word	0x40021000

0800031c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	b084      	sub	sp, #16
 8000320:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000322:	f000 fc47 	bl	8000bb4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000326:	f000 f853 	bl	80003d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800032a:	f7ff ffe1 	bl	80002f0 <MX_GPIO_Init>
  MX_DMA_Init();
 800032e:	f7ff ffc9 	bl	80002c4 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000332:	f000 fb79 	bl	8000a28 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8000336:	f000 fa83 	bl	8000840 <MX_TIM1_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 800033a:	f000 f88a 	bl	8000452 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  JDY09_Init(&JDY09_1, &huart1);
 800033e:	491f      	ldr	r1, [pc, #124]	; (80003bc <main+0xa0>)
 8000340:	481f      	ldr	r0, [pc, #124]	; (80003c0 <main+0xa4>)
 8000342:	f7ff ff27 	bl	8000194 <JDY09_Init>

  uint8_t AckMsg[8];
  uint8_t len;
  uint16_t NewServoX, NewServoY;
  uint16_t LastServoX,LastServoY;
  len = sprintf((char*)AckMsg,"OKAY\n");
 8000346:	463b      	mov	r3, r7
 8000348:	491e      	ldr	r1, [pc, #120]	; (80003c4 <main+0xa8>)
 800034a:	4618      	mov	r0, r3
 800034c:	f003 f8bc 	bl	80034c8 <siprintf>
 8000350:	4603      	mov	r3, r0
 8000352:	737b      	strb	r3, [r7, #13]

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000354:	2100      	movs	r1, #0
 8000356:	481c      	ldr	r0, [pc, #112]	; (80003c8 <main+0xac>)
 8000358:	f001 fde8 	bl	8001f2c <HAL_TIM_PWM_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		// check if there is msg - if yes transfer it to a buffer
		if (JDY09_CheckPendingMessages(&JDY09_1,
 800035c:	491b      	ldr	r1, [pc, #108]	; (80003cc <main+0xb0>)
 800035e:	4818      	ldr	r0, [pc, #96]	; (80003c0 <main+0xa4>)
 8000360:	f7ff ff3f 	bl	80001e2 <JDY09_CheckPendingMessages>
 8000364:	4603      	mov	r3, r0
 8000366:	2b01      	cmp	r3, #1
 8000368:	d1f8      	bne.n	800035c <main+0x40>
				TransferBuffer) == JDY09_MESSAGEPENDING)
		{
			//clear pending flag
			JDY09_ClearMsgPendingFlag(&JDY09_1);
 800036a:	4815      	ldr	r0, [pc, #84]	; (80003c0 <main+0xa4>)
 800036c:	f7ff ff2c 	bl	80001c8 <JDY09_ClearMsgPendingFlag>

			HAL_UART_Transmit(&huart1, AckMsg, len, 1000);
 8000370:	7b7b      	ldrb	r3, [r7, #13]
 8000372:	b29a      	uxth	r2, r3
 8000374:	4639      	mov	r1, r7
 8000376:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800037a:	4810      	ldr	r0, [pc, #64]	; (80003bc <main+0xa0>)
 800037c:	f002 fb84 	bl	8002a88 <HAL_UART_Transmit>

			Parser_Parse(TransferBuffer, NewServoX, NewServoY);
 8000380:	893a      	ldrh	r2, [r7, #8]
 8000382:	897b      	ldrh	r3, [r7, #10]
 8000384:	4619      	mov	r1, r3
 8000386:	4811      	ldr	r0, [pc, #68]	; (80003cc <main+0xb0>)
 8000388:	f000 f88c 	bl	80004a4 <Parser_Parse>

			if(abs(NewServoX - LastServoX) > 5 )
 800038c:	897a      	ldrh	r2, [r7, #10]
 800038e:	89fb      	ldrh	r3, [r7, #14]
 8000390:	1ad3      	subs	r3, r2, r3
 8000392:	2b00      	cmp	r3, #0
 8000394:	bfb8      	it	lt
 8000396:	425b      	neglt	r3, r3
 8000398:	2b05      	cmp	r3, #5
 800039a:	dd08      	ble.n	80003ae <main+0x92>
			{
				__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1, (NewServoX * 10));
 800039c:	897a      	ldrh	r2, [r7, #10]
 800039e:	4613      	mov	r3, r2
 80003a0:	009b      	lsls	r3, r3, #2
 80003a2:	4413      	add	r3, r2
 80003a4:	005b      	lsls	r3, r3, #1
 80003a6:	461a      	mov	r2, r3
 80003a8:	4b07      	ldr	r3, [pc, #28]	; (80003c8 <main+0xac>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	635a      	str	r2, [r3, #52]	; 0x34
			}

			LastServoX = NewServoX;
 80003ae:	897b      	ldrh	r3, [r7, #10]
 80003b0:	81fb      	strh	r3, [r7, #14]

			JDY09_StartNewIRQRx(&JDY09_1);
 80003b2:	4803      	ldr	r0, [pc, #12]	; (80003c0 <main+0xa4>)
 80003b4:	f7ff fed4 	bl	8000160 <JDY09_StartNewIRQRx>
		if (JDY09_CheckPendingMessages(&JDY09_1,
 80003b8:	e7d0      	b.n	800035c <main+0x40>
 80003ba:	bf00      	nop
 80003bc:	20000218 	.word	0x20000218
 80003c0:	20000098 	.word	0x20000098
 80003c4:	08004bc8 	.word	0x08004bc8
 80003c8:	2000018c 	.word	0x2000018c
 80003cc:	2000014c 	.word	0x2000014c

080003d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b090      	sub	sp, #64	; 0x40
 80003d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003d6:	f107 0318 	add.w	r3, r7, #24
 80003da:	2228      	movs	r2, #40	; 0x28
 80003dc:	2100      	movs	r1, #0
 80003de:	4618      	mov	r0, r3
 80003e0:	f003 f86a 	bl	80034b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003e4:	1d3b      	adds	r3, r7, #4
 80003e6:	2200      	movs	r2, #0
 80003e8:	601a      	str	r2, [r3, #0]
 80003ea:	605a      	str	r2, [r3, #4]
 80003ec:	609a      	str	r2, [r3, #8]
 80003ee:	60da      	str	r2, [r3, #12]
 80003f0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003f2:	2302      	movs	r3, #2
 80003f4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003f6:	2301      	movs	r3, #1
 80003f8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003fa:	2310      	movs	r3, #16
 80003fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003fe:	2302      	movs	r3, #2
 8000400:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000402:	2300      	movs	r3, #0
 8000404:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000406:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800040a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800040c:	f107 0318 	add.w	r3, r7, #24
 8000410:	4618      	mov	r0, r3
 8000412:	f001 f8c9 	bl	80015a8 <HAL_RCC_OscConfig>
 8000416:	4603      	mov	r3, r0
 8000418:	2b00      	cmp	r3, #0
 800041a:	d001      	beq.n	8000420 <SystemClock_Config+0x50>
  {
    Error_Handler();
 800041c:	f000 f83c 	bl	8000498 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000420:	230f      	movs	r3, #15
 8000422:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000424:	2302      	movs	r3, #2
 8000426:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000428:	2300      	movs	r3, #0
 800042a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800042c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000430:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000432:	2300      	movs	r3, #0
 8000434:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000436:	1d3b      	adds	r3, r7, #4
 8000438:	2102      	movs	r1, #2
 800043a:	4618      	mov	r0, r3
 800043c:	f001 fb34 	bl	8001aa8 <HAL_RCC_ClockConfig>
 8000440:	4603      	mov	r3, r0
 8000442:	2b00      	cmp	r3, #0
 8000444:	d001      	beq.n	800044a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000446:	f000 f827 	bl	8000498 <Error_Handler>
  }
}
 800044a:	bf00      	nop
 800044c:	3740      	adds	r7, #64	; 0x40
 800044e:	46bd      	mov	sp, r7
 8000450:	bd80      	pop	{r7, pc}

08000452 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8000452:	b580      	push	{r7, lr}
 8000454:	af00      	add	r7, sp, #0
  /* USART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000456:	2200      	movs	r2, #0
 8000458:	2100      	movs	r1, #0
 800045a:	2025      	movs	r0, #37	; 0x25
 800045c:	f000 fce3 	bl	8000e26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000460:	2025      	movs	r0, #37	; 0x25
 8000462:	f000 fcfc 	bl	8000e5e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000466:	2200      	movs	r2, #0
 8000468:	2100      	movs	r1, #0
 800046a:	200f      	movs	r0, #15
 800046c:	f000 fcdb 	bl	8000e26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000470:	200f      	movs	r0, #15
 8000472:	f000 fcf4 	bl	8000e5e <HAL_NVIC_EnableIRQ>
}
 8000476:	bf00      	nop
 8000478:	bd80      	pop	{r7, pc}
	...

0800047c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
#if (JDY09_UART_RX_IT == 1)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b082      	sub	sp, #8
 8000480:	af00      	add	r7, sp, #0
 8000482:	6078      	str	r0, [r7, #4]

	// Callback from BT module
	JDY09_RxCpltCallbackIT(&JDY09_1, huart);
 8000484:	6879      	ldr	r1, [r7, #4]
 8000486:	4803      	ldr	r0, [pc, #12]	; (8000494 <HAL_UART_RxCpltCallback+0x18>)
 8000488:	f7ff fef0 	bl	800026c <JDY09_RxCpltCallbackIT>
}
 800048c:	bf00      	nop
 800048e:	3708      	adds	r7, #8
 8000490:	46bd      	mov	sp, r7
 8000492:	bd80      	pop	{r7, pc}
 8000494:	20000098 	.word	0x20000098

08000498 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000498:	b480      	push	{r7}
 800049a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800049c:	b672      	cpsid	i
}
 800049e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004a0:	e7fe      	b.n	80004a0 <Error_Handler+0x8>
	...

080004a4 <Parser_Parse>:

/*
 * @ function parse message and start command procedures
 */
uint8_t Parser_Parse(uint8_t *ParseBuffer, uint16_t ServoX,uint16_t ServoY)
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b084      	sub	sp, #16
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	6078      	str	r0, [r7, #4]
 80004ac:	460b      	mov	r3, r1
 80004ae:	807b      	strh	r3, [r7, #2]
 80004b0:	4613      	mov	r3, r2
 80004b2:	803b      	strh	r3, [r7, #0]
	uint8_t *ParsePointer;

	ParsePointer = (uint8_t*)(strtok((char*)ParseBuffer, ";"));
 80004b4:	4912      	ldr	r1, [pc, #72]	; (8000500 <Parser_Parse+0x5c>)
 80004b6:	6878      	ldr	r0, [r7, #4]
 80004b8:	f003 f826 	bl	8003508 <strtok>
 80004bc:	60f8      	str	r0, [r7, #12]

	if(strcmp((char*)ParsePointer,"ACK") == 0)
 80004be:	4911      	ldr	r1, [pc, #68]	; (8000504 <Parser_Parse+0x60>)
 80004c0:	68f8      	ldr	r0, [r7, #12]
 80004c2:	f7ff fe43 	bl	800014c <strcmp>
 80004c6:	4603      	mov	r3, r0
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	d113      	bne.n	80004f4 <Parser_Parse+0x50>
	{
		ParsePointer = (uint8_t*)(strtok(NULL, ";"));
 80004cc:	490c      	ldr	r1, [pc, #48]	; (8000500 <Parser_Parse+0x5c>)
 80004ce:	2000      	movs	r0, #0
 80004d0:	f003 f81a 	bl	8003508 <strtok>
 80004d4:	60f8      	str	r0, [r7, #12]
		ServoX = atoi((const char *)ParsePointer);
 80004d6:	68f8      	ldr	r0, [r7, #12]
 80004d8:	f002 ffc0 	bl	800345c <atoi>
 80004dc:	4603      	mov	r3, r0
 80004de:	807b      	strh	r3, [r7, #2]

		ParsePointer = (uint8_t*)(strtok(NULL, ";"));
 80004e0:	4907      	ldr	r1, [pc, #28]	; (8000500 <Parser_Parse+0x5c>)
 80004e2:	2000      	movs	r0, #0
 80004e4:	f003 f810 	bl	8003508 <strtok>
 80004e8:	60f8      	str	r0, [r7, #12]
		ServoY = atoi((const char *)ParsePointer);
 80004ea:	68f8      	ldr	r0, [r7, #12]
 80004ec:	f002 ffb6 	bl	800345c <atoi>
 80004f0:	4603      	mov	r3, r0
 80004f2:	803b      	strh	r3, [r7, #0]
	}

	return 0;
 80004f4:	2300      	movs	r3, #0
}
 80004f6:	4618      	mov	r0, r3
 80004f8:	3710      	adds	r7, #16
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bd80      	pop	{r7, pc}
 80004fe:	bf00      	nop
 8000500:	08004bd0 	.word	0x08004bd0
 8000504:	08004bd4 	.word	0x08004bd4

08000508 <RB_Read>:
 */

#include "ringbuffer.h"

RB_Status RB_Read(Ringbuffer_t *buffer, uint8_t *value)
{
 8000508:	b480      	push	{r7}
 800050a:	b083      	sub	sp, #12
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
 8000510:	6039      	str	r1, [r7, #0]
	if(buffer->Head == buffer->Tail)
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	f8b3 2080 	ldrh.w	r2, [r3, #128]	; 0x80
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	f8b3 3082 	ldrh.w	r3, [r3, #130]	; 0x82
 800051e:	429a      	cmp	r2, r3
 8000520:	d101      	bne.n	8000526 <RB_Read+0x1e>
	{
		return RB_ERROR;
 8000522:	2301      	movs	r3, #1
 8000524:	e017      	b.n	8000556 <RB_Read+0x4e>
	}

	*value = buffer->buffer[buffer->Tail];
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	f8b3 3082 	ldrh.w	r3, [r3, #130]	; 0x82
 800052c:	461a      	mov	r2, r3
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	5c9a      	ldrb	r2, [r3, r2]
 8000532:	683b      	ldr	r3, [r7, #0]
 8000534:	701a      	strb	r2, [r3, #0]

	buffer->Tail = (buffer->Tail + 1) % RING_BUFFER_SIZE;
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	f8b3 3082 	ldrh.w	r3, [r3, #130]	; 0x82
 800053c:	3301      	adds	r3, #1
 800053e:	425a      	negs	r2, r3
 8000540:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000544:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000548:	bf58      	it	pl
 800054a:	4253      	negpl	r3, r2
 800054c:	b29a      	uxth	r2, r3
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82

	return RB_OK;
 8000554:	2300      	movs	r3, #0
}
 8000556:	4618      	mov	r0, r3
 8000558:	370c      	adds	r7, #12
 800055a:	46bd      	mov	sp, r7
 800055c:	bc80      	pop	{r7}
 800055e:	4770      	bx	lr

08000560 <RB_Write>:

RB_Status RB_Write(Ringbuffer_t *buffer, uint8_t value)
{
 8000560:	b480      	push	{r7}
 8000562:	b085      	sub	sp, #20
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
 8000568:	460b      	mov	r3, r1
 800056a:	70fb      	strb	r3, [r7, #3]

	uint16_t HeadTmp;
	HeadTmp = (buffer->Head + 1) % RING_BUFFER_SIZE;
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	f8b3 3080 	ldrh.w	r3, [r3, #128]	; 0x80
 8000572:	3301      	adds	r3, #1
 8000574:	425a      	negs	r2, r3
 8000576:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800057a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800057e:	bf58      	it	pl
 8000580:	4253      	negpl	r3, r2
 8000582:	81fb      	strh	r3, [r7, #14]

	if (HeadTmp == buffer->Tail)
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	f8b3 3082 	ldrh.w	r3, [r3, #130]	; 0x82
 800058a:	89fa      	ldrh	r2, [r7, #14]
 800058c:	429a      	cmp	r2, r3
 800058e:	d101      	bne.n	8000594 <RB_Write+0x34>
	{
		return RB_ERROR;
 8000590:	2301      	movs	r3, #1
 8000592:	e00b      	b.n	80005ac <RB_Write+0x4c>
	}

	buffer->buffer[buffer->Head] = value;
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	f8b3 3080 	ldrh.w	r3, [r3, #128]	; 0x80
 800059a:	4619      	mov	r1, r3
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	78fa      	ldrb	r2, [r7, #3]
 80005a0:	545a      	strb	r2, [r3, r1]
	buffer->Head = HeadTmp;
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	89fa      	ldrh	r2, [r7, #14]
 80005a6:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80

	return RB_OK;
 80005aa:	2300      	movs	r3, #0
}
 80005ac:	4618      	mov	r0, r3
 80005ae:	3714      	adds	r7, #20
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bc80      	pop	{r7}
 80005b4:	4770      	bx	lr

080005b6 <RB_Flush>:

void RB_Flush(Ringbuffer_t *buffer)
{
 80005b6:	b480      	push	{r7}
 80005b8:	b083      	sub	sp, #12
 80005ba:	af00      	add	r7, sp, #0
 80005bc:	6078      	str	r0, [r7, #4]
	buffer->Head = 0;
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	2200      	movs	r2, #0
 80005c2:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
	buffer->Tail = 0;
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	2200      	movs	r2, #0
 80005ca:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
}
 80005ce:	bf00      	nop
 80005d0:	370c      	adds	r7, #12
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bc80      	pop	{r7}
 80005d6:	4770      	bx	lr

080005d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005d8:	b480      	push	{r7}
 80005da:	b085      	sub	sp, #20
 80005dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80005de:	4b15      	ldr	r3, [pc, #84]	; (8000634 <HAL_MspInit+0x5c>)
 80005e0:	699b      	ldr	r3, [r3, #24]
 80005e2:	4a14      	ldr	r2, [pc, #80]	; (8000634 <HAL_MspInit+0x5c>)
 80005e4:	f043 0301 	orr.w	r3, r3, #1
 80005e8:	6193      	str	r3, [r2, #24]
 80005ea:	4b12      	ldr	r3, [pc, #72]	; (8000634 <HAL_MspInit+0x5c>)
 80005ec:	699b      	ldr	r3, [r3, #24]
 80005ee:	f003 0301 	and.w	r3, r3, #1
 80005f2:	60bb      	str	r3, [r7, #8]
 80005f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005f6:	4b0f      	ldr	r3, [pc, #60]	; (8000634 <HAL_MspInit+0x5c>)
 80005f8:	69db      	ldr	r3, [r3, #28]
 80005fa:	4a0e      	ldr	r2, [pc, #56]	; (8000634 <HAL_MspInit+0x5c>)
 80005fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000600:	61d3      	str	r3, [r2, #28]
 8000602:	4b0c      	ldr	r3, [pc, #48]	; (8000634 <HAL_MspInit+0x5c>)
 8000604:	69db      	ldr	r3, [r3, #28]
 8000606:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800060a:	607b      	str	r3, [r7, #4]
 800060c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800060e:	4b0a      	ldr	r3, [pc, #40]	; (8000638 <HAL_MspInit+0x60>)
 8000610:	685b      	ldr	r3, [r3, #4]
 8000612:	60fb      	str	r3, [r7, #12]
 8000614:	68fb      	ldr	r3, [r7, #12]
 8000616:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800061a:	60fb      	str	r3, [r7, #12]
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000622:	60fb      	str	r3, [r7, #12]
 8000624:	4a04      	ldr	r2, [pc, #16]	; (8000638 <HAL_MspInit+0x60>)
 8000626:	68fb      	ldr	r3, [r7, #12]
 8000628:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800062a:	bf00      	nop
 800062c:	3714      	adds	r7, #20
 800062e:	46bd      	mov	sp, r7
 8000630:	bc80      	pop	{r7}
 8000632:	4770      	bx	lr
 8000634:	40021000 	.word	0x40021000
 8000638:	40010000 	.word	0x40010000

0800063c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000640:	e7fe      	b.n	8000640 <NMI_Handler+0x4>

08000642 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000642:	b480      	push	{r7}
 8000644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000646:	e7fe      	b.n	8000646 <HardFault_Handler+0x4>

08000648 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800064c:	e7fe      	b.n	800064c <MemManage_Handler+0x4>

0800064e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800064e:	b480      	push	{r7}
 8000650:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000652:	e7fe      	b.n	8000652 <BusFault_Handler+0x4>

08000654 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000654:	b480      	push	{r7}
 8000656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000658:	e7fe      	b.n	8000658 <UsageFault_Handler+0x4>

0800065a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800065a:	b480      	push	{r7}
 800065c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800065e:	bf00      	nop
 8000660:	46bd      	mov	sp, r7
 8000662:	bc80      	pop	{r7}
 8000664:	4770      	bx	lr

08000666 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000666:	b480      	push	{r7}
 8000668:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800066a:	bf00      	nop
 800066c:	46bd      	mov	sp, r7
 800066e:	bc80      	pop	{r7}
 8000670:	4770      	bx	lr

08000672 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000672:	b480      	push	{r7}
 8000674:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000676:	bf00      	nop
 8000678:	46bd      	mov	sp, r7
 800067a:	bc80      	pop	{r7}
 800067c:	4770      	bx	lr

0800067e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800067e:	b580      	push	{r7, lr}
 8000680:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000682:	f000 fadd 	bl	8000c40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000686:	bf00      	nop
 8000688:	bd80      	pop	{r7, pc}
	...

0800068c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000690:	4802      	ldr	r0, [pc, #8]	; (800069c <DMA1_Channel5_IRQHandler+0x10>)
 8000692:	f000 fd09 	bl	80010a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000696:	bf00      	nop
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	200001d4 	.word	0x200001d4

080006a0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80006a4:	4802      	ldr	r0, [pc, #8]	; (80006b0 <USART1_IRQHandler+0x10>)
 80006a6:	f002 fab1 	bl	8002c0c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80006aa:	bf00      	nop
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	20000218 	.word	0x20000218

080006b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	af00      	add	r7, sp, #0
	return 1;
 80006b8:	2301      	movs	r3, #1
}
 80006ba:	4618      	mov	r0, r3
 80006bc:	46bd      	mov	sp, r7
 80006be:	bc80      	pop	{r7}
 80006c0:	4770      	bx	lr

080006c2 <_kill>:

int _kill(int pid, int sig)
{
 80006c2:	b580      	push	{r7, lr}
 80006c4:	b082      	sub	sp, #8
 80006c6:	af00      	add	r7, sp, #0
 80006c8:	6078      	str	r0, [r7, #4]
 80006ca:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80006cc:	f002 feca 	bl	8003464 <__errno>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2216      	movs	r2, #22
 80006d4:	601a      	str	r2, [r3, #0]
	return -1;
 80006d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80006da:	4618      	mov	r0, r3
 80006dc:	3708      	adds	r7, #8
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}

080006e2 <_exit>:

void _exit (int status)
{
 80006e2:	b580      	push	{r7, lr}
 80006e4:	b082      	sub	sp, #8
 80006e6:	af00      	add	r7, sp, #0
 80006e8:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80006ea:	f04f 31ff 	mov.w	r1, #4294967295
 80006ee:	6878      	ldr	r0, [r7, #4]
 80006f0:	f7ff ffe7 	bl	80006c2 <_kill>
	while (1) {}		/* Make sure we hang here */
 80006f4:	e7fe      	b.n	80006f4 <_exit+0x12>

080006f6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80006f6:	b580      	push	{r7, lr}
 80006f8:	b086      	sub	sp, #24
 80006fa:	af00      	add	r7, sp, #0
 80006fc:	60f8      	str	r0, [r7, #12]
 80006fe:	60b9      	str	r1, [r7, #8]
 8000700:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000702:	2300      	movs	r3, #0
 8000704:	617b      	str	r3, [r7, #20]
 8000706:	e00a      	b.n	800071e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000708:	f3af 8000 	nop.w
 800070c:	4601      	mov	r1, r0
 800070e:	68bb      	ldr	r3, [r7, #8]
 8000710:	1c5a      	adds	r2, r3, #1
 8000712:	60ba      	str	r2, [r7, #8]
 8000714:	b2ca      	uxtb	r2, r1
 8000716:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000718:	697b      	ldr	r3, [r7, #20]
 800071a:	3301      	adds	r3, #1
 800071c:	617b      	str	r3, [r7, #20]
 800071e:	697a      	ldr	r2, [r7, #20]
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	429a      	cmp	r2, r3
 8000724:	dbf0      	blt.n	8000708 <_read+0x12>
	}

return len;
 8000726:	687b      	ldr	r3, [r7, #4]
}
 8000728:	4618      	mov	r0, r3
 800072a:	3718      	adds	r7, #24
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}

08000730 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b086      	sub	sp, #24
 8000734:	af00      	add	r7, sp, #0
 8000736:	60f8      	str	r0, [r7, #12]
 8000738:	60b9      	str	r1, [r7, #8]
 800073a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800073c:	2300      	movs	r3, #0
 800073e:	617b      	str	r3, [r7, #20]
 8000740:	e009      	b.n	8000756 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000742:	68bb      	ldr	r3, [r7, #8]
 8000744:	1c5a      	adds	r2, r3, #1
 8000746:	60ba      	str	r2, [r7, #8]
 8000748:	781b      	ldrb	r3, [r3, #0]
 800074a:	4618      	mov	r0, r3
 800074c:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000750:	697b      	ldr	r3, [r7, #20]
 8000752:	3301      	adds	r3, #1
 8000754:	617b      	str	r3, [r7, #20]
 8000756:	697a      	ldr	r2, [r7, #20]
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	429a      	cmp	r2, r3
 800075c:	dbf1      	blt.n	8000742 <_write+0x12>
	}
	return len;
 800075e:	687b      	ldr	r3, [r7, #4]
}
 8000760:	4618      	mov	r0, r3
 8000762:	3718      	adds	r7, #24
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}

08000768 <_close>:

int _close(int file)
{
 8000768:	b480      	push	{r7}
 800076a:	b083      	sub	sp, #12
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
	return -1;
 8000770:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000774:	4618      	mov	r0, r3
 8000776:	370c      	adds	r7, #12
 8000778:	46bd      	mov	sp, r7
 800077a:	bc80      	pop	{r7}
 800077c:	4770      	bx	lr

0800077e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800077e:	b480      	push	{r7}
 8000780:	b083      	sub	sp, #12
 8000782:	af00      	add	r7, sp, #0
 8000784:	6078      	str	r0, [r7, #4]
 8000786:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000788:	683b      	ldr	r3, [r7, #0]
 800078a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800078e:	605a      	str	r2, [r3, #4]
	return 0;
 8000790:	2300      	movs	r3, #0
}
 8000792:	4618      	mov	r0, r3
 8000794:	370c      	adds	r7, #12
 8000796:	46bd      	mov	sp, r7
 8000798:	bc80      	pop	{r7}
 800079a:	4770      	bx	lr

0800079c <_isatty>:

int _isatty(int file)
{
 800079c:	b480      	push	{r7}
 800079e:	b083      	sub	sp, #12
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
	return 1;
 80007a4:	2301      	movs	r3, #1
}
 80007a6:	4618      	mov	r0, r3
 80007a8:	370c      	adds	r7, #12
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bc80      	pop	{r7}
 80007ae:	4770      	bx	lr

080007b0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80007b0:	b480      	push	{r7}
 80007b2:	b085      	sub	sp, #20
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	60f8      	str	r0, [r7, #12]
 80007b8:	60b9      	str	r1, [r7, #8]
 80007ba:	607a      	str	r2, [r7, #4]
	return 0;
 80007bc:	2300      	movs	r3, #0
}
 80007be:	4618      	mov	r0, r3
 80007c0:	3714      	adds	r7, #20
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bc80      	pop	{r7}
 80007c6:	4770      	bx	lr

080007c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b086      	sub	sp, #24
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80007d0:	4a14      	ldr	r2, [pc, #80]	; (8000824 <_sbrk+0x5c>)
 80007d2:	4b15      	ldr	r3, [pc, #84]	; (8000828 <_sbrk+0x60>)
 80007d4:	1ad3      	subs	r3, r2, r3
 80007d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007d8:	697b      	ldr	r3, [r7, #20]
 80007da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007dc:	4b13      	ldr	r3, [pc, #76]	; (800082c <_sbrk+0x64>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d102      	bne.n	80007ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007e4:	4b11      	ldr	r3, [pc, #68]	; (800082c <_sbrk+0x64>)
 80007e6:	4a12      	ldr	r2, [pc, #72]	; (8000830 <_sbrk+0x68>)
 80007e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007ea:	4b10      	ldr	r3, [pc, #64]	; (800082c <_sbrk+0x64>)
 80007ec:	681a      	ldr	r2, [r3, #0]
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	4413      	add	r3, r2
 80007f2:	693a      	ldr	r2, [r7, #16]
 80007f4:	429a      	cmp	r2, r3
 80007f6:	d207      	bcs.n	8000808 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80007f8:	f002 fe34 	bl	8003464 <__errno>
 80007fc:	4603      	mov	r3, r0
 80007fe:	220c      	movs	r2, #12
 8000800:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000802:	f04f 33ff 	mov.w	r3, #4294967295
 8000806:	e009      	b.n	800081c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000808:	4b08      	ldr	r3, [pc, #32]	; (800082c <_sbrk+0x64>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800080e:	4b07      	ldr	r3, [pc, #28]	; (800082c <_sbrk+0x64>)
 8000810:	681a      	ldr	r2, [r3, #0]
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	4413      	add	r3, r2
 8000816:	4a05      	ldr	r2, [pc, #20]	; (800082c <_sbrk+0x64>)
 8000818:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800081a:	68fb      	ldr	r3, [r7, #12]
}
 800081c:	4618      	mov	r0, r3
 800081e:	3718      	adds	r7, #24
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}
 8000824:	20002800 	.word	0x20002800
 8000828:	00000400 	.word	0x00000400
 800082c:	2000008c 	.word	0x2000008c
 8000830:	20000270 	.word	0x20000270

08000834 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000838:	bf00      	nop
 800083a:	46bd      	mov	sp, r7
 800083c:	bc80      	pop	{r7}
 800083e:	4770      	bx	lr

08000840 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b096      	sub	sp, #88	; 0x58
 8000844:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000846:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800084a:	2200      	movs	r2, #0
 800084c:	601a      	str	r2, [r3, #0]
 800084e:	605a      	str	r2, [r3, #4]
 8000850:	609a      	str	r2, [r3, #8]
 8000852:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000854:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000858:	2200      	movs	r2, #0
 800085a:	601a      	str	r2, [r3, #0]
 800085c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800085e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000862:	2200      	movs	r2, #0
 8000864:	601a      	str	r2, [r3, #0]
 8000866:	605a      	str	r2, [r3, #4]
 8000868:	609a      	str	r2, [r3, #8]
 800086a:	60da      	str	r2, [r3, #12]
 800086c:	611a      	str	r2, [r3, #16]
 800086e:	615a      	str	r2, [r3, #20]
 8000870:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000872:	1d3b      	adds	r3, r7, #4
 8000874:	2220      	movs	r2, #32
 8000876:	2100      	movs	r1, #0
 8000878:	4618      	mov	r0, r3
 800087a:	f002 fe1d 	bl	80034b8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800087e:	4b3f      	ldr	r3, [pc, #252]	; (800097c <MX_TIM1_Init+0x13c>)
 8000880:	4a3f      	ldr	r2, [pc, #252]	; (8000980 <MX_TIM1_Init+0x140>)
 8000882:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 319;
 8000884:	4b3d      	ldr	r3, [pc, #244]	; (800097c <MX_TIM1_Init+0x13c>)
 8000886:	f240 123f 	movw	r2, #319	; 0x13f
 800088a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800088c:	4b3b      	ldr	r3, [pc, #236]	; (800097c <MX_TIM1_Init+0x13c>)
 800088e:	2200      	movs	r2, #0
 8000890:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8000892:	4b3a      	ldr	r3, [pc, #232]	; (800097c <MX_TIM1_Init+0x13c>)
 8000894:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000898:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800089a:	4b38      	ldr	r3, [pc, #224]	; (800097c <MX_TIM1_Init+0x13c>)
 800089c:	2200      	movs	r2, #0
 800089e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80008a0:	4b36      	ldr	r3, [pc, #216]	; (800097c <MX_TIM1_Init+0x13c>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008a6:	4b35      	ldr	r3, [pc, #212]	; (800097c <MX_TIM1_Init+0x13c>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80008ac:	4833      	ldr	r0, [pc, #204]	; (800097c <MX_TIM1_Init+0x13c>)
 80008ae:	f001 fa95 	bl	8001ddc <HAL_TIM_Base_Init>
 80008b2:	4603      	mov	r3, r0
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d001      	beq.n	80008bc <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80008b8:	f7ff fdee 	bl	8000498 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008c0:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80008c2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80008c6:	4619      	mov	r1, r3
 80008c8:	482c      	ldr	r0, [pc, #176]	; (800097c <MX_TIM1_Init+0x13c>)
 80008ca:	f001 fc89 	bl	80021e0 <HAL_TIM_ConfigClockSource>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80008d4:	f7ff fde0 	bl	8000498 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80008d8:	4828      	ldr	r0, [pc, #160]	; (800097c <MX_TIM1_Init+0x13c>)
 80008da:	f001 face 	bl	8001e7a <HAL_TIM_PWM_Init>
 80008de:	4603      	mov	r3, r0
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d001      	beq.n	80008e8 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80008e4:	f7ff fdd8 	bl	8000498 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008e8:	2300      	movs	r3, #0
 80008ea:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008ec:	2300      	movs	r3, #0
 80008ee:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80008f0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80008f4:	4619      	mov	r1, r3
 80008f6:	4821      	ldr	r0, [pc, #132]	; (800097c <MX_TIM1_Init+0x13c>)
 80008f8:	f001 ffd0 	bl	800289c <HAL_TIMEx_MasterConfigSynchronization>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d001      	beq.n	8000906 <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 8000902:	f7ff fdc9 	bl	8000498 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000906:	2360      	movs	r3, #96	; 0x60
 8000908:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800090a:	2300      	movs	r3, #0
 800090c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800090e:	2300      	movs	r3, #0
 8000910:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000912:	2300      	movs	r3, #0
 8000914:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000916:	2300      	movs	r3, #0
 8000918:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800091a:	2300      	movs	r3, #0
 800091c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800091e:	2300      	movs	r3, #0
 8000920:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000922:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000926:	2200      	movs	r2, #0
 8000928:	4619      	mov	r1, r3
 800092a:	4814      	ldr	r0, [pc, #80]	; (800097c <MX_TIM1_Init+0x13c>)
 800092c:	f001 fb9a 	bl	8002064 <HAL_TIM_PWM_ConfigChannel>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8000936:	f7ff fdaf 	bl	8000498 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800093a:	2300      	movs	r3, #0
 800093c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800093e:	2300      	movs	r3, #0
 8000940:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000942:	2300      	movs	r3, #0
 8000944:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000946:	2300      	movs	r3, #0
 8000948:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800094a:	2300      	movs	r3, #0
 800094c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800094e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000952:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000954:	2300      	movs	r3, #0
 8000956:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000958:	1d3b      	adds	r3, r7, #4
 800095a:	4619      	mov	r1, r3
 800095c:	4807      	ldr	r0, [pc, #28]	; (800097c <MX_TIM1_Init+0x13c>)
 800095e:	f001 fff5 	bl	800294c <HAL_TIMEx_ConfigBreakDeadTime>
 8000962:	4603      	mov	r3, r0
 8000964:	2b00      	cmp	r3, #0
 8000966:	d001      	beq.n	800096c <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8000968:	f7ff fd96 	bl	8000498 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800096c:	4803      	ldr	r0, [pc, #12]	; (800097c <MX_TIM1_Init+0x13c>)
 800096e:	f000 f827 	bl	80009c0 <HAL_TIM_MspPostInit>

}
 8000972:	bf00      	nop
 8000974:	3758      	adds	r7, #88	; 0x58
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	2000018c 	.word	0x2000018c
 8000980:	40012c00 	.word	0x40012c00

08000984 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000984:	b480      	push	{r7}
 8000986:	b085      	sub	sp, #20
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	4a09      	ldr	r2, [pc, #36]	; (80009b8 <HAL_TIM_Base_MspInit+0x34>)
 8000992:	4293      	cmp	r3, r2
 8000994:	d10b      	bne.n	80009ae <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000996:	4b09      	ldr	r3, [pc, #36]	; (80009bc <HAL_TIM_Base_MspInit+0x38>)
 8000998:	699b      	ldr	r3, [r3, #24]
 800099a:	4a08      	ldr	r2, [pc, #32]	; (80009bc <HAL_TIM_Base_MspInit+0x38>)
 800099c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80009a0:	6193      	str	r3, [r2, #24]
 80009a2:	4b06      	ldr	r3, [pc, #24]	; (80009bc <HAL_TIM_Base_MspInit+0x38>)
 80009a4:	699b      	ldr	r3, [r3, #24]
 80009a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80009aa:	60fb      	str	r3, [r7, #12]
 80009ac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80009ae:	bf00      	nop
 80009b0:	3714      	adds	r7, #20
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bc80      	pop	{r7}
 80009b6:	4770      	bx	lr
 80009b8:	40012c00 	.word	0x40012c00
 80009bc:	40021000 	.word	0x40021000

080009c0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b088      	sub	sp, #32
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009c8:	f107 0310 	add.w	r3, r7, #16
 80009cc:	2200      	movs	r2, #0
 80009ce:	601a      	str	r2, [r3, #0]
 80009d0:	605a      	str	r2, [r3, #4]
 80009d2:	609a      	str	r2, [r3, #8]
 80009d4:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	4a10      	ldr	r2, [pc, #64]	; (8000a1c <HAL_TIM_MspPostInit+0x5c>)
 80009dc:	4293      	cmp	r3, r2
 80009de:	d118      	bne.n	8000a12 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009e0:	4b0f      	ldr	r3, [pc, #60]	; (8000a20 <HAL_TIM_MspPostInit+0x60>)
 80009e2:	699b      	ldr	r3, [r3, #24]
 80009e4:	4a0e      	ldr	r2, [pc, #56]	; (8000a20 <HAL_TIM_MspPostInit+0x60>)
 80009e6:	f043 0304 	orr.w	r3, r3, #4
 80009ea:	6193      	str	r3, [r2, #24]
 80009ec:	4b0c      	ldr	r3, [pc, #48]	; (8000a20 <HAL_TIM_MspPostInit+0x60>)
 80009ee:	699b      	ldr	r3, [r3, #24]
 80009f0:	f003 0304 	and.w	r3, r3, #4
 80009f4:	60fb      	str	r3, [r7, #12]
 80009f6:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80009f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80009fc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009fe:	2302      	movs	r3, #2
 8000a00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a02:	2302      	movs	r3, #2
 8000a04:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a06:	f107 0310 	add.w	r3, r7, #16
 8000a0a:	4619      	mov	r1, r3
 8000a0c:	4805      	ldr	r0, [pc, #20]	; (8000a24 <HAL_TIM_MspPostInit+0x64>)
 8000a0e:	f000 fc51 	bl	80012b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000a12:	bf00      	nop
 8000a14:	3720      	adds	r7, #32
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	40012c00 	.word	0x40012c00
 8000a20:	40021000 	.word	0x40021000
 8000a24:	40010800 	.word	0x40010800

08000a28 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a2c:	4b11      	ldr	r3, [pc, #68]	; (8000a74 <MX_USART1_UART_Init+0x4c>)
 8000a2e:	4a12      	ldr	r2, [pc, #72]	; (8000a78 <MX_USART1_UART_Init+0x50>)
 8000a30:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8000a32:	4b10      	ldr	r3, [pc, #64]	; (8000a74 <MX_USART1_UART_Init+0x4c>)
 8000a34:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000a38:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a3a:	4b0e      	ldr	r3, [pc, #56]	; (8000a74 <MX_USART1_UART_Init+0x4c>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a40:	4b0c      	ldr	r3, [pc, #48]	; (8000a74 <MX_USART1_UART_Init+0x4c>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a46:	4b0b      	ldr	r3, [pc, #44]	; (8000a74 <MX_USART1_UART_Init+0x4c>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a4c:	4b09      	ldr	r3, [pc, #36]	; (8000a74 <MX_USART1_UART_Init+0x4c>)
 8000a4e:	220c      	movs	r2, #12
 8000a50:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a52:	4b08      	ldr	r3, [pc, #32]	; (8000a74 <MX_USART1_UART_Init+0x4c>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a58:	4b06      	ldr	r3, [pc, #24]	; (8000a74 <MX_USART1_UART_Init+0x4c>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a5e:	4805      	ldr	r0, [pc, #20]	; (8000a74 <MX_USART1_UART_Init+0x4c>)
 8000a60:	f001 ffc5 	bl	80029ee <HAL_UART_Init>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d001      	beq.n	8000a6e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000a6a:	f7ff fd15 	bl	8000498 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a6e:	bf00      	nop
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	20000218 	.word	0x20000218
 8000a78:	40013800 	.word	0x40013800

08000a7c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b088      	sub	sp, #32
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a84:	f107 0310 	add.w	r3, r7, #16
 8000a88:	2200      	movs	r2, #0
 8000a8a:	601a      	str	r2, [r3, #0]
 8000a8c:	605a      	str	r2, [r3, #4]
 8000a8e:	609a      	str	r2, [r3, #8]
 8000a90:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	4a2f      	ldr	r2, [pc, #188]	; (8000b54 <HAL_UART_MspInit+0xd8>)
 8000a98:	4293      	cmp	r3, r2
 8000a9a:	d157      	bne.n	8000b4c <HAL_UART_MspInit+0xd0>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a9c:	4b2e      	ldr	r3, [pc, #184]	; (8000b58 <HAL_UART_MspInit+0xdc>)
 8000a9e:	699b      	ldr	r3, [r3, #24]
 8000aa0:	4a2d      	ldr	r2, [pc, #180]	; (8000b58 <HAL_UART_MspInit+0xdc>)
 8000aa2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000aa6:	6193      	str	r3, [r2, #24]
 8000aa8:	4b2b      	ldr	r3, [pc, #172]	; (8000b58 <HAL_UART_MspInit+0xdc>)
 8000aaa:	699b      	ldr	r3, [r3, #24]
 8000aac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ab0:	60fb      	str	r3, [r7, #12]
 8000ab2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ab4:	4b28      	ldr	r3, [pc, #160]	; (8000b58 <HAL_UART_MspInit+0xdc>)
 8000ab6:	699b      	ldr	r3, [r3, #24]
 8000ab8:	4a27      	ldr	r2, [pc, #156]	; (8000b58 <HAL_UART_MspInit+0xdc>)
 8000aba:	f043 0304 	orr.w	r3, r3, #4
 8000abe:	6193      	str	r3, [r2, #24]
 8000ac0:	4b25      	ldr	r3, [pc, #148]	; (8000b58 <HAL_UART_MspInit+0xdc>)
 8000ac2:	699b      	ldr	r3, [r3, #24]
 8000ac4:	f003 0304 	and.w	r3, r3, #4
 8000ac8:	60bb      	str	r3, [r7, #8]
 8000aca:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000acc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ad0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad2:	2302      	movs	r3, #2
 8000ad4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ad6:	2303      	movs	r3, #3
 8000ad8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ada:	f107 0310 	add.w	r3, r7, #16
 8000ade:	4619      	mov	r1, r3
 8000ae0:	481e      	ldr	r0, [pc, #120]	; (8000b5c <HAL_UART_MspInit+0xe0>)
 8000ae2:	f000 fbe7 	bl	80012b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000ae6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000aea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aec:	2300      	movs	r3, #0
 8000aee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af0:	2300      	movs	r3, #0
 8000af2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000af4:	f107 0310 	add.w	r3, r7, #16
 8000af8:	4619      	mov	r1, r3
 8000afa:	4818      	ldr	r0, [pc, #96]	; (8000b5c <HAL_UART_MspInit+0xe0>)
 8000afc:	f000 fbda 	bl	80012b4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8000b00:	4b17      	ldr	r3, [pc, #92]	; (8000b60 <HAL_UART_MspInit+0xe4>)
 8000b02:	4a18      	ldr	r2, [pc, #96]	; (8000b64 <HAL_UART_MspInit+0xe8>)
 8000b04:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b06:	4b16      	ldr	r3, [pc, #88]	; (8000b60 <HAL_UART_MspInit+0xe4>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b0c:	4b14      	ldr	r3, [pc, #80]	; (8000b60 <HAL_UART_MspInit+0xe4>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000b12:	4b13      	ldr	r3, [pc, #76]	; (8000b60 <HAL_UART_MspInit+0xe4>)
 8000b14:	2280      	movs	r2, #128	; 0x80
 8000b16:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b18:	4b11      	ldr	r3, [pc, #68]	; (8000b60 <HAL_UART_MspInit+0xe4>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b1e:	4b10      	ldr	r3, [pc, #64]	; (8000b60 <HAL_UART_MspInit+0xe4>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8000b24:	4b0e      	ldr	r3, [pc, #56]	; (8000b60 <HAL_UART_MspInit+0xe4>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000b2a:	4b0d      	ldr	r3, [pc, #52]	; (8000b60 <HAL_UART_MspInit+0xe4>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000b30:	480b      	ldr	r0, [pc, #44]	; (8000b60 <HAL_UART_MspInit+0xe4>)
 8000b32:	f000 f9af 	bl	8000e94 <HAL_DMA_Init>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d001      	beq.n	8000b40 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8000b3c:	f7ff fcac 	bl	8000498 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	4a07      	ldr	r2, [pc, #28]	; (8000b60 <HAL_UART_MspInit+0xe4>)
 8000b44:	639a      	str	r2, [r3, #56]	; 0x38
 8000b46:	4a06      	ldr	r2, [pc, #24]	; (8000b60 <HAL_UART_MspInit+0xe4>)
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000b4c:	bf00      	nop
 8000b4e:	3720      	adds	r7, #32
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	40013800 	.word	0x40013800
 8000b58:	40021000 	.word	0x40021000
 8000b5c:	40010800 	.word	0x40010800
 8000b60:	200001d4 	.word	0x200001d4
 8000b64:	40020058 	.word	0x40020058

08000b68 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b68:	480c      	ldr	r0, [pc, #48]	; (8000b9c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b6a:	490d      	ldr	r1, [pc, #52]	; (8000ba0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b6c:	4a0d      	ldr	r2, [pc, #52]	; (8000ba4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b70:	e002      	b.n	8000b78 <LoopCopyDataInit>

08000b72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b76:	3304      	adds	r3, #4

08000b78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b7c:	d3f9      	bcc.n	8000b72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b7e:	4a0a      	ldr	r2, [pc, #40]	; (8000ba8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b80:	4c0a      	ldr	r4, [pc, #40]	; (8000bac <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b84:	e001      	b.n	8000b8a <LoopFillZerobss>

08000b86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b88:	3204      	adds	r2, #4

08000b8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b8c:	d3fb      	bcc.n	8000b86 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000b8e:	f7ff fe51 	bl	8000834 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b92:	f002 fc6d 	bl	8003470 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b96:	f7ff fbc1 	bl	800031c <main>
  bx lr
 8000b9a:	4770      	bx	lr
  ldr r0, =_sdata
 8000b9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ba0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000ba4:	08004e54 	.word	0x08004e54
  ldr r2, =_sbss
 8000ba8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000bac:	20000270 	.word	0x20000270

08000bb0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000bb0:	e7fe      	b.n	8000bb0 <ADC1_2_IRQHandler>
	...

08000bb4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bb8:	4b08      	ldr	r3, [pc, #32]	; (8000bdc <HAL_Init+0x28>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a07      	ldr	r2, [pc, #28]	; (8000bdc <HAL_Init+0x28>)
 8000bbe:	f043 0310 	orr.w	r3, r3, #16
 8000bc2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bc4:	2003      	movs	r0, #3
 8000bc6:	f000 f923 	bl	8000e10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bca:	200f      	movs	r0, #15
 8000bcc:	f000 f808 	bl	8000be0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bd0:	f7ff fd02 	bl	80005d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bd4:	2300      	movs	r3, #0
}
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	40022000 	.word	0x40022000

08000be0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000be8:	4b12      	ldr	r3, [pc, #72]	; (8000c34 <HAL_InitTick+0x54>)
 8000bea:	681a      	ldr	r2, [r3, #0]
 8000bec:	4b12      	ldr	r3, [pc, #72]	; (8000c38 <HAL_InitTick+0x58>)
 8000bee:	781b      	ldrb	r3, [r3, #0]
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bf6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f000 f93b 	bl	8000e7a <HAL_SYSTICK_Config>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d001      	beq.n	8000c0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	e00e      	b.n	8000c2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	2b0f      	cmp	r3, #15
 8000c12:	d80a      	bhi.n	8000c2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c14:	2200      	movs	r2, #0
 8000c16:	6879      	ldr	r1, [r7, #4]
 8000c18:	f04f 30ff 	mov.w	r0, #4294967295
 8000c1c:	f000 f903 	bl	8000e26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c20:	4a06      	ldr	r2, [pc, #24]	; (8000c3c <HAL_InitTick+0x5c>)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c26:	2300      	movs	r3, #0
 8000c28:	e000      	b.n	8000c2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c2a:	2301      	movs	r3, #1
}
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	3708      	adds	r7, #8
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	20000000 	.word	0x20000000
 8000c38:	20000008 	.word	0x20000008
 8000c3c:	20000004 	.word	0x20000004

08000c40 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c44:	4b05      	ldr	r3, [pc, #20]	; (8000c5c <HAL_IncTick+0x1c>)
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	461a      	mov	r2, r3
 8000c4a:	4b05      	ldr	r3, [pc, #20]	; (8000c60 <HAL_IncTick+0x20>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	4413      	add	r3, r2
 8000c50:	4a03      	ldr	r2, [pc, #12]	; (8000c60 <HAL_IncTick+0x20>)
 8000c52:	6013      	str	r3, [r2, #0]
}
 8000c54:	bf00      	nop
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bc80      	pop	{r7}
 8000c5a:	4770      	bx	lr
 8000c5c:	20000008 	.word	0x20000008
 8000c60:	2000025c 	.word	0x2000025c

08000c64 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0
  return uwTick;
 8000c68:	4b02      	ldr	r3, [pc, #8]	; (8000c74 <HAL_GetTick+0x10>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
}
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bc80      	pop	{r7}
 8000c72:	4770      	bx	lr
 8000c74:	2000025c 	.word	0x2000025c

08000c78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	b085      	sub	sp, #20
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	f003 0307 	and.w	r3, r3, #7
 8000c86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c88:	4b0c      	ldr	r3, [pc, #48]	; (8000cbc <__NVIC_SetPriorityGrouping+0x44>)
 8000c8a:	68db      	ldr	r3, [r3, #12]
 8000c8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c8e:	68ba      	ldr	r2, [r7, #8]
 8000c90:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c94:	4013      	ands	r3, r2
 8000c96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c9c:	68bb      	ldr	r3, [r7, #8]
 8000c9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ca0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ca4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ca8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000caa:	4a04      	ldr	r2, [pc, #16]	; (8000cbc <__NVIC_SetPriorityGrouping+0x44>)
 8000cac:	68bb      	ldr	r3, [r7, #8]
 8000cae:	60d3      	str	r3, [r2, #12]
}
 8000cb0:	bf00      	nop
 8000cb2:	3714      	adds	r7, #20
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bc80      	pop	{r7}
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop
 8000cbc:	e000ed00 	.word	0xe000ed00

08000cc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cc4:	4b04      	ldr	r3, [pc, #16]	; (8000cd8 <__NVIC_GetPriorityGrouping+0x18>)
 8000cc6:	68db      	ldr	r3, [r3, #12]
 8000cc8:	0a1b      	lsrs	r3, r3, #8
 8000cca:	f003 0307 	and.w	r3, r3, #7
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bc80      	pop	{r7}
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop
 8000cd8:	e000ed00 	.word	0xe000ed00

08000cdc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b083      	sub	sp, #12
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	db0b      	blt.n	8000d06 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cee:	79fb      	ldrb	r3, [r7, #7]
 8000cf0:	f003 021f 	and.w	r2, r3, #31
 8000cf4:	4906      	ldr	r1, [pc, #24]	; (8000d10 <__NVIC_EnableIRQ+0x34>)
 8000cf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cfa:	095b      	lsrs	r3, r3, #5
 8000cfc:	2001      	movs	r0, #1
 8000cfe:	fa00 f202 	lsl.w	r2, r0, r2
 8000d02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d06:	bf00      	nop
 8000d08:	370c      	adds	r7, #12
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bc80      	pop	{r7}
 8000d0e:	4770      	bx	lr
 8000d10:	e000e100 	.word	0xe000e100

08000d14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d14:	b480      	push	{r7}
 8000d16:	b083      	sub	sp, #12
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	6039      	str	r1, [r7, #0]
 8000d1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	db0a      	blt.n	8000d3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	b2da      	uxtb	r2, r3
 8000d2c:	490c      	ldr	r1, [pc, #48]	; (8000d60 <__NVIC_SetPriority+0x4c>)
 8000d2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d32:	0112      	lsls	r2, r2, #4
 8000d34:	b2d2      	uxtb	r2, r2
 8000d36:	440b      	add	r3, r1
 8000d38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d3c:	e00a      	b.n	8000d54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d3e:	683b      	ldr	r3, [r7, #0]
 8000d40:	b2da      	uxtb	r2, r3
 8000d42:	4908      	ldr	r1, [pc, #32]	; (8000d64 <__NVIC_SetPriority+0x50>)
 8000d44:	79fb      	ldrb	r3, [r7, #7]
 8000d46:	f003 030f 	and.w	r3, r3, #15
 8000d4a:	3b04      	subs	r3, #4
 8000d4c:	0112      	lsls	r2, r2, #4
 8000d4e:	b2d2      	uxtb	r2, r2
 8000d50:	440b      	add	r3, r1
 8000d52:	761a      	strb	r2, [r3, #24]
}
 8000d54:	bf00      	nop
 8000d56:	370c      	adds	r7, #12
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bc80      	pop	{r7}
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop
 8000d60:	e000e100 	.word	0xe000e100
 8000d64:	e000ed00 	.word	0xe000ed00

08000d68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b089      	sub	sp, #36	; 0x24
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	60f8      	str	r0, [r7, #12]
 8000d70:	60b9      	str	r1, [r7, #8]
 8000d72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	f003 0307 	and.w	r3, r3, #7
 8000d7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d7c:	69fb      	ldr	r3, [r7, #28]
 8000d7e:	f1c3 0307 	rsb	r3, r3, #7
 8000d82:	2b04      	cmp	r3, #4
 8000d84:	bf28      	it	cs
 8000d86:	2304      	movcs	r3, #4
 8000d88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d8a:	69fb      	ldr	r3, [r7, #28]
 8000d8c:	3304      	adds	r3, #4
 8000d8e:	2b06      	cmp	r3, #6
 8000d90:	d902      	bls.n	8000d98 <NVIC_EncodePriority+0x30>
 8000d92:	69fb      	ldr	r3, [r7, #28]
 8000d94:	3b03      	subs	r3, #3
 8000d96:	e000      	b.n	8000d9a <NVIC_EncodePriority+0x32>
 8000d98:	2300      	movs	r3, #0
 8000d9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d9c:	f04f 32ff 	mov.w	r2, #4294967295
 8000da0:	69bb      	ldr	r3, [r7, #24]
 8000da2:	fa02 f303 	lsl.w	r3, r2, r3
 8000da6:	43da      	mvns	r2, r3
 8000da8:	68bb      	ldr	r3, [r7, #8]
 8000daa:	401a      	ands	r2, r3
 8000dac:	697b      	ldr	r3, [r7, #20]
 8000dae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000db0:	f04f 31ff 	mov.w	r1, #4294967295
 8000db4:	697b      	ldr	r3, [r7, #20]
 8000db6:	fa01 f303 	lsl.w	r3, r1, r3
 8000dba:	43d9      	mvns	r1, r3
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dc0:	4313      	orrs	r3, r2
         );
}
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	3724      	adds	r7, #36	; 0x24
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bc80      	pop	{r7}
 8000dca:	4770      	bx	lr

08000dcc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b082      	sub	sp, #8
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	3b01      	subs	r3, #1
 8000dd8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ddc:	d301      	bcc.n	8000de2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000dde:	2301      	movs	r3, #1
 8000de0:	e00f      	b.n	8000e02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000de2:	4a0a      	ldr	r2, [pc, #40]	; (8000e0c <SysTick_Config+0x40>)
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	3b01      	subs	r3, #1
 8000de8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000dea:	210f      	movs	r1, #15
 8000dec:	f04f 30ff 	mov.w	r0, #4294967295
 8000df0:	f7ff ff90 	bl	8000d14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000df4:	4b05      	ldr	r3, [pc, #20]	; (8000e0c <SysTick_Config+0x40>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dfa:	4b04      	ldr	r3, [pc, #16]	; (8000e0c <SysTick_Config+0x40>)
 8000dfc:	2207      	movs	r2, #7
 8000dfe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e00:	2300      	movs	r3, #0
}
 8000e02:	4618      	mov	r0, r3
 8000e04:	3708      	adds	r7, #8
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	bf00      	nop
 8000e0c:	e000e010 	.word	0xe000e010

08000e10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b082      	sub	sp, #8
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e18:	6878      	ldr	r0, [r7, #4]
 8000e1a:	f7ff ff2d 	bl	8000c78 <__NVIC_SetPriorityGrouping>
}
 8000e1e:	bf00      	nop
 8000e20:	3708      	adds	r7, #8
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}

08000e26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e26:	b580      	push	{r7, lr}
 8000e28:	b086      	sub	sp, #24
 8000e2a:	af00      	add	r7, sp, #0
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	60b9      	str	r1, [r7, #8]
 8000e30:	607a      	str	r2, [r7, #4]
 8000e32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e34:	2300      	movs	r3, #0
 8000e36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e38:	f7ff ff42 	bl	8000cc0 <__NVIC_GetPriorityGrouping>
 8000e3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e3e:	687a      	ldr	r2, [r7, #4]
 8000e40:	68b9      	ldr	r1, [r7, #8]
 8000e42:	6978      	ldr	r0, [r7, #20]
 8000e44:	f7ff ff90 	bl	8000d68 <NVIC_EncodePriority>
 8000e48:	4602      	mov	r2, r0
 8000e4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e4e:	4611      	mov	r1, r2
 8000e50:	4618      	mov	r0, r3
 8000e52:	f7ff ff5f 	bl	8000d14 <__NVIC_SetPriority>
}
 8000e56:	bf00      	nop
 8000e58:	3718      	adds	r7, #24
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}

08000e5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e5e:	b580      	push	{r7, lr}
 8000e60:	b082      	sub	sp, #8
 8000e62:	af00      	add	r7, sp, #0
 8000e64:	4603      	mov	r3, r0
 8000e66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f7ff ff35 	bl	8000cdc <__NVIC_EnableIRQ>
}
 8000e72:	bf00      	nop
 8000e74:	3708      	adds	r7, #8
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}

08000e7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e7a:	b580      	push	{r7, lr}
 8000e7c:	b082      	sub	sp, #8
 8000e7e:	af00      	add	r7, sp, #0
 8000e80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e82:	6878      	ldr	r0, [r7, #4]
 8000e84:	f7ff ffa2 	bl	8000dcc <SysTick_Config>
 8000e88:	4603      	mov	r3, r0
}
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	3708      	adds	r7, #8
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
	...

08000e94 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b085      	sub	sp, #20
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d101      	bne.n	8000eaa <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	e043      	b.n	8000f32 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	461a      	mov	r2, r3
 8000eb0:	4b22      	ldr	r3, [pc, #136]	; (8000f3c <HAL_DMA_Init+0xa8>)
 8000eb2:	4413      	add	r3, r2
 8000eb4:	4a22      	ldr	r2, [pc, #136]	; (8000f40 <HAL_DMA_Init+0xac>)
 8000eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8000eba:	091b      	lsrs	r3, r3, #4
 8000ebc:	009a      	lsls	r2, r3, #2
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	4a1f      	ldr	r2, [pc, #124]	; (8000f44 <HAL_DMA_Init+0xb0>)
 8000ec6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	2202      	movs	r2, #2
 8000ecc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8000ede:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000ee2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000eec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	68db      	ldr	r3, [r3, #12]
 8000ef2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000ef8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	695b      	ldr	r3, [r3, #20]
 8000efe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f04:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	69db      	ldr	r3, [r3, #28]
 8000f0a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000f0c:	68fa      	ldr	r2, [r7, #12]
 8000f0e:	4313      	orrs	r3, r2
 8000f10:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	68fa      	ldr	r2, [r7, #12]
 8000f18:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	2201      	movs	r2, #1
 8000f24:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000f30:	2300      	movs	r3, #0
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	3714      	adds	r7, #20
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bc80      	pop	{r7}
 8000f3a:	4770      	bx	lr
 8000f3c:	bffdfff8 	.word	0xbffdfff8
 8000f40:	cccccccd 	.word	0xcccccccd
 8000f44:	40020000 	.word	0x40020000

08000f48 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b085      	sub	sp, #20
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000f50:	2300      	movs	r3, #0
 8000f52:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000f5a:	2b02      	cmp	r3, #2
 8000f5c:	d008      	beq.n	8000f70 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	2204      	movs	r2, #4
 8000f62:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	2200      	movs	r2, #0
 8000f68:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	e020      	b.n	8000fb2 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	681a      	ldr	r2, [r3, #0]
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f022 020e 	bic.w	r2, r2, #14
 8000f7e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	681a      	ldr	r2, [r3, #0]
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	f022 0201 	bic.w	r2, r2, #1
 8000f8e:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f98:	2101      	movs	r1, #1
 8000f9a:	fa01 f202 	lsl.w	r2, r1, r2
 8000f9e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	2200      	movs	r2, #0
 8000fac:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000fb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3714      	adds	r7, #20
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bc80      	pop	{r7}
 8000fba:	4770      	bx	lr

08000fbc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b084      	sub	sp, #16
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000fce:	2b02      	cmp	r3, #2
 8000fd0:	d005      	beq.n	8000fde <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	2204      	movs	r2, #4
 8000fd6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	73fb      	strb	r3, [r7, #15]
 8000fdc:	e051      	b.n	8001082 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	681a      	ldr	r2, [r3, #0]
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f022 020e 	bic.w	r2, r2, #14
 8000fec:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	681a      	ldr	r2, [r3, #0]
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	f022 0201 	bic.w	r2, r2, #1
 8000ffc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4a22      	ldr	r2, [pc, #136]	; (800108c <HAL_DMA_Abort_IT+0xd0>)
 8001004:	4293      	cmp	r3, r2
 8001006:	d029      	beq.n	800105c <HAL_DMA_Abort_IT+0xa0>
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a20      	ldr	r2, [pc, #128]	; (8001090 <HAL_DMA_Abort_IT+0xd4>)
 800100e:	4293      	cmp	r3, r2
 8001010:	d022      	beq.n	8001058 <HAL_DMA_Abort_IT+0x9c>
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	4a1f      	ldr	r2, [pc, #124]	; (8001094 <HAL_DMA_Abort_IT+0xd8>)
 8001018:	4293      	cmp	r3, r2
 800101a:	d01a      	beq.n	8001052 <HAL_DMA_Abort_IT+0x96>
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4a1d      	ldr	r2, [pc, #116]	; (8001098 <HAL_DMA_Abort_IT+0xdc>)
 8001022:	4293      	cmp	r3, r2
 8001024:	d012      	beq.n	800104c <HAL_DMA_Abort_IT+0x90>
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	4a1c      	ldr	r2, [pc, #112]	; (800109c <HAL_DMA_Abort_IT+0xe0>)
 800102c:	4293      	cmp	r3, r2
 800102e:	d00a      	beq.n	8001046 <HAL_DMA_Abort_IT+0x8a>
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4a1a      	ldr	r2, [pc, #104]	; (80010a0 <HAL_DMA_Abort_IT+0xe4>)
 8001036:	4293      	cmp	r3, r2
 8001038:	d102      	bne.n	8001040 <HAL_DMA_Abort_IT+0x84>
 800103a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800103e:	e00e      	b.n	800105e <HAL_DMA_Abort_IT+0xa2>
 8001040:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001044:	e00b      	b.n	800105e <HAL_DMA_Abort_IT+0xa2>
 8001046:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800104a:	e008      	b.n	800105e <HAL_DMA_Abort_IT+0xa2>
 800104c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001050:	e005      	b.n	800105e <HAL_DMA_Abort_IT+0xa2>
 8001052:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001056:	e002      	b.n	800105e <HAL_DMA_Abort_IT+0xa2>
 8001058:	2310      	movs	r3, #16
 800105a:	e000      	b.n	800105e <HAL_DMA_Abort_IT+0xa2>
 800105c:	2301      	movs	r3, #1
 800105e:	4a11      	ldr	r2, [pc, #68]	; (80010a4 <HAL_DMA_Abort_IT+0xe8>)
 8001060:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	2201      	movs	r2, #1
 8001066:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	2200      	movs	r2, #0
 800106e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001076:	2b00      	cmp	r3, #0
 8001078:	d003      	beq.n	8001082 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800107e:	6878      	ldr	r0, [r7, #4]
 8001080:	4798      	blx	r3
    } 
  }
  return status;
 8001082:	7bfb      	ldrb	r3, [r7, #15]
}
 8001084:	4618      	mov	r0, r3
 8001086:	3710      	adds	r7, #16
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	40020008 	.word	0x40020008
 8001090:	4002001c 	.word	0x4002001c
 8001094:	40020030 	.word	0x40020030
 8001098:	40020044 	.word	0x40020044
 800109c:	40020058 	.word	0x40020058
 80010a0:	4002006c 	.word	0x4002006c
 80010a4:	40020000 	.word	0x40020000

080010a8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b084      	sub	sp, #16
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010c4:	2204      	movs	r2, #4
 80010c6:	409a      	lsls	r2, r3
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	4013      	ands	r3, r2
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d04f      	beq.n	8001170 <HAL_DMA_IRQHandler+0xc8>
 80010d0:	68bb      	ldr	r3, [r7, #8]
 80010d2:	f003 0304 	and.w	r3, r3, #4
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d04a      	beq.n	8001170 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	f003 0320 	and.w	r3, r3, #32
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d107      	bne.n	80010f8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	681a      	ldr	r2, [r3, #0]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	f022 0204 	bic.w	r2, r2, #4
 80010f6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4a66      	ldr	r2, [pc, #408]	; (8001298 <HAL_DMA_IRQHandler+0x1f0>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	d029      	beq.n	8001156 <HAL_DMA_IRQHandler+0xae>
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	4a65      	ldr	r2, [pc, #404]	; (800129c <HAL_DMA_IRQHandler+0x1f4>)
 8001108:	4293      	cmp	r3, r2
 800110a:	d022      	beq.n	8001152 <HAL_DMA_IRQHandler+0xaa>
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a63      	ldr	r2, [pc, #396]	; (80012a0 <HAL_DMA_IRQHandler+0x1f8>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d01a      	beq.n	800114c <HAL_DMA_IRQHandler+0xa4>
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	4a62      	ldr	r2, [pc, #392]	; (80012a4 <HAL_DMA_IRQHandler+0x1fc>)
 800111c:	4293      	cmp	r3, r2
 800111e:	d012      	beq.n	8001146 <HAL_DMA_IRQHandler+0x9e>
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4a60      	ldr	r2, [pc, #384]	; (80012a8 <HAL_DMA_IRQHandler+0x200>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d00a      	beq.n	8001140 <HAL_DMA_IRQHandler+0x98>
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	4a5f      	ldr	r2, [pc, #380]	; (80012ac <HAL_DMA_IRQHandler+0x204>)
 8001130:	4293      	cmp	r3, r2
 8001132:	d102      	bne.n	800113a <HAL_DMA_IRQHandler+0x92>
 8001134:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001138:	e00e      	b.n	8001158 <HAL_DMA_IRQHandler+0xb0>
 800113a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800113e:	e00b      	b.n	8001158 <HAL_DMA_IRQHandler+0xb0>
 8001140:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001144:	e008      	b.n	8001158 <HAL_DMA_IRQHandler+0xb0>
 8001146:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800114a:	e005      	b.n	8001158 <HAL_DMA_IRQHandler+0xb0>
 800114c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001150:	e002      	b.n	8001158 <HAL_DMA_IRQHandler+0xb0>
 8001152:	2340      	movs	r3, #64	; 0x40
 8001154:	e000      	b.n	8001158 <HAL_DMA_IRQHandler+0xb0>
 8001156:	2304      	movs	r3, #4
 8001158:	4a55      	ldr	r2, [pc, #340]	; (80012b0 <HAL_DMA_IRQHandler+0x208>)
 800115a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001160:	2b00      	cmp	r3, #0
 8001162:	f000 8094 	beq.w	800128e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800116a:	6878      	ldr	r0, [r7, #4]
 800116c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800116e:	e08e      	b.n	800128e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001174:	2202      	movs	r2, #2
 8001176:	409a      	lsls	r2, r3
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	4013      	ands	r3, r2
 800117c:	2b00      	cmp	r3, #0
 800117e:	d056      	beq.n	800122e <HAL_DMA_IRQHandler+0x186>
 8001180:	68bb      	ldr	r3, [r7, #8]
 8001182:	f003 0302 	and.w	r3, r3, #2
 8001186:	2b00      	cmp	r3, #0
 8001188:	d051      	beq.n	800122e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f003 0320 	and.w	r3, r3, #32
 8001194:	2b00      	cmp	r3, #0
 8001196:	d10b      	bne.n	80011b0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	681a      	ldr	r2, [r3, #0]
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f022 020a 	bic.w	r2, r2, #10
 80011a6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	2201      	movs	r2, #1
 80011ac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a38      	ldr	r2, [pc, #224]	; (8001298 <HAL_DMA_IRQHandler+0x1f0>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d029      	beq.n	800120e <HAL_DMA_IRQHandler+0x166>
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4a37      	ldr	r2, [pc, #220]	; (800129c <HAL_DMA_IRQHandler+0x1f4>)
 80011c0:	4293      	cmp	r3, r2
 80011c2:	d022      	beq.n	800120a <HAL_DMA_IRQHandler+0x162>
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a35      	ldr	r2, [pc, #212]	; (80012a0 <HAL_DMA_IRQHandler+0x1f8>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d01a      	beq.n	8001204 <HAL_DMA_IRQHandler+0x15c>
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4a34      	ldr	r2, [pc, #208]	; (80012a4 <HAL_DMA_IRQHandler+0x1fc>)
 80011d4:	4293      	cmp	r3, r2
 80011d6:	d012      	beq.n	80011fe <HAL_DMA_IRQHandler+0x156>
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a32      	ldr	r2, [pc, #200]	; (80012a8 <HAL_DMA_IRQHandler+0x200>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d00a      	beq.n	80011f8 <HAL_DMA_IRQHandler+0x150>
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4a31      	ldr	r2, [pc, #196]	; (80012ac <HAL_DMA_IRQHandler+0x204>)
 80011e8:	4293      	cmp	r3, r2
 80011ea:	d102      	bne.n	80011f2 <HAL_DMA_IRQHandler+0x14a>
 80011ec:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80011f0:	e00e      	b.n	8001210 <HAL_DMA_IRQHandler+0x168>
 80011f2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80011f6:	e00b      	b.n	8001210 <HAL_DMA_IRQHandler+0x168>
 80011f8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80011fc:	e008      	b.n	8001210 <HAL_DMA_IRQHandler+0x168>
 80011fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001202:	e005      	b.n	8001210 <HAL_DMA_IRQHandler+0x168>
 8001204:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001208:	e002      	b.n	8001210 <HAL_DMA_IRQHandler+0x168>
 800120a:	2320      	movs	r3, #32
 800120c:	e000      	b.n	8001210 <HAL_DMA_IRQHandler+0x168>
 800120e:	2302      	movs	r3, #2
 8001210:	4a27      	ldr	r2, [pc, #156]	; (80012b0 <HAL_DMA_IRQHandler+0x208>)
 8001212:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2200      	movs	r2, #0
 8001218:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001220:	2b00      	cmp	r3, #0
 8001222:	d034      	beq.n	800128e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001228:	6878      	ldr	r0, [r7, #4]
 800122a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800122c:	e02f      	b.n	800128e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001232:	2208      	movs	r2, #8
 8001234:	409a      	lsls	r2, r3
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	4013      	ands	r3, r2
 800123a:	2b00      	cmp	r3, #0
 800123c:	d028      	beq.n	8001290 <HAL_DMA_IRQHandler+0x1e8>
 800123e:	68bb      	ldr	r3, [r7, #8]
 8001240:	f003 0308 	and.w	r3, r3, #8
 8001244:	2b00      	cmp	r3, #0
 8001246:	d023      	beq.n	8001290 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	681a      	ldr	r2, [r3, #0]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f022 020e 	bic.w	r2, r2, #14
 8001256:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001260:	2101      	movs	r1, #1
 8001262:	fa01 f202 	lsl.w	r2, r1, r2
 8001266:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2201      	movs	r2, #1
 800126c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	2201      	movs	r2, #1
 8001272:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	2200      	movs	r2, #0
 800127a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001282:	2b00      	cmp	r3, #0
 8001284:	d004      	beq.n	8001290 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128a:	6878      	ldr	r0, [r7, #4]
 800128c:	4798      	blx	r3
    }
  }
  return;
 800128e:	bf00      	nop
 8001290:	bf00      	nop
}
 8001292:	3710      	adds	r7, #16
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	40020008 	.word	0x40020008
 800129c:	4002001c 	.word	0x4002001c
 80012a0:	40020030 	.word	0x40020030
 80012a4:	40020044 	.word	0x40020044
 80012a8:	40020058 	.word	0x40020058
 80012ac:	4002006c 	.word	0x4002006c
 80012b0:	40020000 	.word	0x40020000

080012b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b08b      	sub	sp, #44	; 0x2c
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80012be:	2300      	movs	r3, #0
 80012c0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80012c2:	2300      	movs	r3, #0
 80012c4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012c6:	e148      	b.n	800155a <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80012c8:	2201      	movs	r2, #1
 80012ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012cc:	fa02 f303 	lsl.w	r3, r2, r3
 80012d0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	69fa      	ldr	r2, [r7, #28]
 80012d8:	4013      	ands	r3, r2
 80012da:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80012dc:	69ba      	ldr	r2, [r7, #24]
 80012de:	69fb      	ldr	r3, [r7, #28]
 80012e0:	429a      	cmp	r2, r3
 80012e2:	f040 8137 	bne.w	8001554 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	4aa3      	ldr	r2, [pc, #652]	; (8001578 <HAL_GPIO_Init+0x2c4>)
 80012ec:	4293      	cmp	r3, r2
 80012ee:	d05e      	beq.n	80013ae <HAL_GPIO_Init+0xfa>
 80012f0:	4aa1      	ldr	r2, [pc, #644]	; (8001578 <HAL_GPIO_Init+0x2c4>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d875      	bhi.n	80013e2 <HAL_GPIO_Init+0x12e>
 80012f6:	4aa1      	ldr	r2, [pc, #644]	; (800157c <HAL_GPIO_Init+0x2c8>)
 80012f8:	4293      	cmp	r3, r2
 80012fa:	d058      	beq.n	80013ae <HAL_GPIO_Init+0xfa>
 80012fc:	4a9f      	ldr	r2, [pc, #636]	; (800157c <HAL_GPIO_Init+0x2c8>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d86f      	bhi.n	80013e2 <HAL_GPIO_Init+0x12e>
 8001302:	4a9f      	ldr	r2, [pc, #636]	; (8001580 <HAL_GPIO_Init+0x2cc>)
 8001304:	4293      	cmp	r3, r2
 8001306:	d052      	beq.n	80013ae <HAL_GPIO_Init+0xfa>
 8001308:	4a9d      	ldr	r2, [pc, #628]	; (8001580 <HAL_GPIO_Init+0x2cc>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d869      	bhi.n	80013e2 <HAL_GPIO_Init+0x12e>
 800130e:	4a9d      	ldr	r2, [pc, #628]	; (8001584 <HAL_GPIO_Init+0x2d0>)
 8001310:	4293      	cmp	r3, r2
 8001312:	d04c      	beq.n	80013ae <HAL_GPIO_Init+0xfa>
 8001314:	4a9b      	ldr	r2, [pc, #620]	; (8001584 <HAL_GPIO_Init+0x2d0>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d863      	bhi.n	80013e2 <HAL_GPIO_Init+0x12e>
 800131a:	4a9b      	ldr	r2, [pc, #620]	; (8001588 <HAL_GPIO_Init+0x2d4>)
 800131c:	4293      	cmp	r3, r2
 800131e:	d046      	beq.n	80013ae <HAL_GPIO_Init+0xfa>
 8001320:	4a99      	ldr	r2, [pc, #612]	; (8001588 <HAL_GPIO_Init+0x2d4>)
 8001322:	4293      	cmp	r3, r2
 8001324:	d85d      	bhi.n	80013e2 <HAL_GPIO_Init+0x12e>
 8001326:	2b12      	cmp	r3, #18
 8001328:	d82a      	bhi.n	8001380 <HAL_GPIO_Init+0xcc>
 800132a:	2b12      	cmp	r3, #18
 800132c:	d859      	bhi.n	80013e2 <HAL_GPIO_Init+0x12e>
 800132e:	a201      	add	r2, pc, #4	; (adr r2, 8001334 <HAL_GPIO_Init+0x80>)
 8001330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001334:	080013af 	.word	0x080013af
 8001338:	08001389 	.word	0x08001389
 800133c:	0800139b 	.word	0x0800139b
 8001340:	080013dd 	.word	0x080013dd
 8001344:	080013e3 	.word	0x080013e3
 8001348:	080013e3 	.word	0x080013e3
 800134c:	080013e3 	.word	0x080013e3
 8001350:	080013e3 	.word	0x080013e3
 8001354:	080013e3 	.word	0x080013e3
 8001358:	080013e3 	.word	0x080013e3
 800135c:	080013e3 	.word	0x080013e3
 8001360:	080013e3 	.word	0x080013e3
 8001364:	080013e3 	.word	0x080013e3
 8001368:	080013e3 	.word	0x080013e3
 800136c:	080013e3 	.word	0x080013e3
 8001370:	080013e3 	.word	0x080013e3
 8001374:	080013e3 	.word	0x080013e3
 8001378:	08001391 	.word	0x08001391
 800137c:	080013a5 	.word	0x080013a5
 8001380:	4a82      	ldr	r2, [pc, #520]	; (800158c <HAL_GPIO_Init+0x2d8>)
 8001382:	4293      	cmp	r3, r2
 8001384:	d013      	beq.n	80013ae <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001386:	e02c      	b.n	80013e2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	68db      	ldr	r3, [r3, #12]
 800138c:	623b      	str	r3, [r7, #32]
          break;
 800138e:	e029      	b.n	80013e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	68db      	ldr	r3, [r3, #12]
 8001394:	3304      	adds	r3, #4
 8001396:	623b      	str	r3, [r7, #32]
          break;
 8001398:	e024      	b.n	80013e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	68db      	ldr	r3, [r3, #12]
 800139e:	3308      	adds	r3, #8
 80013a0:	623b      	str	r3, [r7, #32]
          break;
 80013a2:	e01f      	b.n	80013e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	68db      	ldr	r3, [r3, #12]
 80013a8:	330c      	adds	r3, #12
 80013aa:	623b      	str	r3, [r7, #32]
          break;
 80013ac:	e01a      	b.n	80013e4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d102      	bne.n	80013bc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80013b6:	2304      	movs	r3, #4
 80013b8:	623b      	str	r3, [r7, #32]
          break;
 80013ba:	e013      	b.n	80013e4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	689b      	ldr	r3, [r3, #8]
 80013c0:	2b01      	cmp	r3, #1
 80013c2:	d105      	bne.n	80013d0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80013c4:	2308      	movs	r3, #8
 80013c6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	69fa      	ldr	r2, [r7, #28]
 80013cc:	611a      	str	r2, [r3, #16]
          break;
 80013ce:	e009      	b.n	80013e4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80013d0:	2308      	movs	r3, #8
 80013d2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	69fa      	ldr	r2, [r7, #28]
 80013d8:	615a      	str	r2, [r3, #20]
          break;
 80013da:	e003      	b.n	80013e4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80013dc:	2300      	movs	r3, #0
 80013de:	623b      	str	r3, [r7, #32]
          break;
 80013e0:	e000      	b.n	80013e4 <HAL_GPIO_Init+0x130>
          break;
 80013e2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80013e4:	69bb      	ldr	r3, [r7, #24]
 80013e6:	2bff      	cmp	r3, #255	; 0xff
 80013e8:	d801      	bhi.n	80013ee <HAL_GPIO_Init+0x13a>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	e001      	b.n	80013f2 <HAL_GPIO_Init+0x13e>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	3304      	adds	r3, #4
 80013f2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80013f4:	69bb      	ldr	r3, [r7, #24]
 80013f6:	2bff      	cmp	r3, #255	; 0xff
 80013f8:	d802      	bhi.n	8001400 <HAL_GPIO_Init+0x14c>
 80013fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013fc:	009b      	lsls	r3, r3, #2
 80013fe:	e002      	b.n	8001406 <HAL_GPIO_Init+0x152>
 8001400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001402:	3b08      	subs	r3, #8
 8001404:	009b      	lsls	r3, r3, #2
 8001406:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	681a      	ldr	r2, [r3, #0]
 800140c:	210f      	movs	r1, #15
 800140e:	693b      	ldr	r3, [r7, #16]
 8001410:	fa01 f303 	lsl.w	r3, r1, r3
 8001414:	43db      	mvns	r3, r3
 8001416:	401a      	ands	r2, r3
 8001418:	6a39      	ldr	r1, [r7, #32]
 800141a:	693b      	ldr	r3, [r7, #16]
 800141c:	fa01 f303 	lsl.w	r3, r1, r3
 8001420:	431a      	orrs	r2, r3
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800142e:	2b00      	cmp	r3, #0
 8001430:	f000 8090 	beq.w	8001554 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001434:	4b56      	ldr	r3, [pc, #344]	; (8001590 <HAL_GPIO_Init+0x2dc>)
 8001436:	699b      	ldr	r3, [r3, #24]
 8001438:	4a55      	ldr	r2, [pc, #340]	; (8001590 <HAL_GPIO_Init+0x2dc>)
 800143a:	f043 0301 	orr.w	r3, r3, #1
 800143e:	6193      	str	r3, [r2, #24]
 8001440:	4b53      	ldr	r3, [pc, #332]	; (8001590 <HAL_GPIO_Init+0x2dc>)
 8001442:	699b      	ldr	r3, [r3, #24]
 8001444:	f003 0301 	and.w	r3, r3, #1
 8001448:	60bb      	str	r3, [r7, #8]
 800144a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800144c:	4a51      	ldr	r2, [pc, #324]	; (8001594 <HAL_GPIO_Init+0x2e0>)
 800144e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001450:	089b      	lsrs	r3, r3, #2
 8001452:	3302      	adds	r3, #2
 8001454:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001458:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800145a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800145c:	f003 0303 	and.w	r3, r3, #3
 8001460:	009b      	lsls	r3, r3, #2
 8001462:	220f      	movs	r2, #15
 8001464:	fa02 f303 	lsl.w	r3, r2, r3
 8001468:	43db      	mvns	r3, r3
 800146a:	68fa      	ldr	r2, [r7, #12]
 800146c:	4013      	ands	r3, r2
 800146e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	4a49      	ldr	r2, [pc, #292]	; (8001598 <HAL_GPIO_Init+0x2e4>)
 8001474:	4293      	cmp	r3, r2
 8001476:	d00d      	beq.n	8001494 <HAL_GPIO_Init+0x1e0>
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	4a48      	ldr	r2, [pc, #288]	; (800159c <HAL_GPIO_Init+0x2e8>)
 800147c:	4293      	cmp	r3, r2
 800147e:	d007      	beq.n	8001490 <HAL_GPIO_Init+0x1dc>
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	4a47      	ldr	r2, [pc, #284]	; (80015a0 <HAL_GPIO_Init+0x2ec>)
 8001484:	4293      	cmp	r3, r2
 8001486:	d101      	bne.n	800148c <HAL_GPIO_Init+0x1d8>
 8001488:	2302      	movs	r3, #2
 800148a:	e004      	b.n	8001496 <HAL_GPIO_Init+0x1e2>
 800148c:	2303      	movs	r3, #3
 800148e:	e002      	b.n	8001496 <HAL_GPIO_Init+0x1e2>
 8001490:	2301      	movs	r3, #1
 8001492:	e000      	b.n	8001496 <HAL_GPIO_Init+0x1e2>
 8001494:	2300      	movs	r3, #0
 8001496:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001498:	f002 0203 	and.w	r2, r2, #3
 800149c:	0092      	lsls	r2, r2, #2
 800149e:	4093      	lsls	r3, r2
 80014a0:	68fa      	ldr	r2, [r7, #12]
 80014a2:	4313      	orrs	r3, r2
 80014a4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80014a6:	493b      	ldr	r1, [pc, #236]	; (8001594 <HAL_GPIO_Init+0x2e0>)
 80014a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014aa:	089b      	lsrs	r3, r3, #2
 80014ac:	3302      	adds	r3, #2
 80014ae:	68fa      	ldr	r2, [r7, #12]
 80014b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d006      	beq.n	80014ce <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80014c0:	4b38      	ldr	r3, [pc, #224]	; (80015a4 <HAL_GPIO_Init+0x2f0>)
 80014c2:	681a      	ldr	r2, [r3, #0]
 80014c4:	4937      	ldr	r1, [pc, #220]	; (80015a4 <HAL_GPIO_Init+0x2f0>)
 80014c6:	69bb      	ldr	r3, [r7, #24]
 80014c8:	4313      	orrs	r3, r2
 80014ca:	600b      	str	r3, [r1, #0]
 80014cc:	e006      	b.n	80014dc <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80014ce:	4b35      	ldr	r3, [pc, #212]	; (80015a4 <HAL_GPIO_Init+0x2f0>)
 80014d0:	681a      	ldr	r2, [r3, #0]
 80014d2:	69bb      	ldr	r3, [r7, #24]
 80014d4:	43db      	mvns	r3, r3
 80014d6:	4933      	ldr	r1, [pc, #204]	; (80015a4 <HAL_GPIO_Init+0x2f0>)
 80014d8:	4013      	ands	r3, r2
 80014da:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d006      	beq.n	80014f6 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80014e8:	4b2e      	ldr	r3, [pc, #184]	; (80015a4 <HAL_GPIO_Init+0x2f0>)
 80014ea:	685a      	ldr	r2, [r3, #4]
 80014ec:	492d      	ldr	r1, [pc, #180]	; (80015a4 <HAL_GPIO_Init+0x2f0>)
 80014ee:	69bb      	ldr	r3, [r7, #24]
 80014f0:	4313      	orrs	r3, r2
 80014f2:	604b      	str	r3, [r1, #4]
 80014f4:	e006      	b.n	8001504 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80014f6:	4b2b      	ldr	r3, [pc, #172]	; (80015a4 <HAL_GPIO_Init+0x2f0>)
 80014f8:	685a      	ldr	r2, [r3, #4]
 80014fa:	69bb      	ldr	r3, [r7, #24]
 80014fc:	43db      	mvns	r3, r3
 80014fe:	4929      	ldr	r1, [pc, #164]	; (80015a4 <HAL_GPIO_Init+0x2f0>)
 8001500:	4013      	ands	r3, r2
 8001502:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800150c:	2b00      	cmp	r3, #0
 800150e:	d006      	beq.n	800151e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001510:	4b24      	ldr	r3, [pc, #144]	; (80015a4 <HAL_GPIO_Init+0x2f0>)
 8001512:	689a      	ldr	r2, [r3, #8]
 8001514:	4923      	ldr	r1, [pc, #140]	; (80015a4 <HAL_GPIO_Init+0x2f0>)
 8001516:	69bb      	ldr	r3, [r7, #24]
 8001518:	4313      	orrs	r3, r2
 800151a:	608b      	str	r3, [r1, #8]
 800151c:	e006      	b.n	800152c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800151e:	4b21      	ldr	r3, [pc, #132]	; (80015a4 <HAL_GPIO_Init+0x2f0>)
 8001520:	689a      	ldr	r2, [r3, #8]
 8001522:	69bb      	ldr	r3, [r7, #24]
 8001524:	43db      	mvns	r3, r3
 8001526:	491f      	ldr	r1, [pc, #124]	; (80015a4 <HAL_GPIO_Init+0x2f0>)
 8001528:	4013      	ands	r3, r2
 800152a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001534:	2b00      	cmp	r3, #0
 8001536:	d006      	beq.n	8001546 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001538:	4b1a      	ldr	r3, [pc, #104]	; (80015a4 <HAL_GPIO_Init+0x2f0>)
 800153a:	68da      	ldr	r2, [r3, #12]
 800153c:	4919      	ldr	r1, [pc, #100]	; (80015a4 <HAL_GPIO_Init+0x2f0>)
 800153e:	69bb      	ldr	r3, [r7, #24]
 8001540:	4313      	orrs	r3, r2
 8001542:	60cb      	str	r3, [r1, #12]
 8001544:	e006      	b.n	8001554 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001546:	4b17      	ldr	r3, [pc, #92]	; (80015a4 <HAL_GPIO_Init+0x2f0>)
 8001548:	68da      	ldr	r2, [r3, #12]
 800154a:	69bb      	ldr	r3, [r7, #24]
 800154c:	43db      	mvns	r3, r3
 800154e:	4915      	ldr	r1, [pc, #84]	; (80015a4 <HAL_GPIO_Init+0x2f0>)
 8001550:	4013      	ands	r3, r2
 8001552:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001556:	3301      	adds	r3, #1
 8001558:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	681a      	ldr	r2, [r3, #0]
 800155e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001560:	fa22 f303 	lsr.w	r3, r2, r3
 8001564:	2b00      	cmp	r3, #0
 8001566:	f47f aeaf 	bne.w	80012c8 <HAL_GPIO_Init+0x14>
  }
}
 800156a:	bf00      	nop
 800156c:	bf00      	nop
 800156e:	372c      	adds	r7, #44	; 0x2c
 8001570:	46bd      	mov	sp, r7
 8001572:	bc80      	pop	{r7}
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop
 8001578:	10320000 	.word	0x10320000
 800157c:	10310000 	.word	0x10310000
 8001580:	10220000 	.word	0x10220000
 8001584:	10210000 	.word	0x10210000
 8001588:	10120000 	.word	0x10120000
 800158c:	10110000 	.word	0x10110000
 8001590:	40021000 	.word	0x40021000
 8001594:	40010000 	.word	0x40010000
 8001598:	40010800 	.word	0x40010800
 800159c:	40010c00 	.word	0x40010c00
 80015a0:	40011000 	.word	0x40011000
 80015a4:	40010400 	.word	0x40010400

080015a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b086      	sub	sp, #24
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d101      	bne.n	80015ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015b6:	2301      	movs	r3, #1
 80015b8:	e26c      	b.n	8001a94 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f003 0301 	and.w	r3, r3, #1
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	f000 8087 	beq.w	80016d6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80015c8:	4b92      	ldr	r3, [pc, #584]	; (8001814 <HAL_RCC_OscConfig+0x26c>)
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	f003 030c 	and.w	r3, r3, #12
 80015d0:	2b04      	cmp	r3, #4
 80015d2:	d00c      	beq.n	80015ee <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80015d4:	4b8f      	ldr	r3, [pc, #572]	; (8001814 <HAL_RCC_OscConfig+0x26c>)
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	f003 030c 	and.w	r3, r3, #12
 80015dc:	2b08      	cmp	r3, #8
 80015de:	d112      	bne.n	8001606 <HAL_RCC_OscConfig+0x5e>
 80015e0:	4b8c      	ldr	r3, [pc, #560]	; (8001814 <HAL_RCC_OscConfig+0x26c>)
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015ec:	d10b      	bne.n	8001606 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015ee:	4b89      	ldr	r3, [pc, #548]	; (8001814 <HAL_RCC_OscConfig+0x26c>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d06c      	beq.n	80016d4 <HAL_RCC_OscConfig+0x12c>
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d168      	bne.n	80016d4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001602:	2301      	movs	r3, #1
 8001604:	e246      	b.n	8001a94 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	685b      	ldr	r3, [r3, #4]
 800160a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800160e:	d106      	bne.n	800161e <HAL_RCC_OscConfig+0x76>
 8001610:	4b80      	ldr	r3, [pc, #512]	; (8001814 <HAL_RCC_OscConfig+0x26c>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a7f      	ldr	r2, [pc, #508]	; (8001814 <HAL_RCC_OscConfig+0x26c>)
 8001616:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800161a:	6013      	str	r3, [r2, #0]
 800161c:	e02e      	b.n	800167c <HAL_RCC_OscConfig+0xd4>
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d10c      	bne.n	8001640 <HAL_RCC_OscConfig+0x98>
 8001626:	4b7b      	ldr	r3, [pc, #492]	; (8001814 <HAL_RCC_OscConfig+0x26c>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4a7a      	ldr	r2, [pc, #488]	; (8001814 <HAL_RCC_OscConfig+0x26c>)
 800162c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001630:	6013      	str	r3, [r2, #0]
 8001632:	4b78      	ldr	r3, [pc, #480]	; (8001814 <HAL_RCC_OscConfig+0x26c>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4a77      	ldr	r2, [pc, #476]	; (8001814 <HAL_RCC_OscConfig+0x26c>)
 8001638:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800163c:	6013      	str	r3, [r2, #0]
 800163e:	e01d      	b.n	800167c <HAL_RCC_OscConfig+0xd4>
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001648:	d10c      	bne.n	8001664 <HAL_RCC_OscConfig+0xbc>
 800164a:	4b72      	ldr	r3, [pc, #456]	; (8001814 <HAL_RCC_OscConfig+0x26c>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a71      	ldr	r2, [pc, #452]	; (8001814 <HAL_RCC_OscConfig+0x26c>)
 8001650:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001654:	6013      	str	r3, [r2, #0]
 8001656:	4b6f      	ldr	r3, [pc, #444]	; (8001814 <HAL_RCC_OscConfig+0x26c>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4a6e      	ldr	r2, [pc, #440]	; (8001814 <HAL_RCC_OscConfig+0x26c>)
 800165c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001660:	6013      	str	r3, [r2, #0]
 8001662:	e00b      	b.n	800167c <HAL_RCC_OscConfig+0xd4>
 8001664:	4b6b      	ldr	r3, [pc, #428]	; (8001814 <HAL_RCC_OscConfig+0x26c>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a6a      	ldr	r2, [pc, #424]	; (8001814 <HAL_RCC_OscConfig+0x26c>)
 800166a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800166e:	6013      	str	r3, [r2, #0]
 8001670:	4b68      	ldr	r3, [pc, #416]	; (8001814 <HAL_RCC_OscConfig+0x26c>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a67      	ldr	r2, [pc, #412]	; (8001814 <HAL_RCC_OscConfig+0x26c>)
 8001676:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800167a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d013      	beq.n	80016ac <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001684:	f7ff faee 	bl	8000c64 <HAL_GetTick>
 8001688:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800168a:	e008      	b.n	800169e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800168c:	f7ff faea 	bl	8000c64 <HAL_GetTick>
 8001690:	4602      	mov	r2, r0
 8001692:	693b      	ldr	r3, [r7, #16]
 8001694:	1ad3      	subs	r3, r2, r3
 8001696:	2b64      	cmp	r3, #100	; 0x64
 8001698:	d901      	bls.n	800169e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800169a:	2303      	movs	r3, #3
 800169c:	e1fa      	b.n	8001a94 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800169e:	4b5d      	ldr	r3, [pc, #372]	; (8001814 <HAL_RCC_OscConfig+0x26c>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d0f0      	beq.n	800168c <HAL_RCC_OscConfig+0xe4>
 80016aa:	e014      	b.n	80016d6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016ac:	f7ff fada 	bl	8000c64 <HAL_GetTick>
 80016b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016b2:	e008      	b.n	80016c6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016b4:	f7ff fad6 	bl	8000c64 <HAL_GetTick>
 80016b8:	4602      	mov	r2, r0
 80016ba:	693b      	ldr	r3, [r7, #16]
 80016bc:	1ad3      	subs	r3, r2, r3
 80016be:	2b64      	cmp	r3, #100	; 0x64
 80016c0:	d901      	bls.n	80016c6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80016c2:	2303      	movs	r3, #3
 80016c4:	e1e6      	b.n	8001a94 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016c6:	4b53      	ldr	r3, [pc, #332]	; (8001814 <HAL_RCC_OscConfig+0x26c>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d1f0      	bne.n	80016b4 <HAL_RCC_OscConfig+0x10c>
 80016d2:	e000      	b.n	80016d6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f003 0302 	and.w	r3, r3, #2
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d063      	beq.n	80017aa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80016e2:	4b4c      	ldr	r3, [pc, #304]	; (8001814 <HAL_RCC_OscConfig+0x26c>)
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	f003 030c 	and.w	r3, r3, #12
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d00b      	beq.n	8001706 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80016ee:	4b49      	ldr	r3, [pc, #292]	; (8001814 <HAL_RCC_OscConfig+0x26c>)
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	f003 030c 	and.w	r3, r3, #12
 80016f6:	2b08      	cmp	r3, #8
 80016f8:	d11c      	bne.n	8001734 <HAL_RCC_OscConfig+0x18c>
 80016fa:	4b46      	ldr	r3, [pc, #280]	; (8001814 <HAL_RCC_OscConfig+0x26c>)
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001702:	2b00      	cmp	r3, #0
 8001704:	d116      	bne.n	8001734 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001706:	4b43      	ldr	r3, [pc, #268]	; (8001814 <HAL_RCC_OscConfig+0x26c>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f003 0302 	and.w	r3, r3, #2
 800170e:	2b00      	cmp	r3, #0
 8001710:	d005      	beq.n	800171e <HAL_RCC_OscConfig+0x176>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	691b      	ldr	r3, [r3, #16]
 8001716:	2b01      	cmp	r3, #1
 8001718:	d001      	beq.n	800171e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800171a:	2301      	movs	r3, #1
 800171c:	e1ba      	b.n	8001a94 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800171e:	4b3d      	ldr	r3, [pc, #244]	; (8001814 <HAL_RCC_OscConfig+0x26c>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	695b      	ldr	r3, [r3, #20]
 800172a:	00db      	lsls	r3, r3, #3
 800172c:	4939      	ldr	r1, [pc, #228]	; (8001814 <HAL_RCC_OscConfig+0x26c>)
 800172e:	4313      	orrs	r3, r2
 8001730:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001732:	e03a      	b.n	80017aa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	691b      	ldr	r3, [r3, #16]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d020      	beq.n	800177e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800173c:	4b36      	ldr	r3, [pc, #216]	; (8001818 <HAL_RCC_OscConfig+0x270>)
 800173e:	2201      	movs	r2, #1
 8001740:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001742:	f7ff fa8f 	bl	8000c64 <HAL_GetTick>
 8001746:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001748:	e008      	b.n	800175c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800174a:	f7ff fa8b 	bl	8000c64 <HAL_GetTick>
 800174e:	4602      	mov	r2, r0
 8001750:	693b      	ldr	r3, [r7, #16]
 8001752:	1ad3      	subs	r3, r2, r3
 8001754:	2b02      	cmp	r3, #2
 8001756:	d901      	bls.n	800175c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001758:	2303      	movs	r3, #3
 800175a:	e19b      	b.n	8001a94 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800175c:	4b2d      	ldr	r3, [pc, #180]	; (8001814 <HAL_RCC_OscConfig+0x26c>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f003 0302 	and.w	r3, r3, #2
 8001764:	2b00      	cmp	r3, #0
 8001766:	d0f0      	beq.n	800174a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001768:	4b2a      	ldr	r3, [pc, #168]	; (8001814 <HAL_RCC_OscConfig+0x26c>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	695b      	ldr	r3, [r3, #20]
 8001774:	00db      	lsls	r3, r3, #3
 8001776:	4927      	ldr	r1, [pc, #156]	; (8001814 <HAL_RCC_OscConfig+0x26c>)
 8001778:	4313      	orrs	r3, r2
 800177a:	600b      	str	r3, [r1, #0]
 800177c:	e015      	b.n	80017aa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800177e:	4b26      	ldr	r3, [pc, #152]	; (8001818 <HAL_RCC_OscConfig+0x270>)
 8001780:	2200      	movs	r2, #0
 8001782:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001784:	f7ff fa6e 	bl	8000c64 <HAL_GetTick>
 8001788:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800178a:	e008      	b.n	800179e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800178c:	f7ff fa6a 	bl	8000c64 <HAL_GetTick>
 8001790:	4602      	mov	r2, r0
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	1ad3      	subs	r3, r2, r3
 8001796:	2b02      	cmp	r3, #2
 8001798:	d901      	bls.n	800179e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800179a:	2303      	movs	r3, #3
 800179c:	e17a      	b.n	8001a94 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800179e:	4b1d      	ldr	r3, [pc, #116]	; (8001814 <HAL_RCC_OscConfig+0x26c>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f003 0302 	and.w	r3, r3, #2
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d1f0      	bne.n	800178c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f003 0308 	and.w	r3, r3, #8
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d03a      	beq.n	800182c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	699b      	ldr	r3, [r3, #24]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d019      	beq.n	80017f2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017be:	4b17      	ldr	r3, [pc, #92]	; (800181c <HAL_RCC_OscConfig+0x274>)
 80017c0:	2201      	movs	r2, #1
 80017c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017c4:	f7ff fa4e 	bl	8000c64 <HAL_GetTick>
 80017c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017ca:	e008      	b.n	80017de <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017cc:	f7ff fa4a 	bl	8000c64 <HAL_GetTick>
 80017d0:	4602      	mov	r2, r0
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	2b02      	cmp	r3, #2
 80017d8:	d901      	bls.n	80017de <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80017da:	2303      	movs	r3, #3
 80017dc:	e15a      	b.n	8001a94 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017de:	4b0d      	ldr	r3, [pc, #52]	; (8001814 <HAL_RCC_OscConfig+0x26c>)
 80017e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017e2:	f003 0302 	and.w	r3, r3, #2
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d0f0      	beq.n	80017cc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80017ea:	2001      	movs	r0, #1
 80017ec:	f000 fad8 	bl	8001da0 <RCC_Delay>
 80017f0:	e01c      	b.n	800182c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017f2:	4b0a      	ldr	r3, [pc, #40]	; (800181c <HAL_RCC_OscConfig+0x274>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017f8:	f7ff fa34 	bl	8000c64 <HAL_GetTick>
 80017fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017fe:	e00f      	b.n	8001820 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001800:	f7ff fa30 	bl	8000c64 <HAL_GetTick>
 8001804:	4602      	mov	r2, r0
 8001806:	693b      	ldr	r3, [r7, #16]
 8001808:	1ad3      	subs	r3, r2, r3
 800180a:	2b02      	cmp	r3, #2
 800180c:	d908      	bls.n	8001820 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800180e:	2303      	movs	r3, #3
 8001810:	e140      	b.n	8001a94 <HAL_RCC_OscConfig+0x4ec>
 8001812:	bf00      	nop
 8001814:	40021000 	.word	0x40021000
 8001818:	42420000 	.word	0x42420000
 800181c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001820:	4b9e      	ldr	r3, [pc, #632]	; (8001a9c <HAL_RCC_OscConfig+0x4f4>)
 8001822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001824:	f003 0302 	and.w	r3, r3, #2
 8001828:	2b00      	cmp	r3, #0
 800182a:	d1e9      	bne.n	8001800 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f003 0304 	and.w	r3, r3, #4
 8001834:	2b00      	cmp	r3, #0
 8001836:	f000 80a6 	beq.w	8001986 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800183a:	2300      	movs	r3, #0
 800183c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800183e:	4b97      	ldr	r3, [pc, #604]	; (8001a9c <HAL_RCC_OscConfig+0x4f4>)
 8001840:	69db      	ldr	r3, [r3, #28]
 8001842:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001846:	2b00      	cmp	r3, #0
 8001848:	d10d      	bne.n	8001866 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800184a:	4b94      	ldr	r3, [pc, #592]	; (8001a9c <HAL_RCC_OscConfig+0x4f4>)
 800184c:	69db      	ldr	r3, [r3, #28]
 800184e:	4a93      	ldr	r2, [pc, #588]	; (8001a9c <HAL_RCC_OscConfig+0x4f4>)
 8001850:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001854:	61d3      	str	r3, [r2, #28]
 8001856:	4b91      	ldr	r3, [pc, #580]	; (8001a9c <HAL_RCC_OscConfig+0x4f4>)
 8001858:	69db      	ldr	r3, [r3, #28]
 800185a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800185e:	60bb      	str	r3, [r7, #8]
 8001860:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001862:	2301      	movs	r3, #1
 8001864:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001866:	4b8e      	ldr	r3, [pc, #568]	; (8001aa0 <HAL_RCC_OscConfig+0x4f8>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800186e:	2b00      	cmp	r3, #0
 8001870:	d118      	bne.n	80018a4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001872:	4b8b      	ldr	r3, [pc, #556]	; (8001aa0 <HAL_RCC_OscConfig+0x4f8>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a8a      	ldr	r2, [pc, #552]	; (8001aa0 <HAL_RCC_OscConfig+0x4f8>)
 8001878:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800187c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800187e:	f7ff f9f1 	bl	8000c64 <HAL_GetTick>
 8001882:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001884:	e008      	b.n	8001898 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001886:	f7ff f9ed 	bl	8000c64 <HAL_GetTick>
 800188a:	4602      	mov	r2, r0
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	1ad3      	subs	r3, r2, r3
 8001890:	2b64      	cmp	r3, #100	; 0x64
 8001892:	d901      	bls.n	8001898 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001894:	2303      	movs	r3, #3
 8001896:	e0fd      	b.n	8001a94 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001898:	4b81      	ldr	r3, [pc, #516]	; (8001aa0 <HAL_RCC_OscConfig+0x4f8>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d0f0      	beq.n	8001886 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	68db      	ldr	r3, [r3, #12]
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d106      	bne.n	80018ba <HAL_RCC_OscConfig+0x312>
 80018ac:	4b7b      	ldr	r3, [pc, #492]	; (8001a9c <HAL_RCC_OscConfig+0x4f4>)
 80018ae:	6a1b      	ldr	r3, [r3, #32]
 80018b0:	4a7a      	ldr	r2, [pc, #488]	; (8001a9c <HAL_RCC_OscConfig+0x4f4>)
 80018b2:	f043 0301 	orr.w	r3, r3, #1
 80018b6:	6213      	str	r3, [r2, #32]
 80018b8:	e02d      	b.n	8001916 <HAL_RCC_OscConfig+0x36e>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	68db      	ldr	r3, [r3, #12]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d10c      	bne.n	80018dc <HAL_RCC_OscConfig+0x334>
 80018c2:	4b76      	ldr	r3, [pc, #472]	; (8001a9c <HAL_RCC_OscConfig+0x4f4>)
 80018c4:	6a1b      	ldr	r3, [r3, #32]
 80018c6:	4a75      	ldr	r2, [pc, #468]	; (8001a9c <HAL_RCC_OscConfig+0x4f4>)
 80018c8:	f023 0301 	bic.w	r3, r3, #1
 80018cc:	6213      	str	r3, [r2, #32]
 80018ce:	4b73      	ldr	r3, [pc, #460]	; (8001a9c <HAL_RCC_OscConfig+0x4f4>)
 80018d0:	6a1b      	ldr	r3, [r3, #32]
 80018d2:	4a72      	ldr	r2, [pc, #456]	; (8001a9c <HAL_RCC_OscConfig+0x4f4>)
 80018d4:	f023 0304 	bic.w	r3, r3, #4
 80018d8:	6213      	str	r3, [r2, #32]
 80018da:	e01c      	b.n	8001916 <HAL_RCC_OscConfig+0x36e>
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	2b05      	cmp	r3, #5
 80018e2:	d10c      	bne.n	80018fe <HAL_RCC_OscConfig+0x356>
 80018e4:	4b6d      	ldr	r3, [pc, #436]	; (8001a9c <HAL_RCC_OscConfig+0x4f4>)
 80018e6:	6a1b      	ldr	r3, [r3, #32]
 80018e8:	4a6c      	ldr	r2, [pc, #432]	; (8001a9c <HAL_RCC_OscConfig+0x4f4>)
 80018ea:	f043 0304 	orr.w	r3, r3, #4
 80018ee:	6213      	str	r3, [r2, #32]
 80018f0:	4b6a      	ldr	r3, [pc, #424]	; (8001a9c <HAL_RCC_OscConfig+0x4f4>)
 80018f2:	6a1b      	ldr	r3, [r3, #32]
 80018f4:	4a69      	ldr	r2, [pc, #420]	; (8001a9c <HAL_RCC_OscConfig+0x4f4>)
 80018f6:	f043 0301 	orr.w	r3, r3, #1
 80018fa:	6213      	str	r3, [r2, #32]
 80018fc:	e00b      	b.n	8001916 <HAL_RCC_OscConfig+0x36e>
 80018fe:	4b67      	ldr	r3, [pc, #412]	; (8001a9c <HAL_RCC_OscConfig+0x4f4>)
 8001900:	6a1b      	ldr	r3, [r3, #32]
 8001902:	4a66      	ldr	r2, [pc, #408]	; (8001a9c <HAL_RCC_OscConfig+0x4f4>)
 8001904:	f023 0301 	bic.w	r3, r3, #1
 8001908:	6213      	str	r3, [r2, #32]
 800190a:	4b64      	ldr	r3, [pc, #400]	; (8001a9c <HAL_RCC_OscConfig+0x4f4>)
 800190c:	6a1b      	ldr	r3, [r3, #32]
 800190e:	4a63      	ldr	r2, [pc, #396]	; (8001a9c <HAL_RCC_OscConfig+0x4f4>)
 8001910:	f023 0304 	bic.w	r3, r3, #4
 8001914:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	68db      	ldr	r3, [r3, #12]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d015      	beq.n	800194a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800191e:	f7ff f9a1 	bl	8000c64 <HAL_GetTick>
 8001922:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001924:	e00a      	b.n	800193c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001926:	f7ff f99d 	bl	8000c64 <HAL_GetTick>
 800192a:	4602      	mov	r2, r0
 800192c:	693b      	ldr	r3, [r7, #16]
 800192e:	1ad3      	subs	r3, r2, r3
 8001930:	f241 3288 	movw	r2, #5000	; 0x1388
 8001934:	4293      	cmp	r3, r2
 8001936:	d901      	bls.n	800193c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001938:	2303      	movs	r3, #3
 800193a:	e0ab      	b.n	8001a94 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800193c:	4b57      	ldr	r3, [pc, #348]	; (8001a9c <HAL_RCC_OscConfig+0x4f4>)
 800193e:	6a1b      	ldr	r3, [r3, #32]
 8001940:	f003 0302 	and.w	r3, r3, #2
 8001944:	2b00      	cmp	r3, #0
 8001946:	d0ee      	beq.n	8001926 <HAL_RCC_OscConfig+0x37e>
 8001948:	e014      	b.n	8001974 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800194a:	f7ff f98b 	bl	8000c64 <HAL_GetTick>
 800194e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001950:	e00a      	b.n	8001968 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001952:	f7ff f987 	bl	8000c64 <HAL_GetTick>
 8001956:	4602      	mov	r2, r0
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	1ad3      	subs	r3, r2, r3
 800195c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001960:	4293      	cmp	r3, r2
 8001962:	d901      	bls.n	8001968 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001964:	2303      	movs	r3, #3
 8001966:	e095      	b.n	8001a94 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001968:	4b4c      	ldr	r3, [pc, #304]	; (8001a9c <HAL_RCC_OscConfig+0x4f4>)
 800196a:	6a1b      	ldr	r3, [r3, #32]
 800196c:	f003 0302 	and.w	r3, r3, #2
 8001970:	2b00      	cmp	r3, #0
 8001972:	d1ee      	bne.n	8001952 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001974:	7dfb      	ldrb	r3, [r7, #23]
 8001976:	2b01      	cmp	r3, #1
 8001978:	d105      	bne.n	8001986 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800197a:	4b48      	ldr	r3, [pc, #288]	; (8001a9c <HAL_RCC_OscConfig+0x4f4>)
 800197c:	69db      	ldr	r3, [r3, #28]
 800197e:	4a47      	ldr	r2, [pc, #284]	; (8001a9c <HAL_RCC_OscConfig+0x4f4>)
 8001980:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001984:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	69db      	ldr	r3, [r3, #28]
 800198a:	2b00      	cmp	r3, #0
 800198c:	f000 8081 	beq.w	8001a92 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001990:	4b42      	ldr	r3, [pc, #264]	; (8001a9c <HAL_RCC_OscConfig+0x4f4>)
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	f003 030c 	and.w	r3, r3, #12
 8001998:	2b08      	cmp	r3, #8
 800199a:	d061      	beq.n	8001a60 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	69db      	ldr	r3, [r3, #28]
 80019a0:	2b02      	cmp	r3, #2
 80019a2:	d146      	bne.n	8001a32 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019a4:	4b3f      	ldr	r3, [pc, #252]	; (8001aa4 <HAL_RCC_OscConfig+0x4fc>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019aa:	f7ff f95b 	bl	8000c64 <HAL_GetTick>
 80019ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019b0:	e008      	b.n	80019c4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019b2:	f7ff f957 	bl	8000c64 <HAL_GetTick>
 80019b6:	4602      	mov	r2, r0
 80019b8:	693b      	ldr	r3, [r7, #16]
 80019ba:	1ad3      	subs	r3, r2, r3
 80019bc:	2b02      	cmp	r3, #2
 80019be:	d901      	bls.n	80019c4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80019c0:	2303      	movs	r3, #3
 80019c2:	e067      	b.n	8001a94 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019c4:	4b35      	ldr	r3, [pc, #212]	; (8001a9c <HAL_RCC_OscConfig+0x4f4>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d1f0      	bne.n	80019b2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6a1b      	ldr	r3, [r3, #32]
 80019d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019d8:	d108      	bne.n	80019ec <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80019da:	4b30      	ldr	r3, [pc, #192]	; (8001a9c <HAL_RCC_OscConfig+0x4f4>)
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	689b      	ldr	r3, [r3, #8]
 80019e6:	492d      	ldr	r1, [pc, #180]	; (8001a9c <HAL_RCC_OscConfig+0x4f4>)
 80019e8:	4313      	orrs	r3, r2
 80019ea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019ec:	4b2b      	ldr	r3, [pc, #172]	; (8001a9c <HAL_RCC_OscConfig+0x4f4>)
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6a19      	ldr	r1, [r3, #32]
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019fc:	430b      	orrs	r3, r1
 80019fe:	4927      	ldr	r1, [pc, #156]	; (8001a9c <HAL_RCC_OscConfig+0x4f4>)
 8001a00:	4313      	orrs	r3, r2
 8001a02:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a04:	4b27      	ldr	r3, [pc, #156]	; (8001aa4 <HAL_RCC_OscConfig+0x4fc>)
 8001a06:	2201      	movs	r2, #1
 8001a08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a0a:	f7ff f92b 	bl	8000c64 <HAL_GetTick>
 8001a0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a10:	e008      	b.n	8001a24 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a12:	f7ff f927 	bl	8000c64 <HAL_GetTick>
 8001a16:	4602      	mov	r2, r0
 8001a18:	693b      	ldr	r3, [r7, #16]
 8001a1a:	1ad3      	subs	r3, r2, r3
 8001a1c:	2b02      	cmp	r3, #2
 8001a1e:	d901      	bls.n	8001a24 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001a20:	2303      	movs	r3, #3
 8001a22:	e037      	b.n	8001a94 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a24:	4b1d      	ldr	r3, [pc, #116]	; (8001a9c <HAL_RCC_OscConfig+0x4f4>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d0f0      	beq.n	8001a12 <HAL_RCC_OscConfig+0x46a>
 8001a30:	e02f      	b.n	8001a92 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a32:	4b1c      	ldr	r3, [pc, #112]	; (8001aa4 <HAL_RCC_OscConfig+0x4fc>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a38:	f7ff f914 	bl	8000c64 <HAL_GetTick>
 8001a3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a3e:	e008      	b.n	8001a52 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a40:	f7ff f910 	bl	8000c64 <HAL_GetTick>
 8001a44:	4602      	mov	r2, r0
 8001a46:	693b      	ldr	r3, [r7, #16]
 8001a48:	1ad3      	subs	r3, r2, r3
 8001a4a:	2b02      	cmp	r3, #2
 8001a4c:	d901      	bls.n	8001a52 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001a4e:	2303      	movs	r3, #3
 8001a50:	e020      	b.n	8001a94 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a52:	4b12      	ldr	r3, [pc, #72]	; (8001a9c <HAL_RCC_OscConfig+0x4f4>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d1f0      	bne.n	8001a40 <HAL_RCC_OscConfig+0x498>
 8001a5e:	e018      	b.n	8001a92 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	69db      	ldr	r3, [r3, #28]
 8001a64:	2b01      	cmp	r3, #1
 8001a66:	d101      	bne.n	8001a6c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001a68:	2301      	movs	r3, #1
 8001a6a:	e013      	b.n	8001a94 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001a6c:	4b0b      	ldr	r3, [pc, #44]	; (8001a9c <HAL_RCC_OscConfig+0x4f4>)
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6a1b      	ldr	r3, [r3, #32]
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d106      	bne.n	8001a8e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a8a:	429a      	cmp	r2, r3
 8001a8c:	d001      	beq.n	8001a92 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e000      	b.n	8001a94 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001a92:	2300      	movs	r3, #0
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	3718      	adds	r7, #24
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	40021000 	.word	0x40021000
 8001aa0:	40007000 	.word	0x40007000
 8001aa4:	42420060 	.word	0x42420060

08001aa8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b084      	sub	sp, #16
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
 8001ab0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d101      	bne.n	8001abc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	e0d0      	b.n	8001c5e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001abc:	4b6a      	ldr	r3, [pc, #424]	; (8001c68 <HAL_RCC_ClockConfig+0x1c0>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f003 0307 	and.w	r3, r3, #7
 8001ac4:	683a      	ldr	r2, [r7, #0]
 8001ac6:	429a      	cmp	r2, r3
 8001ac8:	d910      	bls.n	8001aec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aca:	4b67      	ldr	r3, [pc, #412]	; (8001c68 <HAL_RCC_ClockConfig+0x1c0>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f023 0207 	bic.w	r2, r3, #7
 8001ad2:	4965      	ldr	r1, [pc, #404]	; (8001c68 <HAL_RCC_ClockConfig+0x1c0>)
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	4313      	orrs	r3, r2
 8001ad8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ada:	4b63      	ldr	r3, [pc, #396]	; (8001c68 <HAL_RCC_ClockConfig+0x1c0>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f003 0307 	and.w	r3, r3, #7
 8001ae2:	683a      	ldr	r2, [r7, #0]
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	d001      	beq.n	8001aec <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	e0b8      	b.n	8001c5e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f003 0302 	and.w	r3, r3, #2
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d020      	beq.n	8001b3a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f003 0304 	and.w	r3, r3, #4
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d005      	beq.n	8001b10 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b04:	4b59      	ldr	r3, [pc, #356]	; (8001c6c <HAL_RCC_ClockConfig+0x1c4>)
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	4a58      	ldr	r2, [pc, #352]	; (8001c6c <HAL_RCC_ClockConfig+0x1c4>)
 8001b0a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001b0e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f003 0308 	and.w	r3, r3, #8
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d005      	beq.n	8001b28 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b1c:	4b53      	ldr	r3, [pc, #332]	; (8001c6c <HAL_RCC_ClockConfig+0x1c4>)
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	4a52      	ldr	r2, [pc, #328]	; (8001c6c <HAL_RCC_ClockConfig+0x1c4>)
 8001b22:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001b26:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b28:	4b50      	ldr	r3, [pc, #320]	; (8001c6c <HAL_RCC_ClockConfig+0x1c4>)
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	494d      	ldr	r1, [pc, #308]	; (8001c6c <HAL_RCC_ClockConfig+0x1c4>)
 8001b36:	4313      	orrs	r3, r2
 8001b38:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f003 0301 	and.w	r3, r3, #1
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d040      	beq.n	8001bc8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	2b01      	cmp	r3, #1
 8001b4c:	d107      	bne.n	8001b5e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b4e:	4b47      	ldr	r3, [pc, #284]	; (8001c6c <HAL_RCC_ClockConfig+0x1c4>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d115      	bne.n	8001b86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e07f      	b.n	8001c5e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	2b02      	cmp	r3, #2
 8001b64:	d107      	bne.n	8001b76 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b66:	4b41      	ldr	r3, [pc, #260]	; (8001c6c <HAL_RCC_ClockConfig+0x1c4>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d109      	bne.n	8001b86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	e073      	b.n	8001c5e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b76:	4b3d      	ldr	r3, [pc, #244]	; (8001c6c <HAL_RCC_ClockConfig+0x1c4>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f003 0302 	and.w	r3, r3, #2
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d101      	bne.n	8001b86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b82:	2301      	movs	r3, #1
 8001b84:	e06b      	b.n	8001c5e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b86:	4b39      	ldr	r3, [pc, #228]	; (8001c6c <HAL_RCC_ClockConfig+0x1c4>)
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	f023 0203 	bic.w	r2, r3, #3
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	4936      	ldr	r1, [pc, #216]	; (8001c6c <HAL_RCC_ClockConfig+0x1c4>)
 8001b94:	4313      	orrs	r3, r2
 8001b96:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b98:	f7ff f864 	bl	8000c64 <HAL_GetTick>
 8001b9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b9e:	e00a      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ba0:	f7ff f860 	bl	8000c64 <HAL_GetTick>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d901      	bls.n	8001bb6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e053      	b.n	8001c5e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bb6:	4b2d      	ldr	r3, [pc, #180]	; (8001c6c <HAL_RCC_ClockConfig+0x1c4>)
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	f003 020c 	and.w	r2, r3, #12
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	009b      	lsls	r3, r3, #2
 8001bc4:	429a      	cmp	r2, r3
 8001bc6:	d1eb      	bne.n	8001ba0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001bc8:	4b27      	ldr	r3, [pc, #156]	; (8001c68 <HAL_RCC_ClockConfig+0x1c0>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f003 0307 	and.w	r3, r3, #7
 8001bd0:	683a      	ldr	r2, [r7, #0]
 8001bd2:	429a      	cmp	r2, r3
 8001bd4:	d210      	bcs.n	8001bf8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bd6:	4b24      	ldr	r3, [pc, #144]	; (8001c68 <HAL_RCC_ClockConfig+0x1c0>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f023 0207 	bic.w	r2, r3, #7
 8001bde:	4922      	ldr	r1, [pc, #136]	; (8001c68 <HAL_RCC_ClockConfig+0x1c0>)
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	4313      	orrs	r3, r2
 8001be4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001be6:	4b20      	ldr	r3, [pc, #128]	; (8001c68 <HAL_RCC_ClockConfig+0x1c0>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f003 0307 	and.w	r3, r3, #7
 8001bee:	683a      	ldr	r2, [r7, #0]
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	d001      	beq.n	8001bf8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	e032      	b.n	8001c5e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f003 0304 	and.w	r3, r3, #4
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d008      	beq.n	8001c16 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c04:	4b19      	ldr	r3, [pc, #100]	; (8001c6c <HAL_RCC_ClockConfig+0x1c4>)
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	68db      	ldr	r3, [r3, #12]
 8001c10:	4916      	ldr	r1, [pc, #88]	; (8001c6c <HAL_RCC_ClockConfig+0x1c4>)
 8001c12:	4313      	orrs	r3, r2
 8001c14:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f003 0308 	and.w	r3, r3, #8
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d009      	beq.n	8001c36 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001c22:	4b12      	ldr	r3, [pc, #72]	; (8001c6c <HAL_RCC_ClockConfig+0x1c4>)
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	691b      	ldr	r3, [r3, #16]
 8001c2e:	00db      	lsls	r3, r3, #3
 8001c30:	490e      	ldr	r1, [pc, #56]	; (8001c6c <HAL_RCC_ClockConfig+0x1c4>)
 8001c32:	4313      	orrs	r3, r2
 8001c34:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001c36:	f000 f821 	bl	8001c7c <HAL_RCC_GetSysClockFreq>
 8001c3a:	4602      	mov	r2, r0
 8001c3c:	4b0b      	ldr	r3, [pc, #44]	; (8001c6c <HAL_RCC_ClockConfig+0x1c4>)
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	091b      	lsrs	r3, r3, #4
 8001c42:	f003 030f 	and.w	r3, r3, #15
 8001c46:	490a      	ldr	r1, [pc, #40]	; (8001c70 <HAL_RCC_ClockConfig+0x1c8>)
 8001c48:	5ccb      	ldrb	r3, [r1, r3]
 8001c4a:	fa22 f303 	lsr.w	r3, r2, r3
 8001c4e:	4a09      	ldr	r2, [pc, #36]	; (8001c74 <HAL_RCC_ClockConfig+0x1cc>)
 8001c50:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001c52:	4b09      	ldr	r3, [pc, #36]	; (8001c78 <HAL_RCC_ClockConfig+0x1d0>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4618      	mov	r0, r3
 8001c58:	f7fe ffc2 	bl	8000be0 <HAL_InitTick>

  return HAL_OK;
 8001c5c:	2300      	movs	r3, #0
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	3710      	adds	r7, #16
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	40022000 	.word	0x40022000
 8001c6c:	40021000 	.word	0x40021000
 8001c70:	08004be8 	.word	0x08004be8
 8001c74:	20000000 	.word	0x20000000
 8001c78:	20000004 	.word	0x20000004

08001c7c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c7c:	b490      	push	{r4, r7}
 8001c7e:	b08a      	sub	sp, #40	; 0x28
 8001c80:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001c82:	4b2a      	ldr	r3, [pc, #168]	; (8001d2c <HAL_RCC_GetSysClockFreq+0xb0>)
 8001c84:	1d3c      	adds	r4, r7, #4
 8001c86:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c88:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001c8c:	f240 2301 	movw	r3, #513	; 0x201
 8001c90:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001c92:	2300      	movs	r3, #0
 8001c94:	61fb      	str	r3, [r7, #28]
 8001c96:	2300      	movs	r3, #0
 8001c98:	61bb      	str	r3, [r7, #24]
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	627b      	str	r3, [r7, #36]	; 0x24
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001ca6:	4b22      	ldr	r3, [pc, #136]	; (8001d30 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001cac:	69fb      	ldr	r3, [r7, #28]
 8001cae:	f003 030c 	and.w	r3, r3, #12
 8001cb2:	2b04      	cmp	r3, #4
 8001cb4:	d002      	beq.n	8001cbc <HAL_RCC_GetSysClockFreq+0x40>
 8001cb6:	2b08      	cmp	r3, #8
 8001cb8:	d003      	beq.n	8001cc2 <HAL_RCC_GetSysClockFreq+0x46>
 8001cba:	e02d      	b.n	8001d18 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001cbc:	4b1d      	ldr	r3, [pc, #116]	; (8001d34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001cbe:	623b      	str	r3, [r7, #32]
      break;
 8001cc0:	e02d      	b.n	8001d1e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001cc2:	69fb      	ldr	r3, [r7, #28]
 8001cc4:	0c9b      	lsrs	r3, r3, #18
 8001cc6:	f003 030f 	and.w	r3, r3, #15
 8001cca:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001cce:	4413      	add	r3, r2
 8001cd0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001cd4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d013      	beq.n	8001d08 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001ce0:	4b13      	ldr	r3, [pc, #76]	; (8001d30 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	0c5b      	lsrs	r3, r3, #17
 8001ce6:	f003 0301 	and.w	r3, r3, #1
 8001cea:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001cee:	4413      	add	r3, r2
 8001cf0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001cf4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	4a0e      	ldr	r2, [pc, #56]	; (8001d34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001cfa:	fb02 f203 	mul.w	r2, r2, r3
 8001cfe:	69bb      	ldr	r3, [r7, #24]
 8001d00:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d04:	627b      	str	r3, [r7, #36]	; 0x24
 8001d06:	e004      	b.n	8001d12 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	4a0b      	ldr	r2, [pc, #44]	; (8001d38 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001d0c:	fb02 f303 	mul.w	r3, r2, r3
 8001d10:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d14:	623b      	str	r3, [r7, #32]
      break;
 8001d16:	e002      	b.n	8001d1e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001d18:	4b06      	ldr	r3, [pc, #24]	; (8001d34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d1a:	623b      	str	r3, [r7, #32]
      break;
 8001d1c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d1e:	6a3b      	ldr	r3, [r7, #32]
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	3728      	adds	r7, #40	; 0x28
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bc90      	pop	{r4, r7}
 8001d28:	4770      	bx	lr
 8001d2a:	bf00      	nop
 8001d2c:	08004bd8 	.word	0x08004bd8
 8001d30:	40021000 	.word	0x40021000
 8001d34:	007a1200 	.word	0x007a1200
 8001d38:	003d0900 	.word	0x003d0900

08001d3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d40:	4b02      	ldr	r3, [pc, #8]	; (8001d4c <HAL_RCC_GetHCLKFreq+0x10>)
 8001d42:	681b      	ldr	r3, [r3, #0]
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bc80      	pop	{r7}
 8001d4a:	4770      	bx	lr
 8001d4c:	20000000 	.word	0x20000000

08001d50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d54:	f7ff fff2 	bl	8001d3c <HAL_RCC_GetHCLKFreq>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	4b05      	ldr	r3, [pc, #20]	; (8001d70 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	0a1b      	lsrs	r3, r3, #8
 8001d60:	f003 0307 	and.w	r3, r3, #7
 8001d64:	4903      	ldr	r1, [pc, #12]	; (8001d74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d66:	5ccb      	ldrb	r3, [r1, r3]
 8001d68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	40021000 	.word	0x40021000
 8001d74:	08004bf8 	.word	0x08004bf8

08001d78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001d7c:	f7ff ffde 	bl	8001d3c <HAL_RCC_GetHCLKFreq>
 8001d80:	4602      	mov	r2, r0
 8001d82:	4b05      	ldr	r3, [pc, #20]	; (8001d98 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	0adb      	lsrs	r3, r3, #11
 8001d88:	f003 0307 	and.w	r3, r3, #7
 8001d8c:	4903      	ldr	r1, [pc, #12]	; (8001d9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d8e:	5ccb      	ldrb	r3, [r1, r3]
 8001d90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	40021000 	.word	0x40021000
 8001d9c:	08004bf8 	.word	0x08004bf8

08001da0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b085      	sub	sp, #20
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001da8:	4b0a      	ldr	r3, [pc, #40]	; (8001dd4 <RCC_Delay+0x34>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a0a      	ldr	r2, [pc, #40]	; (8001dd8 <RCC_Delay+0x38>)
 8001dae:	fba2 2303 	umull	r2, r3, r2, r3
 8001db2:	0a5b      	lsrs	r3, r3, #9
 8001db4:	687a      	ldr	r2, [r7, #4]
 8001db6:	fb02 f303 	mul.w	r3, r2, r3
 8001dba:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001dbc:	bf00      	nop
  }
  while (Delay --);
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	1e5a      	subs	r2, r3, #1
 8001dc2:	60fa      	str	r2, [r7, #12]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d1f9      	bne.n	8001dbc <RCC_Delay+0x1c>
}
 8001dc8:	bf00      	nop
 8001dca:	bf00      	nop
 8001dcc:	3714      	adds	r7, #20
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bc80      	pop	{r7}
 8001dd2:	4770      	bx	lr
 8001dd4:	20000000 	.word	0x20000000
 8001dd8:	10624dd3 	.word	0x10624dd3

08001ddc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d101      	bne.n	8001dee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	e041      	b.n	8001e72 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d106      	bne.n	8001e08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e02:	6878      	ldr	r0, [r7, #4]
 8001e04:	f7fe fdbe 	bl	8000984 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2202      	movs	r2, #2
 8001e0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	3304      	adds	r3, #4
 8001e18:	4619      	mov	r1, r3
 8001e1a:	4610      	mov	r0, r2
 8001e1c:	f000 faa4 	bl	8002368 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2201      	movs	r2, #1
 8001e24:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2201      	movs	r2, #1
 8001e34:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2201      	movs	r2, #1
 8001e44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2201      	movs	r2, #1
 8001e54:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2201      	movs	r2, #1
 8001e64:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001e70:	2300      	movs	r3, #0
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3708      	adds	r7, #8
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}

08001e7a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001e7a:	b580      	push	{r7, lr}
 8001e7c:	b082      	sub	sp, #8
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d101      	bne.n	8001e8c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e041      	b.n	8001f10 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d106      	bne.n	8001ea6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001ea0:	6878      	ldr	r0, [r7, #4]
 8001ea2:	f000 f839 	bl	8001f18 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2202      	movs	r2, #2
 8001eaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681a      	ldr	r2, [r3, #0]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	3304      	adds	r3, #4
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	4610      	mov	r0, r2
 8001eba:	f000 fa55 	bl	8002368 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2201      	movs	r2, #1
 8001eca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2201      	movs	r2, #1
 8001eda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2201      	movs	r2, #1
 8001eea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2201      	movs	r2, #1
 8001efa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2201      	movs	r2, #1
 8001f02:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2201      	movs	r2, #1
 8001f0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001f0e:	2300      	movs	r3, #0
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	3708      	adds	r7, #8
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}

08001f18 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b083      	sub	sp, #12
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001f20:	bf00      	nop
 8001f22:	370c      	adds	r7, #12
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bc80      	pop	{r7}
 8001f28:	4770      	bx	lr
	...

08001f2c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b084      	sub	sp, #16
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
 8001f34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d109      	bne.n	8001f50 <HAL_TIM_PWM_Start+0x24>
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	bf14      	ite	ne
 8001f48:	2301      	movne	r3, #1
 8001f4a:	2300      	moveq	r3, #0
 8001f4c:	b2db      	uxtb	r3, r3
 8001f4e:	e022      	b.n	8001f96 <HAL_TIM_PWM_Start+0x6a>
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	2b04      	cmp	r3, #4
 8001f54:	d109      	bne.n	8001f6a <HAL_TIM_PWM_Start+0x3e>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	bf14      	ite	ne
 8001f62:	2301      	movne	r3, #1
 8001f64:	2300      	moveq	r3, #0
 8001f66:	b2db      	uxtb	r3, r3
 8001f68:	e015      	b.n	8001f96 <HAL_TIM_PWM_Start+0x6a>
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	2b08      	cmp	r3, #8
 8001f6e:	d109      	bne.n	8001f84 <HAL_TIM_PWM_Start+0x58>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001f76:	b2db      	uxtb	r3, r3
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	bf14      	ite	ne
 8001f7c:	2301      	movne	r3, #1
 8001f7e:	2300      	moveq	r3, #0
 8001f80:	b2db      	uxtb	r3, r3
 8001f82:	e008      	b.n	8001f96 <HAL_TIM_PWM_Start+0x6a>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f8a:	b2db      	uxtb	r3, r3
 8001f8c:	2b01      	cmp	r3, #1
 8001f8e:	bf14      	ite	ne
 8001f90:	2301      	movne	r3, #1
 8001f92:	2300      	moveq	r3, #0
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d001      	beq.n	8001f9e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e059      	b.n	8002052 <HAL_TIM_PWM_Start+0x126>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d104      	bne.n	8001fae <HAL_TIM_PWM_Start+0x82>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2202      	movs	r2, #2
 8001fa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001fac:	e013      	b.n	8001fd6 <HAL_TIM_PWM_Start+0xaa>
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	2b04      	cmp	r3, #4
 8001fb2:	d104      	bne.n	8001fbe <HAL_TIM_PWM_Start+0x92>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2202      	movs	r2, #2
 8001fb8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001fbc:	e00b      	b.n	8001fd6 <HAL_TIM_PWM_Start+0xaa>
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	2b08      	cmp	r3, #8
 8001fc2:	d104      	bne.n	8001fce <HAL_TIM_PWM_Start+0xa2>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2202      	movs	r2, #2
 8001fc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001fcc:	e003      	b.n	8001fd6 <HAL_TIM_PWM_Start+0xaa>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	2202      	movs	r2, #2
 8001fd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	2201      	movs	r2, #1
 8001fdc:	6839      	ldr	r1, [r7, #0]
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f000 fc38 	bl	8002854 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a1c      	ldr	r2, [pc, #112]	; (800205c <HAL_TIM_PWM_Start+0x130>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d107      	bne.n	8001ffe <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001ffc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a16      	ldr	r2, [pc, #88]	; (800205c <HAL_TIM_PWM_Start+0x130>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d009      	beq.n	800201c <HAL_TIM_PWM_Start+0xf0>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002010:	d004      	beq.n	800201c <HAL_TIM_PWM_Start+0xf0>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a12      	ldr	r2, [pc, #72]	; (8002060 <HAL_TIM_PWM_Start+0x134>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d111      	bne.n	8002040 <HAL_TIM_PWM_Start+0x114>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	f003 0307 	and.w	r3, r3, #7
 8002026:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	2b06      	cmp	r3, #6
 800202c:	d010      	beq.n	8002050 <HAL_TIM_PWM_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f042 0201 	orr.w	r2, r2, #1
 800203c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800203e:	e007      	b.n	8002050 <HAL_TIM_PWM_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f042 0201 	orr.w	r2, r2, #1
 800204e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002050:	2300      	movs	r3, #0
}
 8002052:	4618      	mov	r0, r3
 8002054:	3710      	adds	r7, #16
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	40012c00 	.word	0x40012c00
 8002060:	40000400 	.word	0x40000400

08002064 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b084      	sub	sp, #16
 8002068:	af00      	add	r7, sp, #0
 800206a:	60f8      	str	r0, [r7, #12]
 800206c:	60b9      	str	r1, [r7, #8]
 800206e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002076:	2b01      	cmp	r3, #1
 8002078:	d101      	bne.n	800207e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800207a:	2302      	movs	r3, #2
 800207c:	e0ac      	b.n	80021d8 <HAL_TIM_PWM_ConfigChannel+0x174>
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	2201      	movs	r2, #1
 8002082:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2b0c      	cmp	r3, #12
 800208a:	f200 809f 	bhi.w	80021cc <HAL_TIM_PWM_ConfigChannel+0x168>
 800208e:	a201      	add	r2, pc, #4	; (adr r2, 8002094 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8002090:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002094:	080020c9 	.word	0x080020c9
 8002098:	080021cd 	.word	0x080021cd
 800209c:	080021cd 	.word	0x080021cd
 80020a0:	080021cd 	.word	0x080021cd
 80020a4:	08002109 	.word	0x08002109
 80020a8:	080021cd 	.word	0x080021cd
 80020ac:	080021cd 	.word	0x080021cd
 80020b0:	080021cd 	.word	0x080021cd
 80020b4:	0800214b 	.word	0x0800214b
 80020b8:	080021cd 	.word	0x080021cd
 80020bc:	080021cd 	.word	0x080021cd
 80020c0:	080021cd 	.word	0x080021cd
 80020c4:	0800218b 	.word	0x0800218b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	68b9      	ldr	r1, [r7, #8]
 80020ce:	4618      	mov	r0, r3
 80020d0:	f000 f9a2 	bl	8002418 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	699a      	ldr	r2, [r3, #24]
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f042 0208 	orr.w	r2, r2, #8
 80020e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	699a      	ldr	r2, [r3, #24]
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f022 0204 	bic.w	r2, r2, #4
 80020f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	6999      	ldr	r1, [r3, #24]
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	691a      	ldr	r2, [r3, #16]
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	430a      	orrs	r2, r1
 8002104:	619a      	str	r2, [r3, #24]
      break;
 8002106:	e062      	b.n	80021ce <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	68b9      	ldr	r1, [r7, #8]
 800210e:	4618      	mov	r0, r3
 8002110:	f000 f9e8 	bl	80024e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	699a      	ldr	r2, [r3, #24]
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002122:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	699a      	ldr	r2, [r3, #24]
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002132:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	6999      	ldr	r1, [r3, #24]
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	691b      	ldr	r3, [r3, #16]
 800213e:	021a      	lsls	r2, r3, #8
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	430a      	orrs	r2, r1
 8002146:	619a      	str	r2, [r3, #24]
      break;
 8002148:	e041      	b.n	80021ce <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	68b9      	ldr	r1, [r7, #8]
 8002150:	4618      	mov	r0, r3
 8002152:	f000 fa31 	bl	80025b8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	69da      	ldr	r2, [r3, #28]
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f042 0208 	orr.w	r2, r2, #8
 8002164:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	69da      	ldr	r2, [r3, #28]
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f022 0204 	bic.w	r2, r2, #4
 8002174:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	69d9      	ldr	r1, [r3, #28]
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	691a      	ldr	r2, [r3, #16]
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	430a      	orrs	r2, r1
 8002186:	61da      	str	r2, [r3, #28]
      break;
 8002188:	e021      	b.n	80021ce <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	68b9      	ldr	r1, [r7, #8]
 8002190:	4618      	mov	r0, r3
 8002192:	f000 fa7b 	bl	800268c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	69da      	ldr	r2, [r3, #28]
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80021a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	69da      	ldr	r2, [r3, #28]
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80021b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	69d9      	ldr	r1, [r3, #28]
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	691b      	ldr	r3, [r3, #16]
 80021c0:	021a      	lsls	r2, r3, #8
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	430a      	orrs	r2, r1
 80021c8:	61da      	str	r2, [r3, #28]
      break;
 80021ca:	e000      	b.n	80021ce <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80021cc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	2200      	movs	r2, #0
 80021d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80021d6:	2300      	movs	r3, #0
}
 80021d8:	4618      	mov	r0, r3
 80021da:	3710      	adds	r7, #16
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}

080021e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b084      	sub	sp, #16
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021f0:	2b01      	cmp	r3, #1
 80021f2:	d101      	bne.n	80021f8 <HAL_TIM_ConfigClockSource+0x18>
 80021f4:	2302      	movs	r3, #2
 80021f6:	e0b3      	b.n	8002360 <HAL_TIM_ConfigClockSource+0x180>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2201      	movs	r2, #1
 80021fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2202      	movs	r2, #2
 8002204:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002216:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800221e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	68fa      	ldr	r2, [r7, #12]
 8002226:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002230:	d03e      	beq.n	80022b0 <HAL_TIM_ConfigClockSource+0xd0>
 8002232:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002236:	f200 8087 	bhi.w	8002348 <HAL_TIM_ConfigClockSource+0x168>
 800223a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800223e:	f000 8085 	beq.w	800234c <HAL_TIM_ConfigClockSource+0x16c>
 8002242:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002246:	d87f      	bhi.n	8002348 <HAL_TIM_ConfigClockSource+0x168>
 8002248:	2b70      	cmp	r3, #112	; 0x70
 800224a:	d01a      	beq.n	8002282 <HAL_TIM_ConfigClockSource+0xa2>
 800224c:	2b70      	cmp	r3, #112	; 0x70
 800224e:	d87b      	bhi.n	8002348 <HAL_TIM_ConfigClockSource+0x168>
 8002250:	2b60      	cmp	r3, #96	; 0x60
 8002252:	d050      	beq.n	80022f6 <HAL_TIM_ConfigClockSource+0x116>
 8002254:	2b60      	cmp	r3, #96	; 0x60
 8002256:	d877      	bhi.n	8002348 <HAL_TIM_ConfigClockSource+0x168>
 8002258:	2b50      	cmp	r3, #80	; 0x50
 800225a:	d03c      	beq.n	80022d6 <HAL_TIM_ConfigClockSource+0xf6>
 800225c:	2b50      	cmp	r3, #80	; 0x50
 800225e:	d873      	bhi.n	8002348 <HAL_TIM_ConfigClockSource+0x168>
 8002260:	2b40      	cmp	r3, #64	; 0x40
 8002262:	d058      	beq.n	8002316 <HAL_TIM_ConfigClockSource+0x136>
 8002264:	2b40      	cmp	r3, #64	; 0x40
 8002266:	d86f      	bhi.n	8002348 <HAL_TIM_ConfigClockSource+0x168>
 8002268:	2b30      	cmp	r3, #48	; 0x30
 800226a:	d064      	beq.n	8002336 <HAL_TIM_ConfigClockSource+0x156>
 800226c:	2b30      	cmp	r3, #48	; 0x30
 800226e:	d86b      	bhi.n	8002348 <HAL_TIM_ConfigClockSource+0x168>
 8002270:	2b20      	cmp	r3, #32
 8002272:	d060      	beq.n	8002336 <HAL_TIM_ConfigClockSource+0x156>
 8002274:	2b20      	cmp	r3, #32
 8002276:	d867      	bhi.n	8002348 <HAL_TIM_ConfigClockSource+0x168>
 8002278:	2b00      	cmp	r3, #0
 800227a:	d05c      	beq.n	8002336 <HAL_TIM_ConfigClockSource+0x156>
 800227c:	2b10      	cmp	r3, #16
 800227e:	d05a      	beq.n	8002336 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002280:	e062      	b.n	8002348 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6818      	ldr	r0, [r3, #0]
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	6899      	ldr	r1, [r3, #8]
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	685a      	ldr	r2, [r3, #4]
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	68db      	ldr	r3, [r3, #12]
 8002292:	f000 fac0 	bl	8002816 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80022a4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	68fa      	ldr	r2, [r7, #12]
 80022ac:	609a      	str	r2, [r3, #8]
      break;
 80022ae:	e04e      	b.n	800234e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6818      	ldr	r0, [r3, #0]
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	6899      	ldr	r1, [r3, #8]
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	685a      	ldr	r2, [r3, #4]
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	f000 faa9 	bl	8002816 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	689a      	ldr	r2, [r3, #8]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80022d2:	609a      	str	r2, [r3, #8]
      break;
 80022d4:	e03b      	b.n	800234e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6818      	ldr	r0, [r3, #0]
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	6859      	ldr	r1, [r3, #4]
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	68db      	ldr	r3, [r3, #12]
 80022e2:	461a      	mov	r2, r3
 80022e4:	f000 fa20 	bl	8002728 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	2150      	movs	r1, #80	; 0x50
 80022ee:	4618      	mov	r0, r3
 80022f0:	f000 fa77 	bl	80027e2 <TIM_ITRx_SetConfig>
      break;
 80022f4:	e02b      	b.n	800234e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6818      	ldr	r0, [r3, #0]
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	6859      	ldr	r1, [r3, #4]
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	68db      	ldr	r3, [r3, #12]
 8002302:	461a      	mov	r2, r3
 8002304:	f000 fa3e 	bl	8002784 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	2160      	movs	r1, #96	; 0x60
 800230e:	4618      	mov	r0, r3
 8002310:	f000 fa67 	bl	80027e2 <TIM_ITRx_SetConfig>
      break;
 8002314:	e01b      	b.n	800234e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6818      	ldr	r0, [r3, #0]
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	6859      	ldr	r1, [r3, #4]
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	68db      	ldr	r3, [r3, #12]
 8002322:	461a      	mov	r2, r3
 8002324:	f000 fa00 	bl	8002728 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	2140      	movs	r1, #64	; 0x40
 800232e:	4618      	mov	r0, r3
 8002330:	f000 fa57 	bl	80027e2 <TIM_ITRx_SetConfig>
      break;
 8002334:	e00b      	b.n	800234e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4619      	mov	r1, r3
 8002340:	4610      	mov	r0, r2
 8002342:	f000 fa4e 	bl	80027e2 <TIM_ITRx_SetConfig>
        break;
 8002346:	e002      	b.n	800234e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002348:	bf00      	nop
 800234a:	e000      	b.n	800234e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800234c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2201      	movs	r2, #1
 8002352:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2200      	movs	r2, #0
 800235a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800235e:	2300      	movs	r3, #0
}
 8002360:	4618      	mov	r0, r3
 8002362:	3710      	adds	r7, #16
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}

08002368 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002368:	b480      	push	{r7}
 800236a:	b085      	sub	sp, #20
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	4a25      	ldr	r2, [pc, #148]	; (8002410 <TIM_Base_SetConfig+0xa8>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d007      	beq.n	8002390 <TIM_Base_SetConfig+0x28>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002386:	d003      	beq.n	8002390 <TIM_Base_SetConfig+0x28>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	4a22      	ldr	r2, [pc, #136]	; (8002414 <TIM_Base_SetConfig+0xac>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d108      	bne.n	80023a2 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002396:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	68fa      	ldr	r2, [r7, #12]
 800239e:	4313      	orrs	r3, r2
 80023a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	4a1a      	ldr	r2, [pc, #104]	; (8002410 <TIM_Base_SetConfig+0xa8>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d007      	beq.n	80023ba <TIM_Base_SetConfig+0x52>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023b0:	d003      	beq.n	80023ba <TIM_Base_SetConfig+0x52>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4a17      	ldr	r2, [pc, #92]	; (8002414 <TIM_Base_SetConfig+0xac>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d108      	bne.n	80023cc <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	68db      	ldr	r3, [r3, #12]
 80023c6:	68fa      	ldr	r2, [r7, #12]
 80023c8:	4313      	orrs	r3, r2
 80023ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	695b      	ldr	r3, [r3, #20]
 80023d6:	4313      	orrs	r3, r2
 80023d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	68fa      	ldr	r2, [r7, #12]
 80023de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	689a      	ldr	r2, [r3, #8]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	4a07      	ldr	r2, [pc, #28]	; (8002410 <TIM_Base_SetConfig+0xa8>)
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d103      	bne.n	8002400 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	691a      	ldr	r2, [r3, #16]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2201      	movs	r2, #1
 8002404:	615a      	str	r2, [r3, #20]
}
 8002406:	bf00      	nop
 8002408:	3714      	adds	r7, #20
 800240a:	46bd      	mov	sp, r7
 800240c:	bc80      	pop	{r7}
 800240e:	4770      	bx	lr
 8002410:	40012c00 	.word	0x40012c00
 8002414:	40000400 	.word	0x40000400

08002418 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002418:	b480      	push	{r7}
 800241a:	b087      	sub	sp, #28
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
 8002420:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6a1b      	ldr	r3, [r3, #32]
 8002426:	f023 0201 	bic.w	r2, r3, #1
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6a1b      	ldr	r3, [r3, #32]
 8002432:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	699b      	ldr	r3, [r3, #24]
 800243e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002446:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	f023 0303 	bic.w	r3, r3, #3
 800244e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	68fa      	ldr	r2, [r7, #12]
 8002456:	4313      	orrs	r3, r2
 8002458:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	f023 0302 	bic.w	r3, r3, #2
 8002460:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	697a      	ldr	r2, [r7, #20]
 8002468:	4313      	orrs	r3, r2
 800246a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	4a1c      	ldr	r2, [pc, #112]	; (80024e0 <TIM_OC1_SetConfig+0xc8>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d10c      	bne.n	800248e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	f023 0308 	bic.w	r3, r3, #8
 800247a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	68db      	ldr	r3, [r3, #12]
 8002480:	697a      	ldr	r2, [r7, #20]
 8002482:	4313      	orrs	r3, r2
 8002484:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	f023 0304 	bic.w	r3, r3, #4
 800248c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	4a13      	ldr	r2, [pc, #76]	; (80024e0 <TIM_OC1_SetConfig+0xc8>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d111      	bne.n	80024ba <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800249c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80024a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	695b      	ldr	r3, [r3, #20]
 80024aa:	693a      	ldr	r2, [r7, #16]
 80024ac:	4313      	orrs	r3, r2
 80024ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	699b      	ldr	r3, [r3, #24]
 80024b4:	693a      	ldr	r2, [r7, #16]
 80024b6:	4313      	orrs	r3, r2
 80024b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	693a      	ldr	r2, [r7, #16]
 80024be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	68fa      	ldr	r2, [r7, #12]
 80024c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	685a      	ldr	r2, [r3, #4]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	697a      	ldr	r2, [r7, #20]
 80024d2:	621a      	str	r2, [r3, #32]
}
 80024d4:	bf00      	nop
 80024d6:	371c      	adds	r7, #28
 80024d8:	46bd      	mov	sp, r7
 80024da:	bc80      	pop	{r7}
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop
 80024e0:	40012c00 	.word	0x40012c00

080024e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b087      	sub	sp, #28
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6a1b      	ldr	r3, [r3, #32]
 80024f2:	f023 0210 	bic.w	r2, r3, #16
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6a1b      	ldr	r3, [r3, #32]
 80024fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	699b      	ldr	r3, [r3, #24]
 800250a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002512:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800251a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	021b      	lsls	r3, r3, #8
 8002522:	68fa      	ldr	r2, [r7, #12]
 8002524:	4313      	orrs	r3, r2
 8002526:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	f023 0320 	bic.w	r3, r3, #32
 800252e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	011b      	lsls	r3, r3, #4
 8002536:	697a      	ldr	r2, [r7, #20]
 8002538:	4313      	orrs	r3, r2
 800253a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	4a1d      	ldr	r2, [pc, #116]	; (80025b4 <TIM_OC2_SetConfig+0xd0>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d10d      	bne.n	8002560 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800254a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	011b      	lsls	r3, r3, #4
 8002552:	697a      	ldr	r2, [r7, #20]
 8002554:	4313      	orrs	r3, r2
 8002556:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800255e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	4a14      	ldr	r2, [pc, #80]	; (80025b4 <TIM_OC2_SetConfig+0xd0>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d113      	bne.n	8002590 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002568:	693b      	ldr	r3, [r7, #16]
 800256a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800256e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002570:	693b      	ldr	r3, [r7, #16]
 8002572:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002576:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	695b      	ldr	r3, [r3, #20]
 800257c:	009b      	lsls	r3, r3, #2
 800257e:	693a      	ldr	r2, [r7, #16]
 8002580:	4313      	orrs	r3, r2
 8002582:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	699b      	ldr	r3, [r3, #24]
 8002588:	009b      	lsls	r3, r3, #2
 800258a:	693a      	ldr	r2, [r7, #16]
 800258c:	4313      	orrs	r3, r2
 800258e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	693a      	ldr	r2, [r7, #16]
 8002594:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	68fa      	ldr	r2, [r7, #12]
 800259a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	685a      	ldr	r2, [r3, #4]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	697a      	ldr	r2, [r7, #20]
 80025a8:	621a      	str	r2, [r3, #32]
}
 80025aa:	bf00      	nop
 80025ac:	371c      	adds	r7, #28
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bc80      	pop	{r7}
 80025b2:	4770      	bx	lr
 80025b4:	40012c00 	.word	0x40012c00

080025b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b087      	sub	sp, #28
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
 80025c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6a1b      	ldr	r3, [r3, #32]
 80025c6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6a1b      	ldr	r3, [r3, #32]
 80025d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	69db      	ldr	r3, [r3, #28]
 80025de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	f023 0303 	bic.w	r3, r3, #3
 80025ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	68fa      	ldr	r2, [r7, #12]
 80025f6:	4313      	orrs	r3, r2
 80025f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002600:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	021b      	lsls	r3, r3, #8
 8002608:	697a      	ldr	r2, [r7, #20]
 800260a:	4313      	orrs	r3, r2
 800260c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	4a1d      	ldr	r2, [pc, #116]	; (8002688 <TIM_OC3_SetConfig+0xd0>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d10d      	bne.n	8002632 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800261c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	68db      	ldr	r3, [r3, #12]
 8002622:	021b      	lsls	r3, r3, #8
 8002624:	697a      	ldr	r2, [r7, #20]
 8002626:	4313      	orrs	r3, r2
 8002628:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002630:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	4a14      	ldr	r2, [pc, #80]	; (8002688 <TIM_OC3_SetConfig+0xd0>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d113      	bne.n	8002662 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002640:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002648:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	695b      	ldr	r3, [r3, #20]
 800264e:	011b      	lsls	r3, r3, #4
 8002650:	693a      	ldr	r2, [r7, #16]
 8002652:	4313      	orrs	r3, r2
 8002654:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	699b      	ldr	r3, [r3, #24]
 800265a:	011b      	lsls	r3, r3, #4
 800265c:	693a      	ldr	r2, [r7, #16]
 800265e:	4313      	orrs	r3, r2
 8002660:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	693a      	ldr	r2, [r7, #16]
 8002666:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	68fa      	ldr	r2, [r7, #12]
 800266c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	685a      	ldr	r2, [r3, #4]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	697a      	ldr	r2, [r7, #20]
 800267a:	621a      	str	r2, [r3, #32]
}
 800267c:	bf00      	nop
 800267e:	371c      	adds	r7, #28
 8002680:	46bd      	mov	sp, r7
 8002682:	bc80      	pop	{r7}
 8002684:	4770      	bx	lr
 8002686:	bf00      	nop
 8002688:	40012c00 	.word	0x40012c00

0800268c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800268c:	b480      	push	{r7}
 800268e:	b087      	sub	sp, #28
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
 8002694:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6a1b      	ldr	r3, [r3, #32]
 800269a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6a1b      	ldr	r3, [r3, #32]
 80026a6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	69db      	ldr	r3, [r3, #28]
 80026b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80026ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	021b      	lsls	r3, r3, #8
 80026ca:	68fa      	ldr	r2, [r7, #12]
 80026cc:	4313      	orrs	r3, r2
 80026ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80026d0:	693b      	ldr	r3, [r7, #16]
 80026d2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80026d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	031b      	lsls	r3, r3, #12
 80026de:	693a      	ldr	r2, [r7, #16]
 80026e0:	4313      	orrs	r3, r2
 80026e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	4a0f      	ldr	r2, [pc, #60]	; (8002724 <TIM_OC4_SetConfig+0x98>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d109      	bne.n	8002700 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80026f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	695b      	ldr	r3, [r3, #20]
 80026f8:	019b      	lsls	r3, r3, #6
 80026fa:	697a      	ldr	r2, [r7, #20]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	697a      	ldr	r2, [r7, #20]
 8002704:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	68fa      	ldr	r2, [r7, #12]
 800270a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	685a      	ldr	r2, [r3, #4]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	693a      	ldr	r2, [r7, #16]
 8002718:	621a      	str	r2, [r3, #32]
}
 800271a:	bf00      	nop
 800271c:	371c      	adds	r7, #28
 800271e:	46bd      	mov	sp, r7
 8002720:	bc80      	pop	{r7}
 8002722:	4770      	bx	lr
 8002724:	40012c00 	.word	0x40012c00

08002728 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002728:	b480      	push	{r7}
 800272a:	b087      	sub	sp, #28
 800272c:	af00      	add	r7, sp, #0
 800272e:	60f8      	str	r0, [r7, #12]
 8002730:	60b9      	str	r1, [r7, #8]
 8002732:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	6a1b      	ldr	r3, [r3, #32]
 8002738:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	6a1b      	ldr	r3, [r3, #32]
 800273e:	f023 0201 	bic.w	r2, r3, #1
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	699b      	ldr	r3, [r3, #24]
 800274a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800274c:	693b      	ldr	r3, [r7, #16]
 800274e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002752:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	011b      	lsls	r3, r3, #4
 8002758:	693a      	ldr	r2, [r7, #16]
 800275a:	4313      	orrs	r3, r2
 800275c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	f023 030a 	bic.w	r3, r3, #10
 8002764:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002766:	697a      	ldr	r2, [r7, #20]
 8002768:	68bb      	ldr	r3, [r7, #8]
 800276a:	4313      	orrs	r3, r2
 800276c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	693a      	ldr	r2, [r7, #16]
 8002772:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	697a      	ldr	r2, [r7, #20]
 8002778:	621a      	str	r2, [r3, #32]
}
 800277a:	bf00      	nop
 800277c:	371c      	adds	r7, #28
 800277e:	46bd      	mov	sp, r7
 8002780:	bc80      	pop	{r7}
 8002782:	4770      	bx	lr

08002784 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002784:	b480      	push	{r7}
 8002786:	b087      	sub	sp, #28
 8002788:	af00      	add	r7, sp, #0
 800278a:	60f8      	str	r0, [r7, #12]
 800278c:	60b9      	str	r1, [r7, #8]
 800278e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	6a1b      	ldr	r3, [r3, #32]
 8002794:	f023 0210 	bic.w	r2, r3, #16
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	699b      	ldr	r3, [r3, #24]
 80027a0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	6a1b      	ldr	r3, [r3, #32]
 80027a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80027ae:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	031b      	lsls	r3, r3, #12
 80027b4:	697a      	ldr	r2, [r7, #20]
 80027b6:	4313      	orrs	r3, r2
 80027b8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80027ba:	693b      	ldr	r3, [r7, #16]
 80027bc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80027c0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80027c2:	68bb      	ldr	r3, [r7, #8]
 80027c4:	011b      	lsls	r3, r3, #4
 80027c6:	693a      	ldr	r2, [r7, #16]
 80027c8:	4313      	orrs	r3, r2
 80027ca:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	697a      	ldr	r2, [r7, #20]
 80027d0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	693a      	ldr	r2, [r7, #16]
 80027d6:	621a      	str	r2, [r3, #32]
}
 80027d8:	bf00      	nop
 80027da:	371c      	adds	r7, #28
 80027dc:	46bd      	mov	sp, r7
 80027de:	bc80      	pop	{r7}
 80027e0:	4770      	bx	lr

080027e2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80027e2:	b480      	push	{r7}
 80027e4:	b085      	sub	sp, #20
 80027e6:	af00      	add	r7, sp, #0
 80027e8:	6078      	str	r0, [r7, #4]
 80027ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027f8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80027fa:	683a      	ldr	r2, [r7, #0]
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	4313      	orrs	r3, r2
 8002800:	f043 0307 	orr.w	r3, r3, #7
 8002804:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	68fa      	ldr	r2, [r7, #12]
 800280a:	609a      	str	r2, [r3, #8]
}
 800280c:	bf00      	nop
 800280e:	3714      	adds	r7, #20
 8002810:	46bd      	mov	sp, r7
 8002812:	bc80      	pop	{r7}
 8002814:	4770      	bx	lr

08002816 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002816:	b480      	push	{r7}
 8002818:	b087      	sub	sp, #28
 800281a:	af00      	add	r7, sp, #0
 800281c:	60f8      	str	r0, [r7, #12]
 800281e:	60b9      	str	r1, [r7, #8]
 8002820:	607a      	str	r2, [r7, #4]
 8002822:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800282a:	697b      	ldr	r3, [r7, #20]
 800282c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002830:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	021a      	lsls	r2, r3, #8
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	431a      	orrs	r2, r3
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	4313      	orrs	r3, r2
 800283e:	697a      	ldr	r2, [r7, #20]
 8002840:	4313      	orrs	r3, r2
 8002842:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	697a      	ldr	r2, [r7, #20]
 8002848:	609a      	str	r2, [r3, #8]
}
 800284a:	bf00      	nop
 800284c:	371c      	adds	r7, #28
 800284e:	46bd      	mov	sp, r7
 8002850:	bc80      	pop	{r7}
 8002852:	4770      	bx	lr

08002854 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002854:	b480      	push	{r7}
 8002856:	b087      	sub	sp, #28
 8002858:	af00      	add	r7, sp, #0
 800285a:	60f8      	str	r0, [r7, #12]
 800285c:	60b9      	str	r1, [r7, #8]
 800285e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	f003 031f 	and.w	r3, r3, #31
 8002866:	2201      	movs	r2, #1
 8002868:	fa02 f303 	lsl.w	r3, r2, r3
 800286c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	6a1a      	ldr	r2, [r3, #32]
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	43db      	mvns	r3, r3
 8002876:	401a      	ands	r2, r3
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	6a1a      	ldr	r2, [r3, #32]
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	f003 031f 	and.w	r3, r3, #31
 8002886:	6879      	ldr	r1, [r7, #4]
 8002888:	fa01 f303 	lsl.w	r3, r1, r3
 800288c:	431a      	orrs	r2, r3
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	621a      	str	r2, [r3, #32]
}
 8002892:	bf00      	nop
 8002894:	371c      	adds	r7, #28
 8002896:	46bd      	mov	sp, r7
 8002898:	bc80      	pop	{r7}
 800289a:	4770      	bx	lr

0800289c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800289c:	b480      	push	{r7}
 800289e:	b085      	sub	sp, #20
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
 80028a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028ac:	2b01      	cmp	r3, #1
 80028ae:	d101      	bne.n	80028b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80028b0:	2302      	movs	r3, #2
 80028b2:	e041      	b.n	8002938 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2201      	movs	r2, #1
 80028b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2202      	movs	r2, #2
 80028c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	689b      	ldr	r3, [r3, #8]
 80028d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	68fa      	ldr	r2, [r7, #12]
 80028e2:	4313      	orrs	r3, r2
 80028e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	68fa      	ldr	r2, [r7, #12]
 80028ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a14      	ldr	r2, [pc, #80]	; (8002944 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d009      	beq.n	800290c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002900:	d004      	beq.n	800290c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a10      	ldr	r2, [pc, #64]	; (8002948 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d10c      	bne.n	8002926 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002912:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	68ba      	ldr	r2, [r7, #8]
 800291a:	4313      	orrs	r3, r2
 800291c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	68ba      	ldr	r2, [r7, #8]
 8002924:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2201      	movs	r2, #1
 800292a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2200      	movs	r2, #0
 8002932:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002936:	2300      	movs	r3, #0
}
 8002938:	4618      	mov	r0, r3
 800293a:	3714      	adds	r7, #20
 800293c:	46bd      	mov	sp, r7
 800293e:	bc80      	pop	{r7}
 8002940:	4770      	bx	lr
 8002942:	bf00      	nop
 8002944:	40012c00 	.word	0x40012c00
 8002948:	40000400 	.word	0x40000400

0800294c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800294c:	b480      	push	{r7}
 800294e:	b085      	sub	sp, #20
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
 8002954:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8002956:	2300      	movs	r3, #0
 8002958:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002960:	2b01      	cmp	r3, #1
 8002962:	d101      	bne.n	8002968 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8002964:	2302      	movs	r3, #2
 8002966:	e03d      	b.n	80029e4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2201      	movs	r2, #1
 800296c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	68db      	ldr	r3, [r3, #12]
 800297a:	4313      	orrs	r3, r2
 800297c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	4313      	orrs	r3, r2
 800298a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	4313      	orrs	r3, r2
 8002998:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4313      	orrs	r3, r2
 80029a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	691b      	ldr	r3, [r3, #16]
 80029b2:	4313      	orrs	r3, r2
 80029b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	695b      	ldr	r3, [r3, #20]
 80029c0:	4313      	orrs	r3, r2
 80029c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	69db      	ldr	r3, [r3, #28]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	68fa      	ldr	r2, [r7, #12]
 80029d8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2200      	movs	r2, #0
 80029de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80029e2:	2300      	movs	r3, #0
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	3714      	adds	r7, #20
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bc80      	pop	{r7}
 80029ec:	4770      	bx	lr

080029ee <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80029ee:	b580      	push	{r7, lr}
 80029f0:	b082      	sub	sp, #8
 80029f2:	af00      	add	r7, sp, #0
 80029f4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d101      	bne.n	8002a00 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80029fc:	2301      	movs	r3, #1
 80029fe:	e03f      	b.n	8002a80 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a06:	b2db      	uxtb	r3, r3
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d106      	bne.n	8002a1a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a14:	6878      	ldr	r0, [r7, #4]
 8002a16:	f7fe f831 	bl	8000a7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2224      	movs	r2, #36	; 0x24
 8002a1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	68da      	ldr	r2, [r3, #12]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002a30:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002a32:	6878      	ldr	r0, [r7, #4]
 8002a34:	f000 fc84 	bl	8003340 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	691a      	ldr	r2, [r3, #16]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002a46:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	695a      	ldr	r2, [r3, #20]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002a56:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	68da      	ldr	r2, [r3, #12]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002a66:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2220      	movs	r2, #32
 8002a72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2220      	movs	r2, #32
 8002a7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002a7e:	2300      	movs	r3, #0
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3708      	adds	r7, #8
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}

08002a88 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b08a      	sub	sp, #40	; 0x28
 8002a8c:	af02      	add	r7, sp, #8
 8002a8e:	60f8      	str	r0, [r7, #12]
 8002a90:	60b9      	str	r1, [r7, #8]
 8002a92:	603b      	str	r3, [r7, #0]
 8002a94:	4613      	mov	r3, r2
 8002a96:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002aa2:	b2db      	uxtb	r3, r3
 8002aa4:	2b20      	cmp	r3, #32
 8002aa6:	d17c      	bne.n	8002ba2 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002aa8:	68bb      	ldr	r3, [r7, #8]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d002      	beq.n	8002ab4 <HAL_UART_Transmit+0x2c>
 8002aae:	88fb      	ldrh	r3, [r7, #6]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d101      	bne.n	8002ab8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	e075      	b.n	8002ba4 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002abe:	2b01      	cmp	r3, #1
 8002ac0:	d101      	bne.n	8002ac6 <HAL_UART_Transmit+0x3e>
 8002ac2:	2302      	movs	r3, #2
 8002ac4:	e06e      	b.n	8002ba4 <HAL_UART_Transmit+0x11c>
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	2201      	movs	r2, #1
 8002aca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	2221      	movs	r2, #33	; 0x21
 8002ad8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002adc:	f7fe f8c2 	bl	8000c64 <HAL_GetTick>
 8002ae0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	88fa      	ldrh	r2, [r7, #6]
 8002ae6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	88fa      	ldrh	r2, [r7, #6]
 8002aec:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002af6:	d108      	bne.n	8002b0a <HAL_UART_Transmit+0x82>
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	691b      	ldr	r3, [r3, #16]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d104      	bne.n	8002b0a <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002b00:	2300      	movs	r3, #0
 8002b02:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	61bb      	str	r3, [r7, #24]
 8002b08:	e003      	b.n	8002b12 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	2200      	movs	r2, #0
 8002b16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002b1a:	e02a      	b.n	8002b72 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	9300      	str	r3, [sp, #0]
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	2200      	movs	r2, #0
 8002b24:	2180      	movs	r1, #128	; 0x80
 8002b26:	68f8      	ldr	r0, [r7, #12]
 8002b28:	f000 fa37 	bl	8002f9a <UART_WaitOnFlagUntilTimeout>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d001      	beq.n	8002b36 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002b32:	2303      	movs	r3, #3
 8002b34:	e036      	b.n	8002ba4 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002b36:	69fb      	ldr	r3, [r7, #28]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d10b      	bne.n	8002b54 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002b3c:	69bb      	ldr	r3, [r7, #24]
 8002b3e:	881b      	ldrh	r3, [r3, #0]
 8002b40:	461a      	mov	r2, r3
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b4a:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002b4c:	69bb      	ldr	r3, [r7, #24]
 8002b4e:	3302      	adds	r3, #2
 8002b50:	61bb      	str	r3, [r7, #24]
 8002b52:	e007      	b.n	8002b64 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	781a      	ldrb	r2, [r3, #0]
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002b5e:	69fb      	ldr	r3, [r7, #28]
 8002b60:	3301      	adds	r3, #1
 8002b62:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002b68:	b29b      	uxth	r3, r3
 8002b6a:	3b01      	subs	r3, #1
 8002b6c:	b29a      	uxth	r2, r3
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002b76:	b29b      	uxth	r3, r3
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d1cf      	bne.n	8002b1c <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	9300      	str	r3, [sp, #0]
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	2200      	movs	r2, #0
 8002b84:	2140      	movs	r1, #64	; 0x40
 8002b86:	68f8      	ldr	r0, [r7, #12]
 8002b88:	f000 fa07 	bl	8002f9a <UART_WaitOnFlagUntilTimeout>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d001      	beq.n	8002b96 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002b92:	2303      	movs	r3, #3
 8002b94:	e006      	b.n	8002ba4 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2220      	movs	r2, #32
 8002b9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	e000      	b.n	8002ba4 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002ba2:	2302      	movs	r3, #2
  }
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3720      	adds	r7, #32
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}

08002bac <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b084      	sub	sp, #16
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	60f8      	str	r0, [r7, #12]
 8002bb4:	60b9      	str	r1, [r7, #8]
 8002bb6:	4613      	mov	r3, r2
 8002bb8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002bc0:	b2db      	uxtb	r3, r3
 8002bc2:	2b20      	cmp	r3, #32
 8002bc4:	d11d      	bne.n	8002c02 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d002      	beq.n	8002bd2 <HAL_UART_Receive_IT+0x26>
 8002bcc:	88fb      	ldrh	r3, [r7, #6]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d101      	bne.n	8002bd6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e016      	b.n	8002c04 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bdc:	2b01      	cmp	r3, #1
 8002bde:	d101      	bne.n	8002be4 <HAL_UART_Receive_IT+0x38>
 8002be0:	2302      	movs	r3, #2
 8002be2:	e00f      	b.n	8002c04 <HAL_UART_Receive_IT+0x58>
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2201      	movs	r2, #1
 8002be8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8002bf2:	88fb      	ldrh	r3, [r7, #6]
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	68b9      	ldr	r1, [r7, #8]
 8002bf8:	68f8      	ldr	r0, [r7, #12]
 8002bfa:	f000 fa18 	bl	800302e <UART_Start_Receive_IT>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	e000      	b.n	8002c04 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8002c02:	2302      	movs	r3, #2
  }
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3710      	adds	r7, #16
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}

08002c0c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b08a      	sub	sp, #40	; 0x28
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	68db      	ldr	r3, [r3, #12]
 8002c22:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	695b      	ldr	r3, [r3, #20]
 8002c2a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8002c30:	2300      	movs	r3, #0
 8002c32:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c36:	f003 030f 	and.w	r3, r3, #15
 8002c3a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8002c3c:	69bb      	ldr	r3, [r7, #24]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d10d      	bne.n	8002c5e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c44:	f003 0320 	and.w	r3, r3, #32
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d008      	beq.n	8002c5e <HAL_UART_IRQHandler+0x52>
 8002c4c:	6a3b      	ldr	r3, [r7, #32]
 8002c4e:	f003 0320 	and.w	r3, r3, #32
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d003      	beq.n	8002c5e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8002c56:	6878      	ldr	r0, [r7, #4]
 8002c58:	f000 fac9 	bl	80031ee <UART_Receive_IT>
      return;
 8002c5c:	e17b      	b.n	8002f56 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002c5e:	69bb      	ldr	r3, [r7, #24]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	f000 80b1 	beq.w	8002dc8 <HAL_UART_IRQHandler+0x1bc>
 8002c66:	69fb      	ldr	r3, [r7, #28]
 8002c68:	f003 0301 	and.w	r3, r3, #1
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d105      	bne.n	8002c7c <HAL_UART_IRQHandler+0x70>
 8002c70:	6a3b      	ldr	r3, [r7, #32]
 8002c72:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	f000 80a6 	beq.w	8002dc8 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c7e:	f003 0301 	and.w	r3, r3, #1
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d00a      	beq.n	8002c9c <HAL_UART_IRQHandler+0x90>
 8002c86:	6a3b      	ldr	r3, [r7, #32]
 8002c88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d005      	beq.n	8002c9c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c94:	f043 0201 	orr.w	r2, r3, #1
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c9e:	f003 0304 	and.w	r3, r3, #4
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d00a      	beq.n	8002cbc <HAL_UART_IRQHandler+0xb0>
 8002ca6:	69fb      	ldr	r3, [r7, #28]
 8002ca8:	f003 0301 	and.w	r3, r3, #1
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d005      	beq.n	8002cbc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb4:	f043 0202 	orr.w	r2, r3, #2
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cbe:	f003 0302 	and.w	r3, r3, #2
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d00a      	beq.n	8002cdc <HAL_UART_IRQHandler+0xd0>
 8002cc6:	69fb      	ldr	r3, [r7, #28]
 8002cc8:	f003 0301 	and.w	r3, r3, #1
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d005      	beq.n	8002cdc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd4:	f043 0204 	orr.w	r2, r3, #4
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cde:	f003 0308 	and.w	r3, r3, #8
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d00f      	beq.n	8002d06 <HAL_UART_IRQHandler+0xfa>
 8002ce6:	6a3b      	ldr	r3, [r7, #32]
 8002ce8:	f003 0320 	and.w	r3, r3, #32
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d104      	bne.n	8002cfa <HAL_UART_IRQHandler+0xee>
 8002cf0:	69fb      	ldr	r3, [r7, #28]
 8002cf2:	f003 0301 	and.w	r3, r3, #1
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d005      	beq.n	8002d06 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cfe:	f043 0208 	orr.w	r2, r3, #8
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	f000 811e 	beq.w	8002f4c <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d12:	f003 0320 	and.w	r3, r3, #32
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d007      	beq.n	8002d2a <HAL_UART_IRQHandler+0x11e>
 8002d1a:	6a3b      	ldr	r3, [r7, #32]
 8002d1c:	f003 0320 	and.w	r3, r3, #32
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d002      	beq.n	8002d2a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8002d24:	6878      	ldr	r0, [r7, #4]
 8002d26:	f000 fa62 	bl	80031ee <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	695b      	ldr	r3, [r3, #20]
 8002d30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	bf14      	ite	ne
 8002d38:	2301      	movne	r3, #1
 8002d3a:	2300      	moveq	r3, #0
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d44:	f003 0308 	and.w	r3, r3, #8
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d102      	bne.n	8002d52 <HAL_UART_IRQHandler+0x146>
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d031      	beq.n	8002db6 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	f000 f9a4 	bl	80030a0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	695b      	ldr	r3, [r3, #20]
 8002d5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d023      	beq.n	8002dae <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	695a      	ldr	r2, [r3, #20]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d74:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d013      	beq.n	8002da6 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d82:	4a76      	ldr	r2, [pc, #472]	; (8002f5c <HAL_UART_IRQHandler+0x350>)
 8002d84:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f7fe f916 	bl	8000fbc <HAL_DMA_Abort_IT>
 8002d90:	4603      	mov	r3, r0
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d016      	beq.n	8002dc4 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d9c:	687a      	ldr	r2, [r7, #4]
 8002d9e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002da0:	4610      	mov	r0, r2
 8002da2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002da4:	e00e      	b.n	8002dc4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002da6:	6878      	ldr	r0, [r7, #4]
 8002da8:	f000 f8e3 	bl	8002f72 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002dac:	e00a      	b.n	8002dc4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f000 f8df 	bl	8002f72 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002db4:	e006      	b.n	8002dc4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002db6:	6878      	ldr	r0, [r7, #4]
 8002db8:	f000 f8db 	bl	8002f72 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002dc2:	e0c3      	b.n	8002f4c <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002dc4:	bf00      	nop
    return;
 8002dc6:	e0c1      	b.n	8002f4c <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	f040 80a1 	bne.w	8002f14 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8002dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dd4:	f003 0310 	and.w	r3, r3, #16
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	f000 809b 	beq.w	8002f14 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8002dde:	6a3b      	ldr	r3, [r7, #32]
 8002de0:	f003 0310 	and.w	r3, r3, #16
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	f000 8095 	beq.w	8002f14 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002dea:	2300      	movs	r3, #0
 8002dec:	60fb      	str	r3, [r7, #12]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	60fb      	str	r3, [r7, #12]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	60fb      	str	r3, [r7, #12]
 8002dfe:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	695b      	ldr	r3, [r3, #20]
 8002e06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d04e      	beq.n	8002eac <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8002e18:	8a3b      	ldrh	r3, [r7, #16]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	f000 8098 	beq.w	8002f50 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002e24:	8a3a      	ldrh	r2, [r7, #16]
 8002e26:	429a      	cmp	r2, r3
 8002e28:	f080 8092 	bcs.w	8002f50 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	8a3a      	ldrh	r2, [r7, #16]
 8002e30:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e36:	699b      	ldr	r3, [r3, #24]
 8002e38:	2b20      	cmp	r3, #32
 8002e3a:	d02b      	beq.n	8002e94 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	68da      	ldr	r2, [r3, #12]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002e4a:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	695a      	ldr	r2, [r3, #20]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f022 0201 	bic.w	r2, r2, #1
 8002e5a:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	695a      	ldr	r2, [r3, #20]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e6a:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2220      	movs	r2, #32
 8002e70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2200      	movs	r2, #0
 8002e78:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	68da      	ldr	r2, [r3, #12]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f022 0210 	bic.w	r2, r2, #16
 8002e88:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f7fe f85a 	bl	8000f48 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e9c:	b29b      	uxth	r3, r3
 8002e9e:	1ad3      	subs	r3, r2, r3
 8002ea0:	b29b      	uxth	r3, r3
 8002ea2:	4619      	mov	r1, r3
 8002ea4:	6878      	ldr	r0, [r7, #4]
 8002ea6:	f000 f86d 	bl	8002f84 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8002eaa:	e051      	b.n	8002f50 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002eb4:	b29b      	uxth	r3, r3
 8002eb6:	1ad3      	subs	r3, r2, r3
 8002eb8:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002ebe:	b29b      	uxth	r3, r3
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d047      	beq.n	8002f54 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8002ec4:	8a7b      	ldrh	r3, [r7, #18]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d044      	beq.n	8002f54 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	68da      	ldr	r2, [r3, #12]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002ed8:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	695a      	ldr	r2, [r3, #20]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f022 0201 	bic.w	r2, r2, #1
 8002ee8:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2220      	movs	r2, #32
 8002eee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	68da      	ldr	r2, [r3, #12]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f022 0210 	bic.w	r2, r2, #16
 8002f06:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002f08:	8a7b      	ldrh	r3, [r7, #18]
 8002f0a:	4619      	mov	r1, r3
 8002f0c:	6878      	ldr	r0, [r7, #4]
 8002f0e:	f000 f839 	bl	8002f84 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8002f12:	e01f      	b.n	8002f54 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d008      	beq.n	8002f30 <HAL_UART_IRQHandler+0x324>
 8002f1e:	6a3b      	ldr	r3, [r7, #32]
 8002f20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d003      	beq.n	8002f30 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8002f28:	6878      	ldr	r0, [r7, #4]
 8002f2a:	f000 f8f9 	bl	8003120 <UART_Transmit_IT>
    return;
 8002f2e:	e012      	b.n	8002f56 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d00d      	beq.n	8002f56 <HAL_UART_IRQHandler+0x34a>
 8002f3a:	6a3b      	ldr	r3, [r7, #32]
 8002f3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d008      	beq.n	8002f56 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8002f44:	6878      	ldr	r0, [r7, #4]
 8002f46:	f000 f93a 	bl	80031be <UART_EndTransmit_IT>
    return;
 8002f4a:	e004      	b.n	8002f56 <HAL_UART_IRQHandler+0x34a>
    return;
 8002f4c:	bf00      	nop
 8002f4e:	e002      	b.n	8002f56 <HAL_UART_IRQHandler+0x34a>
      return;
 8002f50:	bf00      	nop
 8002f52:	e000      	b.n	8002f56 <HAL_UART_IRQHandler+0x34a>
      return;
 8002f54:	bf00      	nop
  }
}
 8002f56:	3728      	adds	r7, #40	; 0x28
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}
 8002f5c:	080030f9 	.word	0x080030f9

08002f60 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b083      	sub	sp, #12
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002f68:	bf00      	nop
 8002f6a:	370c      	adds	r7, #12
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bc80      	pop	{r7}
 8002f70:	4770      	bx	lr

08002f72 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002f72:	b480      	push	{r7}
 8002f74:	b083      	sub	sp, #12
 8002f76:	af00      	add	r7, sp, #0
 8002f78:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002f7a:	bf00      	nop
 8002f7c:	370c      	adds	r7, #12
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bc80      	pop	{r7}
 8002f82:	4770      	bx	lr

08002f84 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b083      	sub	sp, #12
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
 8002f8c:	460b      	mov	r3, r1
 8002f8e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002f90:	bf00      	nop
 8002f92:	370c      	adds	r7, #12
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bc80      	pop	{r7}
 8002f98:	4770      	bx	lr

08002f9a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002f9a:	b580      	push	{r7, lr}
 8002f9c:	b084      	sub	sp, #16
 8002f9e:	af00      	add	r7, sp, #0
 8002fa0:	60f8      	str	r0, [r7, #12]
 8002fa2:	60b9      	str	r1, [r7, #8]
 8002fa4:	603b      	str	r3, [r7, #0]
 8002fa6:	4613      	mov	r3, r2
 8002fa8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002faa:	e02c      	b.n	8003006 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fac:	69bb      	ldr	r3, [r7, #24]
 8002fae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fb2:	d028      	beq.n	8003006 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002fb4:	69bb      	ldr	r3, [r7, #24]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d007      	beq.n	8002fca <UART_WaitOnFlagUntilTimeout+0x30>
 8002fba:	f7fd fe53 	bl	8000c64 <HAL_GetTick>
 8002fbe:	4602      	mov	r2, r0
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	1ad3      	subs	r3, r2, r3
 8002fc4:	69ba      	ldr	r2, [r7, #24]
 8002fc6:	429a      	cmp	r2, r3
 8002fc8:	d21d      	bcs.n	8003006 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	68da      	ldr	r2, [r3, #12]
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002fd8:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	695a      	ldr	r2, [r3, #20]
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f022 0201 	bic.w	r2, r2, #1
 8002fe8:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2220      	movs	r2, #32
 8002fee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2220      	movs	r2, #32
 8002ff6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003002:	2303      	movs	r3, #3
 8003004:	e00f      	b.n	8003026 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	68bb      	ldr	r3, [r7, #8]
 800300e:	4013      	ands	r3, r2
 8003010:	68ba      	ldr	r2, [r7, #8]
 8003012:	429a      	cmp	r2, r3
 8003014:	bf0c      	ite	eq
 8003016:	2301      	moveq	r3, #1
 8003018:	2300      	movne	r3, #0
 800301a:	b2db      	uxtb	r3, r3
 800301c:	461a      	mov	r2, r3
 800301e:	79fb      	ldrb	r3, [r7, #7]
 8003020:	429a      	cmp	r2, r3
 8003022:	d0c3      	beq.n	8002fac <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003024:	2300      	movs	r3, #0
}
 8003026:	4618      	mov	r0, r3
 8003028:	3710      	adds	r7, #16
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}

0800302e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800302e:	b480      	push	{r7}
 8003030:	b085      	sub	sp, #20
 8003032:	af00      	add	r7, sp, #0
 8003034:	60f8      	str	r0, [r7, #12]
 8003036:	60b9      	str	r1, [r7, #8]
 8003038:	4613      	mov	r3, r2
 800303a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	68ba      	ldr	r2, [r7, #8]
 8003040:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	88fa      	ldrh	r2, [r7, #6]
 8003046:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	88fa      	ldrh	r2, [r7, #6]
 800304c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	2200      	movs	r2, #0
 8003052:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2222      	movs	r2, #34	; 0x22
 8003058:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	2200      	movs	r2, #0
 8003060:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	68da      	ldr	r2, [r3, #12]
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003072:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	695a      	ldr	r2, [r3, #20]
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f042 0201 	orr.w	r2, r2, #1
 8003082:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	68da      	ldr	r2, [r3, #12]
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f042 0220 	orr.w	r2, r2, #32
 8003092:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003094:	2300      	movs	r3, #0
}
 8003096:	4618      	mov	r0, r3
 8003098:	3714      	adds	r7, #20
 800309a:	46bd      	mov	sp, r7
 800309c:	bc80      	pop	{r7}
 800309e:	4770      	bx	lr

080030a0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b083      	sub	sp, #12
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	68da      	ldr	r2, [r3, #12]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80030b6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	695a      	ldr	r2, [r3, #20]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f022 0201 	bic.w	r2, r2, #1
 80030c6:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030cc:	2b01      	cmp	r3, #1
 80030ce:	d107      	bne.n	80030e0 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	68da      	ldr	r2, [r3, #12]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f022 0210 	bic.w	r2, r2, #16
 80030de:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2220      	movs	r2, #32
 80030e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2200      	movs	r2, #0
 80030ec:	631a      	str	r2, [r3, #48]	; 0x30
}
 80030ee:	bf00      	nop
 80030f0:	370c      	adds	r7, #12
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bc80      	pop	{r7}
 80030f6:	4770      	bx	lr

080030f8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b084      	sub	sp, #16
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003104:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2200      	movs	r2, #0
 800310a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2200      	movs	r2, #0
 8003110:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003112:	68f8      	ldr	r0, [r7, #12]
 8003114:	f7ff ff2d 	bl	8002f72 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003118:	bf00      	nop
 800311a:	3710      	adds	r7, #16
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}

08003120 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003120:	b480      	push	{r7}
 8003122:	b085      	sub	sp, #20
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800312e:	b2db      	uxtb	r3, r3
 8003130:	2b21      	cmp	r3, #33	; 0x21
 8003132:	d13e      	bne.n	80031b2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	689b      	ldr	r3, [r3, #8]
 8003138:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800313c:	d114      	bne.n	8003168 <UART_Transmit_IT+0x48>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	691b      	ldr	r3, [r3, #16]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d110      	bne.n	8003168 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6a1b      	ldr	r3, [r3, #32]
 800314a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	881b      	ldrh	r3, [r3, #0]
 8003150:	461a      	mov	r2, r3
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800315a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6a1b      	ldr	r3, [r3, #32]
 8003160:	1c9a      	adds	r2, r3, #2
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	621a      	str	r2, [r3, #32]
 8003166:	e008      	b.n	800317a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6a1b      	ldr	r3, [r3, #32]
 800316c:	1c59      	adds	r1, r3, #1
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	6211      	str	r1, [r2, #32]
 8003172:	781a      	ldrb	r2, [r3, #0]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800317e:	b29b      	uxth	r3, r3
 8003180:	3b01      	subs	r3, #1
 8003182:	b29b      	uxth	r3, r3
 8003184:	687a      	ldr	r2, [r7, #4]
 8003186:	4619      	mov	r1, r3
 8003188:	84d1      	strh	r1, [r2, #38]	; 0x26
 800318a:	2b00      	cmp	r3, #0
 800318c:	d10f      	bne.n	80031ae <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	68da      	ldr	r2, [r3, #12]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800319c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	68da      	ldr	r2, [r3, #12]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80031ac:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80031ae:	2300      	movs	r3, #0
 80031b0:	e000      	b.n	80031b4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80031b2:	2302      	movs	r3, #2
  }
}
 80031b4:	4618      	mov	r0, r3
 80031b6:	3714      	adds	r7, #20
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bc80      	pop	{r7}
 80031bc:	4770      	bx	lr

080031be <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80031be:	b580      	push	{r7, lr}
 80031c0:	b082      	sub	sp, #8
 80031c2:	af00      	add	r7, sp, #0
 80031c4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	68da      	ldr	r2, [r3, #12]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80031d4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2220      	movs	r2, #32
 80031da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	f7ff febe 	bl	8002f60 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80031e4:	2300      	movs	r3, #0
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	3708      	adds	r7, #8
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}

080031ee <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80031ee:	b580      	push	{r7, lr}
 80031f0:	b086      	sub	sp, #24
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80031fc:	b2db      	uxtb	r3, r3
 80031fe:	2b22      	cmp	r3, #34	; 0x22
 8003200:	f040 8099 	bne.w	8003336 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800320c:	d117      	bne.n	800323e <UART_Receive_IT+0x50>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	691b      	ldr	r3, [r3, #16]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d113      	bne.n	800323e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003216:	2300      	movs	r3, #0
 8003218:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800321e:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	b29b      	uxth	r3, r3
 8003228:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800322c:	b29a      	uxth	r2, r3
 800322e:	693b      	ldr	r3, [r7, #16]
 8003230:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003236:	1c9a      	adds	r2, r3, #2
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	629a      	str	r2, [r3, #40]	; 0x28
 800323c:	e026      	b.n	800328c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003242:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8003244:	2300      	movs	r3, #0
 8003246:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003250:	d007      	beq.n	8003262 <UART_Receive_IT+0x74>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d10a      	bne.n	8003270 <UART_Receive_IT+0x82>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	691b      	ldr	r3, [r3, #16]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d106      	bne.n	8003270 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	b2da      	uxtb	r2, r3
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	701a      	strb	r2, [r3, #0]
 800326e:	e008      	b.n	8003282 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	b2db      	uxtb	r3, r3
 8003278:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800327c:	b2da      	uxtb	r2, r3
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003286:	1c5a      	adds	r2, r3, #1
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003290:	b29b      	uxth	r3, r3
 8003292:	3b01      	subs	r3, #1
 8003294:	b29b      	uxth	r3, r3
 8003296:	687a      	ldr	r2, [r7, #4]
 8003298:	4619      	mov	r1, r3
 800329a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800329c:	2b00      	cmp	r3, #0
 800329e:	d148      	bne.n	8003332 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	68da      	ldr	r2, [r3, #12]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f022 0220 	bic.w	r2, r2, #32
 80032ae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	68da      	ldr	r2, [r3, #12]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80032be:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	695a      	ldr	r2, [r3, #20]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f022 0201 	bic.w	r2, r2, #1
 80032ce:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2220      	movs	r2, #32
 80032d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032dc:	2b01      	cmp	r3, #1
 80032de:	d123      	bne.n	8003328 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2200      	movs	r2, #0
 80032e4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	68da      	ldr	r2, [r3, #12]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f022 0210 	bic.w	r2, r2, #16
 80032f4:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f003 0310 	and.w	r3, r3, #16
 8003300:	2b10      	cmp	r3, #16
 8003302:	d10a      	bne.n	800331a <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003304:	2300      	movs	r3, #0
 8003306:	60fb      	str	r3, [r7, #12]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	60fb      	str	r3, [r7, #12]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	60fb      	str	r3, [r7, #12]
 8003318:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800331e:	4619      	mov	r1, r3
 8003320:	6878      	ldr	r0, [r7, #4]
 8003322:	f7ff fe2f 	bl	8002f84 <HAL_UARTEx_RxEventCallback>
 8003326:	e002      	b.n	800332e <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8003328:	6878      	ldr	r0, [r7, #4]
 800332a:	f7fd f8a7 	bl	800047c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800332e:	2300      	movs	r3, #0
 8003330:	e002      	b.n	8003338 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8003332:	2300      	movs	r3, #0
 8003334:	e000      	b.n	8003338 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8003336:	2302      	movs	r3, #2
  }
}
 8003338:	4618      	mov	r0, r3
 800333a:	3718      	adds	r7, #24
 800333c:	46bd      	mov	sp, r7
 800333e:	bd80      	pop	{r7, pc}

08003340 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b084      	sub	sp, #16
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	691b      	ldr	r3, [r3, #16]
 800334e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	68da      	ldr	r2, [r3, #12]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	430a      	orrs	r2, r1
 800335c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	689a      	ldr	r2, [r3, #8]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	691b      	ldr	r3, [r3, #16]
 8003366:	431a      	orrs	r2, r3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	695b      	ldr	r3, [r3, #20]
 800336c:	4313      	orrs	r3, r2
 800336e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	68db      	ldr	r3, [r3, #12]
 8003376:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800337a:	f023 030c 	bic.w	r3, r3, #12
 800337e:	687a      	ldr	r2, [r7, #4]
 8003380:	6812      	ldr	r2, [r2, #0]
 8003382:	68b9      	ldr	r1, [r7, #8]
 8003384:	430b      	orrs	r3, r1
 8003386:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	695b      	ldr	r3, [r3, #20]
 800338e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	699a      	ldr	r2, [r3, #24]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	430a      	orrs	r2, r1
 800339c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a2c      	ldr	r2, [pc, #176]	; (8003454 <UART_SetConfig+0x114>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d103      	bne.n	80033b0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80033a8:	f7fe fce6 	bl	8001d78 <HAL_RCC_GetPCLK2Freq>
 80033ac:	60f8      	str	r0, [r7, #12]
 80033ae:	e002      	b.n	80033b6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80033b0:	f7fe fcce 	bl	8001d50 <HAL_RCC_GetPCLK1Freq>
 80033b4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80033b6:	68fa      	ldr	r2, [r7, #12]
 80033b8:	4613      	mov	r3, r2
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	4413      	add	r3, r2
 80033be:	009a      	lsls	r2, r3, #2
 80033c0:	441a      	add	r2, r3
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	009b      	lsls	r3, r3, #2
 80033c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80033cc:	4a22      	ldr	r2, [pc, #136]	; (8003458 <UART_SetConfig+0x118>)
 80033ce:	fba2 2303 	umull	r2, r3, r2, r3
 80033d2:	095b      	lsrs	r3, r3, #5
 80033d4:	0119      	lsls	r1, r3, #4
 80033d6:	68fa      	ldr	r2, [r7, #12]
 80033d8:	4613      	mov	r3, r2
 80033da:	009b      	lsls	r3, r3, #2
 80033dc:	4413      	add	r3, r2
 80033de:	009a      	lsls	r2, r3, #2
 80033e0:	441a      	add	r2, r3
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	009b      	lsls	r3, r3, #2
 80033e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80033ec:	4b1a      	ldr	r3, [pc, #104]	; (8003458 <UART_SetConfig+0x118>)
 80033ee:	fba3 0302 	umull	r0, r3, r3, r2
 80033f2:	095b      	lsrs	r3, r3, #5
 80033f4:	2064      	movs	r0, #100	; 0x64
 80033f6:	fb00 f303 	mul.w	r3, r0, r3
 80033fa:	1ad3      	subs	r3, r2, r3
 80033fc:	011b      	lsls	r3, r3, #4
 80033fe:	3332      	adds	r3, #50	; 0x32
 8003400:	4a15      	ldr	r2, [pc, #84]	; (8003458 <UART_SetConfig+0x118>)
 8003402:	fba2 2303 	umull	r2, r3, r2, r3
 8003406:	095b      	lsrs	r3, r3, #5
 8003408:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800340c:	4419      	add	r1, r3
 800340e:	68fa      	ldr	r2, [r7, #12]
 8003410:	4613      	mov	r3, r2
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	4413      	add	r3, r2
 8003416:	009a      	lsls	r2, r3, #2
 8003418:	441a      	add	r2, r3
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	009b      	lsls	r3, r3, #2
 8003420:	fbb2 f2f3 	udiv	r2, r2, r3
 8003424:	4b0c      	ldr	r3, [pc, #48]	; (8003458 <UART_SetConfig+0x118>)
 8003426:	fba3 0302 	umull	r0, r3, r3, r2
 800342a:	095b      	lsrs	r3, r3, #5
 800342c:	2064      	movs	r0, #100	; 0x64
 800342e:	fb00 f303 	mul.w	r3, r0, r3
 8003432:	1ad3      	subs	r3, r2, r3
 8003434:	011b      	lsls	r3, r3, #4
 8003436:	3332      	adds	r3, #50	; 0x32
 8003438:	4a07      	ldr	r2, [pc, #28]	; (8003458 <UART_SetConfig+0x118>)
 800343a:	fba2 2303 	umull	r2, r3, r2, r3
 800343e:	095b      	lsrs	r3, r3, #5
 8003440:	f003 020f 	and.w	r2, r3, #15
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	440a      	add	r2, r1
 800344a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800344c:	bf00      	nop
 800344e:	3710      	adds	r7, #16
 8003450:	46bd      	mov	sp, r7
 8003452:	bd80      	pop	{r7, pc}
 8003454:	40013800 	.word	0x40013800
 8003458:	51eb851f 	.word	0x51eb851f

0800345c <atoi>:
 800345c:	220a      	movs	r2, #10
 800345e:	2100      	movs	r1, #0
 8003460:	f000 b934 	b.w	80036cc <strtol>

08003464 <__errno>:
 8003464:	4b01      	ldr	r3, [pc, #4]	; (800346c <__errno+0x8>)
 8003466:	6818      	ldr	r0, [r3, #0]
 8003468:	4770      	bx	lr
 800346a:	bf00      	nop
 800346c:	2000000c 	.word	0x2000000c

08003470 <__libc_init_array>:
 8003470:	b570      	push	{r4, r5, r6, lr}
 8003472:	2600      	movs	r6, #0
 8003474:	4d0c      	ldr	r5, [pc, #48]	; (80034a8 <__libc_init_array+0x38>)
 8003476:	4c0d      	ldr	r4, [pc, #52]	; (80034ac <__libc_init_array+0x3c>)
 8003478:	1b64      	subs	r4, r4, r5
 800347a:	10a4      	asrs	r4, r4, #2
 800347c:	42a6      	cmp	r6, r4
 800347e:	d109      	bne.n	8003494 <__libc_init_array+0x24>
 8003480:	f001 faac 	bl	80049dc <_init>
 8003484:	2600      	movs	r6, #0
 8003486:	4d0a      	ldr	r5, [pc, #40]	; (80034b0 <__libc_init_array+0x40>)
 8003488:	4c0a      	ldr	r4, [pc, #40]	; (80034b4 <__libc_init_array+0x44>)
 800348a:	1b64      	subs	r4, r4, r5
 800348c:	10a4      	asrs	r4, r4, #2
 800348e:	42a6      	cmp	r6, r4
 8003490:	d105      	bne.n	800349e <__libc_init_array+0x2e>
 8003492:	bd70      	pop	{r4, r5, r6, pc}
 8003494:	f855 3b04 	ldr.w	r3, [r5], #4
 8003498:	4798      	blx	r3
 800349a:	3601      	adds	r6, #1
 800349c:	e7ee      	b.n	800347c <__libc_init_array+0xc>
 800349e:	f855 3b04 	ldr.w	r3, [r5], #4
 80034a2:	4798      	blx	r3
 80034a4:	3601      	adds	r6, #1
 80034a6:	e7f2      	b.n	800348e <__libc_init_array+0x1e>
 80034a8:	08004e4c 	.word	0x08004e4c
 80034ac:	08004e4c 	.word	0x08004e4c
 80034b0:	08004e4c 	.word	0x08004e4c
 80034b4:	08004e50 	.word	0x08004e50

080034b8 <memset>:
 80034b8:	4603      	mov	r3, r0
 80034ba:	4402      	add	r2, r0
 80034bc:	4293      	cmp	r3, r2
 80034be:	d100      	bne.n	80034c2 <memset+0xa>
 80034c0:	4770      	bx	lr
 80034c2:	f803 1b01 	strb.w	r1, [r3], #1
 80034c6:	e7f9      	b.n	80034bc <memset+0x4>

080034c8 <siprintf>:
 80034c8:	b40e      	push	{r1, r2, r3}
 80034ca:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80034ce:	b500      	push	{lr}
 80034d0:	b09c      	sub	sp, #112	; 0x70
 80034d2:	ab1d      	add	r3, sp, #116	; 0x74
 80034d4:	9002      	str	r0, [sp, #8]
 80034d6:	9006      	str	r0, [sp, #24]
 80034d8:	9107      	str	r1, [sp, #28]
 80034da:	9104      	str	r1, [sp, #16]
 80034dc:	4808      	ldr	r0, [pc, #32]	; (8003500 <siprintf+0x38>)
 80034de:	4909      	ldr	r1, [pc, #36]	; (8003504 <siprintf+0x3c>)
 80034e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80034e4:	9105      	str	r1, [sp, #20]
 80034e6:	6800      	ldr	r0, [r0, #0]
 80034e8:	a902      	add	r1, sp, #8
 80034ea:	9301      	str	r3, [sp, #4]
 80034ec:	f000 fa32 	bl	8003954 <_svfiprintf_r>
 80034f0:	2200      	movs	r2, #0
 80034f2:	9b02      	ldr	r3, [sp, #8]
 80034f4:	701a      	strb	r2, [r3, #0]
 80034f6:	b01c      	add	sp, #112	; 0x70
 80034f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80034fc:	b003      	add	sp, #12
 80034fe:	4770      	bx	lr
 8003500:	2000000c 	.word	0x2000000c
 8003504:	ffff0208 	.word	0xffff0208

08003508 <strtok>:
 8003508:	4b16      	ldr	r3, [pc, #88]	; (8003564 <strtok+0x5c>)
 800350a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800350e:	681f      	ldr	r7, [r3, #0]
 8003510:	4605      	mov	r5, r0
 8003512:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 8003514:	460e      	mov	r6, r1
 8003516:	b9ec      	cbnz	r4, 8003554 <strtok+0x4c>
 8003518:	2050      	movs	r0, #80	; 0x50
 800351a:	f000 f911 	bl	8003740 <malloc>
 800351e:	4602      	mov	r2, r0
 8003520:	65b8      	str	r0, [r7, #88]	; 0x58
 8003522:	b920      	cbnz	r0, 800352e <strtok+0x26>
 8003524:	2157      	movs	r1, #87	; 0x57
 8003526:	4b10      	ldr	r3, [pc, #64]	; (8003568 <strtok+0x60>)
 8003528:	4810      	ldr	r0, [pc, #64]	; (800356c <strtok+0x64>)
 800352a:	f000 f8d9 	bl	80036e0 <__assert_func>
 800352e:	e9c0 4400 	strd	r4, r4, [r0]
 8003532:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8003536:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800353a:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800353e:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8003542:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8003546:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800354a:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800354e:	6184      	str	r4, [r0, #24]
 8003550:	7704      	strb	r4, [r0, #28]
 8003552:	6244      	str	r4, [r0, #36]	; 0x24
 8003554:	4631      	mov	r1, r6
 8003556:	4628      	mov	r0, r5
 8003558:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800355a:	2301      	movs	r3, #1
 800355c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003560:	f000 b806 	b.w	8003570 <__strtok_r>
 8003564:	2000000c 	.word	0x2000000c
 8003568:	08004c04 	.word	0x08004c04
 800356c:	08004c1b 	.word	0x08004c1b

08003570 <__strtok_r>:
 8003570:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003572:	b908      	cbnz	r0, 8003578 <__strtok_r+0x8>
 8003574:	6810      	ldr	r0, [r2, #0]
 8003576:	b188      	cbz	r0, 800359c <__strtok_r+0x2c>
 8003578:	4604      	mov	r4, r0
 800357a:	460f      	mov	r7, r1
 800357c:	4620      	mov	r0, r4
 800357e:	f814 5b01 	ldrb.w	r5, [r4], #1
 8003582:	f817 6b01 	ldrb.w	r6, [r7], #1
 8003586:	b91e      	cbnz	r6, 8003590 <__strtok_r+0x20>
 8003588:	b965      	cbnz	r5, 80035a4 <__strtok_r+0x34>
 800358a:	4628      	mov	r0, r5
 800358c:	6015      	str	r5, [r2, #0]
 800358e:	e005      	b.n	800359c <__strtok_r+0x2c>
 8003590:	42b5      	cmp	r5, r6
 8003592:	d1f6      	bne.n	8003582 <__strtok_r+0x12>
 8003594:	2b00      	cmp	r3, #0
 8003596:	d1f0      	bne.n	800357a <__strtok_r+0xa>
 8003598:	6014      	str	r4, [r2, #0]
 800359a:	7003      	strb	r3, [r0, #0]
 800359c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800359e:	461c      	mov	r4, r3
 80035a0:	e00c      	b.n	80035bc <__strtok_r+0x4c>
 80035a2:	b915      	cbnz	r5, 80035aa <__strtok_r+0x3a>
 80035a4:	460e      	mov	r6, r1
 80035a6:	f814 3b01 	ldrb.w	r3, [r4], #1
 80035aa:	f816 5b01 	ldrb.w	r5, [r6], #1
 80035ae:	42ab      	cmp	r3, r5
 80035b0:	d1f7      	bne.n	80035a2 <__strtok_r+0x32>
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d0f3      	beq.n	800359e <__strtok_r+0x2e>
 80035b6:	2300      	movs	r3, #0
 80035b8:	f804 3c01 	strb.w	r3, [r4, #-1]
 80035bc:	6014      	str	r4, [r2, #0]
 80035be:	e7ed      	b.n	800359c <__strtok_r+0x2c>

080035c0 <_strtol_l.isra.0>:
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035c6:	4686      	mov	lr, r0
 80035c8:	d001      	beq.n	80035ce <_strtol_l.isra.0+0xe>
 80035ca:	2b24      	cmp	r3, #36	; 0x24
 80035cc:	d906      	bls.n	80035dc <_strtol_l.isra.0+0x1c>
 80035ce:	f7ff ff49 	bl	8003464 <__errno>
 80035d2:	2316      	movs	r3, #22
 80035d4:	6003      	str	r3, [r0, #0]
 80035d6:	2000      	movs	r0, #0
 80035d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035dc:	468c      	mov	ip, r1
 80035de:	4e3a      	ldr	r6, [pc, #232]	; (80036c8 <_strtol_l.isra.0+0x108>)
 80035e0:	4660      	mov	r0, ip
 80035e2:	f81c 4b01 	ldrb.w	r4, [ip], #1
 80035e6:	5da5      	ldrb	r5, [r4, r6]
 80035e8:	f015 0508 	ands.w	r5, r5, #8
 80035ec:	d1f8      	bne.n	80035e0 <_strtol_l.isra.0+0x20>
 80035ee:	2c2d      	cmp	r4, #45	; 0x2d
 80035f0:	d133      	bne.n	800365a <_strtol_l.isra.0+0x9a>
 80035f2:	f04f 0801 	mov.w	r8, #1
 80035f6:	f89c 4000 	ldrb.w	r4, [ip]
 80035fa:	f100 0c02 	add.w	ip, r0, #2
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d05d      	beq.n	80036be <_strtol_l.isra.0+0xfe>
 8003602:	2b10      	cmp	r3, #16
 8003604:	d10c      	bne.n	8003620 <_strtol_l.isra.0+0x60>
 8003606:	2c30      	cmp	r4, #48	; 0x30
 8003608:	d10a      	bne.n	8003620 <_strtol_l.isra.0+0x60>
 800360a:	f89c 0000 	ldrb.w	r0, [ip]
 800360e:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8003612:	2858      	cmp	r0, #88	; 0x58
 8003614:	d14e      	bne.n	80036b4 <_strtol_l.isra.0+0xf4>
 8003616:	2310      	movs	r3, #16
 8003618:	f89c 4001 	ldrb.w	r4, [ip, #1]
 800361c:	f10c 0c02 	add.w	ip, ip, #2
 8003620:	2500      	movs	r5, #0
 8003622:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 8003626:	3f01      	subs	r7, #1
 8003628:	fbb7 f9f3 	udiv	r9, r7, r3
 800362c:	4628      	mov	r0, r5
 800362e:	fb03 7a19 	mls	sl, r3, r9, r7
 8003632:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 8003636:	2e09      	cmp	r6, #9
 8003638:	d818      	bhi.n	800366c <_strtol_l.isra.0+0xac>
 800363a:	4634      	mov	r4, r6
 800363c:	42a3      	cmp	r3, r4
 800363e:	dd24      	ble.n	800368a <_strtol_l.isra.0+0xca>
 8003640:	2d00      	cmp	r5, #0
 8003642:	db1f      	blt.n	8003684 <_strtol_l.isra.0+0xc4>
 8003644:	4581      	cmp	r9, r0
 8003646:	d31d      	bcc.n	8003684 <_strtol_l.isra.0+0xc4>
 8003648:	d101      	bne.n	800364e <_strtol_l.isra.0+0x8e>
 800364a:	45a2      	cmp	sl, r4
 800364c:	db1a      	blt.n	8003684 <_strtol_l.isra.0+0xc4>
 800364e:	2501      	movs	r5, #1
 8003650:	fb00 4003 	mla	r0, r0, r3, r4
 8003654:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8003658:	e7eb      	b.n	8003632 <_strtol_l.isra.0+0x72>
 800365a:	2c2b      	cmp	r4, #43	; 0x2b
 800365c:	bf08      	it	eq
 800365e:	f89c 4000 	ldrbeq.w	r4, [ip]
 8003662:	46a8      	mov	r8, r5
 8003664:	bf08      	it	eq
 8003666:	f100 0c02 	addeq.w	ip, r0, #2
 800366a:	e7c8      	b.n	80035fe <_strtol_l.isra.0+0x3e>
 800366c:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8003670:	2e19      	cmp	r6, #25
 8003672:	d801      	bhi.n	8003678 <_strtol_l.isra.0+0xb8>
 8003674:	3c37      	subs	r4, #55	; 0x37
 8003676:	e7e1      	b.n	800363c <_strtol_l.isra.0+0x7c>
 8003678:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 800367c:	2e19      	cmp	r6, #25
 800367e:	d804      	bhi.n	800368a <_strtol_l.isra.0+0xca>
 8003680:	3c57      	subs	r4, #87	; 0x57
 8003682:	e7db      	b.n	800363c <_strtol_l.isra.0+0x7c>
 8003684:	f04f 35ff 	mov.w	r5, #4294967295
 8003688:	e7e4      	b.n	8003654 <_strtol_l.isra.0+0x94>
 800368a:	2d00      	cmp	r5, #0
 800368c:	da08      	bge.n	80036a0 <_strtol_l.isra.0+0xe0>
 800368e:	2322      	movs	r3, #34	; 0x22
 8003690:	4638      	mov	r0, r7
 8003692:	f8ce 3000 	str.w	r3, [lr]
 8003696:	2a00      	cmp	r2, #0
 8003698:	d09e      	beq.n	80035d8 <_strtol_l.isra.0+0x18>
 800369a:	f10c 31ff 	add.w	r1, ip, #4294967295
 800369e:	e007      	b.n	80036b0 <_strtol_l.isra.0+0xf0>
 80036a0:	f1b8 0f00 	cmp.w	r8, #0
 80036a4:	d000      	beq.n	80036a8 <_strtol_l.isra.0+0xe8>
 80036a6:	4240      	negs	r0, r0
 80036a8:	2a00      	cmp	r2, #0
 80036aa:	d095      	beq.n	80035d8 <_strtol_l.isra.0+0x18>
 80036ac:	2d00      	cmp	r5, #0
 80036ae:	d1f4      	bne.n	800369a <_strtol_l.isra.0+0xda>
 80036b0:	6011      	str	r1, [r2, #0]
 80036b2:	e791      	b.n	80035d8 <_strtol_l.isra.0+0x18>
 80036b4:	2430      	movs	r4, #48	; 0x30
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d1b2      	bne.n	8003620 <_strtol_l.isra.0+0x60>
 80036ba:	2308      	movs	r3, #8
 80036bc:	e7b0      	b.n	8003620 <_strtol_l.isra.0+0x60>
 80036be:	2c30      	cmp	r4, #48	; 0x30
 80036c0:	d0a3      	beq.n	800360a <_strtol_l.isra.0+0x4a>
 80036c2:	230a      	movs	r3, #10
 80036c4:	e7ac      	b.n	8003620 <_strtol_l.isra.0+0x60>
 80036c6:	bf00      	nop
 80036c8:	08004cb9 	.word	0x08004cb9

080036cc <strtol>:
 80036cc:	4613      	mov	r3, r2
 80036ce:	460a      	mov	r2, r1
 80036d0:	4601      	mov	r1, r0
 80036d2:	4802      	ldr	r0, [pc, #8]	; (80036dc <strtol+0x10>)
 80036d4:	6800      	ldr	r0, [r0, #0]
 80036d6:	f7ff bf73 	b.w	80035c0 <_strtol_l.isra.0>
 80036da:	bf00      	nop
 80036dc:	2000000c 	.word	0x2000000c

080036e0 <__assert_func>:
 80036e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80036e2:	4614      	mov	r4, r2
 80036e4:	461a      	mov	r2, r3
 80036e6:	4b09      	ldr	r3, [pc, #36]	; (800370c <__assert_func+0x2c>)
 80036e8:	4605      	mov	r5, r0
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	68d8      	ldr	r0, [r3, #12]
 80036ee:	b14c      	cbz	r4, 8003704 <__assert_func+0x24>
 80036f0:	4b07      	ldr	r3, [pc, #28]	; (8003710 <__assert_func+0x30>)
 80036f2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80036f6:	9100      	str	r1, [sp, #0]
 80036f8:	462b      	mov	r3, r5
 80036fa:	4906      	ldr	r1, [pc, #24]	; (8003714 <__assert_func+0x34>)
 80036fc:	f000 f80e 	bl	800371c <fiprintf>
 8003700:	f000 fde6 	bl	80042d0 <abort>
 8003704:	4b04      	ldr	r3, [pc, #16]	; (8003718 <__assert_func+0x38>)
 8003706:	461c      	mov	r4, r3
 8003708:	e7f3      	b.n	80036f2 <__assert_func+0x12>
 800370a:	bf00      	nop
 800370c:	2000000c 	.word	0x2000000c
 8003710:	08004c7c 	.word	0x08004c7c
 8003714:	08004c89 	.word	0x08004c89
 8003718:	08004cb7 	.word	0x08004cb7

0800371c <fiprintf>:
 800371c:	b40e      	push	{r1, r2, r3}
 800371e:	b503      	push	{r0, r1, lr}
 8003720:	4601      	mov	r1, r0
 8003722:	ab03      	add	r3, sp, #12
 8003724:	4805      	ldr	r0, [pc, #20]	; (800373c <fiprintf+0x20>)
 8003726:	f853 2b04 	ldr.w	r2, [r3], #4
 800372a:	6800      	ldr	r0, [r0, #0]
 800372c:	9301      	str	r3, [sp, #4]
 800372e:	f000 fa39 	bl	8003ba4 <_vfiprintf_r>
 8003732:	b002      	add	sp, #8
 8003734:	f85d eb04 	ldr.w	lr, [sp], #4
 8003738:	b003      	add	sp, #12
 800373a:	4770      	bx	lr
 800373c:	2000000c 	.word	0x2000000c

08003740 <malloc>:
 8003740:	4b02      	ldr	r3, [pc, #8]	; (800374c <malloc+0xc>)
 8003742:	4601      	mov	r1, r0
 8003744:	6818      	ldr	r0, [r3, #0]
 8003746:	f000 b84f 	b.w	80037e8 <_malloc_r>
 800374a:	bf00      	nop
 800374c:	2000000c 	.word	0x2000000c

08003750 <_free_r>:
 8003750:	b538      	push	{r3, r4, r5, lr}
 8003752:	4605      	mov	r5, r0
 8003754:	2900      	cmp	r1, #0
 8003756:	d043      	beq.n	80037e0 <_free_r+0x90>
 8003758:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800375c:	1f0c      	subs	r4, r1, #4
 800375e:	2b00      	cmp	r3, #0
 8003760:	bfb8      	it	lt
 8003762:	18e4      	addlt	r4, r4, r3
 8003764:	f001 f810 	bl	8004788 <__malloc_lock>
 8003768:	4a1e      	ldr	r2, [pc, #120]	; (80037e4 <_free_r+0x94>)
 800376a:	6813      	ldr	r3, [r2, #0]
 800376c:	4610      	mov	r0, r2
 800376e:	b933      	cbnz	r3, 800377e <_free_r+0x2e>
 8003770:	6063      	str	r3, [r4, #4]
 8003772:	6014      	str	r4, [r2, #0]
 8003774:	4628      	mov	r0, r5
 8003776:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800377a:	f001 b80b 	b.w	8004794 <__malloc_unlock>
 800377e:	42a3      	cmp	r3, r4
 8003780:	d90a      	bls.n	8003798 <_free_r+0x48>
 8003782:	6821      	ldr	r1, [r4, #0]
 8003784:	1862      	adds	r2, r4, r1
 8003786:	4293      	cmp	r3, r2
 8003788:	bf01      	itttt	eq
 800378a:	681a      	ldreq	r2, [r3, #0]
 800378c:	685b      	ldreq	r3, [r3, #4]
 800378e:	1852      	addeq	r2, r2, r1
 8003790:	6022      	streq	r2, [r4, #0]
 8003792:	6063      	str	r3, [r4, #4]
 8003794:	6004      	str	r4, [r0, #0]
 8003796:	e7ed      	b.n	8003774 <_free_r+0x24>
 8003798:	461a      	mov	r2, r3
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	b10b      	cbz	r3, 80037a2 <_free_r+0x52>
 800379e:	42a3      	cmp	r3, r4
 80037a0:	d9fa      	bls.n	8003798 <_free_r+0x48>
 80037a2:	6811      	ldr	r1, [r2, #0]
 80037a4:	1850      	adds	r0, r2, r1
 80037a6:	42a0      	cmp	r0, r4
 80037a8:	d10b      	bne.n	80037c2 <_free_r+0x72>
 80037aa:	6820      	ldr	r0, [r4, #0]
 80037ac:	4401      	add	r1, r0
 80037ae:	1850      	adds	r0, r2, r1
 80037b0:	4283      	cmp	r3, r0
 80037b2:	6011      	str	r1, [r2, #0]
 80037b4:	d1de      	bne.n	8003774 <_free_r+0x24>
 80037b6:	6818      	ldr	r0, [r3, #0]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	4401      	add	r1, r0
 80037bc:	6011      	str	r1, [r2, #0]
 80037be:	6053      	str	r3, [r2, #4]
 80037c0:	e7d8      	b.n	8003774 <_free_r+0x24>
 80037c2:	d902      	bls.n	80037ca <_free_r+0x7a>
 80037c4:	230c      	movs	r3, #12
 80037c6:	602b      	str	r3, [r5, #0]
 80037c8:	e7d4      	b.n	8003774 <_free_r+0x24>
 80037ca:	6820      	ldr	r0, [r4, #0]
 80037cc:	1821      	adds	r1, r4, r0
 80037ce:	428b      	cmp	r3, r1
 80037d0:	bf01      	itttt	eq
 80037d2:	6819      	ldreq	r1, [r3, #0]
 80037d4:	685b      	ldreq	r3, [r3, #4]
 80037d6:	1809      	addeq	r1, r1, r0
 80037d8:	6021      	streq	r1, [r4, #0]
 80037da:	6063      	str	r3, [r4, #4]
 80037dc:	6054      	str	r4, [r2, #4]
 80037de:	e7c9      	b.n	8003774 <_free_r+0x24>
 80037e0:	bd38      	pop	{r3, r4, r5, pc}
 80037e2:	bf00      	nop
 80037e4:	20000090 	.word	0x20000090

080037e8 <_malloc_r>:
 80037e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037ea:	1ccd      	adds	r5, r1, #3
 80037ec:	f025 0503 	bic.w	r5, r5, #3
 80037f0:	3508      	adds	r5, #8
 80037f2:	2d0c      	cmp	r5, #12
 80037f4:	bf38      	it	cc
 80037f6:	250c      	movcc	r5, #12
 80037f8:	2d00      	cmp	r5, #0
 80037fa:	4606      	mov	r6, r0
 80037fc:	db01      	blt.n	8003802 <_malloc_r+0x1a>
 80037fe:	42a9      	cmp	r1, r5
 8003800:	d903      	bls.n	800380a <_malloc_r+0x22>
 8003802:	230c      	movs	r3, #12
 8003804:	6033      	str	r3, [r6, #0]
 8003806:	2000      	movs	r0, #0
 8003808:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800380a:	f000 ffbd 	bl	8004788 <__malloc_lock>
 800380e:	4921      	ldr	r1, [pc, #132]	; (8003894 <_malloc_r+0xac>)
 8003810:	680a      	ldr	r2, [r1, #0]
 8003812:	4614      	mov	r4, r2
 8003814:	b99c      	cbnz	r4, 800383e <_malloc_r+0x56>
 8003816:	4f20      	ldr	r7, [pc, #128]	; (8003898 <_malloc_r+0xb0>)
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	b923      	cbnz	r3, 8003826 <_malloc_r+0x3e>
 800381c:	4621      	mov	r1, r4
 800381e:	4630      	mov	r0, r6
 8003820:	f000 fc86 	bl	8004130 <_sbrk_r>
 8003824:	6038      	str	r0, [r7, #0]
 8003826:	4629      	mov	r1, r5
 8003828:	4630      	mov	r0, r6
 800382a:	f000 fc81 	bl	8004130 <_sbrk_r>
 800382e:	1c43      	adds	r3, r0, #1
 8003830:	d123      	bne.n	800387a <_malloc_r+0x92>
 8003832:	230c      	movs	r3, #12
 8003834:	4630      	mov	r0, r6
 8003836:	6033      	str	r3, [r6, #0]
 8003838:	f000 ffac 	bl	8004794 <__malloc_unlock>
 800383c:	e7e3      	b.n	8003806 <_malloc_r+0x1e>
 800383e:	6823      	ldr	r3, [r4, #0]
 8003840:	1b5b      	subs	r3, r3, r5
 8003842:	d417      	bmi.n	8003874 <_malloc_r+0x8c>
 8003844:	2b0b      	cmp	r3, #11
 8003846:	d903      	bls.n	8003850 <_malloc_r+0x68>
 8003848:	6023      	str	r3, [r4, #0]
 800384a:	441c      	add	r4, r3
 800384c:	6025      	str	r5, [r4, #0]
 800384e:	e004      	b.n	800385a <_malloc_r+0x72>
 8003850:	6863      	ldr	r3, [r4, #4]
 8003852:	42a2      	cmp	r2, r4
 8003854:	bf0c      	ite	eq
 8003856:	600b      	streq	r3, [r1, #0]
 8003858:	6053      	strne	r3, [r2, #4]
 800385a:	4630      	mov	r0, r6
 800385c:	f000 ff9a 	bl	8004794 <__malloc_unlock>
 8003860:	f104 000b 	add.w	r0, r4, #11
 8003864:	1d23      	adds	r3, r4, #4
 8003866:	f020 0007 	bic.w	r0, r0, #7
 800386a:	1ac2      	subs	r2, r0, r3
 800386c:	d0cc      	beq.n	8003808 <_malloc_r+0x20>
 800386e:	1a1b      	subs	r3, r3, r0
 8003870:	50a3      	str	r3, [r4, r2]
 8003872:	e7c9      	b.n	8003808 <_malloc_r+0x20>
 8003874:	4622      	mov	r2, r4
 8003876:	6864      	ldr	r4, [r4, #4]
 8003878:	e7cc      	b.n	8003814 <_malloc_r+0x2c>
 800387a:	1cc4      	adds	r4, r0, #3
 800387c:	f024 0403 	bic.w	r4, r4, #3
 8003880:	42a0      	cmp	r0, r4
 8003882:	d0e3      	beq.n	800384c <_malloc_r+0x64>
 8003884:	1a21      	subs	r1, r4, r0
 8003886:	4630      	mov	r0, r6
 8003888:	f000 fc52 	bl	8004130 <_sbrk_r>
 800388c:	3001      	adds	r0, #1
 800388e:	d1dd      	bne.n	800384c <_malloc_r+0x64>
 8003890:	e7cf      	b.n	8003832 <_malloc_r+0x4a>
 8003892:	bf00      	nop
 8003894:	20000090 	.word	0x20000090
 8003898:	20000094 	.word	0x20000094

0800389c <__ssputs_r>:
 800389c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80038a0:	688e      	ldr	r6, [r1, #8]
 80038a2:	4682      	mov	sl, r0
 80038a4:	429e      	cmp	r6, r3
 80038a6:	460c      	mov	r4, r1
 80038a8:	4690      	mov	r8, r2
 80038aa:	461f      	mov	r7, r3
 80038ac:	d838      	bhi.n	8003920 <__ssputs_r+0x84>
 80038ae:	898a      	ldrh	r2, [r1, #12]
 80038b0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80038b4:	d032      	beq.n	800391c <__ssputs_r+0x80>
 80038b6:	6825      	ldr	r5, [r4, #0]
 80038b8:	6909      	ldr	r1, [r1, #16]
 80038ba:	3301      	adds	r3, #1
 80038bc:	eba5 0901 	sub.w	r9, r5, r1
 80038c0:	6965      	ldr	r5, [r4, #20]
 80038c2:	444b      	add	r3, r9
 80038c4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80038c8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80038cc:	106d      	asrs	r5, r5, #1
 80038ce:	429d      	cmp	r5, r3
 80038d0:	bf38      	it	cc
 80038d2:	461d      	movcc	r5, r3
 80038d4:	0553      	lsls	r3, r2, #21
 80038d6:	d531      	bpl.n	800393c <__ssputs_r+0xa0>
 80038d8:	4629      	mov	r1, r5
 80038da:	f7ff ff85 	bl	80037e8 <_malloc_r>
 80038de:	4606      	mov	r6, r0
 80038e0:	b950      	cbnz	r0, 80038f8 <__ssputs_r+0x5c>
 80038e2:	230c      	movs	r3, #12
 80038e4:	f04f 30ff 	mov.w	r0, #4294967295
 80038e8:	f8ca 3000 	str.w	r3, [sl]
 80038ec:	89a3      	ldrh	r3, [r4, #12]
 80038ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80038f2:	81a3      	strh	r3, [r4, #12]
 80038f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038f8:	464a      	mov	r2, r9
 80038fa:	6921      	ldr	r1, [r4, #16]
 80038fc:	f000 ff1c 	bl	8004738 <memcpy>
 8003900:	89a3      	ldrh	r3, [r4, #12]
 8003902:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003906:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800390a:	81a3      	strh	r3, [r4, #12]
 800390c:	6126      	str	r6, [r4, #16]
 800390e:	444e      	add	r6, r9
 8003910:	6026      	str	r6, [r4, #0]
 8003912:	463e      	mov	r6, r7
 8003914:	6165      	str	r5, [r4, #20]
 8003916:	eba5 0509 	sub.w	r5, r5, r9
 800391a:	60a5      	str	r5, [r4, #8]
 800391c:	42be      	cmp	r6, r7
 800391e:	d900      	bls.n	8003922 <__ssputs_r+0x86>
 8003920:	463e      	mov	r6, r7
 8003922:	4632      	mov	r2, r6
 8003924:	4641      	mov	r1, r8
 8003926:	6820      	ldr	r0, [r4, #0]
 8003928:	f000 ff14 	bl	8004754 <memmove>
 800392c:	68a3      	ldr	r3, [r4, #8]
 800392e:	6822      	ldr	r2, [r4, #0]
 8003930:	1b9b      	subs	r3, r3, r6
 8003932:	4432      	add	r2, r6
 8003934:	2000      	movs	r0, #0
 8003936:	60a3      	str	r3, [r4, #8]
 8003938:	6022      	str	r2, [r4, #0]
 800393a:	e7db      	b.n	80038f4 <__ssputs_r+0x58>
 800393c:	462a      	mov	r2, r5
 800393e:	f000 ff2f 	bl	80047a0 <_realloc_r>
 8003942:	4606      	mov	r6, r0
 8003944:	2800      	cmp	r0, #0
 8003946:	d1e1      	bne.n	800390c <__ssputs_r+0x70>
 8003948:	4650      	mov	r0, sl
 800394a:	6921      	ldr	r1, [r4, #16]
 800394c:	f7ff ff00 	bl	8003750 <_free_r>
 8003950:	e7c7      	b.n	80038e2 <__ssputs_r+0x46>
	...

08003954 <_svfiprintf_r>:
 8003954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003958:	4698      	mov	r8, r3
 800395a:	898b      	ldrh	r3, [r1, #12]
 800395c:	4607      	mov	r7, r0
 800395e:	061b      	lsls	r3, r3, #24
 8003960:	460d      	mov	r5, r1
 8003962:	4614      	mov	r4, r2
 8003964:	b09d      	sub	sp, #116	; 0x74
 8003966:	d50e      	bpl.n	8003986 <_svfiprintf_r+0x32>
 8003968:	690b      	ldr	r3, [r1, #16]
 800396a:	b963      	cbnz	r3, 8003986 <_svfiprintf_r+0x32>
 800396c:	2140      	movs	r1, #64	; 0x40
 800396e:	f7ff ff3b 	bl	80037e8 <_malloc_r>
 8003972:	6028      	str	r0, [r5, #0]
 8003974:	6128      	str	r0, [r5, #16]
 8003976:	b920      	cbnz	r0, 8003982 <_svfiprintf_r+0x2e>
 8003978:	230c      	movs	r3, #12
 800397a:	603b      	str	r3, [r7, #0]
 800397c:	f04f 30ff 	mov.w	r0, #4294967295
 8003980:	e0d1      	b.n	8003b26 <_svfiprintf_r+0x1d2>
 8003982:	2340      	movs	r3, #64	; 0x40
 8003984:	616b      	str	r3, [r5, #20]
 8003986:	2300      	movs	r3, #0
 8003988:	9309      	str	r3, [sp, #36]	; 0x24
 800398a:	2320      	movs	r3, #32
 800398c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003990:	2330      	movs	r3, #48	; 0x30
 8003992:	f04f 0901 	mov.w	r9, #1
 8003996:	f8cd 800c 	str.w	r8, [sp, #12]
 800399a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003b40 <_svfiprintf_r+0x1ec>
 800399e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80039a2:	4623      	mov	r3, r4
 80039a4:	469a      	mov	sl, r3
 80039a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80039aa:	b10a      	cbz	r2, 80039b0 <_svfiprintf_r+0x5c>
 80039ac:	2a25      	cmp	r2, #37	; 0x25
 80039ae:	d1f9      	bne.n	80039a4 <_svfiprintf_r+0x50>
 80039b0:	ebba 0b04 	subs.w	fp, sl, r4
 80039b4:	d00b      	beq.n	80039ce <_svfiprintf_r+0x7a>
 80039b6:	465b      	mov	r3, fp
 80039b8:	4622      	mov	r2, r4
 80039ba:	4629      	mov	r1, r5
 80039bc:	4638      	mov	r0, r7
 80039be:	f7ff ff6d 	bl	800389c <__ssputs_r>
 80039c2:	3001      	adds	r0, #1
 80039c4:	f000 80aa 	beq.w	8003b1c <_svfiprintf_r+0x1c8>
 80039c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80039ca:	445a      	add	r2, fp
 80039cc:	9209      	str	r2, [sp, #36]	; 0x24
 80039ce:	f89a 3000 	ldrb.w	r3, [sl]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	f000 80a2 	beq.w	8003b1c <_svfiprintf_r+0x1c8>
 80039d8:	2300      	movs	r3, #0
 80039da:	f04f 32ff 	mov.w	r2, #4294967295
 80039de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80039e2:	f10a 0a01 	add.w	sl, sl, #1
 80039e6:	9304      	str	r3, [sp, #16]
 80039e8:	9307      	str	r3, [sp, #28]
 80039ea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80039ee:	931a      	str	r3, [sp, #104]	; 0x68
 80039f0:	4654      	mov	r4, sl
 80039f2:	2205      	movs	r2, #5
 80039f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80039f8:	4851      	ldr	r0, [pc, #324]	; (8003b40 <_svfiprintf_r+0x1ec>)
 80039fa:	f000 fe8f 	bl	800471c <memchr>
 80039fe:	9a04      	ldr	r2, [sp, #16]
 8003a00:	b9d8      	cbnz	r0, 8003a3a <_svfiprintf_r+0xe6>
 8003a02:	06d0      	lsls	r0, r2, #27
 8003a04:	bf44      	itt	mi
 8003a06:	2320      	movmi	r3, #32
 8003a08:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003a0c:	0711      	lsls	r1, r2, #28
 8003a0e:	bf44      	itt	mi
 8003a10:	232b      	movmi	r3, #43	; 0x2b
 8003a12:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003a16:	f89a 3000 	ldrb.w	r3, [sl]
 8003a1a:	2b2a      	cmp	r3, #42	; 0x2a
 8003a1c:	d015      	beq.n	8003a4a <_svfiprintf_r+0xf6>
 8003a1e:	4654      	mov	r4, sl
 8003a20:	2000      	movs	r0, #0
 8003a22:	f04f 0c0a 	mov.w	ip, #10
 8003a26:	9a07      	ldr	r2, [sp, #28]
 8003a28:	4621      	mov	r1, r4
 8003a2a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003a2e:	3b30      	subs	r3, #48	; 0x30
 8003a30:	2b09      	cmp	r3, #9
 8003a32:	d94e      	bls.n	8003ad2 <_svfiprintf_r+0x17e>
 8003a34:	b1b0      	cbz	r0, 8003a64 <_svfiprintf_r+0x110>
 8003a36:	9207      	str	r2, [sp, #28]
 8003a38:	e014      	b.n	8003a64 <_svfiprintf_r+0x110>
 8003a3a:	eba0 0308 	sub.w	r3, r0, r8
 8003a3e:	fa09 f303 	lsl.w	r3, r9, r3
 8003a42:	4313      	orrs	r3, r2
 8003a44:	46a2      	mov	sl, r4
 8003a46:	9304      	str	r3, [sp, #16]
 8003a48:	e7d2      	b.n	80039f0 <_svfiprintf_r+0x9c>
 8003a4a:	9b03      	ldr	r3, [sp, #12]
 8003a4c:	1d19      	adds	r1, r3, #4
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	9103      	str	r1, [sp, #12]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	bfbb      	ittet	lt
 8003a56:	425b      	neglt	r3, r3
 8003a58:	f042 0202 	orrlt.w	r2, r2, #2
 8003a5c:	9307      	strge	r3, [sp, #28]
 8003a5e:	9307      	strlt	r3, [sp, #28]
 8003a60:	bfb8      	it	lt
 8003a62:	9204      	strlt	r2, [sp, #16]
 8003a64:	7823      	ldrb	r3, [r4, #0]
 8003a66:	2b2e      	cmp	r3, #46	; 0x2e
 8003a68:	d10c      	bne.n	8003a84 <_svfiprintf_r+0x130>
 8003a6a:	7863      	ldrb	r3, [r4, #1]
 8003a6c:	2b2a      	cmp	r3, #42	; 0x2a
 8003a6e:	d135      	bne.n	8003adc <_svfiprintf_r+0x188>
 8003a70:	9b03      	ldr	r3, [sp, #12]
 8003a72:	3402      	adds	r4, #2
 8003a74:	1d1a      	adds	r2, r3, #4
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	9203      	str	r2, [sp, #12]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	bfb8      	it	lt
 8003a7e:	f04f 33ff 	movlt.w	r3, #4294967295
 8003a82:	9305      	str	r3, [sp, #20]
 8003a84:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003b50 <_svfiprintf_r+0x1fc>
 8003a88:	2203      	movs	r2, #3
 8003a8a:	4650      	mov	r0, sl
 8003a8c:	7821      	ldrb	r1, [r4, #0]
 8003a8e:	f000 fe45 	bl	800471c <memchr>
 8003a92:	b140      	cbz	r0, 8003aa6 <_svfiprintf_r+0x152>
 8003a94:	2340      	movs	r3, #64	; 0x40
 8003a96:	eba0 000a 	sub.w	r0, r0, sl
 8003a9a:	fa03 f000 	lsl.w	r0, r3, r0
 8003a9e:	9b04      	ldr	r3, [sp, #16]
 8003aa0:	3401      	adds	r4, #1
 8003aa2:	4303      	orrs	r3, r0
 8003aa4:	9304      	str	r3, [sp, #16]
 8003aa6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003aaa:	2206      	movs	r2, #6
 8003aac:	4825      	ldr	r0, [pc, #148]	; (8003b44 <_svfiprintf_r+0x1f0>)
 8003aae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003ab2:	f000 fe33 	bl	800471c <memchr>
 8003ab6:	2800      	cmp	r0, #0
 8003ab8:	d038      	beq.n	8003b2c <_svfiprintf_r+0x1d8>
 8003aba:	4b23      	ldr	r3, [pc, #140]	; (8003b48 <_svfiprintf_r+0x1f4>)
 8003abc:	bb1b      	cbnz	r3, 8003b06 <_svfiprintf_r+0x1b2>
 8003abe:	9b03      	ldr	r3, [sp, #12]
 8003ac0:	3307      	adds	r3, #7
 8003ac2:	f023 0307 	bic.w	r3, r3, #7
 8003ac6:	3308      	adds	r3, #8
 8003ac8:	9303      	str	r3, [sp, #12]
 8003aca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003acc:	4433      	add	r3, r6
 8003ace:	9309      	str	r3, [sp, #36]	; 0x24
 8003ad0:	e767      	b.n	80039a2 <_svfiprintf_r+0x4e>
 8003ad2:	460c      	mov	r4, r1
 8003ad4:	2001      	movs	r0, #1
 8003ad6:	fb0c 3202 	mla	r2, ip, r2, r3
 8003ada:	e7a5      	b.n	8003a28 <_svfiprintf_r+0xd4>
 8003adc:	2300      	movs	r3, #0
 8003ade:	f04f 0c0a 	mov.w	ip, #10
 8003ae2:	4619      	mov	r1, r3
 8003ae4:	3401      	adds	r4, #1
 8003ae6:	9305      	str	r3, [sp, #20]
 8003ae8:	4620      	mov	r0, r4
 8003aea:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003aee:	3a30      	subs	r2, #48	; 0x30
 8003af0:	2a09      	cmp	r2, #9
 8003af2:	d903      	bls.n	8003afc <_svfiprintf_r+0x1a8>
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d0c5      	beq.n	8003a84 <_svfiprintf_r+0x130>
 8003af8:	9105      	str	r1, [sp, #20]
 8003afa:	e7c3      	b.n	8003a84 <_svfiprintf_r+0x130>
 8003afc:	4604      	mov	r4, r0
 8003afe:	2301      	movs	r3, #1
 8003b00:	fb0c 2101 	mla	r1, ip, r1, r2
 8003b04:	e7f0      	b.n	8003ae8 <_svfiprintf_r+0x194>
 8003b06:	ab03      	add	r3, sp, #12
 8003b08:	9300      	str	r3, [sp, #0]
 8003b0a:	462a      	mov	r2, r5
 8003b0c:	4638      	mov	r0, r7
 8003b0e:	4b0f      	ldr	r3, [pc, #60]	; (8003b4c <_svfiprintf_r+0x1f8>)
 8003b10:	a904      	add	r1, sp, #16
 8003b12:	f3af 8000 	nop.w
 8003b16:	1c42      	adds	r2, r0, #1
 8003b18:	4606      	mov	r6, r0
 8003b1a:	d1d6      	bne.n	8003aca <_svfiprintf_r+0x176>
 8003b1c:	89ab      	ldrh	r3, [r5, #12]
 8003b1e:	065b      	lsls	r3, r3, #25
 8003b20:	f53f af2c 	bmi.w	800397c <_svfiprintf_r+0x28>
 8003b24:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003b26:	b01d      	add	sp, #116	; 0x74
 8003b28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b2c:	ab03      	add	r3, sp, #12
 8003b2e:	9300      	str	r3, [sp, #0]
 8003b30:	462a      	mov	r2, r5
 8003b32:	4638      	mov	r0, r7
 8003b34:	4b05      	ldr	r3, [pc, #20]	; (8003b4c <_svfiprintf_r+0x1f8>)
 8003b36:	a904      	add	r1, sp, #16
 8003b38:	f000 f9d4 	bl	8003ee4 <_printf_i>
 8003b3c:	e7eb      	b.n	8003b16 <_svfiprintf_r+0x1c2>
 8003b3e:	bf00      	nop
 8003b40:	08004db9 	.word	0x08004db9
 8003b44:	08004dc3 	.word	0x08004dc3
 8003b48:	00000000 	.word	0x00000000
 8003b4c:	0800389d 	.word	0x0800389d
 8003b50:	08004dbf 	.word	0x08004dbf

08003b54 <__sfputc_r>:
 8003b54:	6893      	ldr	r3, [r2, #8]
 8003b56:	b410      	push	{r4}
 8003b58:	3b01      	subs	r3, #1
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	6093      	str	r3, [r2, #8]
 8003b5e:	da07      	bge.n	8003b70 <__sfputc_r+0x1c>
 8003b60:	6994      	ldr	r4, [r2, #24]
 8003b62:	42a3      	cmp	r3, r4
 8003b64:	db01      	blt.n	8003b6a <__sfputc_r+0x16>
 8003b66:	290a      	cmp	r1, #10
 8003b68:	d102      	bne.n	8003b70 <__sfputc_r+0x1c>
 8003b6a:	bc10      	pop	{r4}
 8003b6c:	f000 baf0 	b.w	8004150 <__swbuf_r>
 8003b70:	6813      	ldr	r3, [r2, #0]
 8003b72:	1c58      	adds	r0, r3, #1
 8003b74:	6010      	str	r0, [r2, #0]
 8003b76:	7019      	strb	r1, [r3, #0]
 8003b78:	4608      	mov	r0, r1
 8003b7a:	bc10      	pop	{r4}
 8003b7c:	4770      	bx	lr

08003b7e <__sfputs_r>:
 8003b7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b80:	4606      	mov	r6, r0
 8003b82:	460f      	mov	r7, r1
 8003b84:	4614      	mov	r4, r2
 8003b86:	18d5      	adds	r5, r2, r3
 8003b88:	42ac      	cmp	r4, r5
 8003b8a:	d101      	bne.n	8003b90 <__sfputs_r+0x12>
 8003b8c:	2000      	movs	r0, #0
 8003b8e:	e007      	b.n	8003ba0 <__sfputs_r+0x22>
 8003b90:	463a      	mov	r2, r7
 8003b92:	4630      	mov	r0, r6
 8003b94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b98:	f7ff ffdc 	bl	8003b54 <__sfputc_r>
 8003b9c:	1c43      	adds	r3, r0, #1
 8003b9e:	d1f3      	bne.n	8003b88 <__sfputs_r+0xa>
 8003ba0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003ba4 <_vfiprintf_r>:
 8003ba4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ba8:	460d      	mov	r5, r1
 8003baa:	4614      	mov	r4, r2
 8003bac:	4698      	mov	r8, r3
 8003bae:	4606      	mov	r6, r0
 8003bb0:	b09d      	sub	sp, #116	; 0x74
 8003bb2:	b118      	cbz	r0, 8003bbc <_vfiprintf_r+0x18>
 8003bb4:	6983      	ldr	r3, [r0, #24]
 8003bb6:	b90b      	cbnz	r3, 8003bbc <_vfiprintf_r+0x18>
 8003bb8:	f000 fcac 	bl	8004514 <__sinit>
 8003bbc:	4b89      	ldr	r3, [pc, #548]	; (8003de4 <_vfiprintf_r+0x240>)
 8003bbe:	429d      	cmp	r5, r3
 8003bc0:	d11b      	bne.n	8003bfa <_vfiprintf_r+0x56>
 8003bc2:	6875      	ldr	r5, [r6, #4]
 8003bc4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003bc6:	07d9      	lsls	r1, r3, #31
 8003bc8:	d405      	bmi.n	8003bd6 <_vfiprintf_r+0x32>
 8003bca:	89ab      	ldrh	r3, [r5, #12]
 8003bcc:	059a      	lsls	r2, r3, #22
 8003bce:	d402      	bmi.n	8003bd6 <_vfiprintf_r+0x32>
 8003bd0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003bd2:	f000 fd3d 	bl	8004650 <__retarget_lock_acquire_recursive>
 8003bd6:	89ab      	ldrh	r3, [r5, #12]
 8003bd8:	071b      	lsls	r3, r3, #28
 8003bda:	d501      	bpl.n	8003be0 <_vfiprintf_r+0x3c>
 8003bdc:	692b      	ldr	r3, [r5, #16]
 8003bde:	b9eb      	cbnz	r3, 8003c1c <_vfiprintf_r+0x78>
 8003be0:	4629      	mov	r1, r5
 8003be2:	4630      	mov	r0, r6
 8003be4:	f000 fb06 	bl	80041f4 <__swsetup_r>
 8003be8:	b1c0      	cbz	r0, 8003c1c <_vfiprintf_r+0x78>
 8003bea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003bec:	07dc      	lsls	r4, r3, #31
 8003bee:	d50e      	bpl.n	8003c0e <_vfiprintf_r+0x6a>
 8003bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8003bf4:	b01d      	add	sp, #116	; 0x74
 8003bf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bfa:	4b7b      	ldr	r3, [pc, #492]	; (8003de8 <_vfiprintf_r+0x244>)
 8003bfc:	429d      	cmp	r5, r3
 8003bfe:	d101      	bne.n	8003c04 <_vfiprintf_r+0x60>
 8003c00:	68b5      	ldr	r5, [r6, #8]
 8003c02:	e7df      	b.n	8003bc4 <_vfiprintf_r+0x20>
 8003c04:	4b79      	ldr	r3, [pc, #484]	; (8003dec <_vfiprintf_r+0x248>)
 8003c06:	429d      	cmp	r5, r3
 8003c08:	bf08      	it	eq
 8003c0a:	68f5      	ldreq	r5, [r6, #12]
 8003c0c:	e7da      	b.n	8003bc4 <_vfiprintf_r+0x20>
 8003c0e:	89ab      	ldrh	r3, [r5, #12]
 8003c10:	0598      	lsls	r0, r3, #22
 8003c12:	d4ed      	bmi.n	8003bf0 <_vfiprintf_r+0x4c>
 8003c14:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003c16:	f000 fd1c 	bl	8004652 <__retarget_lock_release_recursive>
 8003c1a:	e7e9      	b.n	8003bf0 <_vfiprintf_r+0x4c>
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	9309      	str	r3, [sp, #36]	; 0x24
 8003c20:	2320      	movs	r3, #32
 8003c22:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003c26:	2330      	movs	r3, #48	; 0x30
 8003c28:	f04f 0901 	mov.w	r9, #1
 8003c2c:	f8cd 800c 	str.w	r8, [sp, #12]
 8003c30:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8003df0 <_vfiprintf_r+0x24c>
 8003c34:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003c38:	4623      	mov	r3, r4
 8003c3a:	469a      	mov	sl, r3
 8003c3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003c40:	b10a      	cbz	r2, 8003c46 <_vfiprintf_r+0xa2>
 8003c42:	2a25      	cmp	r2, #37	; 0x25
 8003c44:	d1f9      	bne.n	8003c3a <_vfiprintf_r+0x96>
 8003c46:	ebba 0b04 	subs.w	fp, sl, r4
 8003c4a:	d00b      	beq.n	8003c64 <_vfiprintf_r+0xc0>
 8003c4c:	465b      	mov	r3, fp
 8003c4e:	4622      	mov	r2, r4
 8003c50:	4629      	mov	r1, r5
 8003c52:	4630      	mov	r0, r6
 8003c54:	f7ff ff93 	bl	8003b7e <__sfputs_r>
 8003c58:	3001      	adds	r0, #1
 8003c5a:	f000 80aa 	beq.w	8003db2 <_vfiprintf_r+0x20e>
 8003c5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003c60:	445a      	add	r2, fp
 8003c62:	9209      	str	r2, [sp, #36]	; 0x24
 8003c64:	f89a 3000 	ldrb.w	r3, [sl]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	f000 80a2 	beq.w	8003db2 <_vfiprintf_r+0x20e>
 8003c6e:	2300      	movs	r3, #0
 8003c70:	f04f 32ff 	mov.w	r2, #4294967295
 8003c74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003c78:	f10a 0a01 	add.w	sl, sl, #1
 8003c7c:	9304      	str	r3, [sp, #16]
 8003c7e:	9307      	str	r3, [sp, #28]
 8003c80:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003c84:	931a      	str	r3, [sp, #104]	; 0x68
 8003c86:	4654      	mov	r4, sl
 8003c88:	2205      	movs	r2, #5
 8003c8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c8e:	4858      	ldr	r0, [pc, #352]	; (8003df0 <_vfiprintf_r+0x24c>)
 8003c90:	f000 fd44 	bl	800471c <memchr>
 8003c94:	9a04      	ldr	r2, [sp, #16]
 8003c96:	b9d8      	cbnz	r0, 8003cd0 <_vfiprintf_r+0x12c>
 8003c98:	06d1      	lsls	r1, r2, #27
 8003c9a:	bf44      	itt	mi
 8003c9c:	2320      	movmi	r3, #32
 8003c9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003ca2:	0713      	lsls	r3, r2, #28
 8003ca4:	bf44      	itt	mi
 8003ca6:	232b      	movmi	r3, #43	; 0x2b
 8003ca8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003cac:	f89a 3000 	ldrb.w	r3, [sl]
 8003cb0:	2b2a      	cmp	r3, #42	; 0x2a
 8003cb2:	d015      	beq.n	8003ce0 <_vfiprintf_r+0x13c>
 8003cb4:	4654      	mov	r4, sl
 8003cb6:	2000      	movs	r0, #0
 8003cb8:	f04f 0c0a 	mov.w	ip, #10
 8003cbc:	9a07      	ldr	r2, [sp, #28]
 8003cbe:	4621      	mov	r1, r4
 8003cc0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003cc4:	3b30      	subs	r3, #48	; 0x30
 8003cc6:	2b09      	cmp	r3, #9
 8003cc8:	d94e      	bls.n	8003d68 <_vfiprintf_r+0x1c4>
 8003cca:	b1b0      	cbz	r0, 8003cfa <_vfiprintf_r+0x156>
 8003ccc:	9207      	str	r2, [sp, #28]
 8003cce:	e014      	b.n	8003cfa <_vfiprintf_r+0x156>
 8003cd0:	eba0 0308 	sub.w	r3, r0, r8
 8003cd4:	fa09 f303 	lsl.w	r3, r9, r3
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	46a2      	mov	sl, r4
 8003cdc:	9304      	str	r3, [sp, #16]
 8003cde:	e7d2      	b.n	8003c86 <_vfiprintf_r+0xe2>
 8003ce0:	9b03      	ldr	r3, [sp, #12]
 8003ce2:	1d19      	adds	r1, r3, #4
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	9103      	str	r1, [sp, #12]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	bfbb      	ittet	lt
 8003cec:	425b      	neglt	r3, r3
 8003cee:	f042 0202 	orrlt.w	r2, r2, #2
 8003cf2:	9307      	strge	r3, [sp, #28]
 8003cf4:	9307      	strlt	r3, [sp, #28]
 8003cf6:	bfb8      	it	lt
 8003cf8:	9204      	strlt	r2, [sp, #16]
 8003cfa:	7823      	ldrb	r3, [r4, #0]
 8003cfc:	2b2e      	cmp	r3, #46	; 0x2e
 8003cfe:	d10c      	bne.n	8003d1a <_vfiprintf_r+0x176>
 8003d00:	7863      	ldrb	r3, [r4, #1]
 8003d02:	2b2a      	cmp	r3, #42	; 0x2a
 8003d04:	d135      	bne.n	8003d72 <_vfiprintf_r+0x1ce>
 8003d06:	9b03      	ldr	r3, [sp, #12]
 8003d08:	3402      	adds	r4, #2
 8003d0a:	1d1a      	adds	r2, r3, #4
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	9203      	str	r2, [sp, #12]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	bfb8      	it	lt
 8003d14:	f04f 33ff 	movlt.w	r3, #4294967295
 8003d18:	9305      	str	r3, [sp, #20]
 8003d1a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8003e00 <_vfiprintf_r+0x25c>
 8003d1e:	2203      	movs	r2, #3
 8003d20:	4650      	mov	r0, sl
 8003d22:	7821      	ldrb	r1, [r4, #0]
 8003d24:	f000 fcfa 	bl	800471c <memchr>
 8003d28:	b140      	cbz	r0, 8003d3c <_vfiprintf_r+0x198>
 8003d2a:	2340      	movs	r3, #64	; 0x40
 8003d2c:	eba0 000a 	sub.w	r0, r0, sl
 8003d30:	fa03 f000 	lsl.w	r0, r3, r0
 8003d34:	9b04      	ldr	r3, [sp, #16]
 8003d36:	3401      	adds	r4, #1
 8003d38:	4303      	orrs	r3, r0
 8003d3a:	9304      	str	r3, [sp, #16]
 8003d3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d40:	2206      	movs	r2, #6
 8003d42:	482c      	ldr	r0, [pc, #176]	; (8003df4 <_vfiprintf_r+0x250>)
 8003d44:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003d48:	f000 fce8 	bl	800471c <memchr>
 8003d4c:	2800      	cmp	r0, #0
 8003d4e:	d03f      	beq.n	8003dd0 <_vfiprintf_r+0x22c>
 8003d50:	4b29      	ldr	r3, [pc, #164]	; (8003df8 <_vfiprintf_r+0x254>)
 8003d52:	bb1b      	cbnz	r3, 8003d9c <_vfiprintf_r+0x1f8>
 8003d54:	9b03      	ldr	r3, [sp, #12]
 8003d56:	3307      	adds	r3, #7
 8003d58:	f023 0307 	bic.w	r3, r3, #7
 8003d5c:	3308      	adds	r3, #8
 8003d5e:	9303      	str	r3, [sp, #12]
 8003d60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d62:	443b      	add	r3, r7
 8003d64:	9309      	str	r3, [sp, #36]	; 0x24
 8003d66:	e767      	b.n	8003c38 <_vfiprintf_r+0x94>
 8003d68:	460c      	mov	r4, r1
 8003d6a:	2001      	movs	r0, #1
 8003d6c:	fb0c 3202 	mla	r2, ip, r2, r3
 8003d70:	e7a5      	b.n	8003cbe <_vfiprintf_r+0x11a>
 8003d72:	2300      	movs	r3, #0
 8003d74:	f04f 0c0a 	mov.w	ip, #10
 8003d78:	4619      	mov	r1, r3
 8003d7a:	3401      	adds	r4, #1
 8003d7c:	9305      	str	r3, [sp, #20]
 8003d7e:	4620      	mov	r0, r4
 8003d80:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003d84:	3a30      	subs	r2, #48	; 0x30
 8003d86:	2a09      	cmp	r2, #9
 8003d88:	d903      	bls.n	8003d92 <_vfiprintf_r+0x1ee>
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d0c5      	beq.n	8003d1a <_vfiprintf_r+0x176>
 8003d8e:	9105      	str	r1, [sp, #20]
 8003d90:	e7c3      	b.n	8003d1a <_vfiprintf_r+0x176>
 8003d92:	4604      	mov	r4, r0
 8003d94:	2301      	movs	r3, #1
 8003d96:	fb0c 2101 	mla	r1, ip, r1, r2
 8003d9a:	e7f0      	b.n	8003d7e <_vfiprintf_r+0x1da>
 8003d9c:	ab03      	add	r3, sp, #12
 8003d9e:	9300      	str	r3, [sp, #0]
 8003da0:	462a      	mov	r2, r5
 8003da2:	4630      	mov	r0, r6
 8003da4:	4b15      	ldr	r3, [pc, #84]	; (8003dfc <_vfiprintf_r+0x258>)
 8003da6:	a904      	add	r1, sp, #16
 8003da8:	f3af 8000 	nop.w
 8003dac:	4607      	mov	r7, r0
 8003dae:	1c78      	adds	r0, r7, #1
 8003db0:	d1d6      	bne.n	8003d60 <_vfiprintf_r+0x1bc>
 8003db2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003db4:	07d9      	lsls	r1, r3, #31
 8003db6:	d405      	bmi.n	8003dc4 <_vfiprintf_r+0x220>
 8003db8:	89ab      	ldrh	r3, [r5, #12]
 8003dba:	059a      	lsls	r2, r3, #22
 8003dbc:	d402      	bmi.n	8003dc4 <_vfiprintf_r+0x220>
 8003dbe:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003dc0:	f000 fc47 	bl	8004652 <__retarget_lock_release_recursive>
 8003dc4:	89ab      	ldrh	r3, [r5, #12]
 8003dc6:	065b      	lsls	r3, r3, #25
 8003dc8:	f53f af12 	bmi.w	8003bf0 <_vfiprintf_r+0x4c>
 8003dcc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003dce:	e711      	b.n	8003bf4 <_vfiprintf_r+0x50>
 8003dd0:	ab03      	add	r3, sp, #12
 8003dd2:	9300      	str	r3, [sp, #0]
 8003dd4:	462a      	mov	r2, r5
 8003dd6:	4630      	mov	r0, r6
 8003dd8:	4b08      	ldr	r3, [pc, #32]	; (8003dfc <_vfiprintf_r+0x258>)
 8003dda:	a904      	add	r1, sp, #16
 8003ddc:	f000 f882 	bl	8003ee4 <_printf_i>
 8003de0:	e7e4      	b.n	8003dac <_vfiprintf_r+0x208>
 8003de2:	bf00      	nop
 8003de4:	08004e0c 	.word	0x08004e0c
 8003de8:	08004e2c 	.word	0x08004e2c
 8003dec:	08004dec 	.word	0x08004dec
 8003df0:	08004db9 	.word	0x08004db9
 8003df4:	08004dc3 	.word	0x08004dc3
 8003df8:	00000000 	.word	0x00000000
 8003dfc:	08003b7f 	.word	0x08003b7f
 8003e00:	08004dbf 	.word	0x08004dbf

08003e04 <_printf_common>:
 8003e04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e08:	4616      	mov	r6, r2
 8003e0a:	4699      	mov	r9, r3
 8003e0c:	688a      	ldr	r2, [r1, #8]
 8003e0e:	690b      	ldr	r3, [r1, #16]
 8003e10:	4607      	mov	r7, r0
 8003e12:	4293      	cmp	r3, r2
 8003e14:	bfb8      	it	lt
 8003e16:	4613      	movlt	r3, r2
 8003e18:	6033      	str	r3, [r6, #0]
 8003e1a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003e1e:	460c      	mov	r4, r1
 8003e20:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003e24:	b10a      	cbz	r2, 8003e2a <_printf_common+0x26>
 8003e26:	3301      	adds	r3, #1
 8003e28:	6033      	str	r3, [r6, #0]
 8003e2a:	6823      	ldr	r3, [r4, #0]
 8003e2c:	0699      	lsls	r1, r3, #26
 8003e2e:	bf42      	ittt	mi
 8003e30:	6833      	ldrmi	r3, [r6, #0]
 8003e32:	3302      	addmi	r3, #2
 8003e34:	6033      	strmi	r3, [r6, #0]
 8003e36:	6825      	ldr	r5, [r4, #0]
 8003e38:	f015 0506 	ands.w	r5, r5, #6
 8003e3c:	d106      	bne.n	8003e4c <_printf_common+0x48>
 8003e3e:	f104 0a19 	add.w	sl, r4, #25
 8003e42:	68e3      	ldr	r3, [r4, #12]
 8003e44:	6832      	ldr	r2, [r6, #0]
 8003e46:	1a9b      	subs	r3, r3, r2
 8003e48:	42ab      	cmp	r3, r5
 8003e4a:	dc28      	bgt.n	8003e9e <_printf_common+0x9a>
 8003e4c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003e50:	1e13      	subs	r3, r2, #0
 8003e52:	6822      	ldr	r2, [r4, #0]
 8003e54:	bf18      	it	ne
 8003e56:	2301      	movne	r3, #1
 8003e58:	0692      	lsls	r2, r2, #26
 8003e5a:	d42d      	bmi.n	8003eb8 <_printf_common+0xb4>
 8003e5c:	4649      	mov	r1, r9
 8003e5e:	4638      	mov	r0, r7
 8003e60:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003e64:	47c0      	blx	r8
 8003e66:	3001      	adds	r0, #1
 8003e68:	d020      	beq.n	8003eac <_printf_common+0xa8>
 8003e6a:	6823      	ldr	r3, [r4, #0]
 8003e6c:	68e5      	ldr	r5, [r4, #12]
 8003e6e:	f003 0306 	and.w	r3, r3, #6
 8003e72:	2b04      	cmp	r3, #4
 8003e74:	bf18      	it	ne
 8003e76:	2500      	movne	r5, #0
 8003e78:	6832      	ldr	r2, [r6, #0]
 8003e7a:	f04f 0600 	mov.w	r6, #0
 8003e7e:	68a3      	ldr	r3, [r4, #8]
 8003e80:	bf08      	it	eq
 8003e82:	1aad      	subeq	r5, r5, r2
 8003e84:	6922      	ldr	r2, [r4, #16]
 8003e86:	bf08      	it	eq
 8003e88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	bfc4      	itt	gt
 8003e90:	1a9b      	subgt	r3, r3, r2
 8003e92:	18ed      	addgt	r5, r5, r3
 8003e94:	341a      	adds	r4, #26
 8003e96:	42b5      	cmp	r5, r6
 8003e98:	d11a      	bne.n	8003ed0 <_printf_common+0xcc>
 8003e9a:	2000      	movs	r0, #0
 8003e9c:	e008      	b.n	8003eb0 <_printf_common+0xac>
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	4652      	mov	r2, sl
 8003ea2:	4649      	mov	r1, r9
 8003ea4:	4638      	mov	r0, r7
 8003ea6:	47c0      	blx	r8
 8003ea8:	3001      	adds	r0, #1
 8003eaa:	d103      	bne.n	8003eb4 <_printf_common+0xb0>
 8003eac:	f04f 30ff 	mov.w	r0, #4294967295
 8003eb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003eb4:	3501      	adds	r5, #1
 8003eb6:	e7c4      	b.n	8003e42 <_printf_common+0x3e>
 8003eb8:	2030      	movs	r0, #48	; 0x30
 8003eba:	18e1      	adds	r1, r4, r3
 8003ebc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003ec0:	1c5a      	adds	r2, r3, #1
 8003ec2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003ec6:	4422      	add	r2, r4
 8003ec8:	3302      	adds	r3, #2
 8003eca:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003ece:	e7c5      	b.n	8003e5c <_printf_common+0x58>
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	4622      	mov	r2, r4
 8003ed4:	4649      	mov	r1, r9
 8003ed6:	4638      	mov	r0, r7
 8003ed8:	47c0      	blx	r8
 8003eda:	3001      	adds	r0, #1
 8003edc:	d0e6      	beq.n	8003eac <_printf_common+0xa8>
 8003ede:	3601      	adds	r6, #1
 8003ee0:	e7d9      	b.n	8003e96 <_printf_common+0x92>
	...

08003ee4 <_printf_i>:
 8003ee4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003ee8:	460c      	mov	r4, r1
 8003eea:	7e27      	ldrb	r7, [r4, #24]
 8003eec:	4691      	mov	r9, r2
 8003eee:	2f78      	cmp	r7, #120	; 0x78
 8003ef0:	4680      	mov	r8, r0
 8003ef2:	469a      	mov	sl, r3
 8003ef4:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003ef6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003efa:	d807      	bhi.n	8003f0c <_printf_i+0x28>
 8003efc:	2f62      	cmp	r7, #98	; 0x62
 8003efe:	d80a      	bhi.n	8003f16 <_printf_i+0x32>
 8003f00:	2f00      	cmp	r7, #0
 8003f02:	f000 80d9 	beq.w	80040b8 <_printf_i+0x1d4>
 8003f06:	2f58      	cmp	r7, #88	; 0x58
 8003f08:	f000 80a4 	beq.w	8004054 <_printf_i+0x170>
 8003f0c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003f10:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003f14:	e03a      	b.n	8003f8c <_printf_i+0xa8>
 8003f16:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003f1a:	2b15      	cmp	r3, #21
 8003f1c:	d8f6      	bhi.n	8003f0c <_printf_i+0x28>
 8003f1e:	a001      	add	r0, pc, #4	; (adr r0, 8003f24 <_printf_i+0x40>)
 8003f20:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003f24:	08003f7d 	.word	0x08003f7d
 8003f28:	08003f91 	.word	0x08003f91
 8003f2c:	08003f0d 	.word	0x08003f0d
 8003f30:	08003f0d 	.word	0x08003f0d
 8003f34:	08003f0d 	.word	0x08003f0d
 8003f38:	08003f0d 	.word	0x08003f0d
 8003f3c:	08003f91 	.word	0x08003f91
 8003f40:	08003f0d 	.word	0x08003f0d
 8003f44:	08003f0d 	.word	0x08003f0d
 8003f48:	08003f0d 	.word	0x08003f0d
 8003f4c:	08003f0d 	.word	0x08003f0d
 8003f50:	0800409f 	.word	0x0800409f
 8003f54:	08003fc1 	.word	0x08003fc1
 8003f58:	08004081 	.word	0x08004081
 8003f5c:	08003f0d 	.word	0x08003f0d
 8003f60:	08003f0d 	.word	0x08003f0d
 8003f64:	080040c1 	.word	0x080040c1
 8003f68:	08003f0d 	.word	0x08003f0d
 8003f6c:	08003fc1 	.word	0x08003fc1
 8003f70:	08003f0d 	.word	0x08003f0d
 8003f74:	08003f0d 	.word	0x08003f0d
 8003f78:	08004089 	.word	0x08004089
 8003f7c:	680b      	ldr	r3, [r1, #0]
 8003f7e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003f82:	1d1a      	adds	r2, r3, #4
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	600a      	str	r2, [r1, #0]
 8003f88:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	e0a4      	b.n	80040da <_printf_i+0x1f6>
 8003f90:	6825      	ldr	r5, [r4, #0]
 8003f92:	6808      	ldr	r0, [r1, #0]
 8003f94:	062e      	lsls	r6, r5, #24
 8003f96:	f100 0304 	add.w	r3, r0, #4
 8003f9a:	d50a      	bpl.n	8003fb2 <_printf_i+0xce>
 8003f9c:	6805      	ldr	r5, [r0, #0]
 8003f9e:	600b      	str	r3, [r1, #0]
 8003fa0:	2d00      	cmp	r5, #0
 8003fa2:	da03      	bge.n	8003fac <_printf_i+0xc8>
 8003fa4:	232d      	movs	r3, #45	; 0x2d
 8003fa6:	426d      	negs	r5, r5
 8003fa8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003fac:	230a      	movs	r3, #10
 8003fae:	485e      	ldr	r0, [pc, #376]	; (8004128 <_printf_i+0x244>)
 8003fb0:	e019      	b.n	8003fe6 <_printf_i+0x102>
 8003fb2:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003fb6:	6805      	ldr	r5, [r0, #0]
 8003fb8:	600b      	str	r3, [r1, #0]
 8003fba:	bf18      	it	ne
 8003fbc:	b22d      	sxthne	r5, r5
 8003fbe:	e7ef      	b.n	8003fa0 <_printf_i+0xbc>
 8003fc0:	680b      	ldr	r3, [r1, #0]
 8003fc2:	6825      	ldr	r5, [r4, #0]
 8003fc4:	1d18      	adds	r0, r3, #4
 8003fc6:	6008      	str	r0, [r1, #0]
 8003fc8:	0628      	lsls	r0, r5, #24
 8003fca:	d501      	bpl.n	8003fd0 <_printf_i+0xec>
 8003fcc:	681d      	ldr	r5, [r3, #0]
 8003fce:	e002      	b.n	8003fd6 <_printf_i+0xf2>
 8003fd0:	0669      	lsls	r1, r5, #25
 8003fd2:	d5fb      	bpl.n	8003fcc <_printf_i+0xe8>
 8003fd4:	881d      	ldrh	r5, [r3, #0]
 8003fd6:	2f6f      	cmp	r7, #111	; 0x6f
 8003fd8:	bf0c      	ite	eq
 8003fda:	2308      	moveq	r3, #8
 8003fdc:	230a      	movne	r3, #10
 8003fde:	4852      	ldr	r0, [pc, #328]	; (8004128 <_printf_i+0x244>)
 8003fe0:	2100      	movs	r1, #0
 8003fe2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003fe6:	6866      	ldr	r6, [r4, #4]
 8003fe8:	2e00      	cmp	r6, #0
 8003fea:	bfa8      	it	ge
 8003fec:	6821      	ldrge	r1, [r4, #0]
 8003fee:	60a6      	str	r6, [r4, #8]
 8003ff0:	bfa4      	itt	ge
 8003ff2:	f021 0104 	bicge.w	r1, r1, #4
 8003ff6:	6021      	strge	r1, [r4, #0]
 8003ff8:	b90d      	cbnz	r5, 8003ffe <_printf_i+0x11a>
 8003ffa:	2e00      	cmp	r6, #0
 8003ffc:	d04d      	beq.n	800409a <_printf_i+0x1b6>
 8003ffe:	4616      	mov	r6, r2
 8004000:	fbb5 f1f3 	udiv	r1, r5, r3
 8004004:	fb03 5711 	mls	r7, r3, r1, r5
 8004008:	5dc7      	ldrb	r7, [r0, r7]
 800400a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800400e:	462f      	mov	r7, r5
 8004010:	42bb      	cmp	r3, r7
 8004012:	460d      	mov	r5, r1
 8004014:	d9f4      	bls.n	8004000 <_printf_i+0x11c>
 8004016:	2b08      	cmp	r3, #8
 8004018:	d10b      	bne.n	8004032 <_printf_i+0x14e>
 800401a:	6823      	ldr	r3, [r4, #0]
 800401c:	07df      	lsls	r7, r3, #31
 800401e:	d508      	bpl.n	8004032 <_printf_i+0x14e>
 8004020:	6923      	ldr	r3, [r4, #16]
 8004022:	6861      	ldr	r1, [r4, #4]
 8004024:	4299      	cmp	r1, r3
 8004026:	bfde      	ittt	le
 8004028:	2330      	movle	r3, #48	; 0x30
 800402a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800402e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004032:	1b92      	subs	r2, r2, r6
 8004034:	6122      	str	r2, [r4, #16]
 8004036:	464b      	mov	r3, r9
 8004038:	4621      	mov	r1, r4
 800403a:	4640      	mov	r0, r8
 800403c:	f8cd a000 	str.w	sl, [sp]
 8004040:	aa03      	add	r2, sp, #12
 8004042:	f7ff fedf 	bl	8003e04 <_printf_common>
 8004046:	3001      	adds	r0, #1
 8004048:	d14c      	bne.n	80040e4 <_printf_i+0x200>
 800404a:	f04f 30ff 	mov.w	r0, #4294967295
 800404e:	b004      	add	sp, #16
 8004050:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004054:	4834      	ldr	r0, [pc, #208]	; (8004128 <_printf_i+0x244>)
 8004056:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800405a:	680e      	ldr	r6, [r1, #0]
 800405c:	6823      	ldr	r3, [r4, #0]
 800405e:	f856 5b04 	ldr.w	r5, [r6], #4
 8004062:	061f      	lsls	r7, r3, #24
 8004064:	600e      	str	r6, [r1, #0]
 8004066:	d514      	bpl.n	8004092 <_printf_i+0x1ae>
 8004068:	07d9      	lsls	r1, r3, #31
 800406a:	bf44      	itt	mi
 800406c:	f043 0320 	orrmi.w	r3, r3, #32
 8004070:	6023      	strmi	r3, [r4, #0]
 8004072:	b91d      	cbnz	r5, 800407c <_printf_i+0x198>
 8004074:	6823      	ldr	r3, [r4, #0]
 8004076:	f023 0320 	bic.w	r3, r3, #32
 800407a:	6023      	str	r3, [r4, #0]
 800407c:	2310      	movs	r3, #16
 800407e:	e7af      	b.n	8003fe0 <_printf_i+0xfc>
 8004080:	6823      	ldr	r3, [r4, #0]
 8004082:	f043 0320 	orr.w	r3, r3, #32
 8004086:	6023      	str	r3, [r4, #0]
 8004088:	2378      	movs	r3, #120	; 0x78
 800408a:	4828      	ldr	r0, [pc, #160]	; (800412c <_printf_i+0x248>)
 800408c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004090:	e7e3      	b.n	800405a <_printf_i+0x176>
 8004092:	065e      	lsls	r6, r3, #25
 8004094:	bf48      	it	mi
 8004096:	b2ad      	uxthmi	r5, r5
 8004098:	e7e6      	b.n	8004068 <_printf_i+0x184>
 800409a:	4616      	mov	r6, r2
 800409c:	e7bb      	b.n	8004016 <_printf_i+0x132>
 800409e:	680b      	ldr	r3, [r1, #0]
 80040a0:	6826      	ldr	r6, [r4, #0]
 80040a2:	1d1d      	adds	r5, r3, #4
 80040a4:	6960      	ldr	r0, [r4, #20]
 80040a6:	600d      	str	r5, [r1, #0]
 80040a8:	0635      	lsls	r5, r6, #24
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	d501      	bpl.n	80040b2 <_printf_i+0x1ce>
 80040ae:	6018      	str	r0, [r3, #0]
 80040b0:	e002      	b.n	80040b8 <_printf_i+0x1d4>
 80040b2:	0671      	lsls	r1, r6, #25
 80040b4:	d5fb      	bpl.n	80040ae <_printf_i+0x1ca>
 80040b6:	8018      	strh	r0, [r3, #0]
 80040b8:	2300      	movs	r3, #0
 80040ba:	4616      	mov	r6, r2
 80040bc:	6123      	str	r3, [r4, #16]
 80040be:	e7ba      	b.n	8004036 <_printf_i+0x152>
 80040c0:	680b      	ldr	r3, [r1, #0]
 80040c2:	1d1a      	adds	r2, r3, #4
 80040c4:	600a      	str	r2, [r1, #0]
 80040c6:	681e      	ldr	r6, [r3, #0]
 80040c8:	2100      	movs	r1, #0
 80040ca:	4630      	mov	r0, r6
 80040cc:	6862      	ldr	r2, [r4, #4]
 80040ce:	f000 fb25 	bl	800471c <memchr>
 80040d2:	b108      	cbz	r0, 80040d8 <_printf_i+0x1f4>
 80040d4:	1b80      	subs	r0, r0, r6
 80040d6:	6060      	str	r0, [r4, #4]
 80040d8:	6863      	ldr	r3, [r4, #4]
 80040da:	6123      	str	r3, [r4, #16]
 80040dc:	2300      	movs	r3, #0
 80040de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80040e2:	e7a8      	b.n	8004036 <_printf_i+0x152>
 80040e4:	4632      	mov	r2, r6
 80040e6:	4649      	mov	r1, r9
 80040e8:	4640      	mov	r0, r8
 80040ea:	6923      	ldr	r3, [r4, #16]
 80040ec:	47d0      	blx	sl
 80040ee:	3001      	adds	r0, #1
 80040f0:	d0ab      	beq.n	800404a <_printf_i+0x166>
 80040f2:	6823      	ldr	r3, [r4, #0]
 80040f4:	079b      	lsls	r3, r3, #30
 80040f6:	d413      	bmi.n	8004120 <_printf_i+0x23c>
 80040f8:	68e0      	ldr	r0, [r4, #12]
 80040fa:	9b03      	ldr	r3, [sp, #12]
 80040fc:	4298      	cmp	r0, r3
 80040fe:	bfb8      	it	lt
 8004100:	4618      	movlt	r0, r3
 8004102:	e7a4      	b.n	800404e <_printf_i+0x16a>
 8004104:	2301      	movs	r3, #1
 8004106:	4632      	mov	r2, r6
 8004108:	4649      	mov	r1, r9
 800410a:	4640      	mov	r0, r8
 800410c:	47d0      	blx	sl
 800410e:	3001      	adds	r0, #1
 8004110:	d09b      	beq.n	800404a <_printf_i+0x166>
 8004112:	3501      	adds	r5, #1
 8004114:	68e3      	ldr	r3, [r4, #12]
 8004116:	9903      	ldr	r1, [sp, #12]
 8004118:	1a5b      	subs	r3, r3, r1
 800411a:	42ab      	cmp	r3, r5
 800411c:	dcf2      	bgt.n	8004104 <_printf_i+0x220>
 800411e:	e7eb      	b.n	80040f8 <_printf_i+0x214>
 8004120:	2500      	movs	r5, #0
 8004122:	f104 0619 	add.w	r6, r4, #25
 8004126:	e7f5      	b.n	8004114 <_printf_i+0x230>
 8004128:	08004dca 	.word	0x08004dca
 800412c:	08004ddb 	.word	0x08004ddb

08004130 <_sbrk_r>:
 8004130:	b538      	push	{r3, r4, r5, lr}
 8004132:	2300      	movs	r3, #0
 8004134:	4d05      	ldr	r5, [pc, #20]	; (800414c <_sbrk_r+0x1c>)
 8004136:	4604      	mov	r4, r0
 8004138:	4608      	mov	r0, r1
 800413a:	602b      	str	r3, [r5, #0]
 800413c:	f7fc fb44 	bl	80007c8 <_sbrk>
 8004140:	1c43      	adds	r3, r0, #1
 8004142:	d102      	bne.n	800414a <_sbrk_r+0x1a>
 8004144:	682b      	ldr	r3, [r5, #0]
 8004146:	b103      	cbz	r3, 800414a <_sbrk_r+0x1a>
 8004148:	6023      	str	r3, [r4, #0]
 800414a:	bd38      	pop	{r3, r4, r5, pc}
 800414c:	2000026c 	.word	0x2000026c

08004150 <__swbuf_r>:
 8004150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004152:	460e      	mov	r6, r1
 8004154:	4614      	mov	r4, r2
 8004156:	4605      	mov	r5, r0
 8004158:	b118      	cbz	r0, 8004162 <__swbuf_r+0x12>
 800415a:	6983      	ldr	r3, [r0, #24]
 800415c:	b90b      	cbnz	r3, 8004162 <__swbuf_r+0x12>
 800415e:	f000 f9d9 	bl	8004514 <__sinit>
 8004162:	4b21      	ldr	r3, [pc, #132]	; (80041e8 <__swbuf_r+0x98>)
 8004164:	429c      	cmp	r4, r3
 8004166:	d12b      	bne.n	80041c0 <__swbuf_r+0x70>
 8004168:	686c      	ldr	r4, [r5, #4]
 800416a:	69a3      	ldr	r3, [r4, #24]
 800416c:	60a3      	str	r3, [r4, #8]
 800416e:	89a3      	ldrh	r3, [r4, #12]
 8004170:	071a      	lsls	r2, r3, #28
 8004172:	d52f      	bpl.n	80041d4 <__swbuf_r+0x84>
 8004174:	6923      	ldr	r3, [r4, #16]
 8004176:	b36b      	cbz	r3, 80041d4 <__swbuf_r+0x84>
 8004178:	6923      	ldr	r3, [r4, #16]
 800417a:	6820      	ldr	r0, [r4, #0]
 800417c:	b2f6      	uxtb	r6, r6
 800417e:	1ac0      	subs	r0, r0, r3
 8004180:	6963      	ldr	r3, [r4, #20]
 8004182:	4637      	mov	r7, r6
 8004184:	4283      	cmp	r3, r0
 8004186:	dc04      	bgt.n	8004192 <__swbuf_r+0x42>
 8004188:	4621      	mov	r1, r4
 800418a:	4628      	mov	r0, r5
 800418c:	f000 f92e 	bl	80043ec <_fflush_r>
 8004190:	bb30      	cbnz	r0, 80041e0 <__swbuf_r+0x90>
 8004192:	68a3      	ldr	r3, [r4, #8]
 8004194:	3001      	adds	r0, #1
 8004196:	3b01      	subs	r3, #1
 8004198:	60a3      	str	r3, [r4, #8]
 800419a:	6823      	ldr	r3, [r4, #0]
 800419c:	1c5a      	adds	r2, r3, #1
 800419e:	6022      	str	r2, [r4, #0]
 80041a0:	701e      	strb	r6, [r3, #0]
 80041a2:	6963      	ldr	r3, [r4, #20]
 80041a4:	4283      	cmp	r3, r0
 80041a6:	d004      	beq.n	80041b2 <__swbuf_r+0x62>
 80041a8:	89a3      	ldrh	r3, [r4, #12]
 80041aa:	07db      	lsls	r3, r3, #31
 80041ac:	d506      	bpl.n	80041bc <__swbuf_r+0x6c>
 80041ae:	2e0a      	cmp	r6, #10
 80041b0:	d104      	bne.n	80041bc <__swbuf_r+0x6c>
 80041b2:	4621      	mov	r1, r4
 80041b4:	4628      	mov	r0, r5
 80041b6:	f000 f919 	bl	80043ec <_fflush_r>
 80041ba:	b988      	cbnz	r0, 80041e0 <__swbuf_r+0x90>
 80041bc:	4638      	mov	r0, r7
 80041be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80041c0:	4b0a      	ldr	r3, [pc, #40]	; (80041ec <__swbuf_r+0x9c>)
 80041c2:	429c      	cmp	r4, r3
 80041c4:	d101      	bne.n	80041ca <__swbuf_r+0x7a>
 80041c6:	68ac      	ldr	r4, [r5, #8]
 80041c8:	e7cf      	b.n	800416a <__swbuf_r+0x1a>
 80041ca:	4b09      	ldr	r3, [pc, #36]	; (80041f0 <__swbuf_r+0xa0>)
 80041cc:	429c      	cmp	r4, r3
 80041ce:	bf08      	it	eq
 80041d0:	68ec      	ldreq	r4, [r5, #12]
 80041d2:	e7ca      	b.n	800416a <__swbuf_r+0x1a>
 80041d4:	4621      	mov	r1, r4
 80041d6:	4628      	mov	r0, r5
 80041d8:	f000 f80c 	bl	80041f4 <__swsetup_r>
 80041dc:	2800      	cmp	r0, #0
 80041de:	d0cb      	beq.n	8004178 <__swbuf_r+0x28>
 80041e0:	f04f 37ff 	mov.w	r7, #4294967295
 80041e4:	e7ea      	b.n	80041bc <__swbuf_r+0x6c>
 80041e6:	bf00      	nop
 80041e8:	08004e0c 	.word	0x08004e0c
 80041ec:	08004e2c 	.word	0x08004e2c
 80041f0:	08004dec 	.word	0x08004dec

080041f4 <__swsetup_r>:
 80041f4:	4b32      	ldr	r3, [pc, #200]	; (80042c0 <__swsetup_r+0xcc>)
 80041f6:	b570      	push	{r4, r5, r6, lr}
 80041f8:	681d      	ldr	r5, [r3, #0]
 80041fa:	4606      	mov	r6, r0
 80041fc:	460c      	mov	r4, r1
 80041fe:	b125      	cbz	r5, 800420a <__swsetup_r+0x16>
 8004200:	69ab      	ldr	r3, [r5, #24]
 8004202:	b913      	cbnz	r3, 800420a <__swsetup_r+0x16>
 8004204:	4628      	mov	r0, r5
 8004206:	f000 f985 	bl	8004514 <__sinit>
 800420a:	4b2e      	ldr	r3, [pc, #184]	; (80042c4 <__swsetup_r+0xd0>)
 800420c:	429c      	cmp	r4, r3
 800420e:	d10f      	bne.n	8004230 <__swsetup_r+0x3c>
 8004210:	686c      	ldr	r4, [r5, #4]
 8004212:	89a3      	ldrh	r3, [r4, #12]
 8004214:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004218:	0719      	lsls	r1, r3, #28
 800421a:	d42c      	bmi.n	8004276 <__swsetup_r+0x82>
 800421c:	06dd      	lsls	r5, r3, #27
 800421e:	d411      	bmi.n	8004244 <__swsetup_r+0x50>
 8004220:	2309      	movs	r3, #9
 8004222:	6033      	str	r3, [r6, #0]
 8004224:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004228:	f04f 30ff 	mov.w	r0, #4294967295
 800422c:	81a3      	strh	r3, [r4, #12]
 800422e:	e03e      	b.n	80042ae <__swsetup_r+0xba>
 8004230:	4b25      	ldr	r3, [pc, #148]	; (80042c8 <__swsetup_r+0xd4>)
 8004232:	429c      	cmp	r4, r3
 8004234:	d101      	bne.n	800423a <__swsetup_r+0x46>
 8004236:	68ac      	ldr	r4, [r5, #8]
 8004238:	e7eb      	b.n	8004212 <__swsetup_r+0x1e>
 800423a:	4b24      	ldr	r3, [pc, #144]	; (80042cc <__swsetup_r+0xd8>)
 800423c:	429c      	cmp	r4, r3
 800423e:	bf08      	it	eq
 8004240:	68ec      	ldreq	r4, [r5, #12]
 8004242:	e7e6      	b.n	8004212 <__swsetup_r+0x1e>
 8004244:	0758      	lsls	r0, r3, #29
 8004246:	d512      	bpl.n	800426e <__swsetup_r+0x7a>
 8004248:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800424a:	b141      	cbz	r1, 800425e <__swsetup_r+0x6a>
 800424c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004250:	4299      	cmp	r1, r3
 8004252:	d002      	beq.n	800425a <__swsetup_r+0x66>
 8004254:	4630      	mov	r0, r6
 8004256:	f7ff fa7b 	bl	8003750 <_free_r>
 800425a:	2300      	movs	r3, #0
 800425c:	6363      	str	r3, [r4, #52]	; 0x34
 800425e:	89a3      	ldrh	r3, [r4, #12]
 8004260:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004264:	81a3      	strh	r3, [r4, #12]
 8004266:	2300      	movs	r3, #0
 8004268:	6063      	str	r3, [r4, #4]
 800426a:	6923      	ldr	r3, [r4, #16]
 800426c:	6023      	str	r3, [r4, #0]
 800426e:	89a3      	ldrh	r3, [r4, #12]
 8004270:	f043 0308 	orr.w	r3, r3, #8
 8004274:	81a3      	strh	r3, [r4, #12]
 8004276:	6923      	ldr	r3, [r4, #16]
 8004278:	b94b      	cbnz	r3, 800428e <__swsetup_r+0x9a>
 800427a:	89a3      	ldrh	r3, [r4, #12]
 800427c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004280:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004284:	d003      	beq.n	800428e <__swsetup_r+0x9a>
 8004286:	4621      	mov	r1, r4
 8004288:	4630      	mov	r0, r6
 800428a:	f000 fa07 	bl	800469c <__smakebuf_r>
 800428e:	89a0      	ldrh	r0, [r4, #12]
 8004290:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004294:	f010 0301 	ands.w	r3, r0, #1
 8004298:	d00a      	beq.n	80042b0 <__swsetup_r+0xbc>
 800429a:	2300      	movs	r3, #0
 800429c:	60a3      	str	r3, [r4, #8]
 800429e:	6963      	ldr	r3, [r4, #20]
 80042a0:	425b      	negs	r3, r3
 80042a2:	61a3      	str	r3, [r4, #24]
 80042a4:	6923      	ldr	r3, [r4, #16]
 80042a6:	b943      	cbnz	r3, 80042ba <__swsetup_r+0xc6>
 80042a8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80042ac:	d1ba      	bne.n	8004224 <__swsetup_r+0x30>
 80042ae:	bd70      	pop	{r4, r5, r6, pc}
 80042b0:	0781      	lsls	r1, r0, #30
 80042b2:	bf58      	it	pl
 80042b4:	6963      	ldrpl	r3, [r4, #20]
 80042b6:	60a3      	str	r3, [r4, #8]
 80042b8:	e7f4      	b.n	80042a4 <__swsetup_r+0xb0>
 80042ba:	2000      	movs	r0, #0
 80042bc:	e7f7      	b.n	80042ae <__swsetup_r+0xba>
 80042be:	bf00      	nop
 80042c0:	2000000c 	.word	0x2000000c
 80042c4:	08004e0c 	.word	0x08004e0c
 80042c8:	08004e2c 	.word	0x08004e2c
 80042cc:	08004dec 	.word	0x08004dec

080042d0 <abort>:
 80042d0:	2006      	movs	r0, #6
 80042d2:	b508      	push	{r3, lr}
 80042d4:	f000 fab2 	bl	800483c <raise>
 80042d8:	2001      	movs	r0, #1
 80042da:	f7fc fa02 	bl	80006e2 <_exit>
	...

080042e0 <__sflush_r>:
 80042e0:	898a      	ldrh	r2, [r1, #12]
 80042e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80042e6:	4605      	mov	r5, r0
 80042e8:	0710      	lsls	r0, r2, #28
 80042ea:	460c      	mov	r4, r1
 80042ec:	d458      	bmi.n	80043a0 <__sflush_r+0xc0>
 80042ee:	684b      	ldr	r3, [r1, #4]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	dc05      	bgt.n	8004300 <__sflush_r+0x20>
 80042f4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	dc02      	bgt.n	8004300 <__sflush_r+0x20>
 80042fa:	2000      	movs	r0, #0
 80042fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004300:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004302:	2e00      	cmp	r6, #0
 8004304:	d0f9      	beq.n	80042fa <__sflush_r+0x1a>
 8004306:	2300      	movs	r3, #0
 8004308:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800430c:	682f      	ldr	r7, [r5, #0]
 800430e:	602b      	str	r3, [r5, #0]
 8004310:	d032      	beq.n	8004378 <__sflush_r+0x98>
 8004312:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004314:	89a3      	ldrh	r3, [r4, #12]
 8004316:	075a      	lsls	r2, r3, #29
 8004318:	d505      	bpl.n	8004326 <__sflush_r+0x46>
 800431a:	6863      	ldr	r3, [r4, #4]
 800431c:	1ac0      	subs	r0, r0, r3
 800431e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004320:	b10b      	cbz	r3, 8004326 <__sflush_r+0x46>
 8004322:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004324:	1ac0      	subs	r0, r0, r3
 8004326:	2300      	movs	r3, #0
 8004328:	4602      	mov	r2, r0
 800432a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800432c:	4628      	mov	r0, r5
 800432e:	6a21      	ldr	r1, [r4, #32]
 8004330:	47b0      	blx	r6
 8004332:	1c43      	adds	r3, r0, #1
 8004334:	89a3      	ldrh	r3, [r4, #12]
 8004336:	d106      	bne.n	8004346 <__sflush_r+0x66>
 8004338:	6829      	ldr	r1, [r5, #0]
 800433a:	291d      	cmp	r1, #29
 800433c:	d82c      	bhi.n	8004398 <__sflush_r+0xb8>
 800433e:	4a2a      	ldr	r2, [pc, #168]	; (80043e8 <__sflush_r+0x108>)
 8004340:	40ca      	lsrs	r2, r1
 8004342:	07d6      	lsls	r6, r2, #31
 8004344:	d528      	bpl.n	8004398 <__sflush_r+0xb8>
 8004346:	2200      	movs	r2, #0
 8004348:	6062      	str	r2, [r4, #4]
 800434a:	6922      	ldr	r2, [r4, #16]
 800434c:	04d9      	lsls	r1, r3, #19
 800434e:	6022      	str	r2, [r4, #0]
 8004350:	d504      	bpl.n	800435c <__sflush_r+0x7c>
 8004352:	1c42      	adds	r2, r0, #1
 8004354:	d101      	bne.n	800435a <__sflush_r+0x7a>
 8004356:	682b      	ldr	r3, [r5, #0]
 8004358:	b903      	cbnz	r3, 800435c <__sflush_r+0x7c>
 800435a:	6560      	str	r0, [r4, #84]	; 0x54
 800435c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800435e:	602f      	str	r7, [r5, #0]
 8004360:	2900      	cmp	r1, #0
 8004362:	d0ca      	beq.n	80042fa <__sflush_r+0x1a>
 8004364:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004368:	4299      	cmp	r1, r3
 800436a:	d002      	beq.n	8004372 <__sflush_r+0x92>
 800436c:	4628      	mov	r0, r5
 800436e:	f7ff f9ef 	bl	8003750 <_free_r>
 8004372:	2000      	movs	r0, #0
 8004374:	6360      	str	r0, [r4, #52]	; 0x34
 8004376:	e7c1      	b.n	80042fc <__sflush_r+0x1c>
 8004378:	6a21      	ldr	r1, [r4, #32]
 800437a:	2301      	movs	r3, #1
 800437c:	4628      	mov	r0, r5
 800437e:	47b0      	blx	r6
 8004380:	1c41      	adds	r1, r0, #1
 8004382:	d1c7      	bne.n	8004314 <__sflush_r+0x34>
 8004384:	682b      	ldr	r3, [r5, #0]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d0c4      	beq.n	8004314 <__sflush_r+0x34>
 800438a:	2b1d      	cmp	r3, #29
 800438c:	d001      	beq.n	8004392 <__sflush_r+0xb2>
 800438e:	2b16      	cmp	r3, #22
 8004390:	d101      	bne.n	8004396 <__sflush_r+0xb6>
 8004392:	602f      	str	r7, [r5, #0]
 8004394:	e7b1      	b.n	80042fa <__sflush_r+0x1a>
 8004396:	89a3      	ldrh	r3, [r4, #12]
 8004398:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800439c:	81a3      	strh	r3, [r4, #12]
 800439e:	e7ad      	b.n	80042fc <__sflush_r+0x1c>
 80043a0:	690f      	ldr	r7, [r1, #16]
 80043a2:	2f00      	cmp	r7, #0
 80043a4:	d0a9      	beq.n	80042fa <__sflush_r+0x1a>
 80043a6:	0793      	lsls	r3, r2, #30
 80043a8:	bf18      	it	ne
 80043aa:	2300      	movne	r3, #0
 80043ac:	680e      	ldr	r6, [r1, #0]
 80043ae:	bf08      	it	eq
 80043b0:	694b      	ldreq	r3, [r1, #20]
 80043b2:	eba6 0807 	sub.w	r8, r6, r7
 80043b6:	600f      	str	r7, [r1, #0]
 80043b8:	608b      	str	r3, [r1, #8]
 80043ba:	f1b8 0f00 	cmp.w	r8, #0
 80043be:	dd9c      	ble.n	80042fa <__sflush_r+0x1a>
 80043c0:	4643      	mov	r3, r8
 80043c2:	463a      	mov	r2, r7
 80043c4:	4628      	mov	r0, r5
 80043c6:	6a21      	ldr	r1, [r4, #32]
 80043c8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80043ca:	47b0      	blx	r6
 80043cc:	2800      	cmp	r0, #0
 80043ce:	dc06      	bgt.n	80043de <__sflush_r+0xfe>
 80043d0:	89a3      	ldrh	r3, [r4, #12]
 80043d2:	f04f 30ff 	mov.w	r0, #4294967295
 80043d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80043da:	81a3      	strh	r3, [r4, #12]
 80043dc:	e78e      	b.n	80042fc <__sflush_r+0x1c>
 80043de:	4407      	add	r7, r0
 80043e0:	eba8 0800 	sub.w	r8, r8, r0
 80043e4:	e7e9      	b.n	80043ba <__sflush_r+0xda>
 80043e6:	bf00      	nop
 80043e8:	20400001 	.word	0x20400001

080043ec <_fflush_r>:
 80043ec:	b538      	push	{r3, r4, r5, lr}
 80043ee:	690b      	ldr	r3, [r1, #16]
 80043f0:	4605      	mov	r5, r0
 80043f2:	460c      	mov	r4, r1
 80043f4:	b913      	cbnz	r3, 80043fc <_fflush_r+0x10>
 80043f6:	2500      	movs	r5, #0
 80043f8:	4628      	mov	r0, r5
 80043fa:	bd38      	pop	{r3, r4, r5, pc}
 80043fc:	b118      	cbz	r0, 8004406 <_fflush_r+0x1a>
 80043fe:	6983      	ldr	r3, [r0, #24]
 8004400:	b90b      	cbnz	r3, 8004406 <_fflush_r+0x1a>
 8004402:	f000 f887 	bl	8004514 <__sinit>
 8004406:	4b14      	ldr	r3, [pc, #80]	; (8004458 <_fflush_r+0x6c>)
 8004408:	429c      	cmp	r4, r3
 800440a:	d11b      	bne.n	8004444 <_fflush_r+0x58>
 800440c:	686c      	ldr	r4, [r5, #4]
 800440e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d0ef      	beq.n	80043f6 <_fflush_r+0xa>
 8004416:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004418:	07d0      	lsls	r0, r2, #31
 800441a:	d404      	bmi.n	8004426 <_fflush_r+0x3a>
 800441c:	0599      	lsls	r1, r3, #22
 800441e:	d402      	bmi.n	8004426 <_fflush_r+0x3a>
 8004420:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004422:	f000 f915 	bl	8004650 <__retarget_lock_acquire_recursive>
 8004426:	4628      	mov	r0, r5
 8004428:	4621      	mov	r1, r4
 800442a:	f7ff ff59 	bl	80042e0 <__sflush_r>
 800442e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004430:	4605      	mov	r5, r0
 8004432:	07da      	lsls	r2, r3, #31
 8004434:	d4e0      	bmi.n	80043f8 <_fflush_r+0xc>
 8004436:	89a3      	ldrh	r3, [r4, #12]
 8004438:	059b      	lsls	r3, r3, #22
 800443a:	d4dd      	bmi.n	80043f8 <_fflush_r+0xc>
 800443c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800443e:	f000 f908 	bl	8004652 <__retarget_lock_release_recursive>
 8004442:	e7d9      	b.n	80043f8 <_fflush_r+0xc>
 8004444:	4b05      	ldr	r3, [pc, #20]	; (800445c <_fflush_r+0x70>)
 8004446:	429c      	cmp	r4, r3
 8004448:	d101      	bne.n	800444e <_fflush_r+0x62>
 800444a:	68ac      	ldr	r4, [r5, #8]
 800444c:	e7df      	b.n	800440e <_fflush_r+0x22>
 800444e:	4b04      	ldr	r3, [pc, #16]	; (8004460 <_fflush_r+0x74>)
 8004450:	429c      	cmp	r4, r3
 8004452:	bf08      	it	eq
 8004454:	68ec      	ldreq	r4, [r5, #12]
 8004456:	e7da      	b.n	800440e <_fflush_r+0x22>
 8004458:	08004e0c 	.word	0x08004e0c
 800445c:	08004e2c 	.word	0x08004e2c
 8004460:	08004dec 	.word	0x08004dec

08004464 <std>:
 8004464:	2300      	movs	r3, #0
 8004466:	b510      	push	{r4, lr}
 8004468:	4604      	mov	r4, r0
 800446a:	e9c0 3300 	strd	r3, r3, [r0]
 800446e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004472:	6083      	str	r3, [r0, #8]
 8004474:	8181      	strh	r1, [r0, #12]
 8004476:	6643      	str	r3, [r0, #100]	; 0x64
 8004478:	81c2      	strh	r2, [r0, #14]
 800447a:	6183      	str	r3, [r0, #24]
 800447c:	4619      	mov	r1, r3
 800447e:	2208      	movs	r2, #8
 8004480:	305c      	adds	r0, #92	; 0x5c
 8004482:	f7ff f819 	bl	80034b8 <memset>
 8004486:	4b05      	ldr	r3, [pc, #20]	; (800449c <std+0x38>)
 8004488:	6224      	str	r4, [r4, #32]
 800448a:	6263      	str	r3, [r4, #36]	; 0x24
 800448c:	4b04      	ldr	r3, [pc, #16]	; (80044a0 <std+0x3c>)
 800448e:	62a3      	str	r3, [r4, #40]	; 0x28
 8004490:	4b04      	ldr	r3, [pc, #16]	; (80044a4 <std+0x40>)
 8004492:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004494:	4b04      	ldr	r3, [pc, #16]	; (80044a8 <std+0x44>)
 8004496:	6323      	str	r3, [r4, #48]	; 0x30
 8004498:	bd10      	pop	{r4, pc}
 800449a:	bf00      	nop
 800449c:	08004875 	.word	0x08004875
 80044a0:	08004897 	.word	0x08004897
 80044a4:	080048cf 	.word	0x080048cf
 80044a8:	080048f3 	.word	0x080048f3

080044ac <_cleanup_r>:
 80044ac:	4901      	ldr	r1, [pc, #4]	; (80044b4 <_cleanup_r+0x8>)
 80044ae:	f000 b8af 	b.w	8004610 <_fwalk_reent>
 80044b2:	bf00      	nop
 80044b4:	080043ed 	.word	0x080043ed

080044b8 <__sfmoreglue>:
 80044b8:	b570      	push	{r4, r5, r6, lr}
 80044ba:	2568      	movs	r5, #104	; 0x68
 80044bc:	1e4a      	subs	r2, r1, #1
 80044be:	4355      	muls	r5, r2
 80044c0:	460e      	mov	r6, r1
 80044c2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80044c6:	f7ff f98f 	bl	80037e8 <_malloc_r>
 80044ca:	4604      	mov	r4, r0
 80044cc:	b140      	cbz	r0, 80044e0 <__sfmoreglue+0x28>
 80044ce:	2100      	movs	r1, #0
 80044d0:	e9c0 1600 	strd	r1, r6, [r0]
 80044d4:	300c      	adds	r0, #12
 80044d6:	60a0      	str	r0, [r4, #8]
 80044d8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80044dc:	f7fe ffec 	bl	80034b8 <memset>
 80044e0:	4620      	mov	r0, r4
 80044e2:	bd70      	pop	{r4, r5, r6, pc}

080044e4 <__sfp_lock_acquire>:
 80044e4:	4801      	ldr	r0, [pc, #4]	; (80044ec <__sfp_lock_acquire+0x8>)
 80044e6:	f000 b8b3 	b.w	8004650 <__retarget_lock_acquire_recursive>
 80044ea:	bf00      	nop
 80044ec:	20000268 	.word	0x20000268

080044f0 <__sfp_lock_release>:
 80044f0:	4801      	ldr	r0, [pc, #4]	; (80044f8 <__sfp_lock_release+0x8>)
 80044f2:	f000 b8ae 	b.w	8004652 <__retarget_lock_release_recursive>
 80044f6:	bf00      	nop
 80044f8:	20000268 	.word	0x20000268

080044fc <__sinit_lock_acquire>:
 80044fc:	4801      	ldr	r0, [pc, #4]	; (8004504 <__sinit_lock_acquire+0x8>)
 80044fe:	f000 b8a7 	b.w	8004650 <__retarget_lock_acquire_recursive>
 8004502:	bf00      	nop
 8004504:	20000263 	.word	0x20000263

08004508 <__sinit_lock_release>:
 8004508:	4801      	ldr	r0, [pc, #4]	; (8004510 <__sinit_lock_release+0x8>)
 800450a:	f000 b8a2 	b.w	8004652 <__retarget_lock_release_recursive>
 800450e:	bf00      	nop
 8004510:	20000263 	.word	0x20000263

08004514 <__sinit>:
 8004514:	b510      	push	{r4, lr}
 8004516:	4604      	mov	r4, r0
 8004518:	f7ff fff0 	bl	80044fc <__sinit_lock_acquire>
 800451c:	69a3      	ldr	r3, [r4, #24]
 800451e:	b11b      	cbz	r3, 8004528 <__sinit+0x14>
 8004520:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004524:	f7ff bff0 	b.w	8004508 <__sinit_lock_release>
 8004528:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800452c:	6523      	str	r3, [r4, #80]	; 0x50
 800452e:	4b13      	ldr	r3, [pc, #76]	; (800457c <__sinit+0x68>)
 8004530:	4a13      	ldr	r2, [pc, #76]	; (8004580 <__sinit+0x6c>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	62a2      	str	r2, [r4, #40]	; 0x28
 8004536:	42a3      	cmp	r3, r4
 8004538:	bf08      	it	eq
 800453a:	2301      	moveq	r3, #1
 800453c:	4620      	mov	r0, r4
 800453e:	bf08      	it	eq
 8004540:	61a3      	streq	r3, [r4, #24]
 8004542:	f000 f81f 	bl	8004584 <__sfp>
 8004546:	6060      	str	r0, [r4, #4]
 8004548:	4620      	mov	r0, r4
 800454a:	f000 f81b 	bl	8004584 <__sfp>
 800454e:	60a0      	str	r0, [r4, #8]
 8004550:	4620      	mov	r0, r4
 8004552:	f000 f817 	bl	8004584 <__sfp>
 8004556:	2200      	movs	r2, #0
 8004558:	2104      	movs	r1, #4
 800455a:	60e0      	str	r0, [r4, #12]
 800455c:	6860      	ldr	r0, [r4, #4]
 800455e:	f7ff ff81 	bl	8004464 <std>
 8004562:	2201      	movs	r2, #1
 8004564:	2109      	movs	r1, #9
 8004566:	68a0      	ldr	r0, [r4, #8]
 8004568:	f7ff ff7c 	bl	8004464 <std>
 800456c:	2202      	movs	r2, #2
 800456e:	2112      	movs	r1, #18
 8004570:	68e0      	ldr	r0, [r4, #12]
 8004572:	f7ff ff77 	bl	8004464 <std>
 8004576:	2301      	movs	r3, #1
 8004578:	61a3      	str	r3, [r4, #24]
 800457a:	e7d1      	b.n	8004520 <__sinit+0xc>
 800457c:	08004c00 	.word	0x08004c00
 8004580:	080044ad 	.word	0x080044ad

08004584 <__sfp>:
 8004584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004586:	4607      	mov	r7, r0
 8004588:	f7ff ffac 	bl	80044e4 <__sfp_lock_acquire>
 800458c:	4b1e      	ldr	r3, [pc, #120]	; (8004608 <__sfp+0x84>)
 800458e:	681e      	ldr	r6, [r3, #0]
 8004590:	69b3      	ldr	r3, [r6, #24]
 8004592:	b913      	cbnz	r3, 800459a <__sfp+0x16>
 8004594:	4630      	mov	r0, r6
 8004596:	f7ff ffbd 	bl	8004514 <__sinit>
 800459a:	3648      	adds	r6, #72	; 0x48
 800459c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80045a0:	3b01      	subs	r3, #1
 80045a2:	d503      	bpl.n	80045ac <__sfp+0x28>
 80045a4:	6833      	ldr	r3, [r6, #0]
 80045a6:	b30b      	cbz	r3, 80045ec <__sfp+0x68>
 80045a8:	6836      	ldr	r6, [r6, #0]
 80045aa:	e7f7      	b.n	800459c <__sfp+0x18>
 80045ac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80045b0:	b9d5      	cbnz	r5, 80045e8 <__sfp+0x64>
 80045b2:	4b16      	ldr	r3, [pc, #88]	; (800460c <__sfp+0x88>)
 80045b4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80045b8:	60e3      	str	r3, [r4, #12]
 80045ba:	6665      	str	r5, [r4, #100]	; 0x64
 80045bc:	f000 f847 	bl	800464e <__retarget_lock_init_recursive>
 80045c0:	f7ff ff96 	bl	80044f0 <__sfp_lock_release>
 80045c4:	2208      	movs	r2, #8
 80045c6:	4629      	mov	r1, r5
 80045c8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80045cc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80045d0:	6025      	str	r5, [r4, #0]
 80045d2:	61a5      	str	r5, [r4, #24]
 80045d4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80045d8:	f7fe ff6e 	bl	80034b8 <memset>
 80045dc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80045e0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80045e4:	4620      	mov	r0, r4
 80045e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80045e8:	3468      	adds	r4, #104	; 0x68
 80045ea:	e7d9      	b.n	80045a0 <__sfp+0x1c>
 80045ec:	2104      	movs	r1, #4
 80045ee:	4638      	mov	r0, r7
 80045f0:	f7ff ff62 	bl	80044b8 <__sfmoreglue>
 80045f4:	4604      	mov	r4, r0
 80045f6:	6030      	str	r0, [r6, #0]
 80045f8:	2800      	cmp	r0, #0
 80045fa:	d1d5      	bne.n	80045a8 <__sfp+0x24>
 80045fc:	f7ff ff78 	bl	80044f0 <__sfp_lock_release>
 8004600:	230c      	movs	r3, #12
 8004602:	603b      	str	r3, [r7, #0]
 8004604:	e7ee      	b.n	80045e4 <__sfp+0x60>
 8004606:	bf00      	nop
 8004608:	08004c00 	.word	0x08004c00
 800460c:	ffff0001 	.word	0xffff0001

08004610 <_fwalk_reent>:
 8004610:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004614:	4606      	mov	r6, r0
 8004616:	4688      	mov	r8, r1
 8004618:	2700      	movs	r7, #0
 800461a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800461e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004622:	f1b9 0901 	subs.w	r9, r9, #1
 8004626:	d505      	bpl.n	8004634 <_fwalk_reent+0x24>
 8004628:	6824      	ldr	r4, [r4, #0]
 800462a:	2c00      	cmp	r4, #0
 800462c:	d1f7      	bne.n	800461e <_fwalk_reent+0xe>
 800462e:	4638      	mov	r0, r7
 8004630:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004634:	89ab      	ldrh	r3, [r5, #12]
 8004636:	2b01      	cmp	r3, #1
 8004638:	d907      	bls.n	800464a <_fwalk_reent+0x3a>
 800463a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800463e:	3301      	adds	r3, #1
 8004640:	d003      	beq.n	800464a <_fwalk_reent+0x3a>
 8004642:	4629      	mov	r1, r5
 8004644:	4630      	mov	r0, r6
 8004646:	47c0      	blx	r8
 8004648:	4307      	orrs	r7, r0
 800464a:	3568      	adds	r5, #104	; 0x68
 800464c:	e7e9      	b.n	8004622 <_fwalk_reent+0x12>

0800464e <__retarget_lock_init_recursive>:
 800464e:	4770      	bx	lr

08004650 <__retarget_lock_acquire_recursive>:
 8004650:	4770      	bx	lr

08004652 <__retarget_lock_release_recursive>:
 8004652:	4770      	bx	lr

08004654 <__swhatbuf_r>:
 8004654:	b570      	push	{r4, r5, r6, lr}
 8004656:	460e      	mov	r6, r1
 8004658:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800465c:	4614      	mov	r4, r2
 800465e:	2900      	cmp	r1, #0
 8004660:	461d      	mov	r5, r3
 8004662:	b096      	sub	sp, #88	; 0x58
 8004664:	da07      	bge.n	8004676 <__swhatbuf_r+0x22>
 8004666:	2300      	movs	r3, #0
 8004668:	602b      	str	r3, [r5, #0]
 800466a:	89b3      	ldrh	r3, [r6, #12]
 800466c:	061a      	lsls	r2, r3, #24
 800466e:	d410      	bmi.n	8004692 <__swhatbuf_r+0x3e>
 8004670:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004674:	e00e      	b.n	8004694 <__swhatbuf_r+0x40>
 8004676:	466a      	mov	r2, sp
 8004678:	f000 f962 	bl	8004940 <_fstat_r>
 800467c:	2800      	cmp	r0, #0
 800467e:	dbf2      	blt.n	8004666 <__swhatbuf_r+0x12>
 8004680:	9a01      	ldr	r2, [sp, #4]
 8004682:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004686:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800468a:	425a      	negs	r2, r3
 800468c:	415a      	adcs	r2, r3
 800468e:	602a      	str	r2, [r5, #0]
 8004690:	e7ee      	b.n	8004670 <__swhatbuf_r+0x1c>
 8004692:	2340      	movs	r3, #64	; 0x40
 8004694:	2000      	movs	r0, #0
 8004696:	6023      	str	r3, [r4, #0]
 8004698:	b016      	add	sp, #88	; 0x58
 800469a:	bd70      	pop	{r4, r5, r6, pc}

0800469c <__smakebuf_r>:
 800469c:	898b      	ldrh	r3, [r1, #12]
 800469e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80046a0:	079d      	lsls	r5, r3, #30
 80046a2:	4606      	mov	r6, r0
 80046a4:	460c      	mov	r4, r1
 80046a6:	d507      	bpl.n	80046b8 <__smakebuf_r+0x1c>
 80046a8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80046ac:	6023      	str	r3, [r4, #0]
 80046ae:	6123      	str	r3, [r4, #16]
 80046b0:	2301      	movs	r3, #1
 80046b2:	6163      	str	r3, [r4, #20]
 80046b4:	b002      	add	sp, #8
 80046b6:	bd70      	pop	{r4, r5, r6, pc}
 80046b8:	466a      	mov	r2, sp
 80046ba:	ab01      	add	r3, sp, #4
 80046bc:	f7ff ffca 	bl	8004654 <__swhatbuf_r>
 80046c0:	9900      	ldr	r1, [sp, #0]
 80046c2:	4605      	mov	r5, r0
 80046c4:	4630      	mov	r0, r6
 80046c6:	f7ff f88f 	bl	80037e8 <_malloc_r>
 80046ca:	b948      	cbnz	r0, 80046e0 <__smakebuf_r+0x44>
 80046cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80046d0:	059a      	lsls	r2, r3, #22
 80046d2:	d4ef      	bmi.n	80046b4 <__smakebuf_r+0x18>
 80046d4:	f023 0303 	bic.w	r3, r3, #3
 80046d8:	f043 0302 	orr.w	r3, r3, #2
 80046dc:	81a3      	strh	r3, [r4, #12]
 80046de:	e7e3      	b.n	80046a8 <__smakebuf_r+0xc>
 80046e0:	4b0d      	ldr	r3, [pc, #52]	; (8004718 <__smakebuf_r+0x7c>)
 80046e2:	62b3      	str	r3, [r6, #40]	; 0x28
 80046e4:	89a3      	ldrh	r3, [r4, #12]
 80046e6:	6020      	str	r0, [r4, #0]
 80046e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80046ec:	81a3      	strh	r3, [r4, #12]
 80046ee:	9b00      	ldr	r3, [sp, #0]
 80046f0:	6120      	str	r0, [r4, #16]
 80046f2:	6163      	str	r3, [r4, #20]
 80046f4:	9b01      	ldr	r3, [sp, #4]
 80046f6:	b15b      	cbz	r3, 8004710 <__smakebuf_r+0x74>
 80046f8:	4630      	mov	r0, r6
 80046fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80046fe:	f000 f931 	bl	8004964 <_isatty_r>
 8004702:	b128      	cbz	r0, 8004710 <__smakebuf_r+0x74>
 8004704:	89a3      	ldrh	r3, [r4, #12]
 8004706:	f023 0303 	bic.w	r3, r3, #3
 800470a:	f043 0301 	orr.w	r3, r3, #1
 800470e:	81a3      	strh	r3, [r4, #12]
 8004710:	89a0      	ldrh	r0, [r4, #12]
 8004712:	4305      	orrs	r5, r0
 8004714:	81a5      	strh	r5, [r4, #12]
 8004716:	e7cd      	b.n	80046b4 <__smakebuf_r+0x18>
 8004718:	080044ad 	.word	0x080044ad

0800471c <memchr>:
 800471c:	4603      	mov	r3, r0
 800471e:	b510      	push	{r4, lr}
 8004720:	b2c9      	uxtb	r1, r1
 8004722:	4402      	add	r2, r0
 8004724:	4293      	cmp	r3, r2
 8004726:	4618      	mov	r0, r3
 8004728:	d101      	bne.n	800472e <memchr+0x12>
 800472a:	2000      	movs	r0, #0
 800472c:	e003      	b.n	8004736 <memchr+0x1a>
 800472e:	7804      	ldrb	r4, [r0, #0]
 8004730:	3301      	adds	r3, #1
 8004732:	428c      	cmp	r4, r1
 8004734:	d1f6      	bne.n	8004724 <memchr+0x8>
 8004736:	bd10      	pop	{r4, pc}

08004738 <memcpy>:
 8004738:	440a      	add	r2, r1
 800473a:	4291      	cmp	r1, r2
 800473c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004740:	d100      	bne.n	8004744 <memcpy+0xc>
 8004742:	4770      	bx	lr
 8004744:	b510      	push	{r4, lr}
 8004746:	f811 4b01 	ldrb.w	r4, [r1], #1
 800474a:	4291      	cmp	r1, r2
 800474c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004750:	d1f9      	bne.n	8004746 <memcpy+0xe>
 8004752:	bd10      	pop	{r4, pc}

08004754 <memmove>:
 8004754:	4288      	cmp	r0, r1
 8004756:	b510      	push	{r4, lr}
 8004758:	eb01 0402 	add.w	r4, r1, r2
 800475c:	d902      	bls.n	8004764 <memmove+0x10>
 800475e:	4284      	cmp	r4, r0
 8004760:	4623      	mov	r3, r4
 8004762:	d807      	bhi.n	8004774 <memmove+0x20>
 8004764:	1e43      	subs	r3, r0, #1
 8004766:	42a1      	cmp	r1, r4
 8004768:	d008      	beq.n	800477c <memmove+0x28>
 800476a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800476e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004772:	e7f8      	b.n	8004766 <memmove+0x12>
 8004774:	4601      	mov	r1, r0
 8004776:	4402      	add	r2, r0
 8004778:	428a      	cmp	r2, r1
 800477a:	d100      	bne.n	800477e <memmove+0x2a>
 800477c:	bd10      	pop	{r4, pc}
 800477e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004782:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004786:	e7f7      	b.n	8004778 <memmove+0x24>

08004788 <__malloc_lock>:
 8004788:	4801      	ldr	r0, [pc, #4]	; (8004790 <__malloc_lock+0x8>)
 800478a:	f7ff bf61 	b.w	8004650 <__retarget_lock_acquire_recursive>
 800478e:	bf00      	nop
 8004790:	20000264 	.word	0x20000264

08004794 <__malloc_unlock>:
 8004794:	4801      	ldr	r0, [pc, #4]	; (800479c <__malloc_unlock+0x8>)
 8004796:	f7ff bf5c 	b.w	8004652 <__retarget_lock_release_recursive>
 800479a:	bf00      	nop
 800479c:	20000264 	.word	0x20000264

080047a0 <_realloc_r>:
 80047a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047a2:	4607      	mov	r7, r0
 80047a4:	4614      	mov	r4, r2
 80047a6:	460e      	mov	r6, r1
 80047a8:	b921      	cbnz	r1, 80047b4 <_realloc_r+0x14>
 80047aa:	4611      	mov	r1, r2
 80047ac:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80047b0:	f7ff b81a 	b.w	80037e8 <_malloc_r>
 80047b4:	b922      	cbnz	r2, 80047c0 <_realloc_r+0x20>
 80047b6:	f7fe ffcb 	bl	8003750 <_free_r>
 80047ba:	4625      	mov	r5, r4
 80047bc:	4628      	mov	r0, r5
 80047be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80047c0:	f000 f8f2 	bl	80049a8 <_malloc_usable_size_r>
 80047c4:	42a0      	cmp	r0, r4
 80047c6:	d20f      	bcs.n	80047e8 <_realloc_r+0x48>
 80047c8:	4621      	mov	r1, r4
 80047ca:	4638      	mov	r0, r7
 80047cc:	f7ff f80c 	bl	80037e8 <_malloc_r>
 80047d0:	4605      	mov	r5, r0
 80047d2:	2800      	cmp	r0, #0
 80047d4:	d0f2      	beq.n	80047bc <_realloc_r+0x1c>
 80047d6:	4631      	mov	r1, r6
 80047d8:	4622      	mov	r2, r4
 80047da:	f7ff ffad 	bl	8004738 <memcpy>
 80047de:	4631      	mov	r1, r6
 80047e0:	4638      	mov	r0, r7
 80047e2:	f7fe ffb5 	bl	8003750 <_free_r>
 80047e6:	e7e9      	b.n	80047bc <_realloc_r+0x1c>
 80047e8:	4635      	mov	r5, r6
 80047ea:	e7e7      	b.n	80047bc <_realloc_r+0x1c>

080047ec <_raise_r>:
 80047ec:	291f      	cmp	r1, #31
 80047ee:	b538      	push	{r3, r4, r5, lr}
 80047f0:	4604      	mov	r4, r0
 80047f2:	460d      	mov	r5, r1
 80047f4:	d904      	bls.n	8004800 <_raise_r+0x14>
 80047f6:	2316      	movs	r3, #22
 80047f8:	6003      	str	r3, [r0, #0]
 80047fa:	f04f 30ff 	mov.w	r0, #4294967295
 80047fe:	bd38      	pop	{r3, r4, r5, pc}
 8004800:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004802:	b112      	cbz	r2, 800480a <_raise_r+0x1e>
 8004804:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004808:	b94b      	cbnz	r3, 800481e <_raise_r+0x32>
 800480a:	4620      	mov	r0, r4
 800480c:	f000 f830 	bl	8004870 <_getpid_r>
 8004810:	462a      	mov	r2, r5
 8004812:	4601      	mov	r1, r0
 8004814:	4620      	mov	r0, r4
 8004816:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800481a:	f000 b817 	b.w	800484c <_kill_r>
 800481e:	2b01      	cmp	r3, #1
 8004820:	d00a      	beq.n	8004838 <_raise_r+0x4c>
 8004822:	1c59      	adds	r1, r3, #1
 8004824:	d103      	bne.n	800482e <_raise_r+0x42>
 8004826:	2316      	movs	r3, #22
 8004828:	6003      	str	r3, [r0, #0]
 800482a:	2001      	movs	r0, #1
 800482c:	e7e7      	b.n	80047fe <_raise_r+0x12>
 800482e:	2400      	movs	r4, #0
 8004830:	4628      	mov	r0, r5
 8004832:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004836:	4798      	blx	r3
 8004838:	2000      	movs	r0, #0
 800483a:	e7e0      	b.n	80047fe <_raise_r+0x12>

0800483c <raise>:
 800483c:	4b02      	ldr	r3, [pc, #8]	; (8004848 <raise+0xc>)
 800483e:	4601      	mov	r1, r0
 8004840:	6818      	ldr	r0, [r3, #0]
 8004842:	f7ff bfd3 	b.w	80047ec <_raise_r>
 8004846:	bf00      	nop
 8004848:	2000000c 	.word	0x2000000c

0800484c <_kill_r>:
 800484c:	b538      	push	{r3, r4, r5, lr}
 800484e:	2300      	movs	r3, #0
 8004850:	4d06      	ldr	r5, [pc, #24]	; (800486c <_kill_r+0x20>)
 8004852:	4604      	mov	r4, r0
 8004854:	4608      	mov	r0, r1
 8004856:	4611      	mov	r1, r2
 8004858:	602b      	str	r3, [r5, #0]
 800485a:	f7fb ff32 	bl	80006c2 <_kill>
 800485e:	1c43      	adds	r3, r0, #1
 8004860:	d102      	bne.n	8004868 <_kill_r+0x1c>
 8004862:	682b      	ldr	r3, [r5, #0]
 8004864:	b103      	cbz	r3, 8004868 <_kill_r+0x1c>
 8004866:	6023      	str	r3, [r4, #0]
 8004868:	bd38      	pop	{r3, r4, r5, pc}
 800486a:	bf00      	nop
 800486c:	2000026c 	.word	0x2000026c

08004870 <_getpid_r>:
 8004870:	f7fb bf20 	b.w	80006b4 <_getpid>

08004874 <__sread>:
 8004874:	b510      	push	{r4, lr}
 8004876:	460c      	mov	r4, r1
 8004878:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800487c:	f000 f89c 	bl	80049b8 <_read_r>
 8004880:	2800      	cmp	r0, #0
 8004882:	bfab      	itete	ge
 8004884:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004886:	89a3      	ldrhlt	r3, [r4, #12]
 8004888:	181b      	addge	r3, r3, r0
 800488a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800488e:	bfac      	ite	ge
 8004890:	6563      	strge	r3, [r4, #84]	; 0x54
 8004892:	81a3      	strhlt	r3, [r4, #12]
 8004894:	bd10      	pop	{r4, pc}

08004896 <__swrite>:
 8004896:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800489a:	461f      	mov	r7, r3
 800489c:	898b      	ldrh	r3, [r1, #12]
 800489e:	4605      	mov	r5, r0
 80048a0:	05db      	lsls	r3, r3, #23
 80048a2:	460c      	mov	r4, r1
 80048a4:	4616      	mov	r6, r2
 80048a6:	d505      	bpl.n	80048b4 <__swrite+0x1e>
 80048a8:	2302      	movs	r3, #2
 80048aa:	2200      	movs	r2, #0
 80048ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048b0:	f000 f868 	bl	8004984 <_lseek_r>
 80048b4:	89a3      	ldrh	r3, [r4, #12]
 80048b6:	4632      	mov	r2, r6
 80048b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80048bc:	81a3      	strh	r3, [r4, #12]
 80048be:	4628      	mov	r0, r5
 80048c0:	463b      	mov	r3, r7
 80048c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80048c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80048ca:	f000 b817 	b.w	80048fc <_write_r>

080048ce <__sseek>:
 80048ce:	b510      	push	{r4, lr}
 80048d0:	460c      	mov	r4, r1
 80048d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048d6:	f000 f855 	bl	8004984 <_lseek_r>
 80048da:	1c43      	adds	r3, r0, #1
 80048dc:	89a3      	ldrh	r3, [r4, #12]
 80048de:	bf15      	itete	ne
 80048e0:	6560      	strne	r0, [r4, #84]	; 0x54
 80048e2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80048e6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80048ea:	81a3      	strheq	r3, [r4, #12]
 80048ec:	bf18      	it	ne
 80048ee:	81a3      	strhne	r3, [r4, #12]
 80048f0:	bd10      	pop	{r4, pc}

080048f2 <__sclose>:
 80048f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048f6:	f000 b813 	b.w	8004920 <_close_r>
	...

080048fc <_write_r>:
 80048fc:	b538      	push	{r3, r4, r5, lr}
 80048fe:	4604      	mov	r4, r0
 8004900:	4608      	mov	r0, r1
 8004902:	4611      	mov	r1, r2
 8004904:	2200      	movs	r2, #0
 8004906:	4d05      	ldr	r5, [pc, #20]	; (800491c <_write_r+0x20>)
 8004908:	602a      	str	r2, [r5, #0]
 800490a:	461a      	mov	r2, r3
 800490c:	f7fb ff10 	bl	8000730 <_write>
 8004910:	1c43      	adds	r3, r0, #1
 8004912:	d102      	bne.n	800491a <_write_r+0x1e>
 8004914:	682b      	ldr	r3, [r5, #0]
 8004916:	b103      	cbz	r3, 800491a <_write_r+0x1e>
 8004918:	6023      	str	r3, [r4, #0]
 800491a:	bd38      	pop	{r3, r4, r5, pc}
 800491c:	2000026c 	.word	0x2000026c

08004920 <_close_r>:
 8004920:	b538      	push	{r3, r4, r5, lr}
 8004922:	2300      	movs	r3, #0
 8004924:	4d05      	ldr	r5, [pc, #20]	; (800493c <_close_r+0x1c>)
 8004926:	4604      	mov	r4, r0
 8004928:	4608      	mov	r0, r1
 800492a:	602b      	str	r3, [r5, #0]
 800492c:	f7fb ff1c 	bl	8000768 <_close>
 8004930:	1c43      	adds	r3, r0, #1
 8004932:	d102      	bne.n	800493a <_close_r+0x1a>
 8004934:	682b      	ldr	r3, [r5, #0]
 8004936:	b103      	cbz	r3, 800493a <_close_r+0x1a>
 8004938:	6023      	str	r3, [r4, #0]
 800493a:	bd38      	pop	{r3, r4, r5, pc}
 800493c:	2000026c 	.word	0x2000026c

08004940 <_fstat_r>:
 8004940:	b538      	push	{r3, r4, r5, lr}
 8004942:	2300      	movs	r3, #0
 8004944:	4d06      	ldr	r5, [pc, #24]	; (8004960 <_fstat_r+0x20>)
 8004946:	4604      	mov	r4, r0
 8004948:	4608      	mov	r0, r1
 800494a:	4611      	mov	r1, r2
 800494c:	602b      	str	r3, [r5, #0]
 800494e:	f7fb ff16 	bl	800077e <_fstat>
 8004952:	1c43      	adds	r3, r0, #1
 8004954:	d102      	bne.n	800495c <_fstat_r+0x1c>
 8004956:	682b      	ldr	r3, [r5, #0]
 8004958:	b103      	cbz	r3, 800495c <_fstat_r+0x1c>
 800495a:	6023      	str	r3, [r4, #0]
 800495c:	bd38      	pop	{r3, r4, r5, pc}
 800495e:	bf00      	nop
 8004960:	2000026c 	.word	0x2000026c

08004964 <_isatty_r>:
 8004964:	b538      	push	{r3, r4, r5, lr}
 8004966:	2300      	movs	r3, #0
 8004968:	4d05      	ldr	r5, [pc, #20]	; (8004980 <_isatty_r+0x1c>)
 800496a:	4604      	mov	r4, r0
 800496c:	4608      	mov	r0, r1
 800496e:	602b      	str	r3, [r5, #0]
 8004970:	f7fb ff14 	bl	800079c <_isatty>
 8004974:	1c43      	adds	r3, r0, #1
 8004976:	d102      	bne.n	800497e <_isatty_r+0x1a>
 8004978:	682b      	ldr	r3, [r5, #0]
 800497a:	b103      	cbz	r3, 800497e <_isatty_r+0x1a>
 800497c:	6023      	str	r3, [r4, #0]
 800497e:	bd38      	pop	{r3, r4, r5, pc}
 8004980:	2000026c 	.word	0x2000026c

08004984 <_lseek_r>:
 8004984:	b538      	push	{r3, r4, r5, lr}
 8004986:	4604      	mov	r4, r0
 8004988:	4608      	mov	r0, r1
 800498a:	4611      	mov	r1, r2
 800498c:	2200      	movs	r2, #0
 800498e:	4d05      	ldr	r5, [pc, #20]	; (80049a4 <_lseek_r+0x20>)
 8004990:	602a      	str	r2, [r5, #0]
 8004992:	461a      	mov	r2, r3
 8004994:	f7fb ff0c 	bl	80007b0 <_lseek>
 8004998:	1c43      	adds	r3, r0, #1
 800499a:	d102      	bne.n	80049a2 <_lseek_r+0x1e>
 800499c:	682b      	ldr	r3, [r5, #0]
 800499e:	b103      	cbz	r3, 80049a2 <_lseek_r+0x1e>
 80049a0:	6023      	str	r3, [r4, #0]
 80049a2:	bd38      	pop	{r3, r4, r5, pc}
 80049a4:	2000026c 	.word	0x2000026c

080049a8 <_malloc_usable_size_r>:
 80049a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80049ac:	1f18      	subs	r0, r3, #4
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	bfbc      	itt	lt
 80049b2:	580b      	ldrlt	r3, [r1, r0]
 80049b4:	18c0      	addlt	r0, r0, r3
 80049b6:	4770      	bx	lr

080049b8 <_read_r>:
 80049b8:	b538      	push	{r3, r4, r5, lr}
 80049ba:	4604      	mov	r4, r0
 80049bc:	4608      	mov	r0, r1
 80049be:	4611      	mov	r1, r2
 80049c0:	2200      	movs	r2, #0
 80049c2:	4d05      	ldr	r5, [pc, #20]	; (80049d8 <_read_r+0x20>)
 80049c4:	602a      	str	r2, [r5, #0]
 80049c6:	461a      	mov	r2, r3
 80049c8:	f7fb fe95 	bl	80006f6 <_read>
 80049cc:	1c43      	adds	r3, r0, #1
 80049ce:	d102      	bne.n	80049d6 <_read_r+0x1e>
 80049d0:	682b      	ldr	r3, [r5, #0]
 80049d2:	b103      	cbz	r3, 80049d6 <_read_r+0x1e>
 80049d4:	6023      	str	r3, [r4, #0]
 80049d6:	bd38      	pop	{r3, r4, r5, pc}
 80049d8:	2000026c 	.word	0x2000026c

080049dc <_init>:
 80049dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049de:	bf00      	nop
 80049e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049e2:	bc08      	pop	{r3}
 80049e4:	469e      	mov	lr, r3
 80049e6:	4770      	bx	lr

080049e8 <_fini>:
 80049e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049ea:	bf00      	nop
 80049ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049ee:	bc08      	pop	{r3}
 80049f0:	469e      	mov	lr, r3
 80049f2:	4770      	bx	lr
