# Test patterns for s1.vhd  
# input format: reset enable dout
# NOTE: test vector file for sequential module (NOT using skips)!
# Reset high
1 0 0000
1 0 0000
0 0 0000
0 0 0000
0 0 0000
0 1 0000
0 1 1111
0 1 1110
0 1 1100
0 0 1000
0 0 1000
0 0 1000
0 1 1000
0 1 0001
0 1 0010
0 1 0100
0 1 1001
1 1 0000
0 1 0000
0 1 1111
0 1 1110
