/*
 * Intel Dollar Cove PMIC Charger driver
 *
 * Copyright (C) 2013 Intel Corporation
 *
 * ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful, but
 * WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.	See the GNU
 * General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License along
 * with this program; if not, write to the Free Software Foundation, Inc.,
 * 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
 *
 * ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 * Author: Ramakrishna Pallala <ramakrishna.pallala@intel.com>
 */

#include <linux/module.h>
#include <linux/param.h>
#include <linux/jiffies.h>
#include <linux/interrupt.h>
#include <linux/device.h>
#include <linux/workqueue.h>
#include <linux/delay.h>
#include <linux/platform_device.h>
#include <linux/pm_runtime.h>
#include <linux/usb/otg.h>
#include <linux/notifier.h>
#include <linux/power_supply.h>
#include <linux/idr.h>
#include <linux/slab.h>
#include <asm/unaligned.h>
#include <linux/notifier.h>
#include <linux/gpio.h>
#include <linux/acpi.h>
#include <linux/mfd/intel_soc_pmic.h>
#include <linux/power/dc_xpwr_charger.h>
#include <linux/extcon.h>
#include <linux/thermal.h>
#include "power_supply.h"

#define DC_PS_STAT_REG			0x00
#define PS_STAT_VBUS_TRIGGER		(1 << 0)
#define PS_STAT_BAT_CHRG_DIR		(1 << 2)
#define PS_STAT_VBAT_ABOVE_VHOLD	(1 << 3)
#define PS_STAT_VBUS_VALID		(1 << 4)
#define PS_STAT_VBUS_PRESENT		(1 << 5)

#define DC_CHRG_STAT_REG		0x01
#define CHRG_STAT_BAT_SAFE_MODE		(1 << 3)
#define CHRG_STAT_BAT_VALID		(1 << 4)
#define CHRG_STAT_BAT_PRESENT		(1 << 5)
#define CHRG_STAT_CHARGING		(1 << 6)
#define CHRG_STAT_PMIC_OTP		(1 << 7)

#define DC_VBUS_ISPOUT_REG		0x30
#define VBUS_ISPOUT_CUR_LIM_MASK	0x03
#define VBUS_ISPOUT_CUR_LIM_BIT_POS	0
#define VBUS_ISPOUT_CUR_LIM_900MA	0x0	/* 900mA */
#define VBUS_ISPOUT_CUR_LIM_1500MA	0x1	/* 1500mA */
#define VBUS_ISPOUT_CUR_LIM_2000MA	0x2	/* 2000mA */
#define VBUS_ISPOUT_CUR_NO_LIM		0x3	/* 2500mA */
#define VBUS_ISPOUT_VHOLD_SET_MASK	0x31
#define VBUS_ISPOUT_VHOLD_SET_BIT_POS	0x3
#define VBUS_ISPOUT_VHOLD_SET_OFFSET	4000	/* 4000mV */
#define VBUS_ISPOUT_VHOLD_SET_LSB_RES	100	/* 100mV */
#define VBUS_ISPOUT_VHOLD_SET_4300MV	0x3	/* 4300mV */
#define VBUS_ISPOUT_VBUS_PATH_DIS	(1 << 7)

/* xmtdf @ 2016-01-05 set VHOLD to 4400mV  -- begin */
#define VBUS_IPSOUT_VBUS_SET_4700MV    (0x7 << 3) /*4700mV*/
#define VBUS_IPSOUT_VBUS_SET_4600MV    (0x6 << 3) /*4600mV*/
#define VBUS_IPSOUT_VBUS_SET_4500MV    (0x5 << 3) /*4500mV*/
#define VBUS_IPSOUT_VBUS_SET_4400MV    (0x4 << 3) /*4400mV*/
#define VBUS_IPSOUT_VBUS_SET_4300MV    (0x3 << 3) /*4300mV*/
#define VBUS_IPSOUT_VBUS_SET_4200MV    (0x2 << 3) /*4200mV*/
#define VBUS_IPSOUT_VBUS_SET_4100MV    (0x1 << 3) /*4100mV*/
#define VBUS_IPSOUT_VBUS_SET_4000MV    (0x0 << 3) /*4000mV*/
/* xmtdf @ 2016-01-05 set VHOLD to 4400mV  -- end */


#define DC_CHRG_CCCV_REG		0x33
#define CHRG_CCCV_CC_MASK		0xf		/* 4 bits */
#define CHRG_CCCV_CC_BIT_POS		0
#define CHRG_CCCV_CC_OFFSET		200		/* 200mA */
#define CHRG_CCCV_CC_LSB_RES		200		/* 200mA */
#define CHRG_CCCV_ITERM_20P		(1 << 4)	/* 20% of CC */
#define CHRG_CCCV_CV_MASK		0x60		/* 2 bits */
#define CHRG_CCCV_CV_BIT_POS		5
#define CHRG_CCCV_CV_4100MV		0x0		/* 4.10V */
#define CHRG_CCCV_CV_4150MV		0x1		/* 4.15V */
#define CHRG_CCCV_CV_4200MV		0x2		/* 4.20V */
#define CHRG_CCCV_CV_4350MV		0x3		/* 4.35V */
#define CHRG_CCCV_CHG_EN		(1 << 7)

#define DC_CHRG_CNTL2_REG		0x34
#define CNTL2_CC_TIMEOUT_MASK		0x3	/* 2 bits */
#define CNTL2_CC_TIMEOUT_OFFSET		6	/* 6 Hrs */
#define CNTL2_CC_TIMEOUT_LSB_RES	2	/* 2 Hrs */
#define CNTL2_CC_TIMEOUT_12HRS		0x3	/* 12 Hrs */
#define CNTL2_CHGLED_TYPEB		(1 << 4)
#define CNTL2_CHG_OUT_TURNON		(1 << 5)
#define CNTL2_PC_TIMEOUT_MASK		0xC0
#define CNTL2_PC_TIMEOUT_OFFSET		40	/* 40 mins */
#define CNTL2_PC_TIMEOUT_LSB_RES	10	/* 10 mins */
#define CNTL2_PC_TIMEOUT_70MINS		0x3

#define DC_CHRG_ILIM_REG		0x35
#define CHRG_ILIM_TEMP_LOOP_EN		(1 << 3)
#define CHRG_ILIM_MASK			0xf0
#define CHRG_ILIM_BIT_POS		4
#define CHRG_ILIM_100MA			0x0	/* 100mA */
#define CHRG_ILIM_500MA			0x1	/* 500mA */
#define CHRG_ILIM_900MA			0x2	/* 900mA */
#define CHRG_ILIM_1500MA		0x3	/* 1500mA */
#define CHRG_ILIM_2000MA		0x4	/* 2000mA */
#define CHRG_ILIM_2500MA		0x5	/* 2500mA */
#define CHRG_ILIM_3000MA		0x6	/* 3000mA */

#define DC_CHRG_VLTFC_REG		0x38
#define CHRG_VLTFC_N5C			0xCA	/* -5 DegC */

#define DC_CHRG_VHTFC_REG		0x39
#define CHRG_VHTFC_60C			0x12	/* 60 DegC */

#define DC_PWRSRC_IRQ_CFG_REG		0x40
#define PWRSRC_IRQ_CFG_VBUS_LOW		(1 << 2)
#define PWRSRC_IRQ_CFG_VBUS_HIGH	(1 << 3)
#define PWRSRC_IRQ_CFG_VBUS_OVP		(1 << 4)
#define PWRSRC_IRQ_CFG_SVBUS_LOW	(1 << 5)
#define PWRSRC_IRQ_CFG_SVBUS_HIGH	(1 << 6)
#define PWRSRC_IRQ_CFG_SVBUS_OVP	(1 << 7)

#define DC_BAT_IRQ_CFG_REG		0x41
#define BAT_IRQ_CFG_CHRG_DONE		(1 << 2)
#define BAT_IRQ_CFG_CHRG_START		(1 << 3)
#define BAT_IRQ_CFG_BAT_SAFE_EXIT	(1 << 4)
#define BAT_IRQ_CFG_BAT_SAFE_ENTER	(1 << 5)
#define BAT_IRQ_CFG_BAT_DISCON		(1 << 6)
#define BAT_IRQ_CFG_BAT_CONN		(1 << 7)
#define BAT_IRQ_CFG_BAT_MASK		0xFC

#define DC_TEMP_IRQ_CFG_REG		0x42
#define TEMP_IRQ_CFG_QCBTU		(1 << 4)
#define TEMP_IRQ_CFG_CBTU		(1 << 5)
#define TEMP_IRQ_CFG_QCBTO		(1 << 6)
#define TEMP_IRQ_CFG_CBTO		(1 << 7)
#define TEMP_IRQ_CFG_MASK		0xF0

#define DC_PWRSRC_IRQ_STAT_REG		0x48
#define PWRSRC_IRQ_STAT_VBUS_LOW	(1 << 2)
#define PWRSRC_IRQ_STAT_VBUS_HIGH	(1 << 3)
#define PWRSRC_IRQ_STAT_VBUS_OVP	(1 << 4)

#define DC_BAT_IRQ_STAT_REG		0x49
#define BAT_IRQ_STAT_CHRG_DONE		(1 << 2)
#define BAT_IRQ_STAT_CHARGING		(1 << 3)
#define BAT_IRQ_STAT_BAT_SAFE_EXIT	(1 << 4)
#define BAT_IRQ_STAT_BAT_SAFE_ENTER	(1 << 5)
#define BAT_IRQ_STAT_BAT_DISCON		(1 << 6)
#define BAT_IRQ_STAT_BAT_CONN		(1 << 7)

#define DC_TEMP_IRQ_STAT_REG		0x4A
#define TEMP_IRQ_STAT_QWBTU		(1 << 0)
#define TEMP_IRQ_STAT_WBTU		(1 << 1)
#define TEMP_IRQ_STAT_QWBTO		(1 << 2)
#define TEMP_IRQ_STAT_WBTO		(1 << 3)
#define TEMP_IRQ_STAT_QCBTU		(1 << 4)
#define TEMP_IRQ_STAT_CBTU		(1 << 5)
#define TEMP_IRQ_STAT_QCBTO		(1 << 6)
#define TEMP_IRQ_STAT_CBTO		(1 << 7)

#define DC_PMIC_IRQ_STAT_REG		0x4B
#define PMIC_IRQ_STAT_OTP		(1 << 7)

#define CV_4100				4100	/* 4100mV */
#define CV_4150				4150	/* 4150mV */
#define CV_4200				4200	/* 4200mV */
#define CV_4350				4350	/* 4350mV */

#define ILIM_100MA			100	/* 100mA */
#define ILIM_500MA			500	/* 500mA */
#define ILIM_900MA			900	/* 900mA */
#define ILIM_1500MA			1500	/* 1500mA */
#define ILIM_2000MA			2000	/* 2000mA */
#define ILIM_2500MA			2500	/* 2500mA */
#define ILIM_3000MA			3000	/* 3000mA */

#define DC_CHRG_INTR_NUM		9

#define DEV_NAME			"dollar_cove_charger"
#define VBUS_CTRL_CDEV_NAME		"vbus_control"

enum {
	VBUS_OV_IRQ = 0,
	CHARGE_DONE_IRQ,
	CHARGE_CHARGING_IRQ,
	BAT_SAFE_QUIT_IRQ,
	BAT_SAFE_ENTER_IRQ,
	QCBTU_IRQ,
	CBTU_IRQ,
	QCBTO_IRQ,
	CBTO_IRQ,
};

struct pmic_chrg_info {
	struct platform_device *pdev;
	struct dollarcove_chrg_pdata	*pdata;
	int			irq[DC_CHRG_INTR_NUM];
	struct power_supply	psy_usb;
	struct mutex		lock;
	struct work_struct	otg_work;
	struct extcon_specific_cable_nb cable_obj;
	struct notifier_block	id_nb;
	struct thermal_cooling_device *vbus_cdev;
	bool			id_short;

	int vbus_state;
	int chrg_health;
	int chrg_status;
	int bat_health;
	int cc;
	int cv;
	int inlmt;
	int max_cc;
	int max_cv;
	int iterm;
	int cable_type;
	int cntl_state;
	int cntl_state_max;
	int max_temp;
	int min_temp;
	bool online;
	bool present;
	bool is_charging_enabled;
	bool is_charger_enabled;
	bool is_hw_chrg_term;
};

enum vbus_states {
	VBUS_ENABLE,
	VBUS_DISABLE,
	MAX_VBUSCTRL_STATES,
};

static enum power_supply_property pmic_chrg_usb_props[] = {
	POWER_SUPPLY_PROP_PRESENT,
	POWER_SUPPLY_PROP_ONLINE,
	POWER_SUPPLY_PROP_TYPE,
	POWER_SUPPLY_PROP_HEALTH,
	POWER_SUPPLY_PROP_MAX_CHARGE_CURRENT,
	POWER_SUPPLY_PROP_MAX_CHARGE_VOLTAGE,
	POWER_SUPPLY_PROP_CHARGE_CURRENT,
	POWER_SUPPLY_PROP_CHARGE_VOLTAGE,
	POWER_SUPPLY_PROP_INLMT,
	POWER_SUPPLY_PROP_ENABLE_CHARGING,
	POWER_SUPPLY_PROP_ENABLE_CHARGER,
	POWER_SUPPLY_PROP_CHARGE_TERM_CUR,
	POWER_SUPPLY_PROP_CABLE_TYPE,
	POWER_SUPPLY_PROP_CHARGE_CONTROL_LIMIT,
	POWER_SUPPLY_PROP_CHARGE_CONTROL_LIMIT_MAX,
	POWER_SUPPLY_PROP_MAX_TEMP,
	POWER_SUPPLY_PROP_MIN_TEMP,
};

static int pmic_chrg_reg_readb(struct pmic_chrg_info *info, int reg)
{
	int ret;

	ret = intel_soc_pmic_readb(reg);
	if (ret < 0)
		dev_err(&info->pdev->dev, "pmic reg read err:%d\n", ret);

	return ret;
}

static int pmic_chrg_reg_writeb(struct pmic_chrg_info *info, int reg, u8 val)
{
	int ret;

	ret = intel_soc_pmic_writeb(reg, val);
	if (ret < 0)
		dev_err(&info->pdev->dev, "pmic reg write err:%d\n", ret);

	return ret;
}

static int pmic_chrg_reg_setb(struct pmic_chrg_info *info, int reg, u8 mask)
{
	int ret;

	ret = intel_soc_pmic_setb(reg, mask);
	if (ret < 0)
		dev_err(&info->pdev->dev, "pmic reg set mask err:%d\n", ret);

	return ret;
}

static int pmic_chrg_reg_clearb(struct pmic_chrg_info *info, int reg, u8 mask)
{
	int ret;

	ret = intel_soc_pmic_clearb(reg, mask);
	if (ret < 0)
		dev_err(&info->pdev->dev, "pmic reg set mask err:%d\n", ret);

	return ret;
}

static inline int pmic_chrg_set_cc(struct pmic_chrg_info *info, int cc)
{
	u8 reg_val;
	int ret;

	dev_info(&info->pdev->dev, "%s: cc=%d\n", __func__, cc);
	/* read CCCV register */
	ret = pmic_chrg_reg_readb(info, DC_CHRG_CCCV_REG);
	if (ret < 0)
		goto set_cc_fail;

	if (cc < CHRG_CCCV_CC_OFFSET)
		cc = CHRG_CCCV_CC_OFFSET;
	else if (cc > info->max_cc)
		cc = info->max_cc;

	reg_val = (cc - CHRG_CCCV_CC_OFFSET) / CHRG_CCCV_CC_LSB_RES;
	reg_val = (ret & ~CHRG_CCCV_CC_MASK) | (reg_val << CHRG_CCCV_CC_BIT_POS);
	ret = pmic_chrg_reg_writeb(info, DC_CHRG_CCCV_REG, reg_val);

set_cc_fail:
	return ret;
}

static inline int pmic_chrg_set_cv(struct pmic_chrg_info *info, int cv)
{
	u8 reg_val;
	int ret;

	dev_info(&info->pdev->dev, "%s: cv=%d\n", __func__, cv);
	/* read CCCV register */
	ret = pmic_chrg_reg_readb(info, DC_CHRG_CCCV_REG);
	if (ret < 0)
		goto set_cv_fail;

	/*correct the judging condition by xmtjx 20160811--begin*/
	if (cv <= CV_4100)
		reg_val = CHRG_CCCV_CV_4100MV;
	else if (cv <= CV_4150)
		reg_val = CHRG_CCCV_CV_4150MV;
	else if (cv <= CV_4200)
		reg_val = CHRG_CCCV_CV_4200MV;
	else
		reg_val = CHRG_CCCV_CV_4350MV;
	/*correct the judging condition by xmtjx 20160811--end*/

	reg_val = (ret & ~CHRG_CCCV_CV_MASK) |
				(reg_val << CHRG_CCCV_CV_BIT_POS);

	ret = pmic_chrg_reg_writeb(info, DC_CHRG_CCCV_REG, reg_val);

set_cv_fail:
	return ret;
}

static inline int pmic_chrg_set_inlmt(struct pmic_chrg_info *info, int inlmt)
{
	u8 reg_val;
	int ret;

	/* Read in limit register */
	ret = pmic_chrg_reg_readb(info, DC_CHRG_ILIM_REG);
	if (ret < 0)
		goto set_inlmt_fail;

	if (inlmt <= ILIM_100MA)
		reg_val = CHRG_ILIM_100MA;
	else if (inlmt <= ILIM_500MA)
		reg_val = CHRG_ILIM_500MA;
	else if (inlmt <= ILIM_900MA)
		reg_val = CHRG_ILIM_900MA;
	else if (inlmt <= ILIM_1500MA)
		reg_val = CHRG_ILIM_1500MA;
	else if (inlmt <= ILIM_2000MA)
		reg_val = CHRG_ILIM_2000MA;
	else if (inlmt <= ILIM_2500MA)
		reg_val = CHRG_ILIM_2500MA;
	else
		reg_val = CHRG_ILIM_3000MA;

	reg_val = (ret & ~CHRG_ILIM_MASK) | (reg_val << CHRG_ILIM_BIT_POS);
	ret = pmic_chrg_reg_writeb(info, DC_CHRG_ILIM_REG, reg_val);

set_inlmt_fail:
	return ret;
}

static inline int pmic_chrg_set_iterm(struct pmic_chrg_info *info, int iterm)
{
	info->iterm = iterm;
	return 0;
}

static int pmic_chrg_enable_charger(struct pmic_chrg_info *info, bool enable)
{
	int ret;

	dev_info(&info->pdev->dev, "%s: enable=%d\n", __func__, enable);
	if (enable)
		ret = pmic_chrg_reg_clearb(info,
			DC_VBUS_ISPOUT_REG, VBUS_ISPOUT_VBUS_PATH_DIS);
	else
		ret = pmic_chrg_reg_setb(info,
			DC_VBUS_ISPOUT_REG, VBUS_ISPOUT_VBUS_PATH_DIS);
	return ret;
}

static int pmic_chrg_enable_charging(struct pmic_chrg_info *info, bool enable)
{
	int ret;

	dev_info(&info->pdev->dev, "%s: enable=%d\n", __func__, enable);
	if (enable)
		ret = pmic_chrg_reg_setb(info,
			DC_CHRG_CCCV_REG, CHRG_CCCV_CHG_EN);
	else
		ret = pmic_chrg_reg_clearb(info,
			DC_CHRG_CCCV_REG, CHRG_CCCV_CHG_EN);
	return ret;
}

static int pmic_chrg_is_present(struct pmic_chrg_info *info)
{
	int ret, present = 0;

	ret = pmic_chrg_reg_readb(info, DC_PS_STAT_REG);
	if (ret < 0)
		return ret;

	if (ret & PS_STAT_VBUS_PRESENT)
		present = 1;
	return present;
}

static int pmic_chrg_is_online(struct pmic_chrg_info *info)
{
	int ret, online = 0;

	ret = pmic_chrg_reg_readb(info, DC_PS_STAT_REG);
	if (ret < 0)
		return ret;

	if (ret & PS_STAT_VBUS_VALID)
		online = 1;
	return online;
}

static int get_charger_health(struct pmic_chrg_info *info)
{
	int ret, pwr_stat, chrg_stat, pwr_irq;
	int health = POWER_SUPPLY_HEALTH_UNKNOWN;
	int cnt = 5;

	ret = pmic_chrg_reg_readb(info, DC_PS_STAT_REG);
	if (ret < 0)
		goto health_read_fail;

	/*
	 * QUIRK: sometimes during screen off idle,
	 * reading ths register would return 0x00,
	 * This is a valid value, but we want to
	 * make sure 0x00 is not a bogus value.
	 * Hence, retry reading if 0x00 is returned.
	 *
	 * Since pwr_stat is only used to determine
	 * if VBUS is high, so only care if online.
	 */
	while (info->online && (ret == 0) && (cnt--)) {
		/* wait a bit before reading again */
		usleep_range(1000, 2000);

		dev_warn(&info->pdev->dev, "ps stat reg read 0x00, maybe bogus\n");

		ret = pmic_chrg_reg_readb(info, DC_PS_STAT_REG);
		if (ret < 0)
			goto health_read_fail;
	}

	if (!(ret & PS_STAT_VBUS_PRESENT))
		goto health_read_fail;

	pwr_stat = ret;

	ret = pmic_chrg_reg_readb(info, DC_CHRG_STAT_REG);
	if (ret < 0)
		goto health_read_fail;
	else
		chrg_stat = ret;

	ret = pmic_chrg_reg_readb(info, DC_PWRSRC_IRQ_STAT_REG);
	if (ret < 0)
		goto health_read_fail;
	else
		pwr_irq = ret;

	if (!(pwr_stat & PS_STAT_VBUS_VALID)) {
		health = POWER_SUPPLY_HEALTH_DEAD;
		info->is_charger_enabled = 0;
		/* Xpwr pmic doesnt have interuppt for VBUS undervoltage.
		* hence trigger a power_supply_change when charger
		* health chnaged to dead.
		*/
		if (info->chrg_health != health)
			power_supply_changed(&info->psy_usb);
	} else if (pwr_irq & PWRSRC_IRQ_CFG_SVBUS_OVP) {
		health = POWER_SUPPLY_HEALTH_OVERVOLTAGE;
		info->is_charger_enabled = 0;
	} else if (chrg_stat & CHRG_STAT_PMIC_OTP)
		health = POWER_SUPPLY_HEALTH_OVERHEAT;
	else if (chrg_stat & CHRG_STAT_BAT_SAFE_MODE)
		health = POWER_SUPPLY_HEALTH_SAFETY_TIMER_EXPIRE;
	else if (!info->present)
		health = POWER_SUPPLY_HEALTH_UNKNOWN;
	else {
		health = POWER_SUPPLY_HEALTH_GOOD;
		info->is_charger_enabled = 1;
	}
health_read_fail:
	info->chrg_health = health;
	return health;
}

static int get_charging_status(struct pmic_chrg_info *info)
{
	int stat = POWER_SUPPLY_STATUS_UNKNOWN;
	int pwr_stat, chrg_stat, bat_irq_stat;

	pwr_stat = pmic_chrg_reg_readb(info, DC_PS_STAT_REG);
	if (pwr_stat < 0)
		goto chrg_stat_read_fail;

	chrg_stat = pmic_chrg_reg_readb(info, DC_CHRG_STAT_REG);
	if (chrg_stat < 0)
		goto chrg_stat_read_fail;

	bat_irq_stat = pmic_chrg_reg_readb(info, DC_BAT_IRQ_STAT_REG);
	if (bat_irq_stat < 0)
		goto chrg_stat_read_fail;

	if (bat_irq_stat & BAT_IRQ_STAT_BAT_DISCON)
		stat = POWER_SUPPLY_STATUS_UNKNOWN;
	else if (!(pwr_stat & PS_STAT_VBUS_PRESENT))
		stat = POWER_SUPPLY_STATUS_DISCHARGING;
	else if (bat_irq_stat & CHRG_STAT_CHARGING)
		stat = POWER_SUPPLY_STATUS_CHARGING;
	else if (bat_irq_stat & BAT_IRQ_STAT_CHRG_DONE)
		stat = POWER_SUPPLY_STATUS_FULL;
	else
		stat = POWER_SUPPLY_STATUS_NOT_CHARGING;

chrg_stat_read_fail:
	return stat;
}

static int pmic_chrg_usb_set_property(struct power_supply *psy,
				    enum power_supply_property psp,
				    const union power_supply_propval *val)
{
	struct pmic_chrg_info *info = container_of(psy,
						    struct pmic_chrg_info,
						    psy_usb);
	int ret = 0;

	mutex_lock(&info->lock);

	switch (psp) {
	case POWER_SUPPLY_PROP_PRESENT:
		info->present = val->intval;
		break;
	case POWER_SUPPLY_PROP_ONLINE:
		info->online = val->intval;
		break;
	case POWER_SUPPLY_PROP_ENABLE_CHARGING:
		/*
		 * X-Power Inlimit is getting set to default(500mA)
		 * whenever we hit the Charger UVP condition and the
		 * setting remains same even after UVP recovery.
		 * As a WA to make sure the SW programmed INLMT intact
		 * we are reprogramming the inlimit before enabling the charging.
		 */
		ret = pmic_chrg_set_inlmt(info, info->inlmt);
		if (ret < 0)
			dev_warn(&info->pdev->dev, "set inlimit failed\n");

		ret = pmic_chrg_enable_charging(info, val->intval);
		if (ret < 0)
			dev_warn(&info->pdev->dev, "enable charging failed\n");
		info->is_charging_enabled = val->intval;
		break;
	case POWER_SUPPLY_PROP_ENABLE_CHARGER:
		/*
		 * Disabling the VSYS or Charger is not
		 * allowing the PMIC to detect the subsequent
		 * USB plug events. For better to keep the
		 * default VBUS ON bit always to have better
		 * user experience. So commenting teh actual
		 * enable_charger() and for charger enable/disable
		 * we need to use teh same enable_charginig() to
		 * align with charegr framework.
		 *
		 * ret = pmic_chrg_enable_charger(info, val->intval);
		 */
		ret = pmic_chrg_enable_charging(info, val->intval);
		if (ret < 0)
			dev_warn(&info->pdev->dev, "enable charger failed\n");
		 info->is_charger_enabled = val->intval;
		break;
	case POWER_SUPPLY_PROP_CHARGE_CURRENT:
		ret = pmic_chrg_set_cc(info, val->intval);
		if (ret < 0)
			dev_warn(&info->pdev->dev, "set inlimit failed\n");
		info->cc = val->intval;
		break;
	case POWER_SUPPLY_PROP_INLMT:
		ret = pmic_chrg_set_inlmt(info, val->intval);
		if (ret < 0)
			dev_warn(&info->pdev->dev, "set inlimit failed\n");
		info->inlmt = val->intval;
		break;
	case POWER_SUPPLY_PROP_CHARGE_VOLTAGE:
		ret = pmic_chrg_set_cv(info, val->intval);
		if (ret < 0)
			dev_warn(&info->pdev->dev, "set inlimit failed\n");
		info->cv = val->intval;
		break;
	case POWER_SUPPLY_PROP_MAX_CHARGE_CURRENT:
		info->max_cc = val->intval;
		break;
	case POWER_SUPPLY_PROP_MAX_CHARGE_VOLTAGE:
		info->max_cv = val->intval;
		break;
	case POWER_SUPPLY_PROP_CHARGE_TERM_CUR:
		info->iterm = val->intval;
		break;
	case POWER_SUPPLY_PROP_CABLE_TYPE:
		info->cable_type = val->intval;
		info->psy_usb.type = get_power_supply_type(info->cable_type);
		break;
	case POWER_SUPPLY_PROP_CHARGE_CONTROL_LIMIT_MAX:
		info->cntl_state_max = val->intval;
		break;
	case POWER_SUPPLY_PROP_CHARGE_CONTROL_LIMIT:
		if (val->intval < info->cntl_state_max)
			info->cntl_state = val->intval;
		else
			ret = -EINVAL;
		break;
	case POWER_SUPPLY_PROP_MAX_TEMP:
		info->max_temp = val->intval;
		break;
	case POWER_SUPPLY_PROP_MIN_TEMP:
		info->min_temp = val->intval;
		break;
	default:
		ret = -EINVAL;
	}

	/*
	 * back to back or contineous read/writes to
	 * PMIC is causing i2c semaphore hang issues.
	 * adding a delay of 5ms to avoid the issue.
	 */
	usleep_range(10000, 15000);
	mutex_unlock(&info->lock);
	return ret;
}

static int pmic_chrg_usb_get_property(struct power_supply *psy,
				    enum power_supply_property psp,
				    union power_supply_propval *val)
{
	struct pmic_chrg_info *info = container_of(psy,
				struct pmic_chrg_info, psy_usb);
	int ret = 0;

	mutex_lock(&info->lock);

	switch (psp) {
	case POWER_SUPPLY_PROP_PRESENT:
		/* check for OTG case first */
		if (info->id_short) {
			val->intval = 0;
			break;
		}
		ret = pmic_chrg_is_present(info);
		if (ret < 0)
			goto psy_get_prop_fail;
		val->intval = ret;
		break;
	case POWER_SUPPLY_PROP_ONLINE:
		/* check for OTG case first */
		if (info->id_short) {
			val->intval = 0;
			break;
		}
		val->intval = info->online;
		break;
	case POWER_SUPPLY_PROP_HEALTH:
		val->intval = get_charger_health(info);
		break;
	case POWER_SUPPLY_PROP_MAX_CHARGE_CURRENT:
		val->intval = info->max_cc;
		break;
	case POWER_SUPPLY_PROP_MAX_CHARGE_VOLTAGE:
		val->intval = info->max_cv;
		break;
	case POWER_SUPPLY_PROP_CHARGE_CURRENT:
		val->intval = info->cc;
		break;
	case POWER_SUPPLY_PROP_CHARGE_VOLTAGE:
		val->intval = info->cv;
		break;
	case POWER_SUPPLY_PROP_INLMT:
		val->intval = info->inlmt;
		break;
	case POWER_SUPPLY_PROP_CHARGE_TERM_CUR:
		val->intval = info->iterm;
		break;
	case POWER_SUPPLY_PROP_CABLE_TYPE:
		val->intval = info->cable_type;
		break;
	case POWER_SUPPLY_PROP_ENABLE_CHARGING:
		val->intval = info->is_charging_enabled;
		break;
	case POWER_SUPPLY_PROP_ENABLE_CHARGER:
		val->intval = info->is_charger_enabled;
		break;
	case POWER_SUPPLY_PROP_CHARGE_CONTROL_LIMIT_MAX:
		val->intval = info->cntl_state_max;
		break;
	case POWER_SUPPLY_PROP_CHARGE_CONTROL_LIMIT:
		val->intval = info->cntl_state;
		break;
	case POWER_SUPPLY_PROP_MAX_TEMP:
		val->intval = info->max_temp;
		break;
	case POWER_SUPPLY_PROP_MIN_TEMP:
		val->intval = info->min_temp;
		break;
	default:
		mutex_unlock(&info->lock);
		return -EINVAL;
	}

psy_get_prop_fail:
	/*
	 * back to back or contineous read/writes to
	 * PMIC is causing i2c semaphore hang issues.
	 * adding a delay of 5ms to avoid the issue.
	 */
	usleep_range(9000, 12000);
	mutex_unlock(&info->lock);
	return ret;
}

static irqreturn_t pmic_chrg_thread_handler(int irq, void *dev)
{
	struct pmic_chrg_info *info = dev;
	int i;

	for (i = 0; i < DC_CHRG_INTR_NUM; i++) {
		if (info->irq[i] == irq)
			break;
	}

	if (i >= DC_CHRG_INTR_NUM) {
		dev_warn(&info->pdev->dev, "spurious interrupt!!\n");
		return IRQ_NONE;
	}

	switch (i) {
	case VBUS_OV_IRQ:
		dev_info(&info->pdev->dev, "VBUS Over Voltage INTR\n");
		break;
	case CHARGE_DONE_IRQ:
		dev_info(&info->pdev->dev, "Charging Done INTR\n");
		break;
	case CHARGE_CHARGING_IRQ:
		dev_info(&info->pdev->dev, "Start Charging IRQ\n");
		break;
	case QCBTU_IRQ:
		dev_info(&info->pdev->dev,
			"Quit Battery Under Temperature(CHRG) INTR\n");
		break;
	case BAT_SAFE_QUIT_IRQ:
		dev_info(&info->pdev->dev,
			"Quit Safe Mode(restart timer) Charging IRQ\n");
		break;
	case BAT_SAFE_ENTER_IRQ:
		dev_info(&info->pdev->dev,
			"Enter Safe Mode(timer expire) Charging IRQ\n");
		break;
	case CBTU_IRQ:
		dev_info(&info->pdev->dev,
			"Hit Battery Under Temperature(CHRG) INTR\n");
		break;
	case QCBTO_IRQ:
		dev_info(&info->pdev->dev,
			"Quit Battery Over Temperature(CHRG) INTR\n");
		break;
	case CBTO_IRQ:
		dev_info(&info->pdev->dev,
			"Hit Battery Over Temperature(CHRG) INTR\n");
		break;
	default:
		dev_warn(&info->pdev->dev, "Spurious Interrupt!!!\n");
	}

	power_supply_changed(&info->psy_usb);
	return IRQ_HANDLED;
}

static void dc_xpwr_otg_event_worker(struct work_struct *work)
{
	struct pmic_chrg_info *info =
	    container_of(work, struct pmic_chrg_info, otg_work);
	int ret;

	/* disable VBUS path before enabling the 5V boost */
	ret = pmic_chrg_enable_charger(info, !info->id_short);
	if (ret < 0)
		dev_warn(&info->pdev->dev, "vbus path disable failed\n");

	dev_info(&info->pdev->dev, "%s: id_short=%d\n", __func__,
			info->id_short);
	if (info->pdata->otg_gpio >= 0) {
		mutex_lock(&info->lock);
		if (info->vbus_state == VBUS_DISABLE && info->id_short)
			gpio_set_value(info->pdata->otg_gpio, !info->id_short);
		else
			gpio_set_value(info->pdata->otg_gpio, info->id_short);
		mutex_unlock(&info->lock);
	}
}

static bool is_usb_host_mode(struct extcon_dev *evdev)
{
	return !!evdev->state;
}

static int dc_xpwr_handle_otg_event(struct notifier_block *nb,
				   unsigned long event, void *param)
{
	struct pmic_chrg_info *info =
	    container_of(nb, struct pmic_chrg_info, id_nb);
	struct extcon_dev *edev = param;
	int usb_host = is_usb_host_mode(edev);

	dev_info(&info->pdev->dev,
		"[extcon notification] evt:USB-Host val:%s\n",
		usb_host ? "Connected" : "Disconnected");

	/*
	 * in case of id short(usb_host = 1)
	 * enable vbus else disable vbus.
	 */
	info->id_short = usb_host;
	schedule_work(&info->otg_work);

	return NOTIFY_OK;
}

static void pmic_chrg_init_hw_regs(struct pmic_chrg_info *info)
{
	/* program temperature thresholds */
	intel_soc_pmic_writeb(DC_CHRG_VLTFC_REG, CHRG_VLTFC_N5C);
	intel_soc_pmic_writeb(DC_CHRG_VHTFC_REG, CHRG_VHTFC_60C);

#if 0  // xmsxm remove @ 2017-08-16, to configure PMIC to turn off charging when charging is end.
	/* do not turn-off charger o/p after charge cycle ends */
	intel_soc_pmic_setb(DC_CHRG_CNTL2_REG, CNTL2_CHG_OUT_TURNON);
#endif

	/* enable interrupts */
	intel_soc_pmic_setb(DC_BAT_IRQ_CFG_REG, BAT_IRQ_CFG_BAT_MASK);
	intel_soc_pmic_setb(DC_TEMP_IRQ_CFG_REG, TEMP_IRQ_CFG_MASK);

    /* xmtdf @ 2016-01-05 set VHOLD to 4400mV  -- begin */
	intel_soc_pmic_clearb(DC_VBUS_ISPOUT_REG, (0x7 << VBUS_ISPOUT_VHOLD_SET_BIT_POS));
	intel_soc_pmic_setb(DC_VBUS_ISPOUT_REG, VBUS_IPSOUT_VBUS_SET_4400MV);
    /* xmtdf @ 2016-01-05 set VHOLD to 4400mV  -- end */
}

static void pmic_chrg_init_psy_props(struct pmic_chrg_info *info)
{
	info->max_cc = info->pdata->max_cc;
	info->max_cv = info->pdata->max_cv;
}

static void pmic_chrg_init_irq(struct pmic_chrg_info *info)
{
	int ret, i;

	for (i = 0; i < DC_CHRG_INTR_NUM; i++) {
		info->irq[i] = platform_get_irq(info->pdev, i);
		ret = request_threaded_irq(info->irq[i],
				NULL, pmic_chrg_thread_handler,
				IRQF_ONESHOT, DEV_NAME, info);
		if (ret) {
			dev_warn(&info->pdev->dev,
				"cannot get IRQ:%d\n", info->irq[i]);
			info->irq[i] = -1;
			goto intr_failed;
		} else {
			dev_info(&info->pdev->dev, "IRQ No:%d\n", info->irq[i]);
		}
	}

	return;

intr_failed:
	for (; i > 0; i--) {
		free_irq(info->irq[i - 1], info);
		info->irq[i - 1] = -1;
	}
}

/* vbus control cooling device callbacks */
static int vbus_get_max_state(struct thermal_cooling_device *tcd,
				unsigned long *state)
{
	*state = MAX_VBUSCTRL_STATES;
	return 0;
}

static int vbus_get_cur_state(struct thermal_cooling_device *tcd,
				unsigned long *state)
{
	struct pmic_chrg_info *info = tcd->devdata;

	mutex_lock(&info->lock);
	*state = info->vbus_state;
	mutex_unlock(&info->lock);

	return 0;
}

static int vbus_set_cur_state(struct thermal_cooling_device *tcd,
					unsigned long new_state)
{
	struct pmic_chrg_info *info = tcd->devdata;

	if (new_state >= MAX_VBUSCTRL_STATES || new_state < 0) {
		dev_err(&info->pdev->dev, "Invalid vbus control state: %ld\n",
				new_state);
		return -EINVAL;
	}

	dev_info(&info->pdev->dev, "%s: id_short=%d\n", __func__,
			info->id_short);
	/**
	 * set gpio directly only when the ID_GND and want to change the state
	 * from previous state (vbus enable/disable).
	 */
	mutex_lock(&info->lock);
	if (info->id_short && (info->vbus_state != new_state) &&
			(info->pdata->otg_gpio >= 0))
		gpio_set_value(info->pdata->otg_gpio,
				(info->id_short && !new_state));

	info->vbus_state = new_state;
	mutex_unlock(&info->lock);

	return 0;
}

static struct thermal_cooling_device_ops psy_vbuscd_ops = {
	.get_max_state = vbus_get_max_state,
	.get_cur_state = vbus_get_cur_state,
	.set_cur_state = vbus_set_cur_state,
};

static inline int register_cooling_device(struct pmic_chrg_info *info)
{
	info->vbus_cdev = thermal_cooling_device_register(
				(char *)VBUS_CTRL_CDEV_NAME,
				info,
				&psy_vbuscd_ops);
	if (IS_ERR(info->vbus_cdev))
		return PTR_ERR(info->vbus_cdev);

	dev_dbg(&info->pdev->dev, "cooling device register success for %s\n",
				VBUS_CTRL_CDEV_NAME);
	return 0;
}

static int pmic_chrg_probe(struct platform_device *pdev)
{
	struct pmic_chrg_info *info;
	int ret;

	info = devm_kzalloc(&pdev->dev, sizeof(*info), GFP_KERNEL);
	if (!info) {
		dev_err(&pdev->dev, "mem alloc failed\n");
		return -ENOMEM;
	}

	info->pdev = pdev;
	info->pdata = pdev->dev.platform_data;
	if (!info->pdata)
		return -ENODEV;

	platform_set_drvdata(pdev, info);
	mutex_init(&info->lock);
	INIT_WORK(&info->otg_work, dc_xpwr_otg_event_worker);

	pmic_chrg_init_psy_props(info);
	pmic_chrg_init_irq(info);
	pmic_chrg_init_hw_regs(info);

	/* Register for OTG notification */
	info->id_nb.notifier_call = dc_xpwr_handle_otg_event;
	ret = extcon_register_interest(&info->cable_obj, NULL, "USB-Host",
				       &info->id_nb);
	if (ret)
		dev_err(&pdev->dev, "failed to register extcon notifier\n");

	if (info->cable_obj.edev)
		info->id_short = is_usb_host_mode(info->cable_obj.edev);

	info->vbus_state = VBUS_ENABLE;
	info->psy_usb.name = DEV_NAME;
	info->psy_usb.type = POWER_SUPPLY_TYPE_USB;
	info->psy_usb.properties = pmic_chrg_usb_props;
	info->psy_usb.num_properties = ARRAY_SIZE(pmic_chrg_usb_props);
	info->psy_usb.get_property = pmic_chrg_usb_get_property;
	info->psy_usb.set_property = pmic_chrg_usb_set_property;
	info->psy_usb.supplied_to = info->pdata->supplied_to;
	info->psy_usb.num_supplicants = info->pdata->num_supplicants;
	info->psy_usb.throttle_states = info->pdata->throttle_states;
	info->psy_usb.num_throttle_states = info->pdata->num_throttle_states;
	info->psy_usb.supported_cables = info->pdata->supported_cables;
	ret = power_supply_register(&pdev->dev, &info->psy_usb);
	if (ret) {
		dev_err(&pdev->dev, "Failed: power supply register (%d)\n",
			ret);
		goto psy_reg_failed;
	}

	dev_info(&info->pdev->dev, "%s: otg_gpio=%d\n",
			__func__, info->pdata->otg_gpio);
	if (info->pdata->otg_gpio >= 0) {
		if (gpio_request(info->pdata->otg_gpio, "OTG_VBUS")) {
			dev_err(&info->pdev->dev,
				"%s:OTG VBUS gpio request failed,gpio=%d\n",
				__func__, info->pdata->otg_gpio);
		} else {
			/* By default disable the VBUS during gpio request */
			gpio_direction_output(info->pdata->otg_gpio, 0);
			dev_info(&info->pdev->dev,
				"%s:Successfuly enabled otg_gpio=%d\n",
				__func__, info->pdata->otg_gpio);
			/* Schedule the worker thread to enable the VBUS based
			 * on usb id during boot.
			 */
			schedule_work(&info->otg_work);
		}
	}

	/* Register cooling device to control the vbus */
	ret = register_cooling_device(info);
	if (ret) {
		dev_err(&info->pdev->dev,
			"Register cooling device Failed (%d)\n", ret);
		goto cdev_reg_fail;
	}

	return 0;

cdev_reg_fail:
psy_reg_failed:
	return ret;
}

static int pmic_chrg_remove(struct platform_device *pdev)
{
	struct pmic_chrg_info *info =  dev_get_drvdata(&pdev->dev);
	int ret = 0;
	int i;

	if (IS_ERR_OR_NULL(info->vbus_cdev))
		ret = PTR_ERR(info->vbus_cdev);
	else
		thermal_cooling_device_unregister(info->vbus_cdev);

	for (i = 0; i < DC_CHRG_INTR_NUM && info->irq[i] != -1; i++)
		free_irq(info->irq[i], info);
	extcon_unregister_interest(&info->cable_obj);
	power_supply_unregister(&info->psy_usb);
	return ret;
}

static int pmic_chrg_suspend(struct device *dev)
{
	return 0;
}

static int pmic_chrg_resume(struct device *dev)
{
	return 0;
}

static int pmic_chrg_runtime_suspend(struct device *dev)
{

	dev_dbg(dev, "%s called\n", __func__);
	return 0;
}

static int pmic_chrg_runtime_resume(struct device *dev)
{
	dev_dbg(dev, "%s called\n", __func__);
	return 0;
}

static int pmic_chrg_runtime_idle(struct device *dev)
{

	dev_dbg(dev, "%s called\n", __func__);
	return 0;
}

static const struct dev_pm_ops pmic_chrg_pm_ops = {
		SET_SYSTEM_SLEEP_PM_OPS(pmic_chrg_suspend,
				pmic_chrg_resume)
		SET_RUNTIME_PM_OPS(pmic_chrg_runtime_suspend,
				pmic_chrg_runtime_resume,
				pmic_chrg_runtime_idle)
};

static struct platform_driver pmic_chrg_driver = {
	.driver = {
		.name = DEV_NAME,
		.owner	= THIS_MODULE,
		.pm = &pmic_chrg_pm_ops,
	},
	.probe = pmic_chrg_probe,
	.remove = pmic_chrg_remove,
};

static int __init dc_pmic_chrg_init(void)
{
	return platform_driver_register(&pmic_chrg_driver);

}
device_initcall(dc_pmic_chrg_init);

static void __exit dc_pmic_chrg_exit(void)
{
	platform_driver_unregister(&pmic_chrg_driver);
}
module_exit(dc_pmic_chrg_exit);

MODULE_AUTHOR("Ramakrishna Pallala <ramakrishna.pallala@intel.com>");
MODULE_DESCRIPTION("Dollar Cove Xpower PMIC Charger Driver");
MODULE_LICENSE("GPL");
