INFO: Reading User SDC file C:\Users\cheec\Desktop\Master\Creative-Eval-Board\IGL2_MiV_FreeRTOS_Demo\FPGA Design\IGL2_MiV_FreeRTOS_Demo_Custom_Core\constraint\Top_Level_derived_constraints.sdc.
INFO: Reading User SDC file C:\Users\cheec\Desktop\Master\Creative-Eval-Board\IGL2_MiV_FreeRTOS_Demo\FPGA Design\IGL2_MiV_FreeRTOS_Demo_Custom_Core\constraint\JTAG_tck_constraint.sdc.
INFO: The option "Abort flow if errors are found in SDC" is turned ON in Project Settings> Design flow page. The Place & Route tool will fail if errors are found in associated SDC files. Please uncheck the option to ignore the errors and continue running the tool.

No errors or warnings found.
INFO: The option "Abort flow if errors are found in PDC" is turned ON in Project Settings> Design flow page. The Place & Route tool will fail if errors are found in associated PDC files. Please uncheck the option to ignore the errors and continue running the tool
***** Place and Route Configurations *****
Timing-driven            : ON
Power-driven             : OFF
I/O Register Combining   : ON
High-effort              : OFF
Repair min-delay         : ON
Incremental              : OFF
Inter-clock optimization : ON
TDPR scenario            : place_and_route

INFO: Reading User PDC file C:\Users\cheec\Desktop\Master\Creative-Eval-Board\IGL2_MiV_FreeRTOS_Demo\FPGA Design\IGL2_MiV_FreeRTOS_Demo_Custom_Core\designer\Top_Level\Top_Level.block.io.pdc. 0 error(s) and 0 warning(s)
INFO: Reading User PDC file C:\Users\cheec\Desktop\Master\Creative-Eval-Board\IGL2_MiV_FreeRTOS_Demo\FPGA Design\IGL2_MiV_FreeRTOS_Demo_Custom_Core\constraint\io\Creative_Rev1_IOs_def.pdc. 0 error(s) and 0 warning(s)
INFO: Reading User PDC file C:\Users\cheec\Desktop\Master\Creative-Eval-Board\IGL2_MiV_FreeRTOS_Demo\FPGA Design\IGL2_MiV_FreeRTOS_Demo_Custom_Core\constraint\io\user.pdc. 0 error(s) and 0 warning(s)
INFO: Reading User PDC file C:\Users\cheec\Desktop\Master\Creative-Eval-Board\IGL2_MiV_FreeRTOS_Demo\FPGA Design\IGL2_MiV_FreeRTOS_Demo_Custom_Core\constraint\fp\Top_Level_derived_constraints.pdc. 0 error(s) and 0 warning(s)
INFO: Reading User PDC file C:\Users\cheec\Desktop\Master\Creative-Eval-Board\IGL2_MiV_FreeRTOS_Demo\FPGA Design\IGL2_MiV_FreeRTOS_Demo_Custom_Core\designer\Top_Level\Top_Level.block.fp.pdc. 0 error(s) and 0 warning(s)

Running the I/O Bank and Globals Assigner.
Info:  I/O Bank and Globals Assigner identified 57 fixed I/O macros, 0 unfixed I/O macros

I/O Bank and Globals Assigner completed successfully.
Total time spent in I/O Bank and Globals Assigner: 1 seconds

Placer V5.0 - 12.800.0 
Design: Top_Level                       Started: Thu Jan 21 15:07:05 2021

Initializing Normal-Effort Timing-Driven Placement ...
Clustering ...
Placing ...
Improving placement ...
End of placement.

Placer Runtime Summary   :
Clustering (1 pass)      : 3 seconds
Placement                : 10 seconds
Improvement              : 23 seconds

Placer completed successfully.

Design: Top_Level                       
Finished: Thu Jan 21 15:08:02 2021
Total CPU Time:     00:01:07            Total Elapsed Time: 00:00:57
Total Memory Usage: 547.4 Mbytes
                        o - o - o - o - o - o


Router 
Design: C:\Users\cheec\Desktop\Master\Creative-Eval-Board\IGL2_MiV_FreeRTOS_Demo\FPGA Design\IGL2_MiV_FreeRTOS_Demo_Custom_Core\designer\Top_Level\Top_LevelStarted: Thu Jan 21 15:08:09 2021


Router completed successfully.

Design: C:\Users\cheec\Desktop\Master\Creative-Eval-Board\IGL2_MiV_FreeRTOS_Demo\FPGA Design\IGL2_MiV_FreeRTOS_Demo_Custom_Core\designer\Top_Level\Top_Level
Finished: Thu Jan 21 15:08:31 2021
Total CPU Time:     00:00:21            Total Elapsed Time: 00:00:22
Total Memory Usage: 895.4 Mbytes
                        o - o - o - o - o - o

Info: Iteration 1:
  Total violating paths eligible for improvement: 3
  Worst minimum delay slack: -0.074 ns
Info: Iteration 2:
  Total violating paths eligible for improvement: 0
  Worst minimum delay slack: 
Resource Usage
+---------------+-------+-------+------------+
| Type          | Used  | Total | Percentage |
+---------------+-------+-------+------------+
| 4LUT          | 12885 | 27696 | 46.52      |
| DFF           | 6889  | 27696 | 24.87      |
| I/O Register  | 0     | 408   | 0.00       |
| Logic Element | 13736 | 27696 | 49.60      |
+---------------+-------+-------+------------+

