// Seed: 1860681191
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    output wor id_2,
    input tri id_3,
    output tri0 id_4,
    output tri id_5,
    output supply1 id_6,
    input uwire id_7,
    input tri0 id_8,
    output wand id_9,
    input tri1 id_10,
    input tri0 id_11,
    input wor id_12,
    input uwire id_13,
    input wand id_14,
    input tri1 id_15,
    output wire id_16,
    input supply0 id_17,
    input tri0 id_18,
    output wor id_19,
    output tri1 id_20,
    input tri0 id_21,
    input wire id_22
    , id_28,
    input tri0 id_23,
    input wire id_24,
    input wor id_25,
    input wire id_26
);
  assign id_5 = 1;
  wire id_29;
  wire id_30;
  assign module_1.type_4 = 0;
endmodule
module module_0 (
    output tri1 id_0,
    output supply1 id_1,
    output tri1 id_2,
    output supply1 id_3,
    output supply0 id_4,
    output supply0 id_5,
    output uwire id_6,
    input tri id_7,
    input supply0 module_1,
    input uwire id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_4,
      id_9,
      id_4,
      id_5,
      id_6,
      id_9,
      id_7,
      id_1,
      id_7,
      id_9,
      id_9,
      id_9,
      id_9,
      id_7,
      id_5,
      id_7,
      id_7,
      id_6,
      id_6,
      id_7,
      id_7,
      id_7,
      id_9,
      id_9,
      id_7
  );
endmodule
