<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Ultra RAM - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon.svg">
        <link rel="shortcut icon" href="../favicon.png">
        <link rel="stylesheet" href="../css/variables.css">
        <link rel="stylesheet" href="../css/general.css">
        <link rel="stylesheet" href="../css/chrome.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="../fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="highlight-css" href="../highlight.css">
        <link rel="stylesheet" id="tomorrow-night-css" href="../tomorrow-night.css">
        <link rel="stylesheet" id="ayu-highlight-css" href="../ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="sidebar-toggle" class="icon-button" for="sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </label>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <h1 id="ultra-ram"><a class="header" href="#ultra-ram">Ultra RAM</a></h1>
<h2 id="tile-uram"><a class="header" href="#tile-uram">Tile URAM</a></h2>
<p>Cells: 30</p>
<h3 id="bel-uram0"><a class="header" href="#bel-uram0">Bel URAM0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus URAM bel URAM0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ADDR_A0</td><td>input</td><td>TCELL0:IMUX.IMUX.8</td></tr>
<tr><td>ADDR_A1</td><td>input</td><td>TCELL0:IMUX.IMUX.32</td></tr>
<tr><td>ADDR_A10</td><td>input</td><td>TCELL0:IMUX.IMUX.13</td></tr>
<tr><td>ADDR_A11</td><td>input</td><td>TCELL0:IMUX.IMUX.42</td></tr>
<tr><td>ADDR_A12</td><td>input</td><td>TCELL1:IMUX.IMUX.12</td></tr>
<tr><td>ADDR_A13</td><td>input</td><td>TCELL1:IMUX.IMUX.40</td></tr>
<tr><td>ADDR_A14</td><td>input</td><td>TCELL1:IMUX.IMUX.13</td></tr>
<tr><td>ADDR_A15</td><td>input</td><td>TCELL1:IMUX.IMUX.42</td></tr>
<tr><td>ADDR_A16</td><td>input</td><td>TCELL1:IMUX.IMUX.14</td></tr>
<tr><td>ADDR_A17</td><td>input</td><td>TCELL1:IMUX.IMUX.44</td></tr>
<tr><td>ADDR_A18</td><td>input</td><td>TCELL1:IMUX.IMUX.47</td></tr>
<tr><td>ADDR_A19</td><td>input</td><td>TCELL1:IMUX.IMUX.46</td></tr>
<tr><td>ADDR_A2</td><td>input</td><td>TCELL0:IMUX.IMUX.9</td></tr>
<tr><td>ADDR_A20</td><td>input</td><td>TCELL2:IMUX.IMUX.0</td></tr>
<tr><td>ADDR_A21</td><td>input</td><td>TCELL2:IMUX.IMUX.16</td></tr>
<tr><td>ADDR_A22</td><td>input</td><td>TCELL2:IMUX.IMUX.1</td></tr>
<tr><td>ADDR_A3</td><td>input</td><td>TCELL0:IMUX.IMUX.34</td></tr>
<tr><td>ADDR_A4</td><td>input</td><td>TCELL0:IMUX.IMUX.10</td></tr>
<tr><td>ADDR_A5</td><td>input</td><td>TCELL0:IMUX.IMUX.36</td></tr>
<tr><td>ADDR_A6</td><td>input</td><td>TCELL0:IMUX.IMUX.39</td></tr>
<tr><td>ADDR_A7</td><td>input</td><td>TCELL0:IMUX.IMUX.38</td></tr>
<tr><td>ADDR_A8</td><td>input</td><td>TCELL0:IMUX.IMUX.12</td></tr>
<tr><td>ADDR_A9</td><td>input</td><td>TCELL0:IMUX.IMUX.40</td></tr>
<tr><td>ADDR_B0</td><td>input</td><td>TCELL15:IMUX.IMUX.8</td></tr>
<tr><td>ADDR_B1</td><td>input</td><td>TCELL15:IMUX.IMUX.32</td></tr>
<tr><td>ADDR_B10</td><td>input</td><td>TCELL15:IMUX.IMUX.13</td></tr>
<tr><td>ADDR_B11</td><td>input</td><td>TCELL15:IMUX.IMUX.42</td></tr>
<tr><td>ADDR_B12</td><td>input</td><td>TCELL16:IMUX.IMUX.12</td></tr>
<tr><td>ADDR_B13</td><td>input</td><td>TCELL16:IMUX.IMUX.40</td></tr>
<tr><td>ADDR_B14</td><td>input</td><td>TCELL16:IMUX.IMUX.13</td></tr>
<tr><td>ADDR_B15</td><td>input</td><td>TCELL16:IMUX.IMUX.42</td></tr>
<tr><td>ADDR_B16</td><td>input</td><td>TCELL16:IMUX.IMUX.14</td></tr>
<tr><td>ADDR_B17</td><td>input</td><td>TCELL16:IMUX.IMUX.44</td></tr>
<tr><td>ADDR_B18</td><td>input</td><td>TCELL16:IMUX.IMUX.47</td></tr>
<tr><td>ADDR_B19</td><td>input</td><td>TCELL16:IMUX.IMUX.46</td></tr>
<tr><td>ADDR_B2</td><td>input</td><td>TCELL15:IMUX.IMUX.9</td></tr>
<tr><td>ADDR_B20</td><td>input</td><td>TCELL17:IMUX.IMUX.0</td></tr>
<tr><td>ADDR_B21</td><td>input</td><td>TCELL17:IMUX.IMUX.16</td></tr>
<tr><td>ADDR_B22</td><td>input</td><td>TCELL17:IMUX.IMUX.1</td></tr>
<tr><td>ADDR_B3</td><td>input</td><td>TCELL15:IMUX.IMUX.34</td></tr>
<tr><td>ADDR_B4</td><td>input</td><td>TCELL15:IMUX.IMUX.10</td></tr>
<tr><td>ADDR_B5</td><td>input</td><td>TCELL15:IMUX.IMUX.36</td></tr>
<tr><td>ADDR_B6</td><td>input</td><td>TCELL15:IMUX.IMUX.39</td></tr>
<tr><td>ADDR_B7</td><td>input</td><td>TCELL15:IMUX.IMUX.38</td></tr>
<tr><td>ADDR_B8</td><td>input</td><td>TCELL15:IMUX.IMUX.12</td></tr>
<tr><td>ADDR_B9</td><td>input</td><td>TCELL15:IMUX.IMUX.40</td></tr>
<tr><td>BWE_A0</td><td>input</td><td>TCELL2:IMUX.IMUX.10</td></tr>
<tr><td>BWE_A1</td><td>input</td><td>TCELL2:IMUX.IMUX.36</td></tr>
<tr><td>BWE_A2</td><td>input</td><td>TCELL2:IMUX.IMUX.39</td></tr>
<tr><td>BWE_A3</td><td>input</td><td>TCELL2:IMUX.IMUX.38</td></tr>
<tr><td>BWE_A4</td><td>input</td><td>TCELL2:IMUX.IMUX.12</td></tr>
<tr><td>BWE_A5</td><td>input</td><td>TCELL2:IMUX.IMUX.40</td></tr>
<tr><td>BWE_A6</td><td>input</td><td>TCELL2:IMUX.IMUX.13</td></tr>
<tr><td>BWE_A7</td><td>input</td><td>TCELL2:IMUX.IMUX.42</td></tr>
<tr><td>BWE_A8</td><td>input</td><td>TCELL2:IMUX.IMUX.14</td></tr>
<tr><td>BWE_B0</td><td>input</td><td>TCELL17:IMUX.IMUX.10</td></tr>
<tr><td>BWE_B1</td><td>input</td><td>TCELL17:IMUX.IMUX.36</td></tr>
<tr><td>BWE_B2</td><td>input</td><td>TCELL17:IMUX.IMUX.39</td></tr>
<tr><td>BWE_B3</td><td>input</td><td>TCELL17:IMUX.IMUX.38</td></tr>
<tr><td>BWE_B4</td><td>input</td><td>TCELL17:IMUX.IMUX.12</td></tr>
<tr><td>BWE_B5</td><td>input</td><td>TCELL17:IMUX.IMUX.40</td></tr>
<tr><td>BWE_B6</td><td>input</td><td>TCELL17:IMUX.IMUX.13</td></tr>
<tr><td>BWE_B7</td><td>input</td><td>TCELL17:IMUX.IMUX.42</td></tr>
<tr><td>BWE_B8</td><td>input</td><td>TCELL17:IMUX.IMUX.14</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX.CTRL.4</td></tr>
<tr><td>DBITERR_A</td><td>output</td><td>TCELL0:OUT.23.TMIN</td></tr>
<tr><td>DBITERR_B</td><td>output</td><td>TCELL15:OUT.23.TMIN</td></tr>
<tr><td>DEEPSLEEP</td><td>input</td><td>TCELL1:IMUX.CTRL.0</td></tr>
<tr><td>DIN_A0</td><td>input</td><td>TCELL0:IMUX.IMUX.0</td></tr>
<tr><td>DIN_A1</td><td>input</td><td>TCELL0:IMUX.IMUX.16</td></tr>
<tr><td>DIN_A10</td><td>input</td><td>TCELL0:IMUX.IMUX.5</td></tr>
<tr><td>DIN_A11</td><td>input</td><td>TCELL0:IMUX.IMUX.26</td></tr>
<tr><td>DIN_A12</td><td>input</td><td>TCELL0:IMUX.IMUX.6</td></tr>
<tr><td>DIN_A13</td><td>input</td><td>TCELL0:IMUX.IMUX.28</td></tr>
<tr><td>DIN_A14</td><td>input</td><td>TCELL0:IMUX.IMUX.31</td></tr>
<tr><td>DIN_A15</td><td>input</td><td>TCELL0:IMUX.IMUX.30</td></tr>
<tr><td>DIN_A16</td><td>input</td><td>TCELL0:IMUX.IMUX.14</td></tr>
<tr><td>DIN_A17</td><td>input</td><td>TCELL0:IMUX.IMUX.44</td></tr>
<tr><td>DIN_A18</td><td>input</td><td>TCELL1:IMUX.IMUX.0</td></tr>
<tr><td>DIN_A19</td><td>input</td><td>TCELL1:IMUX.IMUX.16</td></tr>
<tr><td>DIN_A2</td><td>input</td><td>TCELL0:IMUX.IMUX.1</td></tr>
<tr><td>DIN_A20</td><td>input</td><td>TCELL1:IMUX.IMUX.1</td></tr>
<tr><td>DIN_A21</td><td>input</td><td>TCELL1:IMUX.IMUX.18</td></tr>
<tr><td>DIN_A22</td><td>input</td><td>TCELL1:IMUX.IMUX.2</td></tr>
<tr><td>DIN_A23</td><td>input</td><td>TCELL1:IMUX.IMUX.20</td></tr>
<tr><td>DIN_A24</td><td>input</td><td>TCELL1:IMUX.IMUX.23</td></tr>
<tr><td>DIN_A25</td><td>input</td><td>TCELL1:IMUX.IMUX.22</td></tr>
<tr><td>DIN_A26</td><td>input</td><td>TCELL1:IMUX.IMUX.4</td></tr>
<tr><td>DIN_A27</td><td>input</td><td>TCELL1:IMUX.IMUX.24</td></tr>
<tr><td>DIN_A28</td><td>input</td><td>TCELL1:IMUX.IMUX.5</td></tr>
<tr><td>DIN_A29</td><td>input</td><td>TCELL1:IMUX.IMUX.26</td></tr>
<tr><td>DIN_A3</td><td>input</td><td>TCELL0:IMUX.IMUX.18</td></tr>
<tr><td>DIN_A30</td><td>input</td><td>TCELL1:IMUX.IMUX.6</td></tr>
<tr><td>DIN_A31</td><td>input</td><td>TCELL1:IMUX.IMUX.28</td></tr>
<tr><td>DIN_A32</td><td>input</td><td>TCELL1:IMUX.IMUX.31</td></tr>
<tr><td>DIN_A33</td><td>input</td><td>TCELL1:IMUX.IMUX.30</td></tr>
<tr><td>DIN_A34</td><td>input</td><td>TCELL1:IMUX.IMUX.8</td></tr>
<tr><td>DIN_A35</td><td>input</td><td>TCELL1:IMUX.IMUX.32</td></tr>
<tr><td>DIN_A36</td><td>input</td><td>TCELL1:IMUX.IMUX.9</td></tr>
<tr><td>DIN_A37</td><td>input</td><td>TCELL1:IMUX.IMUX.34</td></tr>
<tr><td>DIN_A38</td><td>input</td><td>TCELL1:IMUX.IMUX.10</td></tr>
<tr><td>DIN_A39</td><td>input</td><td>TCELL1:IMUX.IMUX.36</td></tr>
<tr><td>DIN_A4</td><td>input</td><td>TCELL0:IMUX.IMUX.2</td></tr>
<tr><td>DIN_A40</td><td>input</td><td>TCELL2:IMUX.IMUX.18</td></tr>
<tr><td>DIN_A41</td><td>input</td><td>TCELL2:IMUX.IMUX.2</td></tr>
<tr><td>DIN_A42</td><td>input</td><td>TCELL2:IMUX.IMUX.20</td></tr>
<tr><td>DIN_A43</td><td>input</td><td>TCELL2:IMUX.IMUX.23</td></tr>
<tr><td>DIN_A44</td><td>input</td><td>TCELL2:IMUX.IMUX.4</td></tr>
<tr><td>DIN_A45</td><td>input</td><td>TCELL2:IMUX.IMUX.24</td></tr>
<tr><td>DIN_A46</td><td>input</td><td>TCELL2:IMUX.IMUX.5</td></tr>
<tr><td>DIN_A47</td><td>input</td><td>TCELL2:IMUX.IMUX.26</td></tr>
<tr><td>DIN_A48</td><td>input</td><td>TCELL2:IMUX.IMUX.6</td></tr>
<tr><td>DIN_A49</td><td>input</td><td>TCELL2:IMUX.IMUX.28</td></tr>
<tr><td>DIN_A5</td><td>input</td><td>TCELL0:IMUX.IMUX.20</td></tr>
<tr><td>DIN_A50</td><td>input</td><td>TCELL2:IMUX.IMUX.31</td></tr>
<tr><td>DIN_A51</td><td>input</td><td>TCELL2:IMUX.IMUX.30</td></tr>
<tr><td>DIN_A52</td><td>input</td><td>TCELL2:IMUX.IMUX.8</td></tr>
<tr><td>DIN_A53</td><td>input</td><td>TCELL2:IMUX.IMUX.32</td></tr>
<tr><td>DIN_A54</td><td>input</td><td>TCELL2:IMUX.IMUX.9</td></tr>
<tr><td>DIN_A55</td><td>input</td><td>TCELL2:IMUX.IMUX.34</td></tr>
<tr><td>DIN_A56</td><td>input</td><td>TCELL2:IMUX.IMUX.47</td></tr>
<tr><td>DIN_A57</td><td>input</td><td>TCELL2:IMUX.IMUX.46</td></tr>
<tr><td>DIN_A58</td><td>input</td><td>TCELL3:IMUX.IMUX.0</td></tr>
<tr><td>DIN_A59</td><td>input</td><td>TCELL3:IMUX.IMUX.16</td></tr>
<tr><td>DIN_A6</td><td>input</td><td>TCELL0:IMUX.IMUX.23</td></tr>
<tr><td>DIN_A60</td><td>input</td><td>TCELL3:IMUX.IMUX.1</td></tr>
<tr><td>DIN_A61</td><td>input</td><td>TCELL3:IMUX.IMUX.18</td></tr>
<tr><td>DIN_A62</td><td>input</td><td>TCELL3:IMUX.IMUX.2</td></tr>
<tr><td>DIN_A63</td><td>input</td><td>TCELL3:IMUX.IMUX.20</td></tr>
<tr><td>DIN_A64</td><td>input</td><td>TCELL3:IMUX.IMUX.23</td></tr>
<tr><td>DIN_A65</td><td>input</td><td>TCELL3:IMUX.IMUX.22</td></tr>
<tr><td>DIN_A66</td><td>input</td><td>TCELL3:IMUX.IMUX.4</td></tr>
<tr><td>DIN_A67</td><td>input</td><td>TCELL3:IMUX.IMUX.24</td></tr>
<tr><td>DIN_A68</td><td>input</td><td>TCELL3:IMUX.IMUX.5</td></tr>
<tr><td>DIN_A69</td><td>input</td><td>TCELL3:IMUX.IMUX.26</td></tr>
<tr><td>DIN_A7</td><td>input</td><td>TCELL0:IMUX.IMUX.22</td></tr>
<tr><td>DIN_A70</td><td>input</td><td>TCELL3:IMUX.IMUX.6</td></tr>
<tr><td>DIN_A71</td><td>input</td><td>TCELL3:IMUX.IMUX.28</td></tr>
<tr><td>DIN_A8</td><td>input</td><td>TCELL0:IMUX.IMUX.4</td></tr>
<tr><td>DIN_A9</td><td>input</td><td>TCELL0:IMUX.IMUX.24</td></tr>
<tr><td>DIN_B0</td><td>input</td><td>TCELL15:IMUX.IMUX.0</td></tr>
<tr><td>DIN_B1</td><td>input</td><td>TCELL15:IMUX.IMUX.16</td></tr>
<tr><td>DIN_B10</td><td>input</td><td>TCELL15:IMUX.IMUX.5</td></tr>
<tr><td>DIN_B11</td><td>input</td><td>TCELL15:IMUX.IMUX.26</td></tr>
<tr><td>DIN_B12</td><td>input</td><td>TCELL15:IMUX.IMUX.6</td></tr>
<tr><td>DIN_B13</td><td>input</td><td>TCELL15:IMUX.IMUX.28</td></tr>
<tr><td>DIN_B14</td><td>input</td><td>TCELL15:IMUX.IMUX.31</td></tr>
<tr><td>DIN_B15</td><td>input</td><td>TCELL15:IMUX.IMUX.30</td></tr>
<tr><td>DIN_B16</td><td>input</td><td>TCELL15:IMUX.IMUX.14</td></tr>
<tr><td>DIN_B17</td><td>input</td><td>TCELL15:IMUX.IMUX.44</td></tr>
<tr><td>DIN_B18</td><td>input</td><td>TCELL16:IMUX.IMUX.0</td></tr>
<tr><td>DIN_B19</td><td>input</td><td>TCELL16:IMUX.IMUX.16</td></tr>
<tr><td>DIN_B2</td><td>input</td><td>TCELL15:IMUX.IMUX.1</td></tr>
<tr><td>DIN_B20</td><td>input</td><td>TCELL16:IMUX.IMUX.1</td></tr>
<tr><td>DIN_B21</td><td>input</td><td>TCELL16:IMUX.IMUX.18</td></tr>
<tr><td>DIN_B22</td><td>input</td><td>TCELL16:IMUX.IMUX.2</td></tr>
<tr><td>DIN_B23</td><td>input</td><td>TCELL16:IMUX.IMUX.20</td></tr>
<tr><td>DIN_B24</td><td>input</td><td>TCELL16:IMUX.IMUX.23</td></tr>
<tr><td>DIN_B25</td><td>input</td><td>TCELL16:IMUX.IMUX.22</td></tr>
<tr><td>DIN_B26</td><td>input</td><td>TCELL16:IMUX.IMUX.4</td></tr>
<tr><td>DIN_B27</td><td>input</td><td>TCELL16:IMUX.IMUX.24</td></tr>
<tr><td>DIN_B28</td><td>input</td><td>TCELL16:IMUX.IMUX.5</td></tr>
<tr><td>DIN_B29</td><td>input</td><td>TCELL16:IMUX.IMUX.26</td></tr>
<tr><td>DIN_B3</td><td>input</td><td>TCELL15:IMUX.IMUX.18</td></tr>
<tr><td>DIN_B30</td><td>input</td><td>TCELL16:IMUX.IMUX.6</td></tr>
<tr><td>DIN_B31</td><td>input</td><td>TCELL16:IMUX.IMUX.28</td></tr>
<tr><td>DIN_B32</td><td>input</td><td>TCELL16:IMUX.IMUX.31</td></tr>
<tr><td>DIN_B33</td><td>input</td><td>TCELL16:IMUX.IMUX.30</td></tr>
<tr><td>DIN_B34</td><td>input</td><td>TCELL16:IMUX.IMUX.8</td></tr>
<tr><td>DIN_B35</td><td>input</td><td>TCELL16:IMUX.IMUX.32</td></tr>
<tr><td>DIN_B36</td><td>input</td><td>TCELL16:IMUX.IMUX.9</td></tr>
<tr><td>DIN_B37</td><td>input</td><td>TCELL16:IMUX.IMUX.34</td></tr>
<tr><td>DIN_B38</td><td>input</td><td>TCELL16:IMUX.IMUX.10</td></tr>
<tr><td>DIN_B39</td><td>input</td><td>TCELL16:IMUX.IMUX.36</td></tr>
<tr><td>DIN_B4</td><td>input</td><td>TCELL15:IMUX.IMUX.2</td></tr>
<tr><td>DIN_B40</td><td>input</td><td>TCELL17:IMUX.IMUX.18</td></tr>
<tr><td>DIN_B41</td><td>input</td><td>TCELL17:IMUX.IMUX.2</td></tr>
<tr><td>DIN_B42</td><td>input</td><td>TCELL17:IMUX.IMUX.20</td></tr>
<tr><td>DIN_B43</td><td>input</td><td>TCELL17:IMUX.IMUX.23</td></tr>
<tr><td>DIN_B44</td><td>input</td><td>TCELL17:IMUX.IMUX.4</td></tr>
<tr><td>DIN_B45</td><td>input</td><td>TCELL17:IMUX.IMUX.24</td></tr>
<tr><td>DIN_B46</td><td>input</td><td>TCELL17:IMUX.IMUX.5</td></tr>
<tr><td>DIN_B47</td><td>input</td><td>TCELL17:IMUX.IMUX.26</td></tr>
<tr><td>DIN_B48</td><td>input</td><td>TCELL17:IMUX.IMUX.6</td></tr>
<tr><td>DIN_B49</td><td>input</td><td>TCELL17:IMUX.IMUX.28</td></tr>
<tr><td>DIN_B5</td><td>input</td><td>TCELL15:IMUX.IMUX.20</td></tr>
<tr><td>DIN_B50</td><td>input</td><td>TCELL17:IMUX.IMUX.31</td></tr>
<tr><td>DIN_B51</td><td>input</td><td>TCELL17:IMUX.IMUX.30</td></tr>
<tr><td>DIN_B52</td><td>input</td><td>TCELL17:IMUX.IMUX.8</td></tr>
<tr><td>DIN_B53</td><td>input</td><td>TCELL17:IMUX.IMUX.32</td></tr>
<tr><td>DIN_B54</td><td>input</td><td>TCELL17:IMUX.IMUX.9</td></tr>
<tr><td>DIN_B55</td><td>input</td><td>TCELL17:IMUX.IMUX.34</td></tr>
<tr><td>DIN_B56</td><td>input</td><td>TCELL17:IMUX.IMUX.47</td></tr>
<tr><td>DIN_B57</td><td>input</td><td>TCELL17:IMUX.IMUX.46</td></tr>
<tr><td>DIN_B58</td><td>input</td><td>TCELL18:IMUX.IMUX.0</td></tr>
<tr><td>DIN_B59</td><td>input</td><td>TCELL18:IMUX.IMUX.16</td></tr>
<tr><td>DIN_B6</td><td>input</td><td>TCELL15:IMUX.IMUX.23</td></tr>
<tr><td>DIN_B60</td><td>input</td><td>TCELL18:IMUX.IMUX.1</td></tr>
<tr><td>DIN_B61</td><td>input</td><td>TCELL18:IMUX.IMUX.18</td></tr>
<tr><td>DIN_B62</td><td>input</td><td>TCELL18:IMUX.IMUX.2</td></tr>
<tr><td>DIN_B63</td><td>input</td><td>TCELL18:IMUX.IMUX.20</td></tr>
<tr><td>DIN_B64</td><td>input</td><td>TCELL18:IMUX.IMUX.23</td></tr>
<tr><td>DIN_B65</td><td>input</td><td>TCELL18:IMUX.IMUX.22</td></tr>
<tr><td>DIN_B66</td><td>input</td><td>TCELL18:IMUX.IMUX.4</td></tr>
<tr><td>DIN_B67</td><td>input</td><td>TCELL18:IMUX.IMUX.24</td></tr>
<tr><td>DIN_B68</td><td>input</td><td>TCELL18:IMUX.IMUX.5</td></tr>
<tr><td>DIN_B69</td><td>input</td><td>TCELL18:IMUX.IMUX.26</td></tr>
<tr><td>DIN_B7</td><td>input</td><td>TCELL15:IMUX.IMUX.22</td></tr>
<tr><td>DIN_B70</td><td>input</td><td>TCELL18:IMUX.IMUX.6</td></tr>
<tr><td>DIN_B71</td><td>input</td><td>TCELL18:IMUX.IMUX.28</td></tr>
<tr><td>DIN_B8</td><td>input</td><td>TCELL15:IMUX.IMUX.4</td></tr>
<tr><td>DIN_B9</td><td>input</td><td>TCELL15:IMUX.IMUX.24</td></tr>
<tr><td>DOUT_A0</td><td>output</td><td>TCELL0:OUT.0.TMIN</td></tr>
<tr><td>DOUT_A1</td><td>output</td><td>TCELL0:OUT.1.TMIN</td></tr>
<tr><td>DOUT_A10</td><td>output</td><td>TCELL0:OUT.10.TMIN</td></tr>
<tr><td>DOUT_A11</td><td>output</td><td>TCELL0:OUT.11.TMIN</td></tr>
<tr><td>DOUT_A12</td><td>output</td><td>TCELL0:OUT.14.TMIN</td></tr>
<tr><td>DOUT_A13</td><td>output</td><td>TCELL0:OUT.16.TMIN</td></tr>
<tr><td>DOUT_A14</td><td>output</td><td>TCELL0:OUT.20.TMIN</td></tr>
<tr><td>DOUT_A15</td><td>output</td><td>TCELL0:OUT.21.TMIN</td></tr>
<tr><td>DOUT_A16</td><td>output</td><td>TCELL0:OUT.22.TMIN</td></tr>
<tr><td>DOUT_A17</td><td>output</td><td>TCELL0:OUT.24.TMIN</td></tr>
<tr><td>DOUT_A18</td><td>output</td><td>TCELL0:OUT.28.TMIN</td></tr>
<tr><td>DOUT_A19</td><td>output</td><td>TCELL0:OUT.29.TMIN</td></tr>
<tr><td>DOUT_A2</td><td>output</td><td>TCELL0:OUT.2.TMIN</td></tr>
<tr><td>DOUT_A20</td><td>output</td><td>TCELL1:OUT.0.TMIN</td></tr>
<tr><td>DOUT_A21</td><td>output</td><td>TCELL1:OUT.3.TMIN</td></tr>
<tr><td>DOUT_A22</td><td>output</td><td>TCELL1:OUT.4.TMIN</td></tr>
<tr><td>DOUT_A23</td><td>output</td><td>TCELL1:OUT.5.TMIN</td></tr>
<tr><td>DOUT_A24</td><td>output</td><td>TCELL1:OUT.6.TMIN</td></tr>
<tr><td>DOUT_A25</td><td>output</td><td>TCELL1:OUT.7.TMIN</td></tr>
<tr><td>DOUT_A26</td><td>output</td><td>TCELL1:OUT.8.TMIN</td></tr>
<tr><td>DOUT_A27</td><td>output</td><td>TCELL1:OUT.9.TMIN</td></tr>
<tr><td>DOUT_A28</td><td>output</td><td>TCELL1:OUT.10.TMIN</td></tr>
<tr><td>DOUT_A29</td><td>output</td><td>TCELL1:OUT.11.TMIN</td></tr>
<tr><td>DOUT_A3</td><td>output</td><td>TCELL0:OUT.3.TMIN</td></tr>
<tr><td>DOUT_A30</td><td>output</td><td>TCELL1:OUT.12.TMIN</td></tr>
<tr><td>DOUT_A31</td><td>output</td><td>TCELL1:OUT.13.TMIN</td></tr>
<tr><td>DOUT_A32</td><td>output</td><td>TCELL1:OUT.14.TMIN</td></tr>
<tr><td>DOUT_A33</td><td>output</td><td>TCELL1:OUT.15.TMIN</td></tr>
<tr><td>DOUT_A34</td><td>output</td><td>TCELL1:OUT.16.TMIN</td></tr>
<tr><td>DOUT_A35</td><td>output</td><td>TCELL1:OUT.17.TMIN</td></tr>
<tr><td>DOUT_A36</td><td>output</td><td>TCELL1:OUT.18.TMIN</td></tr>
<tr><td>DOUT_A37</td><td>output</td><td>TCELL1:OUT.19.TMIN</td></tr>
<tr><td>DOUT_A38</td><td>output</td><td>TCELL1:OUT.20.TMIN</td></tr>
<tr><td>DOUT_A39</td><td>output</td><td>TCELL1:OUT.25.TMIN</td></tr>
<tr><td>DOUT_A4</td><td>output</td><td>TCELL0:OUT.4.TMIN</td></tr>
<tr><td>DOUT_A40</td><td>output</td><td>TCELL1:OUT.31.TMIN</td></tr>
<tr><td>DOUT_A41</td><td>output</td><td>TCELL2:OUT.3.TMIN</td></tr>
<tr><td>DOUT_A42</td><td>output</td><td>TCELL2:OUT.5.TMIN</td></tr>
<tr><td>DOUT_A43</td><td>output</td><td>TCELL2:OUT.6.TMIN</td></tr>
<tr><td>DOUT_A44</td><td>output</td><td>TCELL2:OUT.7.TMIN</td></tr>
<tr><td>DOUT_A45</td><td>output</td><td>TCELL2:OUT.9.TMIN</td></tr>
<tr><td>DOUT_A46</td><td>output</td><td>TCELL2:OUT.10.TMIN</td></tr>
<tr><td>DOUT_A47</td><td>output</td><td>TCELL2:OUT.11.TMIN</td></tr>
<tr><td>DOUT_A48</td><td>output</td><td>TCELL2:OUT.12.TMIN</td></tr>
<tr><td>DOUT_A49</td><td>output</td><td>TCELL2:OUT.13.TMIN</td></tr>
<tr><td>DOUT_A5</td><td>output</td><td>TCELL0:OUT.5.TMIN</td></tr>
<tr><td>DOUT_A50</td><td>output</td><td>TCELL2:OUT.14.TMIN</td></tr>
<tr><td>DOUT_A51</td><td>output</td><td>TCELL2:OUT.15.TMIN</td></tr>
<tr><td>DOUT_A52</td><td>output</td><td>TCELL2:OUT.17.TMIN</td></tr>
<tr><td>DOUT_A53</td><td>output</td><td>TCELL2:OUT.19.TMIN</td></tr>
<tr><td>DOUT_A54</td><td>output</td><td>TCELL2:OUT.22.TMIN</td></tr>
<tr><td>DOUT_A55</td><td>output</td><td>TCELL2:OUT.24.TMIN</td></tr>
<tr><td>DOUT_A56</td><td>output</td><td>TCELL2:OUT.26.TMIN</td></tr>
<tr><td>DOUT_A57</td><td>output</td><td>TCELL2:OUT.28.TMIN</td></tr>
<tr><td>DOUT_A58</td><td>output</td><td>TCELL2:OUT.30.TMIN</td></tr>
<tr><td>DOUT_A59</td><td>output</td><td>TCELL3:OUT.0.TMIN</td></tr>
<tr><td>DOUT_A6</td><td>output</td><td>TCELL0:OUT.6.TMIN</td></tr>
<tr><td>DOUT_A60</td><td>output</td><td>TCELL3:OUT.2.TMIN</td></tr>
<tr><td>DOUT_A61</td><td>output</td><td>TCELL3:OUT.3.TMIN</td></tr>
<tr><td>DOUT_A62</td><td>output</td><td>TCELL3:OUT.4.TMIN</td></tr>
<tr><td>DOUT_A63</td><td>output</td><td>TCELL3:OUT.5.TMIN</td></tr>
<tr><td>DOUT_A64</td><td>output</td><td>TCELL3:OUT.6.TMIN</td></tr>
<tr><td>DOUT_A65</td><td>output</td><td>TCELL3:OUT.7.TMIN</td></tr>
<tr><td>DOUT_A66</td><td>output</td><td>TCELL3:OUT.8.TMIN</td></tr>
<tr><td>DOUT_A67</td><td>output</td><td>TCELL3:OUT.9.TMIN</td></tr>
<tr><td>DOUT_A68</td><td>output</td><td>TCELL3:OUT.10.TMIN</td></tr>
<tr><td>DOUT_A69</td><td>output</td><td>TCELL3:OUT.11.TMIN</td></tr>
<tr><td>DOUT_A7</td><td>output</td><td>TCELL0:OUT.7.TMIN</td></tr>
<tr><td>DOUT_A70</td><td>output</td><td>TCELL3:OUT.12.TMIN</td></tr>
<tr><td>DOUT_A71</td><td>output</td><td>TCELL3:OUT.16.TMIN</td></tr>
<tr><td>DOUT_A8</td><td>output</td><td>TCELL0:OUT.8.TMIN</td></tr>
<tr><td>DOUT_A9</td><td>output</td><td>TCELL0:OUT.9.TMIN</td></tr>
<tr><td>DOUT_B0</td><td>output</td><td>TCELL15:OUT.0.TMIN</td></tr>
<tr><td>DOUT_B1</td><td>output</td><td>TCELL15:OUT.1.TMIN</td></tr>
<tr><td>DOUT_B10</td><td>output</td><td>TCELL15:OUT.10.TMIN</td></tr>
<tr><td>DOUT_B11</td><td>output</td><td>TCELL15:OUT.11.TMIN</td></tr>
<tr><td>DOUT_B12</td><td>output</td><td>TCELL15:OUT.14.TMIN</td></tr>
<tr><td>DOUT_B13</td><td>output</td><td>TCELL15:OUT.16.TMIN</td></tr>
<tr><td>DOUT_B14</td><td>output</td><td>TCELL15:OUT.20.TMIN</td></tr>
<tr><td>DOUT_B15</td><td>output</td><td>TCELL15:OUT.21.TMIN</td></tr>
<tr><td>DOUT_B16</td><td>output</td><td>TCELL15:OUT.22.TMIN</td></tr>
<tr><td>DOUT_B17</td><td>output</td><td>TCELL15:OUT.24.TMIN</td></tr>
<tr><td>DOUT_B18</td><td>output</td><td>TCELL15:OUT.28.TMIN</td></tr>
<tr><td>DOUT_B19</td><td>output</td><td>TCELL15:OUT.29.TMIN</td></tr>
<tr><td>DOUT_B2</td><td>output</td><td>TCELL15:OUT.2.TMIN</td></tr>
<tr><td>DOUT_B20</td><td>output</td><td>TCELL16:OUT.0.TMIN</td></tr>
<tr><td>DOUT_B21</td><td>output</td><td>TCELL16:OUT.3.TMIN</td></tr>
<tr><td>DOUT_B22</td><td>output</td><td>TCELL16:OUT.4.TMIN</td></tr>
<tr><td>DOUT_B23</td><td>output</td><td>TCELL16:OUT.5.TMIN</td></tr>
<tr><td>DOUT_B24</td><td>output</td><td>TCELL16:OUT.6.TMIN</td></tr>
<tr><td>DOUT_B25</td><td>output</td><td>TCELL16:OUT.7.TMIN</td></tr>
<tr><td>DOUT_B26</td><td>output</td><td>TCELL16:OUT.8.TMIN</td></tr>
<tr><td>DOUT_B27</td><td>output</td><td>TCELL16:OUT.9.TMIN</td></tr>
<tr><td>DOUT_B28</td><td>output</td><td>TCELL16:OUT.10.TMIN</td></tr>
<tr><td>DOUT_B29</td><td>output</td><td>TCELL16:OUT.11.TMIN</td></tr>
<tr><td>DOUT_B3</td><td>output</td><td>TCELL15:OUT.3.TMIN</td></tr>
<tr><td>DOUT_B30</td><td>output</td><td>TCELL16:OUT.12.TMIN</td></tr>
<tr><td>DOUT_B31</td><td>output</td><td>TCELL16:OUT.13.TMIN</td></tr>
<tr><td>DOUT_B32</td><td>output</td><td>TCELL16:OUT.14.TMIN</td></tr>
<tr><td>DOUT_B33</td><td>output</td><td>TCELL16:OUT.15.TMIN</td></tr>
<tr><td>DOUT_B34</td><td>output</td><td>TCELL16:OUT.16.TMIN</td></tr>
<tr><td>DOUT_B35</td><td>output</td><td>TCELL16:OUT.17.TMIN</td></tr>
<tr><td>DOUT_B36</td><td>output</td><td>TCELL16:OUT.18.TMIN</td></tr>
<tr><td>DOUT_B37</td><td>output</td><td>TCELL16:OUT.19.TMIN</td></tr>
<tr><td>DOUT_B38</td><td>output</td><td>TCELL16:OUT.20.TMIN</td></tr>
<tr><td>DOUT_B39</td><td>output</td><td>TCELL16:OUT.25.TMIN</td></tr>
<tr><td>DOUT_B4</td><td>output</td><td>TCELL15:OUT.4.TMIN</td></tr>
<tr><td>DOUT_B40</td><td>output</td><td>TCELL16:OUT.31.TMIN</td></tr>
<tr><td>DOUT_B41</td><td>output</td><td>TCELL17:OUT.3.TMIN</td></tr>
<tr><td>DOUT_B42</td><td>output</td><td>TCELL17:OUT.5.TMIN</td></tr>
<tr><td>DOUT_B43</td><td>output</td><td>TCELL17:OUT.6.TMIN</td></tr>
<tr><td>DOUT_B44</td><td>output</td><td>TCELL17:OUT.7.TMIN</td></tr>
<tr><td>DOUT_B45</td><td>output</td><td>TCELL17:OUT.9.TMIN</td></tr>
<tr><td>DOUT_B46</td><td>output</td><td>TCELL17:OUT.10.TMIN</td></tr>
<tr><td>DOUT_B47</td><td>output</td><td>TCELL17:OUT.11.TMIN</td></tr>
<tr><td>DOUT_B48</td><td>output</td><td>TCELL17:OUT.12.TMIN</td></tr>
<tr><td>DOUT_B49</td><td>output</td><td>TCELL17:OUT.13.TMIN</td></tr>
<tr><td>DOUT_B5</td><td>output</td><td>TCELL15:OUT.5.TMIN</td></tr>
<tr><td>DOUT_B50</td><td>output</td><td>TCELL17:OUT.14.TMIN</td></tr>
<tr><td>DOUT_B51</td><td>output</td><td>TCELL17:OUT.15.TMIN</td></tr>
<tr><td>DOUT_B52</td><td>output</td><td>TCELL17:OUT.17.TMIN</td></tr>
<tr><td>DOUT_B53</td><td>output</td><td>TCELL17:OUT.19.TMIN</td></tr>
<tr><td>DOUT_B54</td><td>output</td><td>TCELL17:OUT.22.TMIN</td></tr>
<tr><td>DOUT_B55</td><td>output</td><td>TCELL17:OUT.24.TMIN</td></tr>
<tr><td>DOUT_B56</td><td>output</td><td>TCELL17:OUT.26.TMIN</td></tr>
<tr><td>DOUT_B57</td><td>output</td><td>TCELL17:OUT.28.TMIN</td></tr>
<tr><td>DOUT_B58</td><td>output</td><td>TCELL17:OUT.30.TMIN</td></tr>
<tr><td>DOUT_B59</td><td>output</td><td>TCELL18:OUT.0.TMIN</td></tr>
<tr><td>DOUT_B6</td><td>output</td><td>TCELL15:OUT.6.TMIN</td></tr>
<tr><td>DOUT_B60</td><td>output</td><td>TCELL18:OUT.2.TMIN</td></tr>
<tr><td>DOUT_B61</td><td>output</td><td>TCELL18:OUT.3.TMIN</td></tr>
<tr><td>DOUT_B62</td><td>output</td><td>TCELL18:OUT.4.TMIN</td></tr>
<tr><td>DOUT_B63</td><td>output</td><td>TCELL18:OUT.5.TMIN</td></tr>
<tr><td>DOUT_B64</td><td>output</td><td>TCELL18:OUT.6.TMIN</td></tr>
<tr><td>DOUT_B65</td><td>output</td><td>TCELL18:OUT.7.TMIN</td></tr>
<tr><td>DOUT_B66</td><td>output</td><td>TCELL18:OUT.8.TMIN</td></tr>
<tr><td>DOUT_B67</td><td>output</td><td>TCELL18:OUT.9.TMIN</td></tr>
<tr><td>DOUT_B68</td><td>output</td><td>TCELL18:OUT.10.TMIN</td></tr>
<tr><td>DOUT_B69</td><td>output</td><td>TCELL18:OUT.11.TMIN</td></tr>
<tr><td>DOUT_B7</td><td>output</td><td>TCELL15:OUT.7.TMIN</td></tr>
<tr><td>DOUT_B70</td><td>output</td><td>TCELL18:OUT.12.TMIN</td></tr>
<tr><td>DOUT_B71</td><td>output</td><td>TCELL18:OUT.16.TMIN</td></tr>
<tr><td>DOUT_B8</td><td>output</td><td>TCELL15:OUT.8.TMIN</td></tr>
<tr><td>DOUT_B9</td><td>output</td><td>TCELL15:OUT.9.TMIN</td></tr>
<tr><td>EN_A</td><td>input</td><td>TCELL2:IMUX.CTRL.3</td></tr>
<tr><td>EN_B</td><td>input</td><td>TCELL17:IMUX.CTRL.3</td></tr>
<tr><td>INJECT_DBITERR_A</td><td>input</td><td>TCELL1:IMUX.IMUX.39</td></tr>
<tr><td>INJECT_DBITERR_B</td><td>input</td><td>TCELL16:IMUX.IMUX.39</td></tr>
<tr><td>INJECT_SBITERR_A</td><td>input</td><td>TCELL1:IMUX.IMUX.38</td></tr>
<tr><td>INJECT_SBITERR_B</td><td>input</td><td>TCELL16:IMUX.IMUX.38</td></tr>
<tr><td>OREG_CAS_CE_A</td><td>input</td><td>TCELL0:IMUX.CTRL.7</td></tr>
<tr><td>OREG_CAS_CE_B</td><td>input</td><td>TCELL15:IMUX.CTRL.7</td></tr>
<tr><td>OREG_CE_A</td><td>input</td><td>TCELL1:IMUX.CTRL.3</td></tr>
<tr><td>OREG_CE_B</td><td>input</td><td>TCELL16:IMUX.CTRL.3</td></tr>
<tr><td>OREG_ECC_CE_A</td><td>input</td><td>TCELL1:IMUX.CTRL.2</td></tr>
<tr><td>OREG_ECC_CE_B</td><td>input</td><td>TCELL16:IMUX.CTRL.2</td></tr>
<tr><td>RDACCESS_A</td><td>output</td><td>TCELL0:OUT.30.TMIN</td></tr>
<tr><td>RDACCESS_B</td><td>output</td><td>TCELL15:OUT.30.TMIN</td></tr>
<tr><td>RDB_WR_A</td><td>input</td><td>TCELL2:IMUX.CTRL.2</td></tr>
<tr><td>RDB_WR_B</td><td>input</td><td>TCELL17:IMUX.CTRL.2</td></tr>
<tr><td>RST_A</td><td>input</td><td>TCELL1:IMUX.CTRL.7</td></tr>
<tr><td>RST_B</td><td>input</td><td>TCELL16:IMUX.CTRL.7</td></tr>
<tr><td>SBITERR_A</td><td>output</td><td>TCELL0:OUT.31.TMIN</td></tr>
<tr><td>SBITERR_B</td><td>output</td><td>TCELL15:OUT.31.TMIN</td></tr>
<tr><td>SHUTDOWN</td><td>input</td><td>TCELL1:IMUX.CTRL.1</td></tr>
<tr><td>SLEEP</td><td>input</td><td>TCELL0:IMUX.CTRL.6</td></tr>
<tr><td>TST_DEEPSLEEP_OUT</td><td>output</td><td>TCELL0:OUT.26.TMIN</td></tr>
<tr><td>TST_RING_ENB</td><td>input</td><td>TCELL3:IMUX.CTRL.4</td></tr>
<tr><td>TST_RING_OUT</td><td>output</td><td>TCELL3:OUT.14.TMIN</td></tr>
<tr><td>TST_RING_STARTB</td><td>input</td><td>TCELL3:IMUX.CTRL.3</td></tr>
<tr><td>TST_SHUTDOWN_OUT</td><td>output</td><td>TCELL0:OUT.27.TMIN</td></tr>
<tr><td>TST_SLEEP_OUT</td><td>output</td><td>TCELL0:OUT.25.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-uram1"><a class="header" href="#bel-uram1">Bel URAM1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus URAM bel URAM1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ADDR_A0</td><td>input</td><td>TCELL4:IMUX.IMUX.4</td></tr>
<tr><td>ADDR_A1</td><td>input</td><td>TCELL4:IMUX.IMUX.24</td></tr>
<tr><td>ADDR_A10</td><td>input</td><td>TCELL4:IMUX.IMUX.9</td></tr>
<tr><td>ADDR_A11</td><td>input</td><td>TCELL4:IMUX.IMUX.34</td></tr>
<tr><td>ADDR_A12</td><td>input</td><td>TCELL5:IMUX.IMUX.8</td></tr>
<tr><td>ADDR_A13</td><td>input</td><td>TCELL5:IMUX.IMUX.32</td></tr>
<tr><td>ADDR_A14</td><td>input</td><td>TCELL5:IMUX.IMUX.9</td></tr>
<tr><td>ADDR_A15</td><td>input</td><td>TCELL5:IMUX.IMUX.34</td></tr>
<tr><td>ADDR_A16</td><td>input</td><td>TCELL5:IMUX.IMUX.10</td></tr>
<tr><td>ADDR_A17</td><td>input</td><td>TCELL5:IMUX.IMUX.36</td></tr>
<tr><td>ADDR_A18</td><td>input</td><td>TCELL5:IMUX.IMUX.39</td></tr>
<tr><td>ADDR_A19</td><td>input</td><td>TCELL5:IMUX.IMUX.38</td></tr>
<tr><td>ADDR_A2</td><td>input</td><td>TCELL4:IMUX.IMUX.5</td></tr>
<tr><td>ADDR_A20</td><td>input</td><td>TCELL5:IMUX.IMUX.12</td></tr>
<tr><td>ADDR_A21</td><td>input</td><td>TCELL5:IMUX.IMUX.40</td></tr>
<tr><td>ADDR_A22</td><td>input</td><td>TCELL5:IMUX.IMUX.13</td></tr>
<tr><td>ADDR_A3</td><td>input</td><td>TCELL4:IMUX.IMUX.26</td></tr>
<tr><td>ADDR_A4</td><td>input</td><td>TCELL4:IMUX.IMUX.6</td></tr>
<tr><td>ADDR_A5</td><td>input</td><td>TCELL4:IMUX.IMUX.28</td></tr>
<tr><td>ADDR_A6</td><td>input</td><td>TCELL4:IMUX.IMUX.31</td></tr>
<tr><td>ADDR_A7</td><td>input</td><td>TCELL4:IMUX.IMUX.30</td></tr>
<tr><td>ADDR_A8</td><td>input</td><td>TCELL4:IMUX.IMUX.8</td></tr>
<tr><td>ADDR_A9</td><td>input</td><td>TCELL4:IMUX.IMUX.32</td></tr>
<tr><td>ADDR_B0</td><td>input</td><td>TCELL19:IMUX.IMUX.4</td></tr>
<tr><td>ADDR_B1</td><td>input</td><td>TCELL19:IMUX.IMUX.24</td></tr>
<tr><td>ADDR_B10</td><td>input</td><td>TCELL19:IMUX.IMUX.9</td></tr>
<tr><td>ADDR_B11</td><td>input</td><td>TCELL19:IMUX.IMUX.34</td></tr>
<tr><td>ADDR_B12</td><td>input</td><td>TCELL20:IMUX.IMUX.8</td></tr>
<tr><td>ADDR_B13</td><td>input</td><td>TCELL20:IMUX.IMUX.32</td></tr>
<tr><td>ADDR_B14</td><td>input</td><td>TCELL20:IMUX.IMUX.9</td></tr>
<tr><td>ADDR_B15</td><td>input</td><td>TCELL20:IMUX.IMUX.34</td></tr>
<tr><td>ADDR_B16</td><td>input</td><td>TCELL20:IMUX.IMUX.10</td></tr>
<tr><td>ADDR_B17</td><td>input</td><td>TCELL20:IMUX.IMUX.36</td></tr>
<tr><td>ADDR_B18</td><td>input</td><td>TCELL20:IMUX.IMUX.39</td></tr>
<tr><td>ADDR_B19</td><td>input</td><td>TCELL20:IMUX.IMUX.38</td></tr>
<tr><td>ADDR_B2</td><td>input</td><td>TCELL19:IMUX.IMUX.5</td></tr>
<tr><td>ADDR_B20</td><td>input</td><td>TCELL20:IMUX.IMUX.12</td></tr>
<tr><td>ADDR_B21</td><td>input</td><td>TCELL20:IMUX.IMUX.40</td></tr>
<tr><td>ADDR_B22</td><td>input</td><td>TCELL20:IMUX.IMUX.13</td></tr>
<tr><td>ADDR_B3</td><td>input</td><td>TCELL19:IMUX.IMUX.26</td></tr>
<tr><td>ADDR_B4</td><td>input</td><td>TCELL19:IMUX.IMUX.6</td></tr>
<tr><td>ADDR_B5</td><td>input</td><td>TCELL19:IMUX.IMUX.28</td></tr>
<tr><td>ADDR_B6</td><td>input</td><td>TCELL19:IMUX.IMUX.31</td></tr>
<tr><td>ADDR_B7</td><td>input</td><td>TCELL19:IMUX.IMUX.30</td></tr>
<tr><td>ADDR_B8</td><td>input</td><td>TCELL19:IMUX.IMUX.8</td></tr>
<tr><td>ADDR_B9</td><td>input</td><td>TCELL19:IMUX.IMUX.32</td></tr>
<tr><td>BWE_A0</td><td>input</td><td>TCELL6:IMUX.IMUX.6</td></tr>
<tr><td>BWE_A1</td><td>input</td><td>TCELL6:IMUX.IMUX.28</td></tr>
<tr><td>BWE_A2</td><td>input</td><td>TCELL6:IMUX.IMUX.31</td></tr>
<tr><td>BWE_A3</td><td>input</td><td>TCELL6:IMUX.IMUX.30</td></tr>
<tr><td>BWE_A4</td><td>input</td><td>TCELL6:IMUX.IMUX.8</td></tr>
<tr><td>BWE_A5</td><td>input</td><td>TCELL6:IMUX.IMUX.32</td></tr>
<tr><td>BWE_A6</td><td>input</td><td>TCELL6:IMUX.IMUX.9</td></tr>
<tr><td>BWE_A7</td><td>input</td><td>TCELL6:IMUX.IMUX.34</td></tr>
<tr><td>BWE_A8</td><td>input</td><td>TCELL6:IMUX.IMUX.10</td></tr>
<tr><td>BWE_B0</td><td>input</td><td>TCELL21:IMUX.IMUX.6</td></tr>
<tr><td>BWE_B1</td><td>input</td><td>TCELL21:IMUX.IMUX.28</td></tr>
<tr><td>BWE_B2</td><td>input</td><td>TCELL21:IMUX.IMUX.31</td></tr>
<tr><td>BWE_B3</td><td>input</td><td>TCELL21:IMUX.IMUX.30</td></tr>
<tr><td>BWE_B4</td><td>input</td><td>TCELL21:IMUX.IMUX.8</td></tr>
<tr><td>BWE_B5</td><td>input</td><td>TCELL21:IMUX.IMUX.32</td></tr>
<tr><td>BWE_B6</td><td>input</td><td>TCELL21:IMUX.IMUX.9</td></tr>
<tr><td>BWE_B7</td><td>input</td><td>TCELL21:IMUX.IMUX.34</td></tr>
<tr><td>BWE_B8</td><td>input</td><td>TCELL21:IMUX.IMUX.10</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL6:IMUX.CTRL.4</td></tr>
<tr><td>DBITERR_A</td><td>output</td><td>TCELL4:OUT.15.TMIN</td></tr>
<tr><td>DBITERR_B</td><td>output</td><td>TCELL19:OUT.15.TMIN</td></tr>
<tr><td>DEEPSLEEP</td><td>input</td><td>TCELL4:IMUX.CTRL.6</td></tr>
<tr><td>DIN_A0</td><td>input</td><td>TCELL3:IMUX.IMUX.12</td></tr>
<tr><td>DIN_A1</td><td>input</td><td>TCELL3:IMUX.IMUX.40</td></tr>
<tr><td>DIN_A10</td><td>input</td><td>TCELL4:IMUX.IMUX.1</td></tr>
<tr><td>DIN_A11</td><td>input</td><td>TCELL4:IMUX.IMUX.18</td></tr>
<tr><td>DIN_A12</td><td>input</td><td>TCELL4:IMUX.IMUX.2</td></tr>
<tr><td>DIN_A13</td><td>input</td><td>TCELL4:IMUX.IMUX.20</td></tr>
<tr><td>DIN_A14</td><td>input</td><td>TCELL4:IMUX.IMUX.23</td></tr>
<tr><td>DIN_A15</td><td>input</td><td>TCELL4:IMUX.IMUX.22</td></tr>
<tr><td>DIN_A16</td><td>input</td><td>TCELL4:IMUX.IMUX.10</td></tr>
<tr><td>DIN_A17</td><td>input</td><td>TCELL4:IMUX.IMUX.36</td></tr>
<tr><td>DIN_A18</td><td>input</td><td>TCELL4:IMUX.IMUX.12</td></tr>
<tr><td>DIN_A19</td><td>input</td><td>TCELL4:IMUX.IMUX.40</td></tr>
<tr><td>DIN_A2</td><td>input</td><td>TCELL3:IMUX.IMUX.13</td></tr>
<tr><td>DIN_A20</td><td>input</td><td>TCELL4:IMUX.IMUX.13</td></tr>
<tr><td>DIN_A21</td><td>input</td><td>TCELL4:IMUX.IMUX.42</td></tr>
<tr><td>DIN_A22</td><td>input</td><td>TCELL4:IMUX.IMUX.14</td></tr>
<tr><td>DIN_A23</td><td>input</td><td>TCELL4:IMUX.IMUX.44</td></tr>
<tr><td>DIN_A24</td><td>input</td><td>TCELL4:IMUX.IMUX.47</td></tr>
<tr><td>DIN_A25</td><td>input</td><td>TCELL4:IMUX.IMUX.46</td></tr>
<tr><td>DIN_A26</td><td>input</td><td>TCELL5:IMUX.IMUX.0</td></tr>
<tr><td>DIN_A27</td><td>input</td><td>TCELL5:IMUX.IMUX.16</td></tr>
<tr><td>DIN_A28</td><td>input</td><td>TCELL5:IMUX.IMUX.1</td></tr>
<tr><td>DIN_A29</td><td>input</td><td>TCELL5:IMUX.IMUX.18</td></tr>
<tr><td>DIN_A3</td><td>input</td><td>TCELL3:IMUX.IMUX.42</td></tr>
<tr><td>DIN_A30</td><td>input</td><td>TCELL5:IMUX.IMUX.2</td></tr>
<tr><td>DIN_A31</td><td>input</td><td>TCELL5:IMUX.IMUX.20</td></tr>
<tr><td>DIN_A32</td><td>input</td><td>TCELL5:IMUX.IMUX.23</td></tr>
<tr><td>DIN_A33</td><td>input</td><td>TCELL5:IMUX.IMUX.22</td></tr>
<tr><td>DIN_A34</td><td>input</td><td>TCELL5:IMUX.IMUX.4</td></tr>
<tr><td>DIN_A35</td><td>input</td><td>TCELL5:IMUX.IMUX.24</td></tr>
<tr><td>DIN_A36</td><td>input</td><td>TCELL5:IMUX.IMUX.5</td></tr>
<tr><td>DIN_A37</td><td>input</td><td>TCELL5:IMUX.IMUX.26</td></tr>
<tr><td>DIN_A38</td><td>input</td><td>TCELL5:IMUX.IMUX.6</td></tr>
<tr><td>DIN_A39</td><td>input</td><td>TCELL5:IMUX.IMUX.28</td></tr>
<tr><td>DIN_A4</td><td>input</td><td>TCELL3:IMUX.IMUX.14</td></tr>
<tr><td>DIN_A40</td><td>input</td><td>TCELL5:IMUX.IMUX.42</td></tr>
<tr><td>DIN_A41</td><td>input</td><td>TCELL5:IMUX.IMUX.14</td></tr>
<tr><td>DIN_A42</td><td>input</td><td>TCELL5:IMUX.IMUX.44</td></tr>
<tr><td>DIN_A43</td><td>input</td><td>TCELL5:IMUX.IMUX.47</td></tr>
<tr><td>DIN_A44</td><td>input</td><td>TCELL6:IMUX.IMUX.0</td></tr>
<tr><td>DIN_A45</td><td>input</td><td>TCELL6:IMUX.IMUX.16</td></tr>
<tr><td>DIN_A46</td><td>input</td><td>TCELL6:IMUX.IMUX.1</td></tr>
<tr><td>DIN_A47</td><td>input</td><td>TCELL6:IMUX.IMUX.18</td></tr>
<tr><td>DIN_A48</td><td>input</td><td>TCELL6:IMUX.IMUX.2</td></tr>
<tr><td>DIN_A49</td><td>input</td><td>TCELL6:IMUX.IMUX.20</td></tr>
<tr><td>DIN_A5</td><td>input</td><td>TCELL3:IMUX.IMUX.44</td></tr>
<tr><td>DIN_A50</td><td>input</td><td>TCELL6:IMUX.IMUX.23</td></tr>
<tr><td>DIN_A51</td><td>input</td><td>TCELL6:IMUX.IMUX.22</td></tr>
<tr><td>DIN_A52</td><td>input</td><td>TCELL6:IMUX.IMUX.4</td></tr>
<tr><td>DIN_A53</td><td>input</td><td>TCELL6:IMUX.IMUX.24</td></tr>
<tr><td>DIN_A54</td><td>input</td><td>TCELL6:IMUX.IMUX.5</td></tr>
<tr><td>DIN_A55</td><td>input</td><td>TCELL6:IMUX.IMUX.26</td></tr>
<tr><td>DIN_A56</td><td>input</td><td>TCELL6:IMUX.IMUX.39</td></tr>
<tr><td>DIN_A57</td><td>input</td><td>TCELL6:IMUX.IMUX.38</td></tr>
<tr><td>DIN_A58</td><td>input</td><td>TCELL6:IMUX.IMUX.12</td></tr>
<tr><td>DIN_A59</td><td>input</td><td>TCELL6:IMUX.IMUX.40</td></tr>
<tr><td>DIN_A6</td><td>input</td><td>TCELL3:IMUX.IMUX.47</td></tr>
<tr><td>DIN_A60</td><td>input</td><td>TCELL6:IMUX.IMUX.13</td></tr>
<tr><td>DIN_A61</td><td>input</td><td>TCELL6:IMUX.IMUX.42</td></tr>
<tr><td>DIN_A62</td><td>input</td><td>TCELL6:IMUX.IMUX.14</td></tr>
<tr><td>DIN_A63</td><td>input</td><td>TCELL6:IMUX.IMUX.44</td></tr>
<tr><td>DIN_A64</td><td>input</td><td>TCELL6:IMUX.IMUX.47</td></tr>
<tr><td>DIN_A65</td><td>input</td><td>TCELL6:IMUX.IMUX.46</td></tr>
<tr><td>DIN_A66</td><td>input</td><td>TCELL7:IMUX.IMUX.0</td></tr>
<tr><td>DIN_A67</td><td>input</td><td>TCELL7:IMUX.IMUX.16</td></tr>
<tr><td>DIN_A68</td><td>input</td><td>TCELL7:IMUX.IMUX.1</td></tr>
<tr><td>DIN_A69</td><td>input</td><td>TCELL7:IMUX.IMUX.18</td></tr>
<tr><td>DIN_A7</td><td>input</td><td>TCELL3:IMUX.IMUX.46</td></tr>
<tr><td>DIN_A70</td><td>input</td><td>TCELL7:IMUX.IMUX.2</td></tr>
<tr><td>DIN_A71</td><td>input</td><td>TCELL7:IMUX.IMUX.20</td></tr>
<tr><td>DIN_A8</td><td>input</td><td>TCELL4:IMUX.IMUX.0</td></tr>
<tr><td>DIN_A9</td><td>input</td><td>TCELL4:IMUX.IMUX.16</td></tr>
<tr><td>DIN_B0</td><td>input</td><td>TCELL18:IMUX.IMUX.12</td></tr>
<tr><td>DIN_B1</td><td>input</td><td>TCELL18:IMUX.IMUX.40</td></tr>
<tr><td>DIN_B10</td><td>input</td><td>TCELL19:IMUX.IMUX.1</td></tr>
<tr><td>DIN_B11</td><td>input</td><td>TCELL19:IMUX.IMUX.18</td></tr>
<tr><td>DIN_B12</td><td>input</td><td>TCELL19:IMUX.IMUX.2</td></tr>
<tr><td>DIN_B13</td><td>input</td><td>TCELL19:IMUX.IMUX.20</td></tr>
<tr><td>DIN_B14</td><td>input</td><td>TCELL19:IMUX.IMUX.23</td></tr>
<tr><td>DIN_B15</td><td>input</td><td>TCELL19:IMUX.IMUX.22</td></tr>
<tr><td>DIN_B16</td><td>input</td><td>TCELL19:IMUX.IMUX.10</td></tr>
<tr><td>DIN_B17</td><td>input</td><td>TCELL19:IMUX.IMUX.36</td></tr>
<tr><td>DIN_B18</td><td>input</td><td>TCELL19:IMUX.IMUX.12</td></tr>
<tr><td>DIN_B19</td><td>input</td><td>TCELL19:IMUX.IMUX.40</td></tr>
<tr><td>DIN_B2</td><td>input</td><td>TCELL18:IMUX.IMUX.13</td></tr>
<tr><td>DIN_B20</td><td>input</td><td>TCELL19:IMUX.IMUX.13</td></tr>
<tr><td>DIN_B21</td><td>input</td><td>TCELL19:IMUX.IMUX.42</td></tr>
<tr><td>DIN_B22</td><td>input</td><td>TCELL19:IMUX.IMUX.14</td></tr>
<tr><td>DIN_B23</td><td>input</td><td>TCELL19:IMUX.IMUX.44</td></tr>
<tr><td>DIN_B24</td><td>input</td><td>TCELL19:IMUX.IMUX.47</td></tr>
<tr><td>DIN_B25</td><td>input</td><td>TCELL19:IMUX.IMUX.46</td></tr>
<tr><td>DIN_B26</td><td>input</td><td>TCELL20:IMUX.IMUX.0</td></tr>
<tr><td>DIN_B27</td><td>input</td><td>TCELL20:IMUX.IMUX.16</td></tr>
<tr><td>DIN_B28</td><td>input</td><td>TCELL20:IMUX.IMUX.1</td></tr>
<tr><td>DIN_B29</td><td>input</td><td>TCELL20:IMUX.IMUX.18</td></tr>
<tr><td>DIN_B3</td><td>input</td><td>TCELL18:IMUX.IMUX.42</td></tr>
<tr><td>DIN_B30</td><td>input</td><td>TCELL20:IMUX.IMUX.2</td></tr>
<tr><td>DIN_B31</td><td>input</td><td>TCELL20:IMUX.IMUX.20</td></tr>
<tr><td>DIN_B32</td><td>input</td><td>TCELL20:IMUX.IMUX.23</td></tr>
<tr><td>DIN_B33</td><td>input</td><td>TCELL20:IMUX.IMUX.22</td></tr>
<tr><td>DIN_B34</td><td>input</td><td>TCELL20:IMUX.IMUX.4</td></tr>
<tr><td>DIN_B35</td><td>input</td><td>TCELL20:IMUX.IMUX.24</td></tr>
<tr><td>DIN_B36</td><td>input</td><td>TCELL20:IMUX.IMUX.5</td></tr>
<tr><td>DIN_B37</td><td>input</td><td>TCELL20:IMUX.IMUX.26</td></tr>
<tr><td>DIN_B38</td><td>input</td><td>TCELL20:IMUX.IMUX.6</td></tr>
<tr><td>DIN_B39</td><td>input</td><td>TCELL20:IMUX.IMUX.28</td></tr>
<tr><td>DIN_B4</td><td>input</td><td>TCELL18:IMUX.IMUX.14</td></tr>
<tr><td>DIN_B40</td><td>input</td><td>TCELL20:IMUX.IMUX.42</td></tr>
<tr><td>DIN_B41</td><td>input</td><td>TCELL20:IMUX.IMUX.14</td></tr>
<tr><td>DIN_B42</td><td>input</td><td>TCELL20:IMUX.IMUX.44</td></tr>
<tr><td>DIN_B43</td><td>input</td><td>TCELL20:IMUX.IMUX.47</td></tr>
<tr><td>DIN_B44</td><td>input</td><td>TCELL21:IMUX.IMUX.0</td></tr>
<tr><td>DIN_B45</td><td>input</td><td>TCELL21:IMUX.IMUX.16</td></tr>
<tr><td>DIN_B46</td><td>input</td><td>TCELL21:IMUX.IMUX.1</td></tr>
<tr><td>DIN_B47</td><td>input</td><td>TCELL21:IMUX.IMUX.18</td></tr>
<tr><td>DIN_B48</td><td>input</td><td>TCELL21:IMUX.IMUX.2</td></tr>
<tr><td>DIN_B49</td><td>input</td><td>TCELL21:IMUX.IMUX.20</td></tr>
<tr><td>DIN_B5</td><td>input</td><td>TCELL18:IMUX.IMUX.44</td></tr>
<tr><td>DIN_B50</td><td>input</td><td>TCELL21:IMUX.IMUX.23</td></tr>
<tr><td>DIN_B51</td><td>input</td><td>TCELL21:IMUX.IMUX.22</td></tr>
<tr><td>DIN_B52</td><td>input</td><td>TCELL21:IMUX.IMUX.4</td></tr>
<tr><td>DIN_B53</td><td>input</td><td>TCELL21:IMUX.IMUX.24</td></tr>
<tr><td>DIN_B54</td><td>input</td><td>TCELL21:IMUX.IMUX.5</td></tr>
<tr><td>DIN_B55</td><td>input</td><td>TCELL21:IMUX.IMUX.26</td></tr>
<tr><td>DIN_B56</td><td>input</td><td>TCELL21:IMUX.IMUX.39</td></tr>
<tr><td>DIN_B57</td><td>input</td><td>TCELL21:IMUX.IMUX.38</td></tr>
<tr><td>DIN_B58</td><td>input</td><td>TCELL21:IMUX.IMUX.12</td></tr>
<tr><td>DIN_B59</td><td>input</td><td>TCELL21:IMUX.IMUX.40</td></tr>
<tr><td>DIN_B6</td><td>input</td><td>TCELL18:IMUX.IMUX.47</td></tr>
<tr><td>DIN_B60</td><td>input</td><td>TCELL21:IMUX.IMUX.13</td></tr>
<tr><td>DIN_B61</td><td>input</td><td>TCELL21:IMUX.IMUX.42</td></tr>
<tr><td>DIN_B62</td><td>input</td><td>TCELL21:IMUX.IMUX.14</td></tr>
<tr><td>DIN_B63</td><td>input</td><td>TCELL21:IMUX.IMUX.44</td></tr>
<tr><td>DIN_B64</td><td>input</td><td>TCELL21:IMUX.IMUX.47</td></tr>
<tr><td>DIN_B65</td><td>input</td><td>TCELL21:IMUX.IMUX.46</td></tr>
<tr><td>DIN_B66</td><td>input</td><td>TCELL22:IMUX.IMUX.0</td></tr>
<tr><td>DIN_B67</td><td>input</td><td>TCELL22:IMUX.IMUX.16</td></tr>
<tr><td>DIN_B68</td><td>input</td><td>TCELL22:IMUX.IMUX.1</td></tr>
<tr><td>DIN_B69</td><td>input</td><td>TCELL22:IMUX.IMUX.18</td></tr>
<tr><td>DIN_B7</td><td>input</td><td>TCELL18:IMUX.IMUX.46</td></tr>
<tr><td>DIN_B70</td><td>input</td><td>TCELL22:IMUX.IMUX.2</td></tr>
<tr><td>DIN_B71</td><td>input</td><td>TCELL22:IMUX.IMUX.20</td></tr>
<tr><td>DIN_B8</td><td>input</td><td>TCELL19:IMUX.IMUX.0</td></tr>
<tr><td>DIN_B9</td><td>input</td><td>TCELL19:IMUX.IMUX.16</td></tr>
<tr><td>DOUT_A0</td><td>output</td><td>TCELL3:OUT.24.TMIN</td></tr>
<tr><td>DOUT_A1</td><td>output</td><td>TCELL3:OUT.25.TMIN</td></tr>
<tr><td>DOUT_A10</td><td>output</td><td>TCELL4:OUT.2.TMIN</td></tr>
<tr><td>DOUT_A11</td><td>output</td><td>TCELL4:OUT.3.TMIN</td></tr>
<tr><td>DOUT_A12</td><td>output</td><td>TCELL4:OUT.6.TMIN</td></tr>
<tr><td>DOUT_A13</td><td>output</td><td>TCELL4:OUT.8.TMIN</td></tr>
<tr><td>DOUT_A14</td><td>output</td><td>TCELL4:OUT.12.TMIN</td></tr>
<tr><td>DOUT_A15</td><td>output</td><td>TCELL4:OUT.13.TMIN</td></tr>
<tr><td>DOUT_A16</td><td>output</td><td>TCELL4:OUT.14.TMIN</td></tr>
<tr><td>DOUT_A17</td><td>output</td><td>TCELL4:OUT.16.TMIN</td></tr>
<tr><td>DOUT_A18</td><td>output</td><td>TCELL4:OUT.20.TMIN</td></tr>
<tr><td>DOUT_A19</td><td>output</td><td>TCELL4:OUT.21.TMIN</td></tr>
<tr><td>DOUT_A2</td><td>output</td><td>TCELL3:OUT.26.TMIN</td></tr>
<tr><td>DOUT_A20</td><td>output</td><td>TCELL4:OUT.24.TMIN</td></tr>
<tr><td>DOUT_A21</td><td>output</td><td>TCELL4:OUT.27.TMIN</td></tr>
<tr><td>DOUT_A22</td><td>output</td><td>TCELL4:OUT.28.TMIN</td></tr>
<tr><td>DOUT_A23</td><td>output</td><td>TCELL4:OUT.29.TMIN</td></tr>
<tr><td>DOUT_A24</td><td>output</td><td>TCELL4:OUT.30.TMIN</td></tr>
<tr><td>DOUT_A25</td><td>output</td><td>TCELL4:OUT.31.TMIN</td></tr>
<tr><td>DOUT_A26</td><td>output</td><td>TCELL5:OUT.0.TMIN</td></tr>
<tr><td>DOUT_A27</td><td>output</td><td>TCELL5:OUT.1.TMIN</td></tr>
<tr><td>DOUT_A28</td><td>output</td><td>TCELL5:OUT.2.TMIN</td></tr>
<tr><td>DOUT_A29</td><td>output</td><td>TCELL5:OUT.3.TMIN</td></tr>
<tr><td>DOUT_A3</td><td>output</td><td>TCELL3:OUT.27.TMIN</td></tr>
<tr><td>DOUT_A30</td><td>output</td><td>TCELL5:OUT.4.TMIN</td></tr>
<tr><td>DOUT_A31</td><td>output</td><td>TCELL5:OUT.5.TMIN</td></tr>
<tr><td>DOUT_A32</td><td>output</td><td>TCELL5:OUT.6.TMIN</td></tr>
<tr><td>DOUT_A33</td><td>output</td><td>TCELL5:OUT.7.TMIN</td></tr>
<tr><td>DOUT_A34</td><td>output</td><td>TCELL5:OUT.8.TMIN</td></tr>
<tr><td>DOUT_A35</td><td>output</td><td>TCELL5:OUT.9.TMIN</td></tr>
<tr><td>DOUT_A36</td><td>output</td><td>TCELL5:OUT.10.TMIN</td></tr>
<tr><td>DOUT_A37</td><td>output</td><td>TCELL5:OUT.11.TMIN</td></tr>
<tr><td>DOUT_A38</td><td>output</td><td>TCELL5:OUT.12.TMIN</td></tr>
<tr><td>DOUT_A39</td><td>output</td><td>TCELL5:OUT.17.TMIN</td></tr>
<tr><td>DOUT_A4</td><td>output</td><td>TCELL3:OUT.28.TMIN</td></tr>
<tr><td>DOUT_A40</td><td>output</td><td>TCELL5:OUT.23.TMIN</td></tr>
<tr><td>DOUT_A41</td><td>output</td><td>TCELL5:OUT.27.TMIN</td></tr>
<tr><td>DOUT_A42</td><td>output</td><td>TCELL5:OUT.29.TMIN</td></tr>
<tr><td>DOUT_A43</td><td>output</td><td>TCELL5:OUT.30.TMIN</td></tr>
<tr><td>DOUT_A44</td><td>output</td><td>TCELL5:OUT.31.TMIN</td></tr>
<tr><td>DOUT_A45</td><td>output</td><td>TCELL6:OUT.1.TMIN</td></tr>
<tr><td>DOUT_A46</td><td>output</td><td>TCELL6:OUT.2.TMIN</td></tr>
<tr><td>DOUT_A47</td><td>output</td><td>TCELL6:OUT.3.TMIN</td></tr>
<tr><td>DOUT_A48</td><td>output</td><td>TCELL6:OUT.4.TMIN</td></tr>
<tr><td>DOUT_A49</td><td>output</td><td>TCELL6:OUT.5.TMIN</td></tr>
<tr><td>DOUT_A5</td><td>output</td><td>TCELL3:OUT.29.TMIN</td></tr>
<tr><td>DOUT_A50</td><td>output</td><td>TCELL6:OUT.6.TMIN</td></tr>
<tr><td>DOUT_A51</td><td>output</td><td>TCELL6:OUT.7.TMIN</td></tr>
<tr><td>DOUT_A52</td><td>output</td><td>TCELL6:OUT.9.TMIN</td></tr>
<tr><td>DOUT_A53</td><td>output</td><td>TCELL6:OUT.11.TMIN</td></tr>
<tr><td>DOUT_A54</td><td>output</td><td>TCELL6:OUT.14.TMIN</td></tr>
<tr><td>DOUT_A55</td><td>output</td><td>TCELL6:OUT.16.TMIN</td></tr>
<tr><td>DOUT_A56</td><td>output</td><td>TCELL6:OUT.18.TMIN</td></tr>
<tr><td>DOUT_A57</td><td>output</td><td>TCELL6:OUT.20.TMIN</td></tr>
<tr><td>DOUT_A58</td><td>output</td><td>TCELL6:OUT.22.TMIN</td></tr>
<tr><td>DOUT_A59</td><td>output</td><td>TCELL6:OUT.24.TMIN</td></tr>
<tr><td>DOUT_A6</td><td>output</td><td>TCELL3:OUT.30.TMIN</td></tr>
<tr><td>DOUT_A60</td><td>output</td><td>TCELL6:OUT.26.TMIN</td></tr>
<tr><td>DOUT_A61</td><td>output</td><td>TCELL6:OUT.27.TMIN</td></tr>
<tr><td>DOUT_A62</td><td>output</td><td>TCELL6:OUT.28.TMIN</td></tr>
<tr><td>DOUT_A63</td><td>output</td><td>TCELL6:OUT.29.TMIN</td></tr>
<tr><td>DOUT_A64</td><td>output</td><td>TCELL6:OUT.30.TMIN</td></tr>
<tr><td>DOUT_A65</td><td>output</td><td>TCELL6:OUT.31.TMIN</td></tr>
<tr><td>DOUT_A66</td><td>output</td><td>TCELL7:OUT.0.TMIN</td></tr>
<tr><td>DOUT_A67</td><td>output</td><td>TCELL7:OUT.1.TMIN</td></tr>
<tr><td>DOUT_A68</td><td>output</td><td>TCELL7:OUT.2.TMIN</td></tr>
<tr><td>DOUT_A69</td><td>output</td><td>TCELL7:OUT.3.TMIN</td></tr>
<tr><td>DOUT_A7</td><td>output</td><td>TCELL3:OUT.31.TMIN</td></tr>
<tr><td>DOUT_A70</td><td>output</td><td>TCELL7:OUT.4.TMIN</td></tr>
<tr><td>DOUT_A71</td><td>output</td><td>TCELL7:OUT.8.TMIN</td></tr>
<tr><td>DOUT_A8</td><td>output</td><td>TCELL4:OUT.0.TMIN</td></tr>
<tr><td>DOUT_A9</td><td>output</td><td>TCELL4:OUT.1.TMIN</td></tr>
<tr><td>DOUT_B0</td><td>output</td><td>TCELL18:OUT.24.TMIN</td></tr>
<tr><td>DOUT_B1</td><td>output</td><td>TCELL18:OUT.25.TMIN</td></tr>
<tr><td>DOUT_B10</td><td>output</td><td>TCELL19:OUT.2.TMIN</td></tr>
<tr><td>DOUT_B11</td><td>output</td><td>TCELL19:OUT.3.TMIN</td></tr>
<tr><td>DOUT_B12</td><td>output</td><td>TCELL19:OUT.6.TMIN</td></tr>
<tr><td>DOUT_B13</td><td>output</td><td>TCELL19:OUT.8.TMIN</td></tr>
<tr><td>DOUT_B14</td><td>output</td><td>TCELL19:OUT.12.TMIN</td></tr>
<tr><td>DOUT_B15</td><td>output</td><td>TCELL19:OUT.13.TMIN</td></tr>
<tr><td>DOUT_B16</td><td>output</td><td>TCELL19:OUT.14.TMIN</td></tr>
<tr><td>DOUT_B17</td><td>output</td><td>TCELL19:OUT.16.TMIN</td></tr>
<tr><td>DOUT_B18</td><td>output</td><td>TCELL19:OUT.20.TMIN</td></tr>
<tr><td>DOUT_B19</td><td>output</td><td>TCELL19:OUT.21.TMIN</td></tr>
<tr><td>DOUT_B2</td><td>output</td><td>TCELL18:OUT.26.TMIN</td></tr>
<tr><td>DOUT_B20</td><td>output</td><td>TCELL19:OUT.24.TMIN</td></tr>
<tr><td>DOUT_B21</td><td>output</td><td>TCELL19:OUT.27.TMIN</td></tr>
<tr><td>DOUT_B22</td><td>output</td><td>TCELL19:OUT.28.TMIN</td></tr>
<tr><td>DOUT_B23</td><td>output</td><td>TCELL19:OUT.29.TMIN</td></tr>
<tr><td>DOUT_B24</td><td>output</td><td>TCELL19:OUT.30.TMIN</td></tr>
<tr><td>DOUT_B25</td><td>output</td><td>TCELL19:OUT.31.TMIN</td></tr>
<tr><td>DOUT_B26</td><td>output</td><td>TCELL20:OUT.0.TMIN</td></tr>
<tr><td>DOUT_B27</td><td>output</td><td>TCELL20:OUT.1.TMIN</td></tr>
<tr><td>DOUT_B28</td><td>output</td><td>TCELL20:OUT.2.TMIN</td></tr>
<tr><td>DOUT_B29</td><td>output</td><td>TCELL20:OUT.3.TMIN</td></tr>
<tr><td>DOUT_B3</td><td>output</td><td>TCELL18:OUT.27.TMIN</td></tr>
<tr><td>DOUT_B30</td><td>output</td><td>TCELL20:OUT.4.TMIN</td></tr>
<tr><td>DOUT_B31</td><td>output</td><td>TCELL20:OUT.5.TMIN</td></tr>
<tr><td>DOUT_B32</td><td>output</td><td>TCELL20:OUT.6.TMIN</td></tr>
<tr><td>DOUT_B33</td><td>output</td><td>TCELL20:OUT.7.TMIN</td></tr>
<tr><td>DOUT_B34</td><td>output</td><td>TCELL20:OUT.8.TMIN</td></tr>
<tr><td>DOUT_B35</td><td>output</td><td>TCELL20:OUT.9.TMIN</td></tr>
<tr><td>DOUT_B36</td><td>output</td><td>TCELL20:OUT.10.TMIN</td></tr>
<tr><td>DOUT_B37</td><td>output</td><td>TCELL20:OUT.11.TMIN</td></tr>
<tr><td>DOUT_B38</td><td>output</td><td>TCELL20:OUT.12.TMIN</td></tr>
<tr><td>DOUT_B39</td><td>output</td><td>TCELL20:OUT.17.TMIN</td></tr>
<tr><td>DOUT_B4</td><td>output</td><td>TCELL18:OUT.28.TMIN</td></tr>
<tr><td>DOUT_B40</td><td>output</td><td>TCELL20:OUT.23.TMIN</td></tr>
<tr><td>DOUT_B41</td><td>output</td><td>TCELL20:OUT.27.TMIN</td></tr>
<tr><td>DOUT_B42</td><td>output</td><td>TCELL20:OUT.29.TMIN</td></tr>
<tr><td>DOUT_B43</td><td>output</td><td>TCELL20:OUT.30.TMIN</td></tr>
<tr><td>DOUT_B44</td><td>output</td><td>TCELL20:OUT.31.TMIN</td></tr>
<tr><td>DOUT_B45</td><td>output</td><td>TCELL21:OUT.1.TMIN</td></tr>
<tr><td>DOUT_B46</td><td>output</td><td>TCELL21:OUT.2.TMIN</td></tr>
<tr><td>DOUT_B47</td><td>output</td><td>TCELL21:OUT.3.TMIN</td></tr>
<tr><td>DOUT_B48</td><td>output</td><td>TCELL21:OUT.4.TMIN</td></tr>
<tr><td>DOUT_B49</td><td>output</td><td>TCELL21:OUT.5.TMIN</td></tr>
<tr><td>DOUT_B5</td><td>output</td><td>TCELL18:OUT.29.TMIN</td></tr>
<tr><td>DOUT_B50</td><td>output</td><td>TCELL21:OUT.6.TMIN</td></tr>
<tr><td>DOUT_B51</td><td>output</td><td>TCELL21:OUT.7.TMIN</td></tr>
<tr><td>DOUT_B52</td><td>output</td><td>TCELL21:OUT.9.TMIN</td></tr>
<tr><td>DOUT_B53</td><td>output</td><td>TCELL21:OUT.11.TMIN</td></tr>
<tr><td>DOUT_B54</td><td>output</td><td>TCELL21:OUT.14.TMIN</td></tr>
<tr><td>DOUT_B55</td><td>output</td><td>TCELL21:OUT.16.TMIN</td></tr>
<tr><td>DOUT_B56</td><td>output</td><td>TCELL21:OUT.18.TMIN</td></tr>
<tr><td>DOUT_B57</td><td>output</td><td>TCELL21:OUT.20.TMIN</td></tr>
<tr><td>DOUT_B58</td><td>output</td><td>TCELL21:OUT.22.TMIN</td></tr>
<tr><td>DOUT_B59</td><td>output</td><td>TCELL21:OUT.24.TMIN</td></tr>
<tr><td>DOUT_B6</td><td>output</td><td>TCELL18:OUT.30.TMIN</td></tr>
<tr><td>DOUT_B60</td><td>output</td><td>TCELL21:OUT.26.TMIN</td></tr>
<tr><td>DOUT_B61</td><td>output</td><td>TCELL21:OUT.27.TMIN</td></tr>
<tr><td>DOUT_B62</td><td>output</td><td>TCELL21:OUT.28.TMIN</td></tr>
<tr><td>DOUT_B63</td><td>output</td><td>TCELL21:OUT.29.TMIN</td></tr>
<tr><td>DOUT_B64</td><td>output</td><td>TCELL21:OUT.30.TMIN</td></tr>
<tr><td>DOUT_B65</td><td>output</td><td>TCELL21:OUT.31.TMIN</td></tr>
<tr><td>DOUT_B66</td><td>output</td><td>TCELL22:OUT.0.TMIN</td></tr>
<tr><td>DOUT_B67</td><td>output</td><td>TCELL22:OUT.1.TMIN</td></tr>
<tr><td>DOUT_B68</td><td>output</td><td>TCELL22:OUT.2.TMIN</td></tr>
<tr><td>DOUT_B69</td><td>output</td><td>TCELL22:OUT.3.TMIN</td></tr>
<tr><td>DOUT_B7</td><td>output</td><td>TCELL18:OUT.31.TMIN</td></tr>
<tr><td>DOUT_B70</td><td>output</td><td>TCELL22:OUT.4.TMIN</td></tr>
<tr><td>DOUT_B71</td><td>output</td><td>TCELL22:OUT.8.TMIN</td></tr>
<tr><td>DOUT_B8</td><td>output</td><td>TCELL19:OUT.0.TMIN</td></tr>
<tr><td>DOUT_B9</td><td>output</td><td>TCELL19:OUT.1.TMIN</td></tr>
<tr><td>EN_A</td><td>input</td><td>TCELL6:IMUX.CTRL.1</td></tr>
<tr><td>EN_B</td><td>input</td><td>TCELL21:IMUX.CTRL.1</td></tr>
<tr><td>INJECT_DBITERR_A</td><td>input</td><td>TCELL5:IMUX.IMUX.31</td></tr>
<tr><td>INJECT_DBITERR_B</td><td>input</td><td>TCELL20:IMUX.IMUX.31</td></tr>
<tr><td>INJECT_SBITERR_A</td><td>input</td><td>TCELL5:IMUX.IMUX.30</td></tr>
<tr><td>INJECT_SBITERR_B</td><td>input</td><td>TCELL20:IMUX.IMUX.30</td></tr>
<tr><td>OREG_CAS_CE_A</td><td>input</td><td>TCELL4:IMUX.CTRL.5</td></tr>
<tr><td>OREG_CAS_CE_B</td><td>input</td><td>TCELL19:IMUX.CTRL.5</td></tr>
<tr><td>OREG_CE_A</td><td>input</td><td>TCELL5:IMUX.CTRL.1</td></tr>
<tr><td>OREG_CE_B</td><td>input</td><td>TCELL20:IMUX.CTRL.1</td></tr>
<tr><td>OREG_ECC_CE_A</td><td>input</td><td>TCELL5:IMUX.CTRL.0</td></tr>
<tr><td>OREG_ECC_CE_B</td><td>input</td><td>TCELL20:IMUX.CTRL.0</td></tr>
<tr><td>RDACCESS_A</td><td>output</td><td>TCELL4:OUT.22.TMIN</td></tr>
<tr><td>RDACCESS_B</td><td>output</td><td>TCELL19:OUT.22.TMIN</td></tr>
<tr><td>RDB_WR_A</td><td>input</td><td>TCELL6:IMUX.CTRL.0</td></tr>
<tr><td>RDB_WR_B</td><td>input</td><td>TCELL21:IMUX.CTRL.0</td></tr>
<tr><td>RST_A</td><td>input</td><td>TCELL5:IMUX.CTRL.5</td></tr>
<tr><td>RST_B</td><td>input</td><td>TCELL20:IMUX.CTRL.5</td></tr>
<tr><td>SBITERR_A</td><td>output</td><td>TCELL4:OUT.23.TMIN</td></tr>
<tr><td>SBITERR_B</td><td>output</td><td>TCELL19:OUT.23.TMIN</td></tr>
<tr><td>SHUTDOWN</td><td>input</td><td>TCELL4:IMUX.CTRL.7</td></tr>
<tr><td>SLEEP</td><td>input</td><td>TCELL4:IMUX.CTRL.4</td></tr>
<tr><td>TST_DEEPSLEEP_OUT</td><td>output</td><td>TCELL4:OUT.18.TMIN</td></tr>
<tr><td>TST_RING_ENB</td><td>input</td><td>TCELL7:IMUX.CTRL.2</td></tr>
<tr><td>TST_RING_OUT</td><td>output</td><td>TCELL7:OUT.6.TMIN</td></tr>
<tr><td>TST_RING_STARTB</td><td>input</td><td>TCELL7:IMUX.CTRL.1</td></tr>
<tr><td>TST_SHUTDOWN_OUT</td><td>output</td><td>TCELL4:OUT.19.TMIN</td></tr>
<tr><td>TST_SLEEP_OUT</td><td>output</td><td>TCELL4:OUT.17.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-uram2"><a class="header" href="#bel-uram2">Bel URAM2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus URAM bel URAM2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ADDR_A0</td><td>input</td><td>TCELL8:IMUX.IMUX.0</td></tr>
<tr><td>ADDR_A1</td><td>input</td><td>TCELL8:IMUX.IMUX.16</td></tr>
<tr><td>ADDR_A10</td><td>input</td><td>TCELL8:IMUX.IMUX.5</td></tr>
<tr><td>ADDR_A11</td><td>input</td><td>TCELL8:IMUX.IMUX.26</td></tr>
<tr><td>ADDR_A12</td><td>input</td><td>TCELL9:IMUX.IMUX.4</td></tr>
<tr><td>ADDR_A13</td><td>input</td><td>TCELL9:IMUX.IMUX.24</td></tr>
<tr><td>ADDR_A14</td><td>input</td><td>TCELL9:IMUX.IMUX.5</td></tr>
<tr><td>ADDR_A15</td><td>input</td><td>TCELL9:IMUX.IMUX.26</td></tr>
<tr><td>ADDR_A16</td><td>input</td><td>TCELL9:IMUX.IMUX.6</td></tr>
<tr><td>ADDR_A17</td><td>input</td><td>TCELL9:IMUX.IMUX.28</td></tr>
<tr><td>ADDR_A18</td><td>input</td><td>TCELL9:IMUX.IMUX.31</td></tr>
<tr><td>ADDR_A19</td><td>input</td><td>TCELL9:IMUX.IMUX.30</td></tr>
<tr><td>ADDR_A2</td><td>input</td><td>TCELL8:IMUX.IMUX.1</td></tr>
<tr><td>ADDR_A20</td><td>input</td><td>TCELL9:IMUX.IMUX.8</td></tr>
<tr><td>ADDR_A21</td><td>input</td><td>TCELL9:IMUX.IMUX.32</td></tr>
<tr><td>ADDR_A22</td><td>input</td><td>TCELL9:IMUX.IMUX.9</td></tr>
<tr><td>ADDR_A3</td><td>input</td><td>TCELL8:IMUX.IMUX.18</td></tr>
<tr><td>ADDR_A4</td><td>input</td><td>TCELL8:IMUX.IMUX.2</td></tr>
<tr><td>ADDR_A5</td><td>input</td><td>TCELL8:IMUX.IMUX.20</td></tr>
<tr><td>ADDR_A6</td><td>input</td><td>TCELL8:IMUX.IMUX.23</td></tr>
<tr><td>ADDR_A7</td><td>input</td><td>TCELL8:IMUX.IMUX.22</td></tr>
<tr><td>ADDR_A8</td><td>input</td><td>TCELL8:IMUX.IMUX.4</td></tr>
<tr><td>ADDR_A9</td><td>input</td><td>TCELL8:IMUX.IMUX.24</td></tr>
<tr><td>ADDR_B0</td><td>input</td><td>TCELL23:IMUX.IMUX.0</td></tr>
<tr><td>ADDR_B1</td><td>input</td><td>TCELL23:IMUX.IMUX.16</td></tr>
<tr><td>ADDR_B10</td><td>input</td><td>TCELL23:IMUX.IMUX.5</td></tr>
<tr><td>ADDR_B11</td><td>input</td><td>TCELL23:IMUX.IMUX.26</td></tr>
<tr><td>ADDR_B12</td><td>input</td><td>TCELL24:IMUX.IMUX.4</td></tr>
<tr><td>ADDR_B13</td><td>input</td><td>TCELL24:IMUX.IMUX.24</td></tr>
<tr><td>ADDR_B14</td><td>input</td><td>TCELL24:IMUX.IMUX.5</td></tr>
<tr><td>ADDR_B15</td><td>input</td><td>TCELL24:IMUX.IMUX.26</td></tr>
<tr><td>ADDR_B16</td><td>input</td><td>TCELL24:IMUX.IMUX.6</td></tr>
<tr><td>ADDR_B17</td><td>input</td><td>TCELL24:IMUX.IMUX.28</td></tr>
<tr><td>ADDR_B18</td><td>input</td><td>TCELL24:IMUX.IMUX.31</td></tr>
<tr><td>ADDR_B19</td><td>input</td><td>TCELL24:IMUX.IMUX.30</td></tr>
<tr><td>ADDR_B2</td><td>input</td><td>TCELL23:IMUX.IMUX.1</td></tr>
<tr><td>ADDR_B20</td><td>input</td><td>TCELL24:IMUX.IMUX.8</td></tr>
<tr><td>ADDR_B21</td><td>input</td><td>TCELL24:IMUX.IMUX.32</td></tr>
<tr><td>ADDR_B22</td><td>input</td><td>TCELL24:IMUX.IMUX.9</td></tr>
<tr><td>ADDR_B3</td><td>input</td><td>TCELL23:IMUX.IMUX.18</td></tr>
<tr><td>ADDR_B4</td><td>input</td><td>TCELL23:IMUX.IMUX.2</td></tr>
<tr><td>ADDR_B5</td><td>input</td><td>TCELL23:IMUX.IMUX.20</td></tr>
<tr><td>ADDR_B6</td><td>input</td><td>TCELL23:IMUX.IMUX.23</td></tr>
<tr><td>ADDR_B7</td><td>input</td><td>TCELL23:IMUX.IMUX.22</td></tr>
<tr><td>ADDR_B8</td><td>input</td><td>TCELL23:IMUX.IMUX.4</td></tr>
<tr><td>ADDR_B9</td><td>input</td><td>TCELL23:IMUX.IMUX.24</td></tr>
<tr><td>BWE_A0</td><td>input</td><td>TCELL10:IMUX.IMUX.2</td></tr>
<tr><td>BWE_A1</td><td>input</td><td>TCELL10:IMUX.IMUX.20</td></tr>
<tr><td>BWE_A2</td><td>input</td><td>TCELL10:IMUX.IMUX.23</td></tr>
<tr><td>BWE_A3</td><td>input</td><td>TCELL10:IMUX.IMUX.22</td></tr>
<tr><td>BWE_A4</td><td>input</td><td>TCELL10:IMUX.IMUX.4</td></tr>
<tr><td>BWE_A5</td><td>input</td><td>TCELL10:IMUX.IMUX.24</td></tr>
<tr><td>BWE_A6</td><td>input</td><td>TCELL10:IMUX.IMUX.5</td></tr>
<tr><td>BWE_A7</td><td>input</td><td>TCELL10:IMUX.IMUX.26</td></tr>
<tr><td>BWE_A8</td><td>input</td><td>TCELL10:IMUX.IMUX.6</td></tr>
<tr><td>BWE_B0</td><td>input</td><td>TCELL25:IMUX.IMUX.2</td></tr>
<tr><td>BWE_B1</td><td>input</td><td>TCELL25:IMUX.IMUX.20</td></tr>
<tr><td>BWE_B2</td><td>input</td><td>TCELL25:IMUX.IMUX.23</td></tr>
<tr><td>BWE_B3</td><td>input</td><td>TCELL25:IMUX.IMUX.22</td></tr>
<tr><td>BWE_B4</td><td>input</td><td>TCELL25:IMUX.IMUX.4</td></tr>
<tr><td>BWE_B5</td><td>input</td><td>TCELL25:IMUX.IMUX.24</td></tr>
<tr><td>BWE_B6</td><td>input</td><td>TCELL25:IMUX.IMUX.5</td></tr>
<tr><td>BWE_B7</td><td>input</td><td>TCELL25:IMUX.IMUX.26</td></tr>
<tr><td>BWE_B8</td><td>input</td><td>TCELL25:IMUX.IMUX.6</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL10:IMUX.CTRL.4</td></tr>
<tr><td>DBITERR_A</td><td>output</td><td>TCELL8:OUT.7.TMIN</td></tr>
<tr><td>DBITERR_B</td><td>output</td><td>TCELL23:OUT.7.TMIN</td></tr>
<tr><td>DEEPSLEEP</td><td>input</td><td>TCELL8:IMUX.CTRL.4</td></tr>
<tr><td>DIN_A0</td><td>input</td><td>TCELL7:IMUX.IMUX.8</td></tr>
<tr><td>DIN_A1</td><td>input</td><td>TCELL7:IMUX.IMUX.32</td></tr>
<tr><td>DIN_A10</td><td>input</td><td>TCELL7:IMUX.IMUX.13</td></tr>
<tr><td>DIN_A11</td><td>input</td><td>TCELL7:IMUX.IMUX.42</td></tr>
<tr><td>DIN_A12</td><td>input</td><td>TCELL7:IMUX.IMUX.14</td></tr>
<tr><td>DIN_A13</td><td>input</td><td>TCELL7:IMUX.IMUX.44</td></tr>
<tr><td>DIN_A14</td><td>input</td><td>TCELL7:IMUX.IMUX.47</td></tr>
<tr><td>DIN_A15</td><td>input</td><td>TCELL7:IMUX.IMUX.46</td></tr>
<tr><td>DIN_A16</td><td>input</td><td>TCELL8:IMUX.IMUX.6</td></tr>
<tr><td>DIN_A17</td><td>input</td><td>TCELL8:IMUX.IMUX.28</td></tr>
<tr><td>DIN_A18</td><td>input</td><td>TCELL8:IMUX.IMUX.8</td></tr>
<tr><td>DIN_A19</td><td>input</td><td>TCELL8:IMUX.IMUX.32</td></tr>
<tr><td>DIN_A2</td><td>input</td><td>TCELL7:IMUX.IMUX.9</td></tr>
<tr><td>DIN_A20</td><td>input</td><td>TCELL8:IMUX.IMUX.9</td></tr>
<tr><td>DIN_A21</td><td>input</td><td>TCELL8:IMUX.IMUX.34</td></tr>
<tr><td>DIN_A22</td><td>input</td><td>TCELL8:IMUX.IMUX.10</td></tr>
<tr><td>DIN_A23</td><td>input</td><td>TCELL8:IMUX.IMUX.36</td></tr>
<tr><td>DIN_A24</td><td>input</td><td>TCELL8:IMUX.IMUX.39</td></tr>
<tr><td>DIN_A25</td><td>input</td><td>TCELL8:IMUX.IMUX.38</td></tr>
<tr><td>DIN_A26</td><td>input</td><td>TCELL8:IMUX.IMUX.12</td></tr>
<tr><td>DIN_A27</td><td>input</td><td>TCELL8:IMUX.IMUX.40</td></tr>
<tr><td>DIN_A28</td><td>input</td><td>TCELL8:IMUX.IMUX.13</td></tr>
<tr><td>DIN_A29</td><td>input</td><td>TCELL8:IMUX.IMUX.42</td></tr>
<tr><td>DIN_A3</td><td>input</td><td>TCELL7:IMUX.IMUX.34</td></tr>
<tr><td>DIN_A30</td><td>input</td><td>TCELL8:IMUX.IMUX.14</td></tr>
<tr><td>DIN_A31</td><td>input</td><td>TCELL8:IMUX.IMUX.44</td></tr>
<tr><td>DIN_A32</td><td>input</td><td>TCELL8:IMUX.IMUX.47</td></tr>
<tr><td>DIN_A33</td><td>input</td><td>TCELL8:IMUX.IMUX.46</td></tr>
<tr><td>DIN_A34</td><td>input</td><td>TCELL9:IMUX.IMUX.0</td></tr>
<tr><td>DIN_A35</td><td>input</td><td>TCELL9:IMUX.IMUX.16</td></tr>
<tr><td>DIN_A36</td><td>input</td><td>TCELL9:IMUX.IMUX.1</td></tr>
<tr><td>DIN_A37</td><td>input</td><td>TCELL9:IMUX.IMUX.18</td></tr>
<tr><td>DIN_A38</td><td>input</td><td>TCELL9:IMUX.IMUX.2</td></tr>
<tr><td>DIN_A39</td><td>input</td><td>TCELL9:IMUX.IMUX.20</td></tr>
<tr><td>DIN_A4</td><td>input</td><td>TCELL7:IMUX.IMUX.10</td></tr>
<tr><td>DIN_A40</td><td>input</td><td>TCELL9:IMUX.IMUX.34</td></tr>
<tr><td>DIN_A41</td><td>input</td><td>TCELL9:IMUX.IMUX.10</td></tr>
<tr><td>DIN_A42</td><td>input</td><td>TCELL9:IMUX.IMUX.36</td></tr>
<tr><td>DIN_A43</td><td>input</td><td>TCELL9:IMUX.IMUX.39</td></tr>
<tr><td>DIN_A44</td><td>input</td><td>TCELL9:IMUX.IMUX.12</td></tr>
<tr><td>DIN_A45</td><td>input</td><td>TCELL9:IMUX.IMUX.40</td></tr>
<tr><td>DIN_A46</td><td>input</td><td>TCELL9:IMUX.IMUX.13</td></tr>
<tr><td>DIN_A47</td><td>input</td><td>TCELL9:IMUX.IMUX.42</td></tr>
<tr><td>DIN_A48</td><td>input</td><td>TCELL9:IMUX.IMUX.14</td></tr>
<tr><td>DIN_A49</td><td>input</td><td>TCELL9:IMUX.IMUX.44</td></tr>
<tr><td>DIN_A5</td><td>input</td><td>TCELL7:IMUX.IMUX.36</td></tr>
<tr><td>DIN_A50</td><td>input</td><td>TCELL9:IMUX.IMUX.47</td></tr>
<tr><td>DIN_A51</td><td>input</td><td>TCELL9:IMUX.IMUX.46</td></tr>
<tr><td>DIN_A52</td><td>input</td><td>TCELL10:IMUX.IMUX.0</td></tr>
<tr><td>DIN_A53</td><td>input</td><td>TCELL10:IMUX.IMUX.16</td></tr>
<tr><td>DIN_A54</td><td>input</td><td>TCELL10:IMUX.IMUX.1</td></tr>
<tr><td>DIN_A55</td><td>input</td><td>TCELL10:IMUX.IMUX.18</td></tr>
<tr><td>DIN_A56</td><td>input</td><td>TCELL10:IMUX.IMUX.31</td></tr>
<tr><td>DIN_A57</td><td>input</td><td>TCELL10:IMUX.IMUX.30</td></tr>
<tr><td>DIN_A58</td><td>input</td><td>TCELL10:IMUX.IMUX.8</td></tr>
<tr><td>DIN_A59</td><td>input</td><td>TCELL10:IMUX.IMUX.32</td></tr>
<tr><td>DIN_A6</td><td>input</td><td>TCELL7:IMUX.IMUX.39</td></tr>
<tr><td>DIN_A60</td><td>input</td><td>TCELL10:IMUX.IMUX.9</td></tr>
<tr><td>DIN_A61</td><td>input</td><td>TCELL10:IMUX.IMUX.34</td></tr>
<tr><td>DIN_A62</td><td>input</td><td>TCELL10:IMUX.IMUX.10</td></tr>
<tr><td>DIN_A63</td><td>input</td><td>TCELL10:IMUX.IMUX.36</td></tr>
<tr><td>DIN_A64</td><td>input</td><td>TCELL10:IMUX.IMUX.39</td></tr>
<tr><td>DIN_A65</td><td>input</td><td>TCELL10:IMUX.IMUX.38</td></tr>
<tr><td>DIN_A66</td><td>input</td><td>TCELL10:IMUX.IMUX.12</td></tr>
<tr><td>DIN_A67</td><td>input</td><td>TCELL10:IMUX.IMUX.40</td></tr>
<tr><td>DIN_A68</td><td>input</td><td>TCELL10:IMUX.IMUX.13</td></tr>
<tr><td>DIN_A69</td><td>input</td><td>TCELL10:IMUX.IMUX.42</td></tr>
<tr><td>DIN_A7</td><td>input</td><td>TCELL7:IMUX.IMUX.38</td></tr>
<tr><td>DIN_A70</td><td>input</td><td>TCELL10:IMUX.IMUX.14</td></tr>
<tr><td>DIN_A71</td><td>input</td><td>TCELL10:IMUX.IMUX.44</td></tr>
<tr><td>DIN_A8</td><td>input</td><td>TCELL7:IMUX.IMUX.12</td></tr>
<tr><td>DIN_A9</td><td>input</td><td>TCELL7:IMUX.IMUX.40</td></tr>
<tr><td>DIN_B0</td><td>input</td><td>TCELL22:IMUX.IMUX.8</td></tr>
<tr><td>DIN_B1</td><td>input</td><td>TCELL22:IMUX.IMUX.32</td></tr>
<tr><td>DIN_B10</td><td>input</td><td>TCELL22:IMUX.IMUX.13</td></tr>
<tr><td>DIN_B11</td><td>input</td><td>TCELL22:IMUX.IMUX.42</td></tr>
<tr><td>DIN_B12</td><td>input</td><td>TCELL22:IMUX.IMUX.14</td></tr>
<tr><td>DIN_B13</td><td>input</td><td>TCELL22:IMUX.IMUX.44</td></tr>
<tr><td>DIN_B14</td><td>input</td><td>TCELL22:IMUX.IMUX.47</td></tr>
<tr><td>DIN_B15</td><td>input</td><td>TCELL22:IMUX.IMUX.46</td></tr>
<tr><td>DIN_B16</td><td>input</td><td>TCELL23:IMUX.IMUX.6</td></tr>
<tr><td>DIN_B17</td><td>input</td><td>TCELL23:IMUX.IMUX.28</td></tr>
<tr><td>DIN_B18</td><td>input</td><td>TCELL23:IMUX.IMUX.8</td></tr>
<tr><td>DIN_B19</td><td>input</td><td>TCELL23:IMUX.IMUX.32</td></tr>
<tr><td>DIN_B2</td><td>input</td><td>TCELL22:IMUX.IMUX.9</td></tr>
<tr><td>DIN_B20</td><td>input</td><td>TCELL23:IMUX.IMUX.9</td></tr>
<tr><td>DIN_B21</td><td>input</td><td>TCELL23:IMUX.IMUX.34</td></tr>
<tr><td>DIN_B22</td><td>input</td><td>TCELL23:IMUX.IMUX.10</td></tr>
<tr><td>DIN_B23</td><td>input</td><td>TCELL23:IMUX.IMUX.36</td></tr>
<tr><td>DIN_B24</td><td>input</td><td>TCELL23:IMUX.IMUX.39</td></tr>
<tr><td>DIN_B25</td><td>input</td><td>TCELL23:IMUX.IMUX.38</td></tr>
<tr><td>DIN_B26</td><td>input</td><td>TCELL23:IMUX.IMUX.12</td></tr>
<tr><td>DIN_B27</td><td>input</td><td>TCELL23:IMUX.IMUX.40</td></tr>
<tr><td>DIN_B28</td><td>input</td><td>TCELL23:IMUX.IMUX.13</td></tr>
<tr><td>DIN_B29</td><td>input</td><td>TCELL23:IMUX.IMUX.42</td></tr>
<tr><td>DIN_B3</td><td>input</td><td>TCELL22:IMUX.IMUX.34</td></tr>
<tr><td>DIN_B30</td><td>input</td><td>TCELL23:IMUX.IMUX.14</td></tr>
<tr><td>DIN_B31</td><td>input</td><td>TCELL23:IMUX.IMUX.44</td></tr>
<tr><td>DIN_B32</td><td>input</td><td>TCELL23:IMUX.IMUX.47</td></tr>
<tr><td>DIN_B33</td><td>input</td><td>TCELL23:IMUX.IMUX.46</td></tr>
<tr><td>DIN_B34</td><td>input</td><td>TCELL24:IMUX.IMUX.0</td></tr>
<tr><td>DIN_B35</td><td>input</td><td>TCELL24:IMUX.IMUX.16</td></tr>
<tr><td>DIN_B36</td><td>input</td><td>TCELL24:IMUX.IMUX.1</td></tr>
<tr><td>DIN_B37</td><td>input</td><td>TCELL24:IMUX.IMUX.18</td></tr>
<tr><td>DIN_B38</td><td>input</td><td>TCELL24:IMUX.IMUX.2</td></tr>
<tr><td>DIN_B39</td><td>input</td><td>TCELL24:IMUX.IMUX.20</td></tr>
<tr><td>DIN_B4</td><td>input</td><td>TCELL22:IMUX.IMUX.10</td></tr>
<tr><td>DIN_B40</td><td>input</td><td>TCELL24:IMUX.IMUX.34</td></tr>
<tr><td>DIN_B41</td><td>input</td><td>TCELL24:IMUX.IMUX.10</td></tr>
<tr><td>DIN_B42</td><td>input</td><td>TCELL24:IMUX.IMUX.36</td></tr>
<tr><td>DIN_B43</td><td>input</td><td>TCELL24:IMUX.IMUX.39</td></tr>
<tr><td>DIN_B44</td><td>input</td><td>TCELL24:IMUX.IMUX.12</td></tr>
<tr><td>DIN_B45</td><td>input</td><td>TCELL24:IMUX.IMUX.40</td></tr>
<tr><td>DIN_B46</td><td>input</td><td>TCELL24:IMUX.IMUX.13</td></tr>
<tr><td>DIN_B47</td><td>input</td><td>TCELL24:IMUX.IMUX.42</td></tr>
<tr><td>DIN_B48</td><td>input</td><td>TCELL24:IMUX.IMUX.14</td></tr>
<tr><td>DIN_B49</td><td>input</td><td>TCELL24:IMUX.IMUX.44</td></tr>
<tr><td>DIN_B5</td><td>input</td><td>TCELL22:IMUX.IMUX.36</td></tr>
<tr><td>DIN_B50</td><td>input</td><td>TCELL24:IMUX.IMUX.47</td></tr>
<tr><td>DIN_B51</td><td>input</td><td>TCELL24:IMUX.IMUX.46</td></tr>
<tr><td>DIN_B52</td><td>input</td><td>TCELL25:IMUX.IMUX.0</td></tr>
<tr><td>DIN_B53</td><td>input</td><td>TCELL25:IMUX.IMUX.16</td></tr>
<tr><td>DIN_B54</td><td>input</td><td>TCELL25:IMUX.IMUX.1</td></tr>
<tr><td>DIN_B55</td><td>input</td><td>TCELL25:IMUX.IMUX.18</td></tr>
<tr><td>DIN_B56</td><td>input</td><td>TCELL25:IMUX.IMUX.31</td></tr>
<tr><td>DIN_B57</td><td>input</td><td>TCELL25:IMUX.IMUX.30</td></tr>
<tr><td>DIN_B58</td><td>input</td><td>TCELL25:IMUX.IMUX.8</td></tr>
<tr><td>DIN_B59</td><td>input</td><td>TCELL25:IMUX.IMUX.32</td></tr>
<tr><td>DIN_B6</td><td>input</td><td>TCELL22:IMUX.IMUX.39</td></tr>
<tr><td>DIN_B60</td><td>input</td><td>TCELL25:IMUX.IMUX.9</td></tr>
<tr><td>DIN_B61</td><td>input</td><td>TCELL25:IMUX.IMUX.34</td></tr>
<tr><td>DIN_B62</td><td>input</td><td>TCELL25:IMUX.IMUX.10</td></tr>
<tr><td>DIN_B63</td><td>input</td><td>TCELL25:IMUX.IMUX.36</td></tr>
<tr><td>DIN_B64</td><td>input</td><td>TCELL25:IMUX.IMUX.39</td></tr>
<tr><td>DIN_B65</td><td>input</td><td>TCELL25:IMUX.IMUX.38</td></tr>
<tr><td>DIN_B66</td><td>input</td><td>TCELL25:IMUX.IMUX.12</td></tr>
<tr><td>DIN_B67</td><td>input</td><td>TCELL25:IMUX.IMUX.40</td></tr>
<tr><td>DIN_B68</td><td>input</td><td>TCELL25:IMUX.IMUX.13</td></tr>
<tr><td>DIN_B69</td><td>input</td><td>TCELL25:IMUX.IMUX.42</td></tr>
<tr><td>DIN_B7</td><td>input</td><td>TCELL22:IMUX.IMUX.38</td></tr>
<tr><td>DIN_B70</td><td>input</td><td>TCELL25:IMUX.IMUX.14</td></tr>
<tr><td>DIN_B71</td><td>input</td><td>TCELL25:IMUX.IMUX.44</td></tr>
<tr><td>DIN_B8</td><td>input</td><td>TCELL22:IMUX.IMUX.12</td></tr>
<tr><td>DIN_B9</td><td>input</td><td>TCELL22:IMUX.IMUX.40</td></tr>
<tr><td>DOUT_A0</td><td>output</td><td>TCELL7:OUT.16.TMIN</td></tr>
<tr><td>DOUT_A1</td><td>output</td><td>TCELL7:OUT.17.TMIN</td></tr>
<tr><td>DOUT_A10</td><td>output</td><td>TCELL7:OUT.26.TMIN</td></tr>
<tr><td>DOUT_A11</td><td>output</td><td>TCELL7:OUT.27.TMIN</td></tr>
<tr><td>DOUT_A12</td><td>output</td><td>TCELL7:OUT.30.TMIN</td></tr>
<tr><td>DOUT_A13</td><td>output</td><td>TCELL8:OUT.0.TMIN</td></tr>
<tr><td>DOUT_A14</td><td>output</td><td>TCELL8:OUT.4.TMIN</td></tr>
<tr><td>DOUT_A15</td><td>output</td><td>TCELL8:OUT.5.TMIN</td></tr>
<tr><td>DOUT_A16</td><td>output</td><td>TCELL8:OUT.6.TMIN</td></tr>
<tr><td>DOUT_A17</td><td>output</td><td>TCELL8:OUT.8.TMIN</td></tr>
<tr><td>DOUT_A18</td><td>output</td><td>TCELL8:OUT.12.TMIN</td></tr>
<tr><td>DOUT_A19</td><td>output</td><td>TCELL8:OUT.13.TMIN</td></tr>
<tr><td>DOUT_A2</td><td>output</td><td>TCELL7:OUT.18.TMIN</td></tr>
<tr><td>DOUT_A20</td><td>output</td><td>TCELL8:OUT.16.TMIN</td></tr>
<tr><td>DOUT_A21</td><td>output</td><td>TCELL8:OUT.19.TMIN</td></tr>
<tr><td>DOUT_A22</td><td>output</td><td>TCELL8:OUT.20.TMIN</td></tr>
<tr><td>DOUT_A23</td><td>output</td><td>TCELL8:OUT.21.TMIN</td></tr>
<tr><td>DOUT_A24</td><td>output</td><td>TCELL8:OUT.22.TMIN</td></tr>
<tr><td>DOUT_A25</td><td>output</td><td>TCELL8:OUT.23.TMIN</td></tr>
<tr><td>DOUT_A26</td><td>output</td><td>TCELL8:OUT.24.TMIN</td></tr>
<tr><td>DOUT_A27</td><td>output</td><td>TCELL8:OUT.25.TMIN</td></tr>
<tr><td>DOUT_A28</td><td>output</td><td>TCELL8:OUT.26.TMIN</td></tr>
<tr><td>DOUT_A29</td><td>output</td><td>TCELL8:OUT.27.TMIN</td></tr>
<tr><td>DOUT_A3</td><td>output</td><td>TCELL7:OUT.19.TMIN</td></tr>
<tr><td>DOUT_A30</td><td>output</td><td>TCELL8:OUT.28.TMIN</td></tr>
<tr><td>DOUT_A31</td><td>output</td><td>TCELL8:OUT.29.TMIN</td></tr>
<tr><td>DOUT_A32</td><td>output</td><td>TCELL8:OUT.30.TMIN</td></tr>
<tr><td>DOUT_A33</td><td>output</td><td>TCELL8:OUT.31.TMIN</td></tr>
<tr><td>DOUT_A34</td><td>output</td><td>TCELL9:OUT.0.TMIN</td></tr>
<tr><td>DOUT_A35</td><td>output</td><td>TCELL9:OUT.1.TMIN</td></tr>
<tr><td>DOUT_A36</td><td>output</td><td>TCELL9:OUT.2.TMIN</td></tr>
<tr><td>DOUT_A37</td><td>output</td><td>TCELL9:OUT.3.TMIN</td></tr>
<tr><td>DOUT_A38</td><td>output</td><td>TCELL9:OUT.4.TMIN</td></tr>
<tr><td>DOUT_A39</td><td>output</td><td>TCELL9:OUT.9.TMIN</td></tr>
<tr><td>DOUT_A4</td><td>output</td><td>TCELL7:OUT.20.TMIN</td></tr>
<tr><td>DOUT_A40</td><td>output</td><td>TCELL9:OUT.15.TMIN</td></tr>
<tr><td>DOUT_A41</td><td>output</td><td>TCELL9:OUT.19.TMIN</td></tr>
<tr><td>DOUT_A42</td><td>output</td><td>TCELL9:OUT.21.TMIN</td></tr>
<tr><td>DOUT_A43</td><td>output</td><td>TCELL9:OUT.22.TMIN</td></tr>
<tr><td>DOUT_A44</td><td>output</td><td>TCELL9:OUT.23.TMIN</td></tr>
<tr><td>DOUT_A45</td><td>output</td><td>TCELL9:OUT.25.TMIN</td></tr>
<tr><td>DOUT_A46</td><td>output</td><td>TCELL9:OUT.26.TMIN</td></tr>
<tr><td>DOUT_A47</td><td>output</td><td>TCELL9:OUT.27.TMIN</td></tr>
<tr><td>DOUT_A48</td><td>output</td><td>TCELL9:OUT.28.TMIN</td></tr>
<tr><td>DOUT_A49</td><td>output</td><td>TCELL9:OUT.29.TMIN</td></tr>
<tr><td>DOUT_A5</td><td>output</td><td>TCELL7:OUT.21.TMIN</td></tr>
<tr><td>DOUT_A50</td><td>output</td><td>TCELL9:OUT.30.TMIN</td></tr>
<tr><td>DOUT_A51</td><td>output</td><td>TCELL9:OUT.31.TMIN</td></tr>
<tr><td>DOUT_A52</td><td>output</td><td>TCELL10:OUT.1.TMIN</td></tr>
<tr><td>DOUT_A53</td><td>output</td><td>TCELL10:OUT.3.TMIN</td></tr>
<tr><td>DOUT_A54</td><td>output</td><td>TCELL10:OUT.6.TMIN</td></tr>
<tr><td>DOUT_A55</td><td>output</td><td>TCELL10:OUT.8.TMIN</td></tr>
<tr><td>DOUT_A56</td><td>output</td><td>TCELL10:OUT.10.TMIN</td></tr>
<tr><td>DOUT_A57</td><td>output</td><td>TCELL10:OUT.12.TMIN</td></tr>
<tr><td>DOUT_A58</td><td>output</td><td>TCELL10:OUT.14.TMIN</td></tr>
<tr><td>DOUT_A59</td><td>output</td><td>TCELL10:OUT.16.TMIN</td></tr>
<tr><td>DOUT_A6</td><td>output</td><td>TCELL7:OUT.22.TMIN</td></tr>
<tr><td>DOUT_A60</td><td>output</td><td>TCELL10:OUT.18.TMIN</td></tr>
<tr><td>DOUT_A61</td><td>output</td><td>TCELL10:OUT.19.TMIN</td></tr>
<tr><td>DOUT_A62</td><td>output</td><td>TCELL10:OUT.20.TMIN</td></tr>
<tr><td>DOUT_A63</td><td>output</td><td>TCELL10:OUT.21.TMIN</td></tr>
<tr><td>DOUT_A64</td><td>output</td><td>TCELL10:OUT.22.TMIN</td></tr>
<tr><td>DOUT_A65</td><td>output</td><td>TCELL10:OUT.23.TMIN</td></tr>
<tr><td>DOUT_A66</td><td>output</td><td>TCELL10:OUT.24.TMIN</td></tr>
<tr><td>DOUT_A67</td><td>output</td><td>TCELL10:OUT.25.TMIN</td></tr>
<tr><td>DOUT_A68</td><td>output</td><td>TCELL10:OUT.26.TMIN</td></tr>
<tr><td>DOUT_A69</td><td>output</td><td>TCELL10:OUT.27.TMIN</td></tr>
<tr><td>DOUT_A7</td><td>output</td><td>TCELL7:OUT.23.TMIN</td></tr>
<tr><td>DOUT_A70</td><td>output</td><td>TCELL10:OUT.28.TMIN</td></tr>
<tr><td>DOUT_A71</td><td>output</td><td>TCELL11:OUT.0.TMIN</td></tr>
<tr><td>DOUT_A8</td><td>output</td><td>TCELL7:OUT.24.TMIN</td></tr>
<tr><td>DOUT_A9</td><td>output</td><td>TCELL7:OUT.25.TMIN</td></tr>
<tr><td>DOUT_B0</td><td>output</td><td>TCELL22:OUT.16.TMIN</td></tr>
<tr><td>DOUT_B1</td><td>output</td><td>TCELL22:OUT.17.TMIN</td></tr>
<tr><td>DOUT_B10</td><td>output</td><td>TCELL22:OUT.26.TMIN</td></tr>
<tr><td>DOUT_B11</td><td>output</td><td>TCELL22:OUT.27.TMIN</td></tr>
<tr><td>DOUT_B12</td><td>output</td><td>TCELL22:OUT.30.TMIN</td></tr>
<tr><td>DOUT_B13</td><td>output</td><td>TCELL23:OUT.0.TMIN</td></tr>
<tr><td>DOUT_B14</td><td>output</td><td>TCELL23:OUT.4.TMIN</td></tr>
<tr><td>DOUT_B15</td><td>output</td><td>TCELL23:OUT.5.TMIN</td></tr>
<tr><td>DOUT_B16</td><td>output</td><td>TCELL23:OUT.6.TMIN</td></tr>
<tr><td>DOUT_B17</td><td>output</td><td>TCELL23:OUT.8.TMIN</td></tr>
<tr><td>DOUT_B18</td><td>output</td><td>TCELL23:OUT.12.TMIN</td></tr>
<tr><td>DOUT_B19</td><td>output</td><td>TCELL23:OUT.13.TMIN</td></tr>
<tr><td>DOUT_B2</td><td>output</td><td>TCELL22:OUT.18.TMIN</td></tr>
<tr><td>DOUT_B20</td><td>output</td><td>TCELL23:OUT.16.TMIN</td></tr>
<tr><td>DOUT_B21</td><td>output</td><td>TCELL23:OUT.19.TMIN</td></tr>
<tr><td>DOUT_B22</td><td>output</td><td>TCELL23:OUT.20.TMIN</td></tr>
<tr><td>DOUT_B23</td><td>output</td><td>TCELL23:OUT.21.TMIN</td></tr>
<tr><td>DOUT_B24</td><td>output</td><td>TCELL23:OUT.22.TMIN</td></tr>
<tr><td>DOUT_B25</td><td>output</td><td>TCELL23:OUT.23.TMIN</td></tr>
<tr><td>DOUT_B26</td><td>output</td><td>TCELL23:OUT.24.TMIN</td></tr>
<tr><td>DOUT_B27</td><td>output</td><td>TCELL23:OUT.25.TMIN</td></tr>
<tr><td>DOUT_B28</td><td>output</td><td>TCELL23:OUT.26.TMIN</td></tr>
<tr><td>DOUT_B29</td><td>output</td><td>TCELL23:OUT.27.TMIN</td></tr>
<tr><td>DOUT_B3</td><td>output</td><td>TCELL22:OUT.19.TMIN</td></tr>
<tr><td>DOUT_B30</td><td>output</td><td>TCELL23:OUT.28.TMIN</td></tr>
<tr><td>DOUT_B31</td><td>output</td><td>TCELL23:OUT.29.TMIN</td></tr>
<tr><td>DOUT_B32</td><td>output</td><td>TCELL23:OUT.30.TMIN</td></tr>
<tr><td>DOUT_B33</td><td>output</td><td>TCELL23:OUT.31.TMIN</td></tr>
<tr><td>DOUT_B34</td><td>output</td><td>TCELL24:OUT.0.TMIN</td></tr>
<tr><td>DOUT_B35</td><td>output</td><td>TCELL24:OUT.1.TMIN</td></tr>
<tr><td>DOUT_B36</td><td>output</td><td>TCELL24:OUT.2.TMIN</td></tr>
<tr><td>DOUT_B37</td><td>output</td><td>TCELL24:OUT.3.TMIN</td></tr>
<tr><td>DOUT_B38</td><td>output</td><td>TCELL24:OUT.4.TMIN</td></tr>
<tr><td>DOUT_B39</td><td>output</td><td>TCELL24:OUT.9.TMIN</td></tr>
<tr><td>DOUT_B4</td><td>output</td><td>TCELL22:OUT.20.TMIN</td></tr>
<tr><td>DOUT_B40</td><td>output</td><td>TCELL24:OUT.15.TMIN</td></tr>
<tr><td>DOUT_B41</td><td>output</td><td>TCELL24:OUT.19.TMIN</td></tr>
<tr><td>DOUT_B42</td><td>output</td><td>TCELL24:OUT.21.TMIN</td></tr>
<tr><td>DOUT_B43</td><td>output</td><td>TCELL24:OUT.22.TMIN</td></tr>
<tr><td>DOUT_B44</td><td>output</td><td>TCELL24:OUT.23.TMIN</td></tr>
<tr><td>DOUT_B45</td><td>output</td><td>TCELL24:OUT.25.TMIN</td></tr>
<tr><td>DOUT_B46</td><td>output</td><td>TCELL24:OUT.26.TMIN</td></tr>
<tr><td>DOUT_B47</td><td>output</td><td>TCELL24:OUT.27.TMIN</td></tr>
<tr><td>DOUT_B48</td><td>output</td><td>TCELL24:OUT.28.TMIN</td></tr>
<tr><td>DOUT_B49</td><td>output</td><td>TCELL24:OUT.29.TMIN</td></tr>
<tr><td>DOUT_B5</td><td>output</td><td>TCELL22:OUT.21.TMIN</td></tr>
<tr><td>DOUT_B50</td><td>output</td><td>TCELL24:OUT.30.TMIN</td></tr>
<tr><td>DOUT_B51</td><td>output</td><td>TCELL24:OUT.31.TMIN</td></tr>
<tr><td>DOUT_B52</td><td>output</td><td>TCELL25:OUT.1.TMIN</td></tr>
<tr><td>DOUT_B53</td><td>output</td><td>TCELL25:OUT.3.TMIN</td></tr>
<tr><td>DOUT_B54</td><td>output</td><td>TCELL25:OUT.6.TMIN</td></tr>
<tr><td>DOUT_B55</td><td>output</td><td>TCELL25:OUT.8.TMIN</td></tr>
<tr><td>DOUT_B56</td><td>output</td><td>TCELL25:OUT.10.TMIN</td></tr>
<tr><td>DOUT_B57</td><td>output</td><td>TCELL25:OUT.12.TMIN</td></tr>
<tr><td>DOUT_B58</td><td>output</td><td>TCELL25:OUT.14.TMIN</td></tr>
<tr><td>DOUT_B59</td><td>output</td><td>TCELL25:OUT.16.TMIN</td></tr>
<tr><td>DOUT_B6</td><td>output</td><td>TCELL22:OUT.22.TMIN</td></tr>
<tr><td>DOUT_B60</td><td>output</td><td>TCELL25:OUT.18.TMIN</td></tr>
<tr><td>DOUT_B61</td><td>output</td><td>TCELL25:OUT.19.TMIN</td></tr>
<tr><td>DOUT_B62</td><td>output</td><td>TCELL25:OUT.20.TMIN</td></tr>
<tr><td>DOUT_B63</td><td>output</td><td>TCELL25:OUT.21.TMIN</td></tr>
<tr><td>DOUT_B64</td><td>output</td><td>TCELL25:OUT.22.TMIN</td></tr>
<tr><td>DOUT_B65</td><td>output</td><td>TCELL25:OUT.23.TMIN</td></tr>
<tr><td>DOUT_B66</td><td>output</td><td>TCELL25:OUT.24.TMIN</td></tr>
<tr><td>DOUT_B67</td><td>output</td><td>TCELL25:OUT.25.TMIN</td></tr>
<tr><td>DOUT_B68</td><td>output</td><td>TCELL25:OUT.26.TMIN</td></tr>
<tr><td>DOUT_B69</td><td>output</td><td>TCELL25:OUT.27.TMIN</td></tr>
<tr><td>DOUT_B7</td><td>output</td><td>TCELL22:OUT.23.TMIN</td></tr>
<tr><td>DOUT_B70</td><td>output</td><td>TCELL25:OUT.28.TMIN</td></tr>
<tr><td>DOUT_B71</td><td>output</td><td>TCELL26:OUT.0.TMIN</td></tr>
<tr><td>DOUT_B8</td><td>output</td><td>TCELL22:OUT.24.TMIN</td></tr>
<tr><td>DOUT_B9</td><td>output</td><td>TCELL22:OUT.25.TMIN</td></tr>
<tr><td>EN_A</td><td>input</td><td>TCELL9:IMUX.CTRL.7</td></tr>
<tr><td>EN_B</td><td>input</td><td>TCELL24:IMUX.CTRL.7</td></tr>
<tr><td>INJECT_DBITERR_A</td><td>input</td><td>TCELL9:IMUX.IMUX.23</td></tr>
<tr><td>INJECT_DBITERR_B</td><td>input</td><td>TCELL24:IMUX.IMUX.23</td></tr>
<tr><td>INJECT_SBITERR_A</td><td>input</td><td>TCELL9:IMUX.IMUX.22</td></tr>
<tr><td>INJECT_SBITERR_B</td><td>input</td><td>TCELL24:IMUX.IMUX.22</td></tr>
<tr><td>OREG_CAS_CE_A</td><td>input</td><td>TCELL8:IMUX.CTRL.3</td></tr>
<tr><td>OREG_CAS_CE_B</td><td>input</td><td>TCELL23:IMUX.CTRL.3</td></tr>
<tr><td>OREG_CE_A</td><td>input</td><td>TCELL8:IMUX.CTRL.7</td></tr>
<tr><td>OREG_CE_B</td><td>input</td><td>TCELL23:IMUX.CTRL.7</td></tr>
<tr><td>OREG_ECC_CE_A</td><td>input</td><td>TCELL8:IMUX.CTRL.6</td></tr>
<tr><td>OREG_ECC_CE_B</td><td>input</td><td>TCELL23:IMUX.CTRL.6</td></tr>
<tr><td>RDACCESS_A</td><td>output</td><td>TCELL8:OUT.14.TMIN</td></tr>
<tr><td>RDACCESS_B</td><td>output</td><td>TCELL23:OUT.14.TMIN</td></tr>
<tr><td>RDB_WR_A</td><td>input</td><td>TCELL9:IMUX.CTRL.6</td></tr>
<tr><td>RDB_WR_B</td><td>input</td><td>TCELL24:IMUX.CTRL.6</td></tr>
<tr><td>RST_A</td><td>input</td><td>TCELL9:IMUX.CTRL.3</td></tr>
<tr><td>RST_B</td><td>input</td><td>TCELL24:IMUX.CTRL.3</td></tr>
<tr><td>SBITERR_A</td><td>output</td><td>TCELL8:OUT.15.TMIN</td></tr>
<tr><td>SBITERR_B</td><td>output</td><td>TCELL23:OUT.15.TMIN</td></tr>
<tr><td>SHUTDOWN</td><td>input</td><td>TCELL8:IMUX.CTRL.5</td></tr>
<tr><td>SLEEP</td><td>input</td><td>TCELL8:IMUX.CTRL.2</td></tr>
<tr><td>TST_DEEPSLEEP_OUT</td><td>output</td><td>TCELL8:OUT.10.TMIN</td></tr>
<tr><td>TST_RING_ENB</td><td>input</td><td>TCELL11:IMUX.CTRL.0</td></tr>
<tr><td>TST_RING_OUT</td><td>output</td><td>TCELL10:OUT.30.TMIN</td></tr>
<tr><td>TST_RING_STARTB</td><td>input</td><td>TCELL10:IMUX.CTRL.7</td></tr>
<tr><td>TST_SHUTDOWN_OUT</td><td>output</td><td>TCELL8:OUT.11.TMIN</td></tr>
<tr><td>TST_SLEEP_OUT</td><td>output</td><td>TCELL8:OUT.9.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-uram3"><a class="header" href="#bel-uram3">Bel URAM3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus URAM bel URAM3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ADDR_A0</td><td>input</td><td>TCELL11:IMUX.IMUX.12</td></tr>
<tr><td>ADDR_A1</td><td>input</td><td>TCELL11:IMUX.IMUX.40</td></tr>
<tr><td>ADDR_A10</td><td>input</td><td>TCELL12:IMUX.IMUX.1</td></tr>
<tr><td>ADDR_A11</td><td>input</td><td>TCELL12:IMUX.IMUX.18</td></tr>
<tr><td>ADDR_A12</td><td>input</td><td>TCELL13:IMUX.IMUX.0</td></tr>
<tr><td>ADDR_A13</td><td>input</td><td>TCELL13:IMUX.IMUX.16</td></tr>
<tr><td>ADDR_A14</td><td>input</td><td>TCELL13:IMUX.IMUX.1</td></tr>
<tr><td>ADDR_A15</td><td>input</td><td>TCELL13:IMUX.IMUX.18</td></tr>
<tr><td>ADDR_A16</td><td>input</td><td>TCELL13:IMUX.IMUX.2</td></tr>
<tr><td>ADDR_A17</td><td>input</td><td>TCELL13:IMUX.IMUX.20</td></tr>
<tr><td>ADDR_A18</td><td>input</td><td>TCELL13:IMUX.IMUX.23</td></tr>
<tr><td>ADDR_A19</td><td>input</td><td>TCELL13:IMUX.IMUX.22</td></tr>
<tr><td>ADDR_A2</td><td>input</td><td>TCELL11:IMUX.IMUX.13</td></tr>
<tr><td>ADDR_A20</td><td>input</td><td>TCELL13:IMUX.IMUX.4</td></tr>
<tr><td>ADDR_A21</td><td>input</td><td>TCELL13:IMUX.IMUX.24</td></tr>
<tr><td>ADDR_A22</td><td>input</td><td>TCELL13:IMUX.IMUX.5</td></tr>
<tr><td>ADDR_A3</td><td>input</td><td>TCELL11:IMUX.IMUX.42</td></tr>
<tr><td>ADDR_A4</td><td>input</td><td>TCELL11:IMUX.IMUX.14</td></tr>
<tr><td>ADDR_A5</td><td>input</td><td>TCELL11:IMUX.IMUX.44</td></tr>
<tr><td>ADDR_A6</td><td>input</td><td>TCELL11:IMUX.IMUX.47</td></tr>
<tr><td>ADDR_A7</td><td>input</td><td>TCELL11:IMUX.IMUX.46</td></tr>
<tr><td>ADDR_A8</td><td>input</td><td>TCELL12:IMUX.IMUX.0</td></tr>
<tr><td>ADDR_A9</td><td>input</td><td>TCELL12:IMUX.IMUX.16</td></tr>
<tr><td>ADDR_B0</td><td>input</td><td>TCELL26:IMUX.IMUX.12</td></tr>
<tr><td>ADDR_B1</td><td>input</td><td>TCELL26:IMUX.IMUX.40</td></tr>
<tr><td>ADDR_B10</td><td>input</td><td>TCELL27:IMUX.IMUX.1</td></tr>
<tr><td>ADDR_B11</td><td>input</td><td>TCELL27:IMUX.IMUX.18</td></tr>
<tr><td>ADDR_B12</td><td>input</td><td>TCELL28:IMUX.IMUX.0</td></tr>
<tr><td>ADDR_B13</td><td>input</td><td>TCELL28:IMUX.IMUX.16</td></tr>
<tr><td>ADDR_B14</td><td>input</td><td>TCELL28:IMUX.IMUX.1</td></tr>
<tr><td>ADDR_B15</td><td>input</td><td>TCELL28:IMUX.IMUX.18</td></tr>
<tr><td>ADDR_B16</td><td>input</td><td>TCELL28:IMUX.IMUX.2</td></tr>
<tr><td>ADDR_B17</td><td>input</td><td>TCELL28:IMUX.IMUX.20</td></tr>
<tr><td>ADDR_B18</td><td>input</td><td>TCELL28:IMUX.IMUX.23</td></tr>
<tr><td>ADDR_B19</td><td>input</td><td>TCELL28:IMUX.IMUX.22</td></tr>
<tr><td>ADDR_B2</td><td>input</td><td>TCELL26:IMUX.IMUX.13</td></tr>
<tr><td>ADDR_B20</td><td>input</td><td>TCELL28:IMUX.IMUX.4</td></tr>
<tr><td>ADDR_B21</td><td>input</td><td>TCELL28:IMUX.IMUX.24</td></tr>
<tr><td>ADDR_B22</td><td>input</td><td>TCELL28:IMUX.IMUX.5</td></tr>
<tr><td>ADDR_B3</td><td>input</td><td>TCELL26:IMUX.IMUX.42</td></tr>
<tr><td>ADDR_B4</td><td>input</td><td>TCELL26:IMUX.IMUX.14</td></tr>
<tr><td>ADDR_B5</td><td>input</td><td>TCELL26:IMUX.IMUX.44</td></tr>
<tr><td>ADDR_B6</td><td>input</td><td>TCELL26:IMUX.IMUX.47</td></tr>
<tr><td>ADDR_B7</td><td>input</td><td>TCELL26:IMUX.IMUX.46</td></tr>
<tr><td>ADDR_B8</td><td>input</td><td>TCELL27:IMUX.IMUX.0</td></tr>
<tr><td>ADDR_B9</td><td>input</td><td>TCELL27:IMUX.IMUX.16</td></tr>
<tr><td>BWE_A0</td><td>input</td><td>TCELL13:IMUX.IMUX.14</td></tr>
<tr><td>BWE_A1</td><td>input</td><td>TCELL13:IMUX.IMUX.44</td></tr>
<tr><td>BWE_A2</td><td>input</td><td>TCELL13:IMUX.IMUX.47</td></tr>
<tr><td>BWE_A3</td><td>input</td><td>TCELL13:IMUX.IMUX.46</td></tr>
<tr><td>BWE_A4</td><td>input</td><td>TCELL14:IMUX.IMUX.0</td></tr>
<tr><td>BWE_A5</td><td>input</td><td>TCELL14:IMUX.IMUX.16</td></tr>
<tr><td>BWE_A6</td><td>input</td><td>TCELL14:IMUX.IMUX.1</td></tr>
<tr><td>BWE_A7</td><td>input</td><td>TCELL14:IMUX.IMUX.18</td></tr>
<tr><td>BWE_A8</td><td>input</td><td>TCELL14:IMUX.IMUX.2</td></tr>
<tr><td>BWE_B0</td><td>input</td><td>TCELL28:IMUX.IMUX.14</td></tr>
<tr><td>BWE_B1</td><td>input</td><td>TCELL28:IMUX.IMUX.44</td></tr>
<tr><td>BWE_B2</td><td>input</td><td>TCELL28:IMUX.IMUX.47</td></tr>
<tr><td>BWE_B3</td><td>input</td><td>TCELL28:IMUX.IMUX.46</td></tr>
<tr><td>BWE_B4</td><td>input</td><td>TCELL29:IMUX.IMUX.0</td></tr>
<tr><td>BWE_B5</td><td>input</td><td>TCELL29:IMUX.IMUX.16</td></tr>
<tr><td>BWE_B6</td><td>input</td><td>TCELL29:IMUX.IMUX.1</td></tr>
<tr><td>BWE_B7</td><td>input</td><td>TCELL29:IMUX.IMUX.18</td></tr>
<tr><td>BWE_B8</td><td>input</td><td>TCELL29:IMUX.IMUX.2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL14:IMUX.CTRL.4</td></tr>
<tr><td>DBITERR_A</td><td>output</td><td>TCELL11:OUT.31.TMIN</td></tr>
<tr><td>DBITERR_B</td><td>output</td><td>TCELL26:OUT.31.TMIN</td></tr>
<tr><td>DEEPSLEEP</td><td>input</td><td>TCELL12:IMUX.CTRL.2</td></tr>
<tr><td>DIN_A0</td><td>input</td><td>TCELL11:IMUX.IMUX.4</td></tr>
<tr><td>DIN_A1</td><td>input</td><td>TCELL11:IMUX.IMUX.24</td></tr>
<tr><td>DIN_A10</td><td>input</td><td>TCELL11:IMUX.IMUX.9</td></tr>
<tr><td>DIN_A11</td><td>input</td><td>TCELL11:IMUX.IMUX.34</td></tr>
<tr><td>DIN_A12</td><td>input</td><td>TCELL11:IMUX.IMUX.10</td></tr>
<tr><td>DIN_A13</td><td>input</td><td>TCELL11:IMUX.IMUX.36</td></tr>
<tr><td>DIN_A14</td><td>input</td><td>TCELL11:IMUX.IMUX.39</td></tr>
<tr><td>DIN_A15</td><td>input</td><td>TCELL11:IMUX.IMUX.38</td></tr>
<tr><td>DIN_A16</td><td>input</td><td>TCELL12:IMUX.IMUX.2</td></tr>
<tr><td>DIN_A17</td><td>input</td><td>TCELL12:IMUX.IMUX.20</td></tr>
<tr><td>DIN_A18</td><td>input</td><td>TCELL12:IMUX.IMUX.4</td></tr>
<tr><td>DIN_A19</td><td>input</td><td>TCELL12:IMUX.IMUX.24</td></tr>
<tr><td>DIN_A2</td><td>input</td><td>TCELL11:IMUX.IMUX.5</td></tr>
<tr><td>DIN_A20</td><td>input</td><td>TCELL12:IMUX.IMUX.5</td></tr>
<tr><td>DIN_A21</td><td>input</td><td>TCELL12:IMUX.IMUX.26</td></tr>
<tr><td>DIN_A22</td><td>input</td><td>TCELL12:IMUX.IMUX.6</td></tr>
<tr><td>DIN_A23</td><td>input</td><td>TCELL12:IMUX.IMUX.28</td></tr>
<tr><td>DIN_A24</td><td>input</td><td>TCELL12:IMUX.IMUX.31</td></tr>
<tr><td>DIN_A25</td><td>input</td><td>TCELL12:IMUX.IMUX.30</td></tr>
<tr><td>DIN_A26</td><td>input</td><td>TCELL12:IMUX.IMUX.8</td></tr>
<tr><td>DIN_A27</td><td>input</td><td>TCELL12:IMUX.IMUX.32</td></tr>
<tr><td>DIN_A28</td><td>input</td><td>TCELL12:IMUX.IMUX.9</td></tr>
<tr><td>DIN_A29</td><td>input</td><td>TCELL12:IMUX.IMUX.34</td></tr>
<tr><td>DIN_A3</td><td>input</td><td>TCELL11:IMUX.IMUX.26</td></tr>
<tr><td>DIN_A30</td><td>input</td><td>TCELL12:IMUX.IMUX.10</td></tr>
<tr><td>DIN_A31</td><td>input</td><td>TCELL12:IMUX.IMUX.36</td></tr>
<tr><td>DIN_A32</td><td>input</td><td>TCELL12:IMUX.IMUX.39</td></tr>
<tr><td>DIN_A33</td><td>input</td><td>TCELL12:IMUX.IMUX.38</td></tr>
<tr><td>DIN_A34</td><td>input</td><td>TCELL12:IMUX.IMUX.12</td></tr>
<tr><td>DIN_A35</td><td>input</td><td>TCELL12:IMUX.IMUX.40</td></tr>
<tr><td>DIN_A36</td><td>input</td><td>TCELL12:IMUX.IMUX.13</td></tr>
<tr><td>DIN_A37</td><td>input</td><td>TCELL12:IMUX.IMUX.42</td></tr>
<tr><td>DIN_A38</td><td>input</td><td>TCELL12:IMUX.IMUX.14</td></tr>
<tr><td>DIN_A39</td><td>input</td><td>TCELL12:IMUX.IMUX.44</td></tr>
<tr><td>DIN_A4</td><td>input</td><td>TCELL11:IMUX.IMUX.6</td></tr>
<tr><td>DIN_A40</td><td>input</td><td>TCELL13:IMUX.IMUX.26</td></tr>
<tr><td>DIN_A41</td><td>input</td><td>TCELL13:IMUX.IMUX.6</td></tr>
<tr><td>DIN_A42</td><td>input</td><td>TCELL13:IMUX.IMUX.28</td></tr>
<tr><td>DIN_A43</td><td>input</td><td>TCELL13:IMUX.IMUX.31</td></tr>
<tr><td>DIN_A44</td><td>input</td><td>TCELL13:IMUX.IMUX.8</td></tr>
<tr><td>DIN_A45</td><td>input</td><td>TCELL13:IMUX.IMUX.32</td></tr>
<tr><td>DIN_A46</td><td>input</td><td>TCELL13:IMUX.IMUX.9</td></tr>
<tr><td>DIN_A47</td><td>input</td><td>TCELL13:IMUX.IMUX.34</td></tr>
<tr><td>DIN_A48</td><td>input</td><td>TCELL13:IMUX.IMUX.10</td></tr>
<tr><td>DIN_A49</td><td>input</td><td>TCELL13:IMUX.IMUX.36</td></tr>
<tr><td>DIN_A5</td><td>input</td><td>TCELL11:IMUX.IMUX.28</td></tr>
<tr><td>DIN_A50</td><td>input</td><td>TCELL13:IMUX.IMUX.39</td></tr>
<tr><td>DIN_A51</td><td>input</td><td>TCELL13:IMUX.IMUX.38</td></tr>
<tr><td>DIN_A52</td><td>input</td><td>TCELL13:IMUX.IMUX.12</td></tr>
<tr><td>DIN_A53</td><td>input</td><td>TCELL13:IMUX.IMUX.40</td></tr>
<tr><td>DIN_A54</td><td>input</td><td>TCELL13:IMUX.IMUX.13</td></tr>
<tr><td>DIN_A55</td><td>input</td><td>TCELL13:IMUX.IMUX.42</td></tr>
<tr><td>DIN_A56</td><td>input</td><td>TCELL14:IMUX.IMUX.23</td></tr>
<tr><td>DIN_A57</td><td>input</td><td>TCELL14:IMUX.IMUX.22</td></tr>
<tr><td>DIN_A58</td><td>input</td><td>TCELL14:IMUX.IMUX.4</td></tr>
<tr><td>DIN_A59</td><td>input</td><td>TCELL14:IMUX.IMUX.24</td></tr>
<tr><td>DIN_A6</td><td>input</td><td>TCELL11:IMUX.IMUX.31</td></tr>
<tr><td>DIN_A60</td><td>input</td><td>TCELL14:IMUX.IMUX.5</td></tr>
<tr><td>DIN_A61</td><td>input</td><td>TCELL14:IMUX.IMUX.26</td></tr>
<tr><td>DIN_A62</td><td>input</td><td>TCELL14:IMUX.IMUX.6</td></tr>
<tr><td>DIN_A63</td><td>input</td><td>TCELL14:IMUX.IMUX.28</td></tr>
<tr><td>DIN_A64</td><td>input</td><td>TCELL14:IMUX.IMUX.31</td></tr>
<tr><td>DIN_A65</td><td>input</td><td>TCELL14:IMUX.IMUX.30</td></tr>
<tr><td>DIN_A66</td><td>input</td><td>TCELL14:IMUX.IMUX.8</td></tr>
<tr><td>DIN_A67</td><td>input</td><td>TCELL14:IMUX.IMUX.32</td></tr>
<tr><td>DIN_A68</td><td>input</td><td>TCELL14:IMUX.IMUX.9</td></tr>
<tr><td>DIN_A69</td><td>input</td><td>TCELL14:IMUX.IMUX.34</td></tr>
<tr><td>DIN_A7</td><td>input</td><td>TCELL11:IMUX.IMUX.30</td></tr>
<tr><td>DIN_A70</td><td>input</td><td>TCELL14:IMUX.IMUX.10</td></tr>
<tr><td>DIN_A71</td><td>input</td><td>TCELL14:IMUX.IMUX.36</td></tr>
<tr><td>DIN_A8</td><td>input</td><td>TCELL11:IMUX.IMUX.8</td></tr>
<tr><td>DIN_A9</td><td>input</td><td>TCELL11:IMUX.IMUX.32</td></tr>
<tr><td>DIN_B0</td><td>input</td><td>TCELL26:IMUX.IMUX.4</td></tr>
<tr><td>DIN_B1</td><td>input</td><td>TCELL26:IMUX.IMUX.24</td></tr>
<tr><td>DIN_B10</td><td>input</td><td>TCELL26:IMUX.IMUX.9</td></tr>
<tr><td>DIN_B11</td><td>input</td><td>TCELL26:IMUX.IMUX.34</td></tr>
<tr><td>DIN_B12</td><td>input</td><td>TCELL26:IMUX.IMUX.10</td></tr>
<tr><td>DIN_B13</td><td>input</td><td>TCELL26:IMUX.IMUX.36</td></tr>
<tr><td>DIN_B14</td><td>input</td><td>TCELL26:IMUX.IMUX.39</td></tr>
<tr><td>DIN_B15</td><td>input</td><td>TCELL26:IMUX.IMUX.38</td></tr>
<tr><td>DIN_B16</td><td>input</td><td>TCELL27:IMUX.IMUX.2</td></tr>
<tr><td>DIN_B17</td><td>input</td><td>TCELL27:IMUX.IMUX.20</td></tr>
<tr><td>DIN_B18</td><td>input</td><td>TCELL27:IMUX.IMUX.4</td></tr>
<tr><td>DIN_B19</td><td>input</td><td>TCELL27:IMUX.IMUX.24</td></tr>
<tr><td>DIN_B2</td><td>input</td><td>TCELL26:IMUX.IMUX.5</td></tr>
<tr><td>DIN_B20</td><td>input</td><td>TCELL27:IMUX.IMUX.5</td></tr>
<tr><td>DIN_B21</td><td>input</td><td>TCELL27:IMUX.IMUX.26</td></tr>
<tr><td>DIN_B22</td><td>input</td><td>TCELL27:IMUX.IMUX.6</td></tr>
<tr><td>DIN_B23</td><td>input</td><td>TCELL27:IMUX.IMUX.28</td></tr>
<tr><td>DIN_B24</td><td>input</td><td>TCELL27:IMUX.IMUX.31</td></tr>
<tr><td>DIN_B25</td><td>input</td><td>TCELL27:IMUX.IMUX.30</td></tr>
<tr><td>DIN_B26</td><td>input</td><td>TCELL27:IMUX.IMUX.8</td></tr>
<tr><td>DIN_B27</td><td>input</td><td>TCELL27:IMUX.IMUX.32</td></tr>
<tr><td>DIN_B28</td><td>input</td><td>TCELL27:IMUX.IMUX.9</td></tr>
<tr><td>DIN_B29</td><td>input</td><td>TCELL27:IMUX.IMUX.34</td></tr>
<tr><td>DIN_B3</td><td>input</td><td>TCELL26:IMUX.IMUX.26</td></tr>
<tr><td>DIN_B30</td><td>input</td><td>TCELL27:IMUX.IMUX.10</td></tr>
<tr><td>DIN_B31</td><td>input</td><td>TCELL27:IMUX.IMUX.36</td></tr>
<tr><td>DIN_B32</td><td>input</td><td>TCELL27:IMUX.IMUX.39</td></tr>
<tr><td>DIN_B33</td><td>input</td><td>TCELL27:IMUX.IMUX.38</td></tr>
<tr><td>DIN_B34</td><td>input</td><td>TCELL27:IMUX.IMUX.12</td></tr>
<tr><td>DIN_B35</td><td>input</td><td>TCELL27:IMUX.IMUX.40</td></tr>
<tr><td>DIN_B36</td><td>input</td><td>TCELL27:IMUX.IMUX.13</td></tr>
<tr><td>DIN_B37</td><td>input</td><td>TCELL27:IMUX.IMUX.42</td></tr>
<tr><td>DIN_B38</td><td>input</td><td>TCELL27:IMUX.IMUX.14</td></tr>
<tr><td>DIN_B39</td><td>input</td><td>TCELL27:IMUX.IMUX.44</td></tr>
<tr><td>DIN_B4</td><td>input</td><td>TCELL26:IMUX.IMUX.6</td></tr>
<tr><td>DIN_B40</td><td>input</td><td>TCELL28:IMUX.IMUX.26</td></tr>
<tr><td>DIN_B41</td><td>input</td><td>TCELL28:IMUX.IMUX.6</td></tr>
<tr><td>DIN_B42</td><td>input</td><td>TCELL28:IMUX.IMUX.28</td></tr>
<tr><td>DIN_B43</td><td>input</td><td>TCELL28:IMUX.IMUX.31</td></tr>
<tr><td>DIN_B44</td><td>input</td><td>TCELL28:IMUX.IMUX.8</td></tr>
<tr><td>DIN_B45</td><td>input</td><td>TCELL28:IMUX.IMUX.32</td></tr>
<tr><td>DIN_B46</td><td>input</td><td>TCELL28:IMUX.IMUX.9</td></tr>
<tr><td>DIN_B47</td><td>input</td><td>TCELL28:IMUX.IMUX.34</td></tr>
<tr><td>DIN_B48</td><td>input</td><td>TCELL28:IMUX.IMUX.10</td></tr>
<tr><td>DIN_B49</td><td>input</td><td>TCELL28:IMUX.IMUX.36</td></tr>
<tr><td>DIN_B5</td><td>input</td><td>TCELL26:IMUX.IMUX.28</td></tr>
<tr><td>DIN_B50</td><td>input</td><td>TCELL28:IMUX.IMUX.39</td></tr>
<tr><td>DIN_B51</td><td>input</td><td>TCELL28:IMUX.IMUX.38</td></tr>
<tr><td>DIN_B52</td><td>input</td><td>TCELL28:IMUX.IMUX.12</td></tr>
<tr><td>DIN_B53</td><td>input</td><td>TCELL28:IMUX.IMUX.40</td></tr>
<tr><td>DIN_B54</td><td>input</td><td>TCELL28:IMUX.IMUX.13</td></tr>
<tr><td>DIN_B55</td><td>input</td><td>TCELL28:IMUX.IMUX.42</td></tr>
<tr><td>DIN_B56</td><td>input</td><td>TCELL29:IMUX.IMUX.23</td></tr>
<tr><td>DIN_B57</td><td>input</td><td>TCELL29:IMUX.IMUX.22</td></tr>
<tr><td>DIN_B58</td><td>input</td><td>TCELL29:IMUX.IMUX.4</td></tr>
<tr><td>DIN_B59</td><td>input</td><td>TCELL29:IMUX.IMUX.24</td></tr>
<tr><td>DIN_B6</td><td>input</td><td>TCELL26:IMUX.IMUX.31</td></tr>
<tr><td>DIN_B60</td><td>input</td><td>TCELL29:IMUX.IMUX.5</td></tr>
<tr><td>DIN_B61</td><td>input</td><td>TCELL29:IMUX.IMUX.26</td></tr>
<tr><td>DIN_B62</td><td>input</td><td>TCELL29:IMUX.IMUX.6</td></tr>
<tr><td>DIN_B63</td><td>input</td><td>TCELL29:IMUX.IMUX.28</td></tr>
<tr><td>DIN_B64</td><td>input</td><td>TCELL29:IMUX.IMUX.31</td></tr>
<tr><td>DIN_B65</td><td>input</td><td>TCELL29:IMUX.IMUX.30</td></tr>
<tr><td>DIN_B66</td><td>input</td><td>TCELL29:IMUX.IMUX.8</td></tr>
<tr><td>DIN_B67</td><td>input</td><td>TCELL29:IMUX.IMUX.32</td></tr>
<tr><td>DIN_B68</td><td>input</td><td>TCELL29:IMUX.IMUX.9</td></tr>
<tr><td>DIN_B69</td><td>input</td><td>TCELL29:IMUX.IMUX.34</td></tr>
<tr><td>DIN_B7</td><td>input</td><td>TCELL26:IMUX.IMUX.30</td></tr>
<tr><td>DIN_B70</td><td>input</td><td>TCELL29:IMUX.IMUX.10</td></tr>
<tr><td>DIN_B71</td><td>input</td><td>TCELL29:IMUX.IMUX.36</td></tr>
<tr><td>DIN_B8</td><td>input</td><td>TCELL26:IMUX.IMUX.8</td></tr>
<tr><td>DIN_B9</td><td>input</td><td>TCELL26:IMUX.IMUX.32</td></tr>
<tr><td>DOUT_A0</td><td>output</td><td>TCELL11:OUT.8.TMIN</td></tr>
<tr><td>DOUT_A1</td><td>output</td><td>TCELL11:OUT.9.TMIN</td></tr>
<tr><td>DOUT_A10</td><td>output</td><td>TCELL11:OUT.18.TMIN</td></tr>
<tr><td>DOUT_A11</td><td>output</td><td>TCELL11:OUT.19.TMIN</td></tr>
<tr><td>DOUT_A12</td><td>output</td><td>TCELL11:OUT.22.TMIN</td></tr>
<tr><td>DOUT_A13</td><td>output</td><td>TCELL11:OUT.24.TMIN</td></tr>
<tr><td>DOUT_A14</td><td>output</td><td>TCELL11:OUT.28.TMIN</td></tr>
<tr><td>DOUT_A15</td><td>output</td><td>TCELL11:OUT.29.TMIN</td></tr>
<tr><td>DOUT_A16</td><td>output</td><td>TCELL11:OUT.30.TMIN</td></tr>
<tr><td>DOUT_A17</td><td>output</td><td>TCELL12:OUT.0.TMIN</td></tr>
<tr><td>DOUT_A18</td><td>output</td><td>TCELL12:OUT.4.TMIN</td></tr>
<tr><td>DOUT_A19</td><td>output</td><td>TCELL12:OUT.5.TMIN</td></tr>
<tr><td>DOUT_A2</td><td>output</td><td>TCELL11:OUT.10.TMIN</td></tr>
<tr><td>DOUT_A20</td><td>output</td><td>TCELL12:OUT.8.TMIN</td></tr>
<tr><td>DOUT_A21</td><td>output</td><td>TCELL12:OUT.11.TMIN</td></tr>
<tr><td>DOUT_A22</td><td>output</td><td>TCELL12:OUT.12.TMIN</td></tr>
<tr><td>DOUT_A23</td><td>output</td><td>TCELL12:OUT.13.TMIN</td></tr>
<tr><td>DOUT_A24</td><td>output</td><td>TCELL12:OUT.14.TMIN</td></tr>
<tr><td>DOUT_A25</td><td>output</td><td>TCELL12:OUT.15.TMIN</td></tr>
<tr><td>DOUT_A26</td><td>output</td><td>TCELL12:OUT.16.TMIN</td></tr>
<tr><td>DOUT_A27</td><td>output</td><td>TCELL12:OUT.17.TMIN</td></tr>
<tr><td>DOUT_A28</td><td>output</td><td>TCELL12:OUT.18.TMIN</td></tr>
<tr><td>DOUT_A29</td><td>output</td><td>TCELL12:OUT.19.TMIN</td></tr>
<tr><td>DOUT_A3</td><td>output</td><td>TCELL11:OUT.11.TMIN</td></tr>
<tr><td>DOUT_A30</td><td>output</td><td>TCELL12:OUT.20.TMIN</td></tr>
<tr><td>DOUT_A31</td><td>output</td><td>TCELL12:OUT.21.TMIN</td></tr>
<tr><td>DOUT_A32</td><td>output</td><td>TCELL12:OUT.22.TMIN</td></tr>
<tr><td>DOUT_A33</td><td>output</td><td>TCELL12:OUT.23.TMIN</td></tr>
<tr><td>DOUT_A34</td><td>output</td><td>TCELL12:OUT.24.TMIN</td></tr>
<tr><td>DOUT_A35</td><td>output</td><td>TCELL12:OUT.25.TMIN</td></tr>
<tr><td>DOUT_A36</td><td>output</td><td>TCELL12:OUT.26.TMIN</td></tr>
<tr><td>DOUT_A37</td><td>output</td><td>TCELL12:OUT.27.TMIN</td></tr>
<tr><td>DOUT_A38</td><td>output</td><td>TCELL12:OUT.28.TMIN</td></tr>
<tr><td>DOUT_A39</td><td>output</td><td>TCELL13:OUT.1.TMIN</td></tr>
<tr><td>DOUT_A4</td><td>output</td><td>TCELL11:OUT.12.TMIN</td></tr>
<tr><td>DOUT_A40</td><td>output</td><td>TCELL13:OUT.7.TMIN</td></tr>
<tr><td>DOUT_A41</td><td>output</td><td>TCELL13:OUT.11.TMIN</td></tr>
<tr><td>DOUT_A42</td><td>output</td><td>TCELL13:OUT.13.TMIN</td></tr>
<tr><td>DOUT_A43</td><td>output</td><td>TCELL13:OUT.14.TMIN</td></tr>
<tr><td>DOUT_A44</td><td>output</td><td>TCELL13:OUT.15.TMIN</td></tr>
<tr><td>DOUT_A45</td><td>output</td><td>TCELL13:OUT.17.TMIN</td></tr>
<tr><td>DOUT_A46</td><td>output</td><td>TCELL13:OUT.18.TMIN</td></tr>
<tr><td>DOUT_A47</td><td>output</td><td>TCELL13:OUT.19.TMIN</td></tr>
<tr><td>DOUT_A48</td><td>output</td><td>TCELL13:OUT.20.TMIN</td></tr>
<tr><td>DOUT_A49</td><td>output</td><td>TCELL13:OUT.21.TMIN</td></tr>
<tr><td>DOUT_A5</td><td>output</td><td>TCELL11:OUT.13.TMIN</td></tr>
<tr><td>DOUT_A50</td><td>output</td><td>TCELL13:OUT.22.TMIN</td></tr>
<tr><td>DOUT_A51</td><td>output</td><td>TCELL13:OUT.23.TMIN</td></tr>
<tr><td>DOUT_A52</td><td>output</td><td>TCELL13:OUT.25.TMIN</td></tr>
<tr><td>DOUT_A53</td><td>output</td><td>TCELL13:OUT.27.TMIN</td></tr>
<tr><td>DOUT_A54</td><td>output</td><td>TCELL13:OUT.30.TMIN</td></tr>
<tr><td>DOUT_A55</td><td>output</td><td>TCELL14:OUT.0.TMIN</td></tr>
<tr><td>DOUT_A56</td><td>output</td><td>TCELL14:OUT.2.TMIN</td></tr>
<tr><td>DOUT_A57</td><td>output</td><td>TCELL14:OUT.4.TMIN</td></tr>
<tr><td>DOUT_A58</td><td>output</td><td>TCELL14:OUT.6.TMIN</td></tr>
<tr><td>DOUT_A59</td><td>output</td><td>TCELL14:OUT.8.TMIN</td></tr>
<tr><td>DOUT_A6</td><td>output</td><td>TCELL11:OUT.14.TMIN</td></tr>
<tr><td>DOUT_A60</td><td>output</td><td>TCELL14:OUT.10.TMIN</td></tr>
<tr><td>DOUT_A61</td><td>output</td><td>TCELL14:OUT.11.TMIN</td></tr>
<tr><td>DOUT_A62</td><td>output</td><td>TCELL14:OUT.12.TMIN</td></tr>
<tr><td>DOUT_A63</td><td>output</td><td>TCELL14:OUT.13.TMIN</td></tr>
<tr><td>DOUT_A64</td><td>output</td><td>TCELL14:OUT.14.TMIN</td></tr>
<tr><td>DOUT_A65</td><td>output</td><td>TCELL14:OUT.15.TMIN</td></tr>
<tr><td>DOUT_A66</td><td>output</td><td>TCELL14:OUT.16.TMIN</td></tr>
<tr><td>DOUT_A67</td><td>output</td><td>TCELL14:OUT.17.TMIN</td></tr>
<tr><td>DOUT_A68</td><td>output</td><td>TCELL14:OUT.18.TMIN</td></tr>
<tr><td>DOUT_A69</td><td>output</td><td>TCELL14:OUT.19.TMIN</td></tr>
<tr><td>DOUT_A7</td><td>output</td><td>TCELL11:OUT.15.TMIN</td></tr>
<tr><td>DOUT_A70</td><td>output</td><td>TCELL14:OUT.20.TMIN</td></tr>
<tr><td>DOUT_A71</td><td>output</td><td>TCELL14:OUT.24.TMIN</td></tr>
<tr><td>DOUT_A8</td><td>output</td><td>TCELL11:OUT.16.TMIN</td></tr>
<tr><td>DOUT_A9</td><td>output</td><td>TCELL11:OUT.17.TMIN</td></tr>
<tr><td>DOUT_B0</td><td>output</td><td>TCELL26:OUT.8.TMIN</td></tr>
<tr><td>DOUT_B1</td><td>output</td><td>TCELL26:OUT.9.TMIN</td></tr>
<tr><td>DOUT_B10</td><td>output</td><td>TCELL26:OUT.18.TMIN</td></tr>
<tr><td>DOUT_B11</td><td>output</td><td>TCELL26:OUT.19.TMIN</td></tr>
<tr><td>DOUT_B12</td><td>output</td><td>TCELL26:OUT.22.TMIN</td></tr>
<tr><td>DOUT_B13</td><td>output</td><td>TCELL26:OUT.24.TMIN</td></tr>
<tr><td>DOUT_B14</td><td>output</td><td>TCELL26:OUT.28.TMIN</td></tr>
<tr><td>DOUT_B15</td><td>output</td><td>TCELL26:OUT.29.TMIN</td></tr>
<tr><td>DOUT_B16</td><td>output</td><td>TCELL26:OUT.30.TMIN</td></tr>
<tr><td>DOUT_B17</td><td>output</td><td>TCELL27:OUT.0.TMIN</td></tr>
<tr><td>DOUT_B18</td><td>output</td><td>TCELL27:OUT.4.TMIN</td></tr>
<tr><td>DOUT_B19</td><td>output</td><td>TCELL27:OUT.5.TMIN</td></tr>
<tr><td>DOUT_B2</td><td>output</td><td>TCELL26:OUT.10.TMIN</td></tr>
<tr><td>DOUT_B20</td><td>output</td><td>TCELL27:OUT.8.TMIN</td></tr>
<tr><td>DOUT_B21</td><td>output</td><td>TCELL27:OUT.11.TMIN</td></tr>
<tr><td>DOUT_B22</td><td>output</td><td>TCELL27:OUT.12.TMIN</td></tr>
<tr><td>DOUT_B23</td><td>output</td><td>TCELL27:OUT.13.TMIN</td></tr>
<tr><td>DOUT_B24</td><td>output</td><td>TCELL27:OUT.14.TMIN</td></tr>
<tr><td>DOUT_B25</td><td>output</td><td>TCELL27:OUT.15.TMIN</td></tr>
<tr><td>DOUT_B26</td><td>output</td><td>TCELL27:OUT.16.TMIN</td></tr>
<tr><td>DOUT_B27</td><td>output</td><td>TCELL27:OUT.17.TMIN</td></tr>
<tr><td>DOUT_B28</td><td>output</td><td>TCELL27:OUT.18.TMIN</td></tr>
<tr><td>DOUT_B29</td><td>output</td><td>TCELL27:OUT.19.TMIN</td></tr>
<tr><td>DOUT_B3</td><td>output</td><td>TCELL26:OUT.11.TMIN</td></tr>
<tr><td>DOUT_B30</td><td>output</td><td>TCELL27:OUT.20.TMIN</td></tr>
<tr><td>DOUT_B31</td><td>output</td><td>TCELL27:OUT.21.TMIN</td></tr>
<tr><td>DOUT_B32</td><td>output</td><td>TCELL27:OUT.22.TMIN</td></tr>
<tr><td>DOUT_B33</td><td>output</td><td>TCELL27:OUT.23.TMIN</td></tr>
<tr><td>DOUT_B34</td><td>output</td><td>TCELL27:OUT.24.TMIN</td></tr>
<tr><td>DOUT_B35</td><td>output</td><td>TCELL27:OUT.25.TMIN</td></tr>
<tr><td>DOUT_B36</td><td>output</td><td>TCELL27:OUT.26.TMIN</td></tr>
<tr><td>DOUT_B37</td><td>output</td><td>TCELL27:OUT.27.TMIN</td></tr>
<tr><td>DOUT_B38</td><td>output</td><td>TCELL27:OUT.28.TMIN</td></tr>
<tr><td>DOUT_B39</td><td>output</td><td>TCELL28:OUT.1.TMIN</td></tr>
<tr><td>DOUT_B4</td><td>output</td><td>TCELL26:OUT.12.TMIN</td></tr>
<tr><td>DOUT_B40</td><td>output</td><td>TCELL28:OUT.7.TMIN</td></tr>
<tr><td>DOUT_B41</td><td>output</td><td>TCELL28:OUT.11.TMIN</td></tr>
<tr><td>DOUT_B42</td><td>output</td><td>TCELL28:OUT.13.TMIN</td></tr>
<tr><td>DOUT_B43</td><td>output</td><td>TCELL28:OUT.14.TMIN</td></tr>
<tr><td>DOUT_B44</td><td>output</td><td>TCELL28:OUT.15.TMIN</td></tr>
<tr><td>DOUT_B45</td><td>output</td><td>TCELL28:OUT.17.TMIN</td></tr>
<tr><td>DOUT_B46</td><td>output</td><td>TCELL28:OUT.18.TMIN</td></tr>
<tr><td>DOUT_B47</td><td>output</td><td>TCELL28:OUT.19.TMIN</td></tr>
<tr><td>DOUT_B48</td><td>output</td><td>TCELL28:OUT.20.TMIN</td></tr>
<tr><td>DOUT_B49</td><td>output</td><td>TCELL28:OUT.21.TMIN</td></tr>
<tr><td>DOUT_B5</td><td>output</td><td>TCELL26:OUT.13.TMIN</td></tr>
<tr><td>DOUT_B50</td><td>output</td><td>TCELL28:OUT.22.TMIN</td></tr>
<tr><td>DOUT_B51</td><td>output</td><td>TCELL28:OUT.23.TMIN</td></tr>
<tr><td>DOUT_B52</td><td>output</td><td>TCELL28:OUT.25.TMIN</td></tr>
<tr><td>DOUT_B53</td><td>output</td><td>TCELL28:OUT.27.TMIN</td></tr>
<tr><td>DOUT_B54</td><td>output</td><td>TCELL28:OUT.30.TMIN</td></tr>
<tr><td>DOUT_B55</td><td>output</td><td>TCELL29:OUT.0.TMIN</td></tr>
<tr><td>DOUT_B56</td><td>output</td><td>TCELL29:OUT.2.TMIN</td></tr>
<tr><td>DOUT_B57</td><td>output</td><td>TCELL29:OUT.4.TMIN</td></tr>
<tr><td>DOUT_B58</td><td>output</td><td>TCELL29:OUT.6.TMIN</td></tr>
<tr><td>DOUT_B59</td><td>output</td><td>TCELL29:OUT.8.TMIN</td></tr>
<tr><td>DOUT_B6</td><td>output</td><td>TCELL26:OUT.14.TMIN</td></tr>
<tr><td>DOUT_B60</td><td>output</td><td>TCELL29:OUT.10.TMIN</td></tr>
<tr><td>DOUT_B61</td><td>output</td><td>TCELL29:OUT.11.TMIN</td></tr>
<tr><td>DOUT_B62</td><td>output</td><td>TCELL29:OUT.12.TMIN</td></tr>
<tr><td>DOUT_B63</td><td>output</td><td>TCELL29:OUT.13.TMIN</td></tr>
<tr><td>DOUT_B64</td><td>output</td><td>TCELL29:OUT.14.TMIN</td></tr>
<tr><td>DOUT_B65</td><td>output</td><td>TCELL29:OUT.15.TMIN</td></tr>
<tr><td>DOUT_B66</td><td>output</td><td>TCELL29:OUT.16.TMIN</td></tr>
<tr><td>DOUT_B67</td><td>output</td><td>TCELL29:OUT.17.TMIN</td></tr>
<tr><td>DOUT_B68</td><td>output</td><td>TCELL29:OUT.18.TMIN</td></tr>
<tr><td>DOUT_B69</td><td>output</td><td>TCELL29:OUT.19.TMIN</td></tr>
<tr><td>DOUT_B7</td><td>output</td><td>TCELL26:OUT.15.TMIN</td></tr>
<tr><td>DOUT_B70</td><td>output</td><td>TCELL29:OUT.20.TMIN</td></tr>
<tr><td>DOUT_B71</td><td>output</td><td>TCELL29:OUT.24.TMIN</td></tr>
<tr><td>DOUT_B8</td><td>output</td><td>TCELL26:OUT.16.TMIN</td></tr>
<tr><td>DOUT_B9</td><td>output</td><td>TCELL26:OUT.17.TMIN</td></tr>
<tr><td>EN_A</td><td>input</td><td>TCELL13:IMUX.CTRL.5</td></tr>
<tr><td>EN_B</td><td>input</td><td>TCELL28:IMUX.CTRL.5</td></tr>
<tr><td>INJECT_DBITERR_A</td><td>input</td><td>TCELL12:IMUX.IMUX.47</td></tr>
<tr><td>INJECT_DBITERR_B</td><td>input</td><td>TCELL27:IMUX.IMUX.47</td></tr>
<tr><td>INJECT_SBITERR_A</td><td>input</td><td>TCELL12:IMUX.IMUX.46</td></tr>
<tr><td>INJECT_SBITERR_B</td><td>input</td><td>TCELL27:IMUX.IMUX.46</td></tr>
<tr><td>OREG_CAS_CE_A</td><td>input</td><td>TCELL12:IMUX.CTRL.1</td></tr>
<tr><td>OREG_CAS_CE_B</td><td>input</td><td>TCELL27:IMUX.CTRL.1</td></tr>
<tr><td>OREG_CE_A</td><td>input</td><td>TCELL12:IMUX.CTRL.5</td></tr>
<tr><td>OREG_CE_B</td><td>input</td><td>TCELL27:IMUX.CTRL.5</td></tr>
<tr><td>OREG_ECC_CE_A</td><td>input</td><td>TCELL12:IMUX.CTRL.4</td></tr>
<tr><td>OREG_ECC_CE_B</td><td>input</td><td>TCELL27:IMUX.CTRL.4</td></tr>
<tr><td>RDACCESS_A</td><td>output</td><td>TCELL12:OUT.6.TMIN</td></tr>
<tr><td>RDACCESS_B</td><td>output</td><td>TCELL27:OUT.6.TMIN</td></tr>
<tr><td>RDB_WR_A</td><td>input</td><td>TCELL13:IMUX.CTRL.4</td></tr>
<tr><td>RDB_WR_B</td><td>input</td><td>TCELL28:IMUX.CTRL.4</td></tr>
<tr><td>RST_A</td><td>input</td><td>TCELL13:IMUX.CTRL.1</td></tr>
<tr><td>RST_B</td><td>input</td><td>TCELL28:IMUX.CTRL.1</td></tr>
<tr><td>SBITERR_A</td><td>output</td><td>TCELL12:OUT.7.TMIN</td></tr>
<tr><td>SBITERR_B</td><td>output</td><td>TCELL27:OUT.7.TMIN</td></tr>
<tr><td>SHUTDOWN</td><td>input</td><td>TCELL12:IMUX.CTRL.3</td></tr>
<tr><td>SLEEP</td><td>input</td><td>TCELL12:IMUX.CTRL.0</td></tr>
<tr><td>TST_DEEPSLEEP_OUT</td><td>output</td><td>TCELL12:OUT.2.TMIN</td></tr>
<tr><td>TST_RING_ENB</td><td>input</td><td>TCELL14:IMUX.CTRL.6</td></tr>
<tr><td>TST_RING_OUT</td><td>output</td><td>TCELL14:OUT.22.TMIN</td></tr>
<tr><td>TST_RING_STARTB</td><td>input</td><td>TCELL14:IMUX.CTRL.5</td></tr>
<tr><td>TST_SHUTDOWN_OUT</td><td>output</td><td>TCELL12:OUT.3.TMIN</td></tr>
<tr><td>TST_SLEEP_OUT</td><td>output</td><td>TCELL12:OUT.1.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus URAM bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:OUT.0.TMIN</td><td>URAM0.DOUT_A0</td></tr>
<tr><td>TCELL0:OUT.1.TMIN</td><td>URAM0.DOUT_A1</td></tr>
<tr><td>TCELL0:OUT.2.TMIN</td><td>URAM0.DOUT_A2</td></tr>
<tr><td>TCELL0:OUT.3.TMIN</td><td>URAM0.DOUT_A3</td></tr>
<tr><td>TCELL0:OUT.4.TMIN</td><td>URAM0.DOUT_A4</td></tr>
<tr><td>TCELL0:OUT.5.TMIN</td><td>URAM0.DOUT_A5</td></tr>
<tr><td>TCELL0:OUT.6.TMIN</td><td>URAM0.DOUT_A6</td></tr>
<tr><td>TCELL0:OUT.7.TMIN</td><td>URAM0.DOUT_A7</td></tr>
<tr><td>TCELL0:OUT.8.TMIN</td><td>URAM0.DOUT_A8</td></tr>
<tr><td>TCELL0:OUT.9.TMIN</td><td>URAM0.DOUT_A9</td></tr>
<tr><td>TCELL0:OUT.10.TMIN</td><td>URAM0.DOUT_A10</td></tr>
<tr><td>TCELL0:OUT.11.TMIN</td><td>URAM0.DOUT_A11</td></tr>
<tr><td>TCELL0:OUT.14.TMIN</td><td>URAM0.DOUT_A12</td></tr>
<tr><td>TCELL0:OUT.16.TMIN</td><td>URAM0.DOUT_A13</td></tr>
<tr><td>TCELL0:OUT.20.TMIN</td><td>URAM0.DOUT_A14</td></tr>
<tr><td>TCELL0:OUT.21.TMIN</td><td>URAM0.DOUT_A15</td></tr>
<tr><td>TCELL0:OUT.22.TMIN</td><td>URAM0.DOUT_A16</td></tr>
<tr><td>TCELL0:OUT.23.TMIN</td><td>URAM0.DBITERR_A</td></tr>
<tr><td>TCELL0:OUT.24.TMIN</td><td>URAM0.DOUT_A17</td></tr>
<tr><td>TCELL0:OUT.25.TMIN</td><td>URAM0.TST_SLEEP_OUT</td></tr>
<tr><td>TCELL0:OUT.26.TMIN</td><td>URAM0.TST_DEEPSLEEP_OUT</td></tr>
<tr><td>TCELL0:OUT.27.TMIN</td><td>URAM0.TST_SHUTDOWN_OUT</td></tr>
<tr><td>TCELL0:OUT.28.TMIN</td><td>URAM0.DOUT_A18</td></tr>
<tr><td>TCELL0:OUT.29.TMIN</td><td>URAM0.DOUT_A19</td></tr>
<tr><td>TCELL0:OUT.30.TMIN</td><td>URAM0.RDACCESS_A</td></tr>
<tr><td>TCELL0:OUT.31.TMIN</td><td>URAM0.SBITERR_A</td></tr>
<tr><td>TCELL0:IMUX.CTRL.6</td><td>URAM0.SLEEP</td></tr>
<tr><td>TCELL0:IMUX.CTRL.7</td><td>URAM0.OREG_CAS_CE_A</td></tr>
<tr><td>TCELL0:IMUX.IMUX.0</td><td>URAM0.DIN_A0</td></tr>
<tr><td>TCELL0:IMUX.IMUX.1</td><td>URAM0.DIN_A2</td></tr>
<tr><td>TCELL0:IMUX.IMUX.2</td><td>URAM0.DIN_A4</td></tr>
<tr><td>TCELL0:IMUX.IMUX.4</td><td>URAM0.DIN_A8</td></tr>
<tr><td>TCELL0:IMUX.IMUX.5</td><td>URAM0.DIN_A10</td></tr>
<tr><td>TCELL0:IMUX.IMUX.6</td><td>URAM0.DIN_A12</td></tr>
<tr><td>TCELL0:IMUX.IMUX.8</td><td>URAM0.ADDR_A0</td></tr>
<tr><td>TCELL0:IMUX.IMUX.9</td><td>URAM0.ADDR_A2</td></tr>
<tr><td>TCELL0:IMUX.IMUX.10</td><td>URAM0.ADDR_A4</td></tr>
<tr><td>TCELL0:IMUX.IMUX.12</td><td>URAM0.ADDR_A8</td></tr>
<tr><td>TCELL0:IMUX.IMUX.13</td><td>URAM0.ADDR_A10</td></tr>
<tr><td>TCELL0:IMUX.IMUX.14</td><td>URAM0.DIN_A16</td></tr>
<tr><td>TCELL0:IMUX.IMUX.16</td><td>URAM0.DIN_A1</td></tr>
<tr><td>TCELL0:IMUX.IMUX.18</td><td>URAM0.DIN_A3</td></tr>
<tr><td>TCELL0:IMUX.IMUX.20</td><td>URAM0.DIN_A5</td></tr>
<tr><td>TCELL0:IMUX.IMUX.22</td><td>URAM0.DIN_A7</td></tr>
<tr><td>TCELL0:IMUX.IMUX.23</td><td>URAM0.DIN_A6</td></tr>
<tr><td>TCELL0:IMUX.IMUX.24</td><td>URAM0.DIN_A9</td></tr>
<tr><td>TCELL0:IMUX.IMUX.26</td><td>URAM0.DIN_A11</td></tr>
<tr><td>TCELL0:IMUX.IMUX.28</td><td>URAM0.DIN_A13</td></tr>
<tr><td>TCELL0:IMUX.IMUX.30</td><td>URAM0.DIN_A15</td></tr>
<tr><td>TCELL0:IMUX.IMUX.31</td><td>URAM0.DIN_A14</td></tr>
<tr><td>TCELL0:IMUX.IMUX.32</td><td>URAM0.ADDR_A1</td></tr>
<tr><td>TCELL0:IMUX.IMUX.34</td><td>URAM0.ADDR_A3</td></tr>
<tr><td>TCELL0:IMUX.IMUX.36</td><td>URAM0.ADDR_A5</td></tr>
<tr><td>TCELL0:IMUX.IMUX.38</td><td>URAM0.ADDR_A7</td></tr>
<tr><td>TCELL0:IMUX.IMUX.39</td><td>URAM0.ADDR_A6</td></tr>
<tr><td>TCELL0:IMUX.IMUX.40</td><td>URAM0.ADDR_A9</td></tr>
<tr><td>TCELL0:IMUX.IMUX.42</td><td>URAM0.ADDR_A11</td></tr>
<tr><td>TCELL0:IMUX.IMUX.44</td><td>URAM0.DIN_A17</td></tr>
<tr><td>TCELL1:OUT.0.TMIN</td><td>URAM0.DOUT_A20</td></tr>
<tr><td>TCELL1:OUT.3.TMIN</td><td>URAM0.DOUT_A21</td></tr>
<tr><td>TCELL1:OUT.4.TMIN</td><td>URAM0.DOUT_A22</td></tr>
<tr><td>TCELL1:OUT.5.TMIN</td><td>URAM0.DOUT_A23</td></tr>
<tr><td>TCELL1:OUT.6.TMIN</td><td>URAM0.DOUT_A24</td></tr>
<tr><td>TCELL1:OUT.7.TMIN</td><td>URAM0.DOUT_A25</td></tr>
<tr><td>TCELL1:OUT.8.TMIN</td><td>URAM0.DOUT_A26</td></tr>
<tr><td>TCELL1:OUT.9.TMIN</td><td>URAM0.DOUT_A27</td></tr>
<tr><td>TCELL1:OUT.10.TMIN</td><td>URAM0.DOUT_A28</td></tr>
<tr><td>TCELL1:OUT.11.TMIN</td><td>URAM0.DOUT_A29</td></tr>
<tr><td>TCELL1:OUT.12.TMIN</td><td>URAM0.DOUT_A30</td></tr>
<tr><td>TCELL1:OUT.13.TMIN</td><td>URAM0.DOUT_A31</td></tr>
<tr><td>TCELL1:OUT.14.TMIN</td><td>URAM0.DOUT_A32</td></tr>
<tr><td>TCELL1:OUT.15.TMIN</td><td>URAM0.DOUT_A33</td></tr>
<tr><td>TCELL1:OUT.16.TMIN</td><td>URAM0.DOUT_A34</td></tr>
<tr><td>TCELL1:OUT.17.TMIN</td><td>URAM0.DOUT_A35</td></tr>
<tr><td>TCELL1:OUT.18.TMIN</td><td>URAM0.DOUT_A36</td></tr>
<tr><td>TCELL1:OUT.19.TMIN</td><td>URAM0.DOUT_A37</td></tr>
<tr><td>TCELL1:OUT.20.TMIN</td><td>URAM0.DOUT_A38</td></tr>
<tr><td>TCELL1:OUT.25.TMIN</td><td>URAM0.DOUT_A39</td></tr>
<tr><td>TCELL1:OUT.31.TMIN</td><td>URAM0.DOUT_A40</td></tr>
<tr><td>TCELL1:IMUX.CTRL.0</td><td>URAM0.DEEPSLEEP</td></tr>
<tr><td>TCELL1:IMUX.CTRL.1</td><td>URAM0.SHUTDOWN</td></tr>
<tr><td>TCELL1:IMUX.CTRL.2</td><td>URAM0.OREG_ECC_CE_A</td></tr>
<tr><td>TCELL1:IMUX.CTRL.3</td><td>URAM0.OREG_CE_A</td></tr>
<tr><td>TCELL1:IMUX.CTRL.7</td><td>URAM0.RST_A</td></tr>
<tr><td>TCELL1:IMUX.IMUX.0</td><td>URAM0.DIN_A18</td></tr>
<tr><td>TCELL1:IMUX.IMUX.1</td><td>URAM0.DIN_A20</td></tr>
<tr><td>TCELL1:IMUX.IMUX.2</td><td>URAM0.DIN_A22</td></tr>
<tr><td>TCELL1:IMUX.IMUX.4</td><td>URAM0.DIN_A26</td></tr>
<tr><td>TCELL1:IMUX.IMUX.5</td><td>URAM0.DIN_A28</td></tr>
<tr><td>TCELL1:IMUX.IMUX.6</td><td>URAM0.DIN_A30</td></tr>
<tr><td>TCELL1:IMUX.IMUX.8</td><td>URAM0.DIN_A34</td></tr>
<tr><td>TCELL1:IMUX.IMUX.9</td><td>URAM0.DIN_A36</td></tr>
<tr><td>TCELL1:IMUX.IMUX.10</td><td>URAM0.DIN_A38</td></tr>
<tr><td>TCELL1:IMUX.IMUX.12</td><td>URAM0.ADDR_A12</td></tr>
<tr><td>TCELL1:IMUX.IMUX.13</td><td>URAM0.ADDR_A14</td></tr>
<tr><td>TCELL1:IMUX.IMUX.14</td><td>URAM0.ADDR_A16</td></tr>
<tr><td>TCELL1:IMUX.IMUX.16</td><td>URAM0.DIN_A19</td></tr>
<tr><td>TCELL1:IMUX.IMUX.18</td><td>URAM0.DIN_A21</td></tr>
<tr><td>TCELL1:IMUX.IMUX.20</td><td>URAM0.DIN_A23</td></tr>
<tr><td>TCELL1:IMUX.IMUX.22</td><td>URAM0.DIN_A25</td></tr>
<tr><td>TCELL1:IMUX.IMUX.23</td><td>URAM0.DIN_A24</td></tr>
<tr><td>TCELL1:IMUX.IMUX.24</td><td>URAM0.DIN_A27</td></tr>
<tr><td>TCELL1:IMUX.IMUX.26</td><td>URAM0.DIN_A29</td></tr>
<tr><td>TCELL1:IMUX.IMUX.28</td><td>URAM0.DIN_A31</td></tr>
<tr><td>TCELL1:IMUX.IMUX.30</td><td>URAM0.DIN_A33</td></tr>
<tr><td>TCELL1:IMUX.IMUX.31</td><td>URAM0.DIN_A32</td></tr>
<tr><td>TCELL1:IMUX.IMUX.32</td><td>URAM0.DIN_A35</td></tr>
<tr><td>TCELL1:IMUX.IMUX.34</td><td>URAM0.DIN_A37</td></tr>
<tr><td>TCELL1:IMUX.IMUX.36</td><td>URAM0.DIN_A39</td></tr>
<tr><td>TCELL1:IMUX.IMUX.38</td><td>URAM0.INJECT_SBITERR_A</td></tr>
<tr><td>TCELL1:IMUX.IMUX.39</td><td>URAM0.INJECT_DBITERR_A</td></tr>
<tr><td>TCELL1:IMUX.IMUX.40</td><td>URAM0.ADDR_A13</td></tr>
<tr><td>TCELL1:IMUX.IMUX.42</td><td>URAM0.ADDR_A15</td></tr>
<tr><td>TCELL1:IMUX.IMUX.44</td><td>URAM0.ADDR_A17</td></tr>
<tr><td>TCELL1:IMUX.IMUX.46</td><td>URAM0.ADDR_A19</td></tr>
<tr><td>TCELL1:IMUX.IMUX.47</td><td>URAM0.ADDR_A18</td></tr>
<tr><td>TCELL2:OUT.3.TMIN</td><td>URAM0.DOUT_A41</td></tr>
<tr><td>TCELL2:OUT.5.TMIN</td><td>URAM0.DOUT_A42</td></tr>
<tr><td>TCELL2:OUT.6.TMIN</td><td>URAM0.DOUT_A43</td></tr>
<tr><td>TCELL2:OUT.7.TMIN</td><td>URAM0.DOUT_A44</td></tr>
<tr><td>TCELL2:OUT.9.TMIN</td><td>URAM0.DOUT_A45</td></tr>
<tr><td>TCELL2:OUT.10.TMIN</td><td>URAM0.DOUT_A46</td></tr>
<tr><td>TCELL2:OUT.11.TMIN</td><td>URAM0.DOUT_A47</td></tr>
<tr><td>TCELL2:OUT.12.TMIN</td><td>URAM0.DOUT_A48</td></tr>
<tr><td>TCELL2:OUT.13.TMIN</td><td>URAM0.DOUT_A49</td></tr>
<tr><td>TCELL2:OUT.14.TMIN</td><td>URAM0.DOUT_A50</td></tr>
<tr><td>TCELL2:OUT.15.TMIN</td><td>URAM0.DOUT_A51</td></tr>
<tr><td>TCELL2:OUT.17.TMIN</td><td>URAM0.DOUT_A52</td></tr>
<tr><td>TCELL2:OUT.19.TMIN</td><td>URAM0.DOUT_A53</td></tr>
<tr><td>TCELL2:OUT.22.TMIN</td><td>URAM0.DOUT_A54</td></tr>
<tr><td>TCELL2:OUT.24.TMIN</td><td>URAM0.DOUT_A55</td></tr>
<tr><td>TCELL2:OUT.26.TMIN</td><td>URAM0.DOUT_A56</td></tr>
<tr><td>TCELL2:OUT.28.TMIN</td><td>URAM0.DOUT_A57</td></tr>
<tr><td>TCELL2:OUT.30.TMIN</td><td>URAM0.DOUT_A58</td></tr>
<tr><td>TCELL2:IMUX.CTRL.2</td><td>URAM0.RDB_WR_A</td></tr>
<tr><td>TCELL2:IMUX.CTRL.3</td><td>URAM0.EN_A</td></tr>
<tr><td>TCELL2:IMUX.CTRL.4</td><td>URAM0.CLK</td></tr>
<tr><td>TCELL2:IMUX.IMUX.0</td><td>URAM0.ADDR_A20</td></tr>
<tr><td>TCELL2:IMUX.IMUX.1</td><td>URAM0.ADDR_A22</td></tr>
<tr><td>TCELL2:IMUX.IMUX.2</td><td>URAM0.DIN_A41</td></tr>
<tr><td>TCELL2:IMUX.IMUX.4</td><td>URAM0.DIN_A44</td></tr>
<tr><td>TCELL2:IMUX.IMUX.5</td><td>URAM0.DIN_A46</td></tr>
<tr><td>TCELL2:IMUX.IMUX.6</td><td>URAM0.DIN_A48</td></tr>
<tr><td>TCELL2:IMUX.IMUX.8</td><td>URAM0.DIN_A52</td></tr>
<tr><td>TCELL2:IMUX.IMUX.9</td><td>URAM0.DIN_A54</td></tr>
<tr><td>TCELL2:IMUX.IMUX.10</td><td>URAM0.BWE_A0</td></tr>
<tr><td>TCELL2:IMUX.IMUX.12</td><td>URAM0.BWE_A4</td></tr>
<tr><td>TCELL2:IMUX.IMUX.13</td><td>URAM0.BWE_A6</td></tr>
<tr><td>TCELL2:IMUX.IMUX.14</td><td>URAM0.BWE_A8</td></tr>
<tr><td>TCELL2:IMUX.IMUX.16</td><td>URAM0.ADDR_A21</td></tr>
<tr><td>TCELL2:IMUX.IMUX.18</td><td>URAM0.DIN_A40</td></tr>
<tr><td>TCELL2:IMUX.IMUX.20</td><td>URAM0.DIN_A42</td></tr>
<tr><td>TCELL2:IMUX.IMUX.23</td><td>URAM0.DIN_A43</td></tr>
<tr><td>TCELL2:IMUX.IMUX.24</td><td>URAM0.DIN_A45</td></tr>
<tr><td>TCELL2:IMUX.IMUX.26</td><td>URAM0.DIN_A47</td></tr>
<tr><td>TCELL2:IMUX.IMUX.28</td><td>URAM0.DIN_A49</td></tr>
<tr><td>TCELL2:IMUX.IMUX.30</td><td>URAM0.DIN_A51</td></tr>
<tr><td>TCELL2:IMUX.IMUX.31</td><td>URAM0.DIN_A50</td></tr>
<tr><td>TCELL2:IMUX.IMUX.32</td><td>URAM0.DIN_A53</td></tr>
<tr><td>TCELL2:IMUX.IMUX.34</td><td>URAM0.DIN_A55</td></tr>
<tr><td>TCELL2:IMUX.IMUX.36</td><td>URAM0.BWE_A1</td></tr>
<tr><td>TCELL2:IMUX.IMUX.38</td><td>URAM0.BWE_A3</td></tr>
<tr><td>TCELL2:IMUX.IMUX.39</td><td>URAM0.BWE_A2</td></tr>
<tr><td>TCELL2:IMUX.IMUX.40</td><td>URAM0.BWE_A5</td></tr>
<tr><td>TCELL2:IMUX.IMUX.42</td><td>URAM0.BWE_A7</td></tr>
<tr><td>TCELL2:IMUX.IMUX.46</td><td>URAM0.DIN_A57</td></tr>
<tr><td>TCELL2:IMUX.IMUX.47</td><td>URAM0.DIN_A56</td></tr>
<tr><td>TCELL3:OUT.0.TMIN</td><td>URAM0.DOUT_A59</td></tr>
<tr><td>TCELL3:OUT.2.TMIN</td><td>URAM0.DOUT_A60</td></tr>
<tr><td>TCELL3:OUT.3.TMIN</td><td>URAM0.DOUT_A61</td></tr>
<tr><td>TCELL3:OUT.4.TMIN</td><td>URAM0.DOUT_A62</td></tr>
<tr><td>TCELL3:OUT.5.TMIN</td><td>URAM0.DOUT_A63</td></tr>
<tr><td>TCELL3:OUT.6.TMIN</td><td>URAM0.DOUT_A64</td></tr>
<tr><td>TCELL3:OUT.7.TMIN</td><td>URAM0.DOUT_A65</td></tr>
<tr><td>TCELL3:OUT.8.TMIN</td><td>URAM0.DOUT_A66</td></tr>
<tr><td>TCELL3:OUT.9.TMIN</td><td>URAM0.DOUT_A67</td></tr>
<tr><td>TCELL3:OUT.10.TMIN</td><td>URAM0.DOUT_A68</td></tr>
<tr><td>TCELL3:OUT.11.TMIN</td><td>URAM0.DOUT_A69</td></tr>
<tr><td>TCELL3:OUT.12.TMIN</td><td>URAM0.DOUT_A70</td></tr>
<tr><td>TCELL3:OUT.14.TMIN</td><td>URAM0.TST_RING_OUT</td></tr>
<tr><td>TCELL3:OUT.16.TMIN</td><td>URAM0.DOUT_A71</td></tr>
<tr><td>TCELL3:OUT.24.TMIN</td><td>URAM1.DOUT_A0</td></tr>
<tr><td>TCELL3:OUT.25.TMIN</td><td>URAM1.DOUT_A1</td></tr>
<tr><td>TCELL3:OUT.26.TMIN</td><td>URAM1.DOUT_A2</td></tr>
<tr><td>TCELL3:OUT.27.TMIN</td><td>URAM1.DOUT_A3</td></tr>
<tr><td>TCELL3:OUT.28.TMIN</td><td>URAM1.DOUT_A4</td></tr>
<tr><td>TCELL3:OUT.29.TMIN</td><td>URAM1.DOUT_A5</td></tr>
<tr><td>TCELL3:OUT.30.TMIN</td><td>URAM1.DOUT_A6</td></tr>
<tr><td>TCELL3:OUT.31.TMIN</td><td>URAM1.DOUT_A7</td></tr>
<tr><td>TCELL3:IMUX.CTRL.3</td><td>URAM0.TST_RING_STARTB</td></tr>
<tr><td>TCELL3:IMUX.CTRL.4</td><td>URAM0.TST_RING_ENB</td></tr>
<tr><td>TCELL3:IMUX.IMUX.0</td><td>URAM0.DIN_A58</td></tr>
<tr><td>TCELL3:IMUX.IMUX.1</td><td>URAM0.DIN_A60</td></tr>
<tr><td>TCELL3:IMUX.IMUX.2</td><td>URAM0.DIN_A62</td></tr>
<tr><td>TCELL3:IMUX.IMUX.4</td><td>URAM0.DIN_A66</td></tr>
<tr><td>TCELL3:IMUX.IMUX.5</td><td>URAM0.DIN_A68</td></tr>
<tr><td>TCELL3:IMUX.IMUX.6</td><td>URAM0.DIN_A70</td></tr>
<tr><td>TCELL3:IMUX.IMUX.12</td><td>URAM1.DIN_A0</td></tr>
<tr><td>TCELL3:IMUX.IMUX.13</td><td>URAM1.DIN_A2</td></tr>
<tr><td>TCELL3:IMUX.IMUX.14</td><td>URAM1.DIN_A4</td></tr>
<tr><td>TCELL3:IMUX.IMUX.16</td><td>URAM0.DIN_A59</td></tr>
<tr><td>TCELL3:IMUX.IMUX.18</td><td>URAM0.DIN_A61</td></tr>
<tr><td>TCELL3:IMUX.IMUX.20</td><td>URAM0.DIN_A63</td></tr>
<tr><td>TCELL3:IMUX.IMUX.22</td><td>URAM0.DIN_A65</td></tr>
<tr><td>TCELL3:IMUX.IMUX.23</td><td>URAM0.DIN_A64</td></tr>
<tr><td>TCELL3:IMUX.IMUX.24</td><td>URAM0.DIN_A67</td></tr>
<tr><td>TCELL3:IMUX.IMUX.26</td><td>URAM0.DIN_A69</td></tr>
<tr><td>TCELL3:IMUX.IMUX.28</td><td>URAM0.DIN_A71</td></tr>
<tr><td>TCELL3:IMUX.IMUX.40</td><td>URAM1.DIN_A1</td></tr>
<tr><td>TCELL3:IMUX.IMUX.42</td><td>URAM1.DIN_A3</td></tr>
<tr><td>TCELL3:IMUX.IMUX.44</td><td>URAM1.DIN_A5</td></tr>
<tr><td>TCELL3:IMUX.IMUX.46</td><td>URAM1.DIN_A7</td></tr>
<tr><td>TCELL3:IMUX.IMUX.47</td><td>URAM1.DIN_A6</td></tr>
<tr><td>TCELL4:OUT.0.TMIN</td><td>URAM1.DOUT_A8</td></tr>
<tr><td>TCELL4:OUT.1.TMIN</td><td>URAM1.DOUT_A9</td></tr>
<tr><td>TCELL4:OUT.2.TMIN</td><td>URAM1.DOUT_A10</td></tr>
<tr><td>TCELL4:OUT.3.TMIN</td><td>URAM1.DOUT_A11</td></tr>
<tr><td>TCELL4:OUT.6.TMIN</td><td>URAM1.DOUT_A12</td></tr>
<tr><td>TCELL4:OUT.8.TMIN</td><td>URAM1.DOUT_A13</td></tr>
<tr><td>TCELL4:OUT.12.TMIN</td><td>URAM1.DOUT_A14</td></tr>
<tr><td>TCELL4:OUT.13.TMIN</td><td>URAM1.DOUT_A15</td></tr>
<tr><td>TCELL4:OUT.14.TMIN</td><td>URAM1.DOUT_A16</td></tr>
<tr><td>TCELL4:OUT.15.TMIN</td><td>URAM1.DBITERR_A</td></tr>
<tr><td>TCELL4:OUT.16.TMIN</td><td>URAM1.DOUT_A17</td></tr>
<tr><td>TCELL4:OUT.17.TMIN</td><td>URAM1.TST_SLEEP_OUT</td></tr>
<tr><td>TCELL4:OUT.18.TMIN</td><td>URAM1.TST_DEEPSLEEP_OUT</td></tr>
<tr><td>TCELL4:OUT.19.TMIN</td><td>URAM1.TST_SHUTDOWN_OUT</td></tr>
<tr><td>TCELL4:OUT.20.TMIN</td><td>URAM1.DOUT_A18</td></tr>
<tr><td>TCELL4:OUT.21.TMIN</td><td>URAM1.DOUT_A19</td></tr>
<tr><td>TCELL4:OUT.22.TMIN</td><td>URAM1.RDACCESS_A</td></tr>
<tr><td>TCELL4:OUT.23.TMIN</td><td>URAM1.SBITERR_A</td></tr>
<tr><td>TCELL4:OUT.24.TMIN</td><td>URAM1.DOUT_A20</td></tr>
<tr><td>TCELL4:OUT.27.TMIN</td><td>URAM1.DOUT_A21</td></tr>
<tr><td>TCELL4:OUT.28.TMIN</td><td>URAM1.DOUT_A22</td></tr>
<tr><td>TCELL4:OUT.29.TMIN</td><td>URAM1.DOUT_A23</td></tr>
<tr><td>TCELL4:OUT.30.TMIN</td><td>URAM1.DOUT_A24</td></tr>
<tr><td>TCELL4:OUT.31.TMIN</td><td>URAM1.DOUT_A25</td></tr>
<tr><td>TCELL4:IMUX.CTRL.4</td><td>URAM1.SLEEP</td></tr>
<tr><td>TCELL4:IMUX.CTRL.5</td><td>URAM1.OREG_CAS_CE_A</td></tr>
<tr><td>TCELL4:IMUX.CTRL.6</td><td>URAM1.DEEPSLEEP</td></tr>
<tr><td>TCELL4:IMUX.CTRL.7</td><td>URAM1.SHUTDOWN</td></tr>
<tr><td>TCELL4:IMUX.IMUX.0</td><td>URAM1.DIN_A8</td></tr>
<tr><td>TCELL4:IMUX.IMUX.1</td><td>URAM1.DIN_A10</td></tr>
<tr><td>TCELL4:IMUX.IMUX.2</td><td>URAM1.DIN_A12</td></tr>
<tr><td>TCELL4:IMUX.IMUX.4</td><td>URAM1.ADDR_A0</td></tr>
<tr><td>TCELL4:IMUX.IMUX.5</td><td>URAM1.ADDR_A2</td></tr>
<tr><td>TCELL4:IMUX.IMUX.6</td><td>URAM1.ADDR_A4</td></tr>
<tr><td>TCELL4:IMUX.IMUX.8</td><td>URAM1.ADDR_A8</td></tr>
<tr><td>TCELL4:IMUX.IMUX.9</td><td>URAM1.ADDR_A10</td></tr>
<tr><td>TCELL4:IMUX.IMUX.10</td><td>URAM1.DIN_A16</td></tr>
<tr><td>TCELL4:IMUX.IMUX.12</td><td>URAM1.DIN_A18</td></tr>
<tr><td>TCELL4:IMUX.IMUX.13</td><td>URAM1.DIN_A20</td></tr>
<tr><td>TCELL4:IMUX.IMUX.14</td><td>URAM1.DIN_A22</td></tr>
<tr><td>TCELL4:IMUX.IMUX.16</td><td>URAM1.DIN_A9</td></tr>
<tr><td>TCELL4:IMUX.IMUX.18</td><td>URAM1.DIN_A11</td></tr>
<tr><td>TCELL4:IMUX.IMUX.20</td><td>URAM1.DIN_A13</td></tr>
<tr><td>TCELL4:IMUX.IMUX.22</td><td>URAM1.DIN_A15</td></tr>
<tr><td>TCELL4:IMUX.IMUX.23</td><td>URAM1.DIN_A14</td></tr>
<tr><td>TCELL4:IMUX.IMUX.24</td><td>URAM1.ADDR_A1</td></tr>
<tr><td>TCELL4:IMUX.IMUX.26</td><td>URAM1.ADDR_A3</td></tr>
<tr><td>TCELL4:IMUX.IMUX.28</td><td>URAM1.ADDR_A5</td></tr>
<tr><td>TCELL4:IMUX.IMUX.30</td><td>URAM1.ADDR_A7</td></tr>
<tr><td>TCELL4:IMUX.IMUX.31</td><td>URAM1.ADDR_A6</td></tr>
<tr><td>TCELL4:IMUX.IMUX.32</td><td>URAM1.ADDR_A9</td></tr>
<tr><td>TCELL4:IMUX.IMUX.34</td><td>URAM1.ADDR_A11</td></tr>
<tr><td>TCELL4:IMUX.IMUX.36</td><td>URAM1.DIN_A17</td></tr>
<tr><td>TCELL4:IMUX.IMUX.40</td><td>URAM1.DIN_A19</td></tr>
<tr><td>TCELL4:IMUX.IMUX.42</td><td>URAM1.DIN_A21</td></tr>
<tr><td>TCELL4:IMUX.IMUX.44</td><td>URAM1.DIN_A23</td></tr>
<tr><td>TCELL4:IMUX.IMUX.46</td><td>URAM1.DIN_A25</td></tr>
<tr><td>TCELL4:IMUX.IMUX.47</td><td>URAM1.DIN_A24</td></tr>
<tr><td>TCELL5:OUT.0.TMIN</td><td>URAM1.DOUT_A26</td></tr>
<tr><td>TCELL5:OUT.1.TMIN</td><td>URAM1.DOUT_A27</td></tr>
<tr><td>TCELL5:OUT.2.TMIN</td><td>URAM1.DOUT_A28</td></tr>
<tr><td>TCELL5:OUT.3.TMIN</td><td>URAM1.DOUT_A29</td></tr>
<tr><td>TCELL5:OUT.4.TMIN</td><td>URAM1.DOUT_A30</td></tr>
<tr><td>TCELL5:OUT.5.TMIN</td><td>URAM1.DOUT_A31</td></tr>
<tr><td>TCELL5:OUT.6.TMIN</td><td>URAM1.DOUT_A32</td></tr>
<tr><td>TCELL5:OUT.7.TMIN</td><td>URAM1.DOUT_A33</td></tr>
<tr><td>TCELL5:OUT.8.TMIN</td><td>URAM1.DOUT_A34</td></tr>
<tr><td>TCELL5:OUT.9.TMIN</td><td>URAM1.DOUT_A35</td></tr>
<tr><td>TCELL5:OUT.10.TMIN</td><td>URAM1.DOUT_A36</td></tr>
<tr><td>TCELL5:OUT.11.TMIN</td><td>URAM1.DOUT_A37</td></tr>
<tr><td>TCELL5:OUT.12.TMIN</td><td>URAM1.DOUT_A38</td></tr>
<tr><td>TCELL5:OUT.17.TMIN</td><td>URAM1.DOUT_A39</td></tr>
<tr><td>TCELL5:OUT.23.TMIN</td><td>URAM1.DOUT_A40</td></tr>
<tr><td>TCELL5:OUT.27.TMIN</td><td>URAM1.DOUT_A41</td></tr>
<tr><td>TCELL5:OUT.29.TMIN</td><td>URAM1.DOUT_A42</td></tr>
<tr><td>TCELL5:OUT.30.TMIN</td><td>URAM1.DOUT_A43</td></tr>
<tr><td>TCELL5:OUT.31.TMIN</td><td>URAM1.DOUT_A44</td></tr>
<tr><td>TCELL5:IMUX.CTRL.0</td><td>URAM1.OREG_ECC_CE_A</td></tr>
<tr><td>TCELL5:IMUX.CTRL.1</td><td>URAM1.OREG_CE_A</td></tr>
<tr><td>TCELL5:IMUX.CTRL.5</td><td>URAM1.RST_A</td></tr>
<tr><td>TCELL5:IMUX.IMUX.0</td><td>URAM1.DIN_A26</td></tr>
<tr><td>TCELL5:IMUX.IMUX.1</td><td>URAM1.DIN_A28</td></tr>
<tr><td>TCELL5:IMUX.IMUX.2</td><td>URAM1.DIN_A30</td></tr>
<tr><td>TCELL5:IMUX.IMUX.4</td><td>URAM1.DIN_A34</td></tr>
<tr><td>TCELL5:IMUX.IMUX.5</td><td>URAM1.DIN_A36</td></tr>
<tr><td>TCELL5:IMUX.IMUX.6</td><td>URAM1.DIN_A38</td></tr>
<tr><td>TCELL5:IMUX.IMUX.8</td><td>URAM1.ADDR_A12</td></tr>
<tr><td>TCELL5:IMUX.IMUX.9</td><td>URAM1.ADDR_A14</td></tr>
<tr><td>TCELL5:IMUX.IMUX.10</td><td>URAM1.ADDR_A16</td></tr>
<tr><td>TCELL5:IMUX.IMUX.12</td><td>URAM1.ADDR_A20</td></tr>
<tr><td>TCELL5:IMUX.IMUX.13</td><td>URAM1.ADDR_A22</td></tr>
<tr><td>TCELL5:IMUX.IMUX.14</td><td>URAM1.DIN_A41</td></tr>
<tr><td>TCELL5:IMUX.IMUX.16</td><td>URAM1.DIN_A27</td></tr>
<tr><td>TCELL5:IMUX.IMUX.18</td><td>URAM1.DIN_A29</td></tr>
<tr><td>TCELL5:IMUX.IMUX.20</td><td>URAM1.DIN_A31</td></tr>
<tr><td>TCELL5:IMUX.IMUX.22</td><td>URAM1.DIN_A33</td></tr>
<tr><td>TCELL5:IMUX.IMUX.23</td><td>URAM1.DIN_A32</td></tr>
<tr><td>TCELL5:IMUX.IMUX.24</td><td>URAM1.DIN_A35</td></tr>
<tr><td>TCELL5:IMUX.IMUX.26</td><td>URAM1.DIN_A37</td></tr>
<tr><td>TCELL5:IMUX.IMUX.28</td><td>URAM1.DIN_A39</td></tr>
<tr><td>TCELL5:IMUX.IMUX.30</td><td>URAM1.INJECT_SBITERR_A</td></tr>
<tr><td>TCELL5:IMUX.IMUX.31</td><td>URAM1.INJECT_DBITERR_A</td></tr>
<tr><td>TCELL5:IMUX.IMUX.32</td><td>URAM1.ADDR_A13</td></tr>
<tr><td>TCELL5:IMUX.IMUX.34</td><td>URAM1.ADDR_A15</td></tr>
<tr><td>TCELL5:IMUX.IMUX.36</td><td>URAM1.ADDR_A17</td></tr>
<tr><td>TCELL5:IMUX.IMUX.38</td><td>URAM1.ADDR_A19</td></tr>
<tr><td>TCELL5:IMUX.IMUX.39</td><td>URAM1.ADDR_A18</td></tr>
<tr><td>TCELL5:IMUX.IMUX.40</td><td>URAM1.ADDR_A21</td></tr>
<tr><td>TCELL5:IMUX.IMUX.42</td><td>URAM1.DIN_A40</td></tr>
<tr><td>TCELL5:IMUX.IMUX.44</td><td>URAM1.DIN_A42</td></tr>
<tr><td>TCELL5:IMUX.IMUX.47</td><td>URAM1.DIN_A43</td></tr>
<tr><td>TCELL6:OUT.1.TMIN</td><td>URAM1.DOUT_A45</td></tr>
<tr><td>TCELL6:OUT.2.TMIN</td><td>URAM1.DOUT_A46</td></tr>
<tr><td>TCELL6:OUT.3.TMIN</td><td>URAM1.DOUT_A47</td></tr>
<tr><td>TCELL6:OUT.4.TMIN</td><td>URAM1.DOUT_A48</td></tr>
<tr><td>TCELL6:OUT.5.TMIN</td><td>URAM1.DOUT_A49</td></tr>
<tr><td>TCELL6:OUT.6.TMIN</td><td>URAM1.DOUT_A50</td></tr>
<tr><td>TCELL6:OUT.7.TMIN</td><td>URAM1.DOUT_A51</td></tr>
<tr><td>TCELL6:OUT.9.TMIN</td><td>URAM1.DOUT_A52</td></tr>
<tr><td>TCELL6:OUT.11.TMIN</td><td>URAM1.DOUT_A53</td></tr>
<tr><td>TCELL6:OUT.14.TMIN</td><td>URAM1.DOUT_A54</td></tr>
<tr><td>TCELL6:OUT.16.TMIN</td><td>URAM1.DOUT_A55</td></tr>
<tr><td>TCELL6:OUT.18.TMIN</td><td>URAM1.DOUT_A56</td></tr>
<tr><td>TCELL6:OUT.20.TMIN</td><td>URAM1.DOUT_A57</td></tr>
<tr><td>TCELL6:OUT.22.TMIN</td><td>URAM1.DOUT_A58</td></tr>
<tr><td>TCELL6:OUT.24.TMIN</td><td>URAM1.DOUT_A59</td></tr>
<tr><td>TCELL6:OUT.26.TMIN</td><td>URAM1.DOUT_A60</td></tr>
<tr><td>TCELL6:OUT.27.TMIN</td><td>URAM1.DOUT_A61</td></tr>
<tr><td>TCELL6:OUT.28.TMIN</td><td>URAM1.DOUT_A62</td></tr>
<tr><td>TCELL6:OUT.29.TMIN</td><td>URAM1.DOUT_A63</td></tr>
<tr><td>TCELL6:OUT.30.TMIN</td><td>URAM1.DOUT_A64</td></tr>
<tr><td>TCELL6:OUT.31.TMIN</td><td>URAM1.DOUT_A65</td></tr>
<tr><td>TCELL6:IMUX.CTRL.0</td><td>URAM1.RDB_WR_A</td></tr>
<tr><td>TCELL6:IMUX.CTRL.1</td><td>URAM1.EN_A</td></tr>
<tr><td>TCELL6:IMUX.CTRL.4</td><td>URAM1.CLK</td></tr>
<tr><td>TCELL6:IMUX.IMUX.0</td><td>URAM1.DIN_A44</td></tr>
<tr><td>TCELL6:IMUX.IMUX.1</td><td>URAM1.DIN_A46</td></tr>
<tr><td>TCELL6:IMUX.IMUX.2</td><td>URAM1.DIN_A48</td></tr>
<tr><td>TCELL6:IMUX.IMUX.4</td><td>URAM1.DIN_A52</td></tr>
<tr><td>TCELL6:IMUX.IMUX.5</td><td>URAM1.DIN_A54</td></tr>
<tr><td>TCELL6:IMUX.IMUX.6</td><td>URAM1.BWE_A0</td></tr>
<tr><td>TCELL6:IMUX.IMUX.8</td><td>URAM1.BWE_A4</td></tr>
<tr><td>TCELL6:IMUX.IMUX.9</td><td>URAM1.BWE_A6</td></tr>
<tr><td>TCELL6:IMUX.IMUX.10</td><td>URAM1.BWE_A8</td></tr>
<tr><td>TCELL6:IMUX.IMUX.12</td><td>URAM1.DIN_A58</td></tr>
<tr><td>TCELL6:IMUX.IMUX.13</td><td>URAM1.DIN_A60</td></tr>
<tr><td>TCELL6:IMUX.IMUX.14</td><td>URAM1.DIN_A62</td></tr>
<tr><td>TCELL6:IMUX.IMUX.16</td><td>URAM1.DIN_A45</td></tr>
<tr><td>TCELL6:IMUX.IMUX.18</td><td>URAM1.DIN_A47</td></tr>
<tr><td>TCELL6:IMUX.IMUX.20</td><td>URAM1.DIN_A49</td></tr>
<tr><td>TCELL6:IMUX.IMUX.22</td><td>URAM1.DIN_A51</td></tr>
<tr><td>TCELL6:IMUX.IMUX.23</td><td>URAM1.DIN_A50</td></tr>
<tr><td>TCELL6:IMUX.IMUX.24</td><td>URAM1.DIN_A53</td></tr>
<tr><td>TCELL6:IMUX.IMUX.26</td><td>URAM1.DIN_A55</td></tr>
<tr><td>TCELL6:IMUX.IMUX.28</td><td>URAM1.BWE_A1</td></tr>
<tr><td>TCELL6:IMUX.IMUX.30</td><td>URAM1.BWE_A3</td></tr>
<tr><td>TCELL6:IMUX.IMUX.31</td><td>URAM1.BWE_A2</td></tr>
<tr><td>TCELL6:IMUX.IMUX.32</td><td>URAM1.BWE_A5</td></tr>
<tr><td>TCELL6:IMUX.IMUX.34</td><td>URAM1.BWE_A7</td></tr>
<tr><td>TCELL6:IMUX.IMUX.38</td><td>URAM1.DIN_A57</td></tr>
<tr><td>TCELL6:IMUX.IMUX.39</td><td>URAM1.DIN_A56</td></tr>
<tr><td>TCELL6:IMUX.IMUX.40</td><td>URAM1.DIN_A59</td></tr>
<tr><td>TCELL6:IMUX.IMUX.42</td><td>URAM1.DIN_A61</td></tr>
<tr><td>TCELL6:IMUX.IMUX.44</td><td>URAM1.DIN_A63</td></tr>
<tr><td>TCELL6:IMUX.IMUX.46</td><td>URAM1.DIN_A65</td></tr>
<tr><td>TCELL6:IMUX.IMUX.47</td><td>URAM1.DIN_A64</td></tr>
<tr><td>TCELL7:OUT.0.TMIN</td><td>URAM1.DOUT_A66</td></tr>
<tr><td>TCELL7:OUT.1.TMIN</td><td>URAM1.DOUT_A67</td></tr>
<tr><td>TCELL7:OUT.2.TMIN</td><td>URAM1.DOUT_A68</td></tr>
<tr><td>TCELL7:OUT.3.TMIN</td><td>URAM1.DOUT_A69</td></tr>
<tr><td>TCELL7:OUT.4.TMIN</td><td>URAM1.DOUT_A70</td></tr>
<tr><td>TCELL7:OUT.6.TMIN</td><td>URAM1.TST_RING_OUT</td></tr>
<tr><td>TCELL7:OUT.8.TMIN</td><td>URAM1.DOUT_A71</td></tr>
<tr><td>TCELL7:OUT.16.TMIN</td><td>URAM2.DOUT_A0</td></tr>
<tr><td>TCELL7:OUT.17.TMIN</td><td>URAM2.DOUT_A1</td></tr>
<tr><td>TCELL7:OUT.18.TMIN</td><td>URAM2.DOUT_A2</td></tr>
<tr><td>TCELL7:OUT.19.TMIN</td><td>URAM2.DOUT_A3</td></tr>
<tr><td>TCELL7:OUT.20.TMIN</td><td>URAM2.DOUT_A4</td></tr>
<tr><td>TCELL7:OUT.21.TMIN</td><td>URAM2.DOUT_A5</td></tr>
<tr><td>TCELL7:OUT.22.TMIN</td><td>URAM2.DOUT_A6</td></tr>
<tr><td>TCELL7:OUT.23.TMIN</td><td>URAM2.DOUT_A7</td></tr>
<tr><td>TCELL7:OUT.24.TMIN</td><td>URAM2.DOUT_A8</td></tr>
<tr><td>TCELL7:OUT.25.TMIN</td><td>URAM2.DOUT_A9</td></tr>
<tr><td>TCELL7:OUT.26.TMIN</td><td>URAM2.DOUT_A10</td></tr>
<tr><td>TCELL7:OUT.27.TMIN</td><td>URAM2.DOUT_A11</td></tr>
<tr><td>TCELL7:OUT.30.TMIN</td><td>URAM2.DOUT_A12</td></tr>
<tr><td>TCELL7:IMUX.CTRL.1</td><td>URAM1.TST_RING_STARTB</td></tr>
<tr><td>TCELL7:IMUX.CTRL.2</td><td>URAM1.TST_RING_ENB</td></tr>
<tr><td>TCELL7:IMUX.IMUX.0</td><td>URAM1.DIN_A66</td></tr>
<tr><td>TCELL7:IMUX.IMUX.1</td><td>URAM1.DIN_A68</td></tr>
<tr><td>TCELL7:IMUX.IMUX.2</td><td>URAM1.DIN_A70</td></tr>
<tr><td>TCELL7:IMUX.IMUX.8</td><td>URAM2.DIN_A0</td></tr>
<tr><td>TCELL7:IMUX.IMUX.9</td><td>URAM2.DIN_A2</td></tr>
<tr><td>TCELL7:IMUX.IMUX.10</td><td>URAM2.DIN_A4</td></tr>
<tr><td>TCELL7:IMUX.IMUX.12</td><td>URAM2.DIN_A8</td></tr>
<tr><td>TCELL7:IMUX.IMUX.13</td><td>URAM2.DIN_A10</td></tr>
<tr><td>TCELL7:IMUX.IMUX.14</td><td>URAM2.DIN_A12</td></tr>
<tr><td>TCELL7:IMUX.IMUX.16</td><td>URAM1.DIN_A67</td></tr>
<tr><td>TCELL7:IMUX.IMUX.18</td><td>URAM1.DIN_A69</td></tr>
<tr><td>TCELL7:IMUX.IMUX.20</td><td>URAM1.DIN_A71</td></tr>
<tr><td>TCELL7:IMUX.IMUX.32</td><td>URAM2.DIN_A1</td></tr>
<tr><td>TCELL7:IMUX.IMUX.34</td><td>URAM2.DIN_A3</td></tr>
<tr><td>TCELL7:IMUX.IMUX.36</td><td>URAM2.DIN_A5</td></tr>
<tr><td>TCELL7:IMUX.IMUX.38</td><td>URAM2.DIN_A7</td></tr>
<tr><td>TCELL7:IMUX.IMUX.39</td><td>URAM2.DIN_A6</td></tr>
<tr><td>TCELL7:IMUX.IMUX.40</td><td>URAM2.DIN_A9</td></tr>
<tr><td>TCELL7:IMUX.IMUX.42</td><td>URAM2.DIN_A11</td></tr>
<tr><td>TCELL7:IMUX.IMUX.44</td><td>URAM2.DIN_A13</td></tr>
<tr><td>TCELL7:IMUX.IMUX.46</td><td>URAM2.DIN_A15</td></tr>
<tr><td>TCELL7:IMUX.IMUX.47</td><td>URAM2.DIN_A14</td></tr>
<tr><td>TCELL8:OUT.0.TMIN</td><td>URAM2.DOUT_A13</td></tr>
<tr><td>TCELL8:OUT.4.TMIN</td><td>URAM2.DOUT_A14</td></tr>
<tr><td>TCELL8:OUT.5.TMIN</td><td>URAM2.DOUT_A15</td></tr>
<tr><td>TCELL8:OUT.6.TMIN</td><td>URAM2.DOUT_A16</td></tr>
<tr><td>TCELL8:OUT.7.TMIN</td><td>URAM2.DBITERR_A</td></tr>
<tr><td>TCELL8:OUT.8.TMIN</td><td>URAM2.DOUT_A17</td></tr>
<tr><td>TCELL8:OUT.9.TMIN</td><td>URAM2.TST_SLEEP_OUT</td></tr>
<tr><td>TCELL8:OUT.10.TMIN</td><td>URAM2.TST_DEEPSLEEP_OUT</td></tr>
<tr><td>TCELL8:OUT.11.TMIN</td><td>URAM2.TST_SHUTDOWN_OUT</td></tr>
<tr><td>TCELL8:OUT.12.TMIN</td><td>URAM2.DOUT_A18</td></tr>
<tr><td>TCELL8:OUT.13.TMIN</td><td>URAM2.DOUT_A19</td></tr>
<tr><td>TCELL8:OUT.14.TMIN</td><td>URAM2.RDACCESS_A</td></tr>
<tr><td>TCELL8:OUT.15.TMIN</td><td>URAM2.SBITERR_A</td></tr>
<tr><td>TCELL8:OUT.16.TMIN</td><td>URAM2.DOUT_A20</td></tr>
<tr><td>TCELL8:OUT.19.TMIN</td><td>URAM2.DOUT_A21</td></tr>
<tr><td>TCELL8:OUT.20.TMIN</td><td>URAM2.DOUT_A22</td></tr>
<tr><td>TCELL8:OUT.21.TMIN</td><td>URAM2.DOUT_A23</td></tr>
<tr><td>TCELL8:OUT.22.TMIN</td><td>URAM2.DOUT_A24</td></tr>
<tr><td>TCELL8:OUT.23.TMIN</td><td>URAM2.DOUT_A25</td></tr>
<tr><td>TCELL8:OUT.24.TMIN</td><td>URAM2.DOUT_A26</td></tr>
<tr><td>TCELL8:OUT.25.TMIN</td><td>URAM2.DOUT_A27</td></tr>
<tr><td>TCELL8:OUT.26.TMIN</td><td>URAM2.DOUT_A28</td></tr>
<tr><td>TCELL8:OUT.27.TMIN</td><td>URAM2.DOUT_A29</td></tr>
<tr><td>TCELL8:OUT.28.TMIN</td><td>URAM2.DOUT_A30</td></tr>
<tr><td>TCELL8:OUT.29.TMIN</td><td>URAM2.DOUT_A31</td></tr>
<tr><td>TCELL8:OUT.30.TMIN</td><td>URAM2.DOUT_A32</td></tr>
<tr><td>TCELL8:OUT.31.TMIN</td><td>URAM2.DOUT_A33</td></tr>
<tr><td>TCELL8:IMUX.CTRL.2</td><td>URAM2.SLEEP</td></tr>
<tr><td>TCELL8:IMUX.CTRL.3</td><td>URAM2.OREG_CAS_CE_A</td></tr>
<tr><td>TCELL8:IMUX.CTRL.4</td><td>URAM2.DEEPSLEEP</td></tr>
<tr><td>TCELL8:IMUX.CTRL.5</td><td>URAM2.SHUTDOWN</td></tr>
<tr><td>TCELL8:IMUX.CTRL.6</td><td>URAM2.OREG_ECC_CE_A</td></tr>
<tr><td>TCELL8:IMUX.CTRL.7</td><td>URAM2.OREG_CE_A</td></tr>
<tr><td>TCELL8:IMUX.IMUX.0</td><td>URAM2.ADDR_A0</td></tr>
<tr><td>TCELL8:IMUX.IMUX.1</td><td>URAM2.ADDR_A2</td></tr>
<tr><td>TCELL8:IMUX.IMUX.2</td><td>URAM2.ADDR_A4</td></tr>
<tr><td>TCELL8:IMUX.IMUX.4</td><td>URAM2.ADDR_A8</td></tr>
<tr><td>TCELL8:IMUX.IMUX.5</td><td>URAM2.ADDR_A10</td></tr>
<tr><td>TCELL8:IMUX.IMUX.6</td><td>URAM2.DIN_A16</td></tr>
<tr><td>TCELL8:IMUX.IMUX.8</td><td>URAM2.DIN_A18</td></tr>
<tr><td>TCELL8:IMUX.IMUX.9</td><td>URAM2.DIN_A20</td></tr>
<tr><td>TCELL8:IMUX.IMUX.10</td><td>URAM2.DIN_A22</td></tr>
<tr><td>TCELL8:IMUX.IMUX.12</td><td>URAM2.DIN_A26</td></tr>
<tr><td>TCELL8:IMUX.IMUX.13</td><td>URAM2.DIN_A28</td></tr>
<tr><td>TCELL8:IMUX.IMUX.14</td><td>URAM2.DIN_A30</td></tr>
<tr><td>TCELL8:IMUX.IMUX.16</td><td>URAM2.ADDR_A1</td></tr>
<tr><td>TCELL8:IMUX.IMUX.18</td><td>URAM2.ADDR_A3</td></tr>
<tr><td>TCELL8:IMUX.IMUX.20</td><td>URAM2.ADDR_A5</td></tr>
<tr><td>TCELL8:IMUX.IMUX.22</td><td>URAM2.ADDR_A7</td></tr>
<tr><td>TCELL8:IMUX.IMUX.23</td><td>URAM2.ADDR_A6</td></tr>
<tr><td>TCELL8:IMUX.IMUX.24</td><td>URAM2.ADDR_A9</td></tr>
<tr><td>TCELL8:IMUX.IMUX.26</td><td>URAM2.ADDR_A11</td></tr>
<tr><td>TCELL8:IMUX.IMUX.28</td><td>URAM2.DIN_A17</td></tr>
<tr><td>TCELL8:IMUX.IMUX.32</td><td>URAM2.DIN_A19</td></tr>
<tr><td>TCELL8:IMUX.IMUX.34</td><td>URAM2.DIN_A21</td></tr>
<tr><td>TCELL8:IMUX.IMUX.36</td><td>URAM2.DIN_A23</td></tr>
<tr><td>TCELL8:IMUX.IMUX.38</td><td>URAM2.DIN_A25</td></tr>
<tr><td>TCELL8:IMUX.IMUX.39</td><td>URAM2.DIN_A24</td></tr>
<tr><td>TCELL8:IMUX.IMUX.40</td><td>URAM2.DIN_A27</td></tr>
<tr><td>TCELL8:IMUX.IMUX.42</td><td>URAM2.DIN_A29</td></tr>
<tr><td>TCELL8:IMUX.IMUX.44</td><td>URAM2.DIN_A31</td></tr>
<tr><td>TCELL8:IMUX.IMUX.46</td><td>URAM2.DIN_A33</td></tr>
<tr><td>TCELL8:IMUX.IMUX.47</td><td>URAM2.DIN_A32</td></tr>
<tr><td>TCELL9:OUT.0.TMIN</td><td>URAM2.DOUT_A34</td></tr>
<tr><td>TCELL9:OUT.1.TMIN</td><td>URAM2.DOUT_A35</td></tr>
<tr><td>TCELL9:OUT.2.TMIN</td><td>URAM2.DOUT_A36</td></tr>
<tr><td>TCELL9:OUT.3.TMIN</td><td>URAM2.DOUT_A37</td></tr>
<tr><td>TCELL9:OUT.4.TMIN</td><td>URAM2.DOUT_A38</td></tr>
<tr><td>TCELL9:OUT.9.TMIN</td><td>URAM2.DOUT_A39</td></tr>
<tr><td>TCELL9:OUT.15.TMIN</td><td>URAM2.DOUT_A40</td></tr>
<tr><td>TCELL9:OUT.19.TMIN</td><td>URAM2.DOUT_A41</td></tr>
<tr><td>TCELL9:OUT.21.TMIN</td><td>URAM2.DOUT_A42</td></tr>
<tr><td>TCELL9:OUT.22.TMIN</td><td>URAM2.DOUT_A43</td></tr>
<tr><td>TCELL9:OUT.23.TMIN</td><td>URAM2.DOUT_A44</td></tr>
<tr><td>TCELL9:OUT.25.TMIN</td><td>URAM2.DOUT_A45</td></tr>
<tr><td>TCELL9:OUT.26.TMIN</td><td>URAM2.DOUT_A46</td></tr>
<tr><td>TCELL9:OUT.27.TMIN</td><td>URAM2.DOUT_A47</td></tr>
<tr><td>TCELL9:OUT.28.TMIN</td><td>URAM2.DOUT_A48</td></tr>
<tr><td>TCELL9:OUT.29.TMIN</td><td>URAM2.DOUT_A49</td></tr>
<tr><td>TCELL9:OUT.30.TMIN</td><td>URAM2.DOUT_A50</td></tr>
<tr><td>TCELL9:OUT.31.TMIN</td><td>URAM2.DOUT_A51</td></tr>
<tr><td>TCELL9:IMUX.CTRL.3</td><td>URAM2.RST_A</td></tr>
<tr><td>TCELL9:IMUX.CTRL.6</td><td>URAM2.RDB_WR_A</td></tr>
<tr><td>TCELL9:IMUX.CTRL.7</td><td>URAM2.EN_A</td></tr>
<tr><td>TCELL9:IMUX.IMUX.0</td><td>URAM2.DIN_A34</td></tr>
<tr><td>TCELL9:IMUX.IMUX.1</td><td>URAM2.DIN_A36</td></tr>
<tr><td>TCELL9:IMUX.IMUX.2</td><td>URAM2.DIN_A38</td></tr>
<tr><td>TCELL9:IMUX.IMUX.4</td><td>URAM2.ADDR_A12</td></tr>
<tr><td>TCELL9:IMUX.IMUX.5</td><td>URAM2.ADDR_A14</td></tr>
<tr><td>TCELL9:IMUX.IMUX.6</td><td>URAM2.ADDR_A16</td></tr>
<tr><td>TCELL9:IMUX.IMUX.8</td><td>URAM2.ADDR_A20</td></tr>
<tr><td>TCELL9:IMUX.IMUX.9</td><td>URAM2.ADDR_A22</td></tr>
<tr><td>TCELL9:IMUX.IMUX.10</td><td>URAM2.DIN_A41</td></tr>
<tr><td>TCELL9:IMUX.IMUX.12</td><td>URAM2.DIN_A44</td></tr>
<tr><td>TCELL9:IMUX.IMUX.13</td><td>URAM2.DIN_A46</td></tr>
<tr><td>TCELL9:IMUX.IMUX.14</td><td>URAM2.DIN_A48</td></tr>
<tr><td>TCELL9:IMUX.IMUX.16</td><td>URAM2.DIN_A35</td></tr>
<tr><td>TCELL9:IMUX.IMUX.18</td><td>URAM2.DIN_A37</td></tr>
<tr><td>TCELL9:IMUX.IMUX.20</td><td>URAM2.DIN_A39</td></tr>
<tr><td>TCELL9:IMUX.IMUX.22</td><td>URAM2.INJECT_SBITERR_A</td></tr>
<tr><td>TCELL9:IMUX.IMUX.23</td><td>URAM2.INJECT_DBITERR_A</td></tr>
<tr><td>TCELL9:IMUX.IMUX.24</td><td>URAM2.ADDR_A13</td></tr>
<tr><td>TCELL9:IMUX.IMUX.26</td><td>URAM2.ADDR_A15</td></tr>
<tr><td>TCELL9:IMUX.IMUX.28</td><td>URAM2.ADDR_A17</td></tr>
<tr><td>TCELL9:IMUX.IMUX.30</td><td>URAM2.ADDR_A19</td></tr>
<tr><td>TCELL9:IMUX.IMUX.31</td><td>URAM2.ADDR_A18</td></tr>
<tr><td>TCELL9:IMUX.IMUX.32</td><td>URAM2.ADDR_A21</td></tr>
<tr><td>TCELL9:IMUX.IMUX.34</td><td>URAM2.DIN_A40</td></tr>
<tr><td>TCELL9:IMUX.IMUX.36</td><td>URAM2.DIN_A42</td></tr>
<tr><td>TCELL9:IMUX.IMUX.39</td><td>URAM2.DIN_A43</td></tr>
<tr><td>TCELL9:IMUX.IMUX.40</td><td>URAM2.DIN_A45</td></tr>
<tr><td>TCELL9:IMUX.IMUX.42</td><td>URAM2.DIN_A47</td></tr>
<tr><td>TCELL9:IMUX.IMUX.44</td><td>URAM2.DIN_A49</td></tr>
<tr><td>TCELL9:IMUX.IMUX.46</td><td>URAM2.DIN_A51</td></tr>
<tr><td>TCELL9:IMUX.IMUX.47</td><td>URAM2.DIN_A50</td></tr>
<tr><td>TCELL10:OUT.1.TMIN</td><td>URAM2.DOUT_A52</td></tr>
<tr><td>TCELL10:OUT.3.TMIN</td><td>URAM2.DOUT_A53</td></tr>
<tr><td>TCELL10:OUT.6.TMIN</td><td>URAM2.DOUT_A54</td></tr>
<tr><td>TCELL10:OUT.8.TMIN</td><td>URAM2.DOUT_A55</td></tr>
<tr><td>TCELL10:OUT.10.TMIN</td><td>URAM2.DOUT_A56</td></tr>
<tr><td>TCELL10:OUT.12.TMIN</td><td>URAM2.DOUT_A57</td></tr>
<tr><td>TCELL10:OUT.14.TMIN</td><td>URAM2.DOUT_A58</td></tr>
<tr><td>TCELL10:OUT.16.TMIN</td><td>URAM2.DOUT_A59</td></tr>
<tr><td>TCELL10:OUT.18.TMIN</td><td>URAM2.DOUT_A60</td></tr>
<tr><td>TCELL10:OUT.19.TMIN</td><td>URAM2.DOUT_A61</td></tr>
<tr><td>TCELL10:OUT.20.TMIN</td><td>URAM2.DOUT_A62</td></tr>
<tr><td>TCELL10:OUT.21.TMIN</td><td>URAM2.DOUT_A63</td></tr>
<tr><td>TCELL10:OUT.22.TMIN</td><td>URAM2.DOUT_A64</td></tr>
<tr><td>TCELL10:OUT.23.TMIN</td><td>URAM2.DOUT_A65</td></tr>
<tr><td>TCELL10:OUT.24.TMIN</td><td>URAM2.DOUT_A66</td></tr>
<tr><td>TCELL10:OUT.25.TMIN</td><td>URAM2.DOUT_A67</td></tr>
<tr><td>TCELL10:OUT.26.TMIN</td><td>URAM2.DOUT_A68</td></tr>
<tr><td>TCELL10:OUT.27.TMIN</td><td>URAM2.DOUT_A69</td></tr>
<tr><td>TCELL10:OUT.28.TMIN</td><td>URAM2.DOUT_A70</td></tr>
<tr><td>TCELL10:OUT.30.TMIN</td><td>URAM2.TST_RING_OUT</td></tr>
<tr><td>TCELL10:IMUX.CTRL.4</td><td>URAM2.CLK</td></tr>
<tr><td>TCELL10:IMUX.CTRL.7</td><td>URAM2.TST_RING_STARTB</td></tr>
<tr><td>TCELL10:IMUX.IMUX.0</td><td>URAM2.DIN_A52</td></tr>
<tr><td>TCELL10:IMUX.IMUX.1</td><td>URAM2.DIN_A54</td></tr>
<tr><td>TCELL10:IMUX.IMUX.2</td><td>URAM2.BWE_A0</td></tr>
<tr><td>TCELL10:IMUX.IMUX.4</td><td>URAM2.BWE_A4</td></tr>
<tr><td>TCELL10:IMUX.IMUX.5</td><td>URAM2.BWE_A6</td></tr>
<tr><td>TCELL10:IMUX.IMUX.6</td><td>URAM2.BWE_A8</td></tr>
<tr><td>TCELL10:IMUX.IMUX.8</td><td>URAM2.DIN_A58</td></tr>
<tr><td>TCELL10:IMUX.IMUX.9</td><td>URAM2.DIN_A60</td></tr>
<tr><td>TCELL10:IMUX.IMUX.10</td><td>URAM2.DIN_A62</td></tr>
<tr><td>TCELL10:IMUX.IMUX.12</td><td>URAM2.DIN_A66</td></tr>
<tr><td>TCELL10:IMUX.IMUX.13</td><td>URAM2.DIN_A68</td></tr>
<tr><td>TCELL10:IMUX.IMUX.14</td><td>URAM2.DIN_A70</td></tr>
<tr><td>TCELL10:IMUX.IMUX.16</td><td>URAM2.DIN_A53</td></tr>
<tr><td>TCELL10:IMUX.IMUX.18</td><td>URAM2.DIN_A55</td></tr>
<tr><td>TCELL10:IMUX.IMUX.20</td><td>URAM2.BWE_A1</td></tr>
<tr><td>TCELL10:IMUX.IMUX.22</td><td>URAM2.BWE_A3</td></tr>
<tr><td>TCELL10:IMUX.IMUX.23</td><td>URAM2.BWE_A2</td></tr>
<tr><td>TCELL10:IMUX.IMUX.24</td><td>URAM2.BWE_A5</td></tr>
<tr><td>TCELL10:IMUX.IMUX.26</td><td>URAM2.BWE_A7</td></tr>
<tr><td>TCELL10:IMUX.IMUX.30</td><td>URAM2.DIN_A57</td></tr>
<tr><td>TCELL10:IMUX.IMUX.31</td><td>URAM2.DIN_A56</td></tr>
<tr><td>TCELL10:IMUX.IMUX.32</td><td>URAM2.DIN_A59</td></tr>
<tr><td>TCELL10:IMUX.IMUX.34</td><td>URAM2.DIN_A61</td></tr>
<tr><td>TCELL10:IMUX.IMUX.36</td><td>URAM2.DIN_A63</td></tr>
<tr><td>TCELL10:IMUX.IMUX.38</td><td>URAM2.DIN_A65</td></tr>
<tr><td>TCELL10:IMUX.IMUX.39</td><td>URAM2.DIN_A64</td></tr>
<tr><td>TCELL10:IMUX.IMUX.40</td><td>URAM2.DIN_A67</td></tr>
<tr><td>TCELL10:IMUX.IMUX.42</td><td>URAM2.DIN_A69</td></tr>
<tr><td>TCELL10:IMUX.IMUX.44</td><td>URAM2.DIN_A71</td></tr>
<tr><td>TCELL11:OUT.0.TMIN</td><td>URAM2.DOUT_A71</td></tr>
<tr><td>TCELL11:OUT.8.TMIN</td><td>URAM3.DOUT_A0</td></tr>
<tr><td>TCELL11:OUT.9.TMIN</td><td>URAM3.DOUT_A1</td></tr>
<tr><td>TCELL11:OUT.10.TMIN</td><td>URAM3.DOUT_A2</td></tr>
<tr><td>TCELL11:OUT.11.TMIN</td><td>URAM3.DOUT_A3</td></tr>
<tr><td>TCELL11:OUT.12.TMIN</td><td>URAM3.DOUT_A4</td></tr>
<tr><td>TCELL11:OUT.13.TMIN</td><td>URAM3.DOUT_A5</td></tr>
<tr><td>TCELL11:OUT.14.TMIN</td><td>URAM3.DOUT_A6</td></tr>
<tr><td>TCELL11:OUT.15.TMIN</td><td>URAM3.DOUT_A7</td></tr>
<tr><td>TCELL11:OUT.16.TMIN</td><td>URAM3.DOUT_A8</td></tr>
<tr><td>TCELL11:OUT.17.TMIN</td><td>URAM3.DOUT_A9</td></tr>
<tr><td>TCELL11:OUT.18.TMIN</td><td>URAM3.DOUT_A10</td></tr>
<tr><td>TCELL11:OUT.19.TMIN</td><td>URAM3.DOUT_A11</td></tr>
<tr><td>TCELL11:OUT.22.TMIN</td><td>URAM3.DOUT_A12</td></tr>
<tr><td>TCELL11:OUT.24.TMIN</td><td>URAM3.DOUT_A13</td></tr>
<tr><td>TCELL11:OUT.28.TMIN</td><td>URAM3.DOUT_A14</td></tr>
<tr><td>TCELL11:OUT.29.TMIN</td><td>URAM3.DOUT_A15</td></tr>
<tr><td>TCELL11:OUT.30.TMIN</td><td>URAM3.DOUT_A16</td></tr>
<tr><td>TCELL11:OUT.31.TMIN</td><td>URAM3.DBITERR_A</td></tr>
<tr><td>TCELL11:IMUX.CTRL.0</td><td>URAM2.TST_RING_ENB</td></tr>
<tr><td>TCELL11:IMUX.IMUX.4</td><td>URAM3.DIN_A0</td></tr>
<tr><td>TCELL11:IMUX.IMUX.5</td><td>URAM3.DIN_A2</td></tr>
<tr><td>TCELL11:IMUX.IMUX.6</td><td>URAM3.DIN_A4</td></tr>
<tr><td>TCELL11:IMUX.IMUX.8</td><td>URAM3.DIN_A8</td></tr>
<tr><td>TCELL11:IMUX.IMUX.9</td><td>URAM3.DIN_A10</td></tr>
<tr><td>TCELL11:IMUX.IMUX.10</td><td>URAM3.DIN_A12</td></tr>
<tr><td>TCELL11:IMUX.IMUX.12</td><td>URAM3.ADDR_A0</td></tr>
<tr><td>TCELL11:IMUX.IMUX.13</td><td>URAM3.ADDR_A2</td></tr>
<tr><td>TCELL11:IMUX.IMUX.14</td><td>URAM3.ADDR_A4</td></tr>
<tr><td>TCELL11:IMUX.IMUX.24</td><td>URAM3.DIN_A1</td></tr>
<tr><td>TCELL11:IMUX.IMUX.26</td><td>URAM3.DIN_A3</td></tr>
<tr><td>TCELL11:IMUX.IMUX.28</td><td>URAM3.DIN_A5</td></tr>
<tr><td>TCELL11:IMUX.IMUX.30</td><td>URAM3.DIN_A7</td></tr>
<tr><td>TCELL11:IMUX.IMUX.31</td><td>URAM3.DIN_A6</td></tr>
<tr><td>TCELL11:IMUX.IMUX.32</td><td>URAM3.DIN_A9</td></tr>
<tr><td>TCELL11:IMUX.IMUX.34</td><td>URAM3.DIN_A11</td></tr>
<tr><td>TCELL11:IMUX.IMUX.36</td><td>URAM3.DIN_A13</td></tr>
<tr><td>TCELL11:IMUX.IMUX.38</td><td>URAM3.DIN_A15</td></tr>
<tr><td>TCELL11:IMUX.IMUX.39</td><td>URAM3.DIN_A14</td></tr>
<tr><td>TCELL11:IMUX.IMUX.40</td><td>URAM3.ADDR_A1</td></tr>
<tr><td>TCELL11:IMUX.IMUX.42</td><td>URAM3.ADDR_A3</td></tr>
<tr><td>TCELL11:IMUX.IMUX.44</td><td>URAM3.ADDR_A5</td></tr>
<tr><td>TCELL11:IMUX.IMUX.46</td><td>URAM3.ADDR_A7</td></tr>
<tr><td>TCELL11:IMUX.IMUX.47</td><td>URAM3.ADDR_A6</td></tr>
<tr><td>TCELL12:OUT.0.TMIN</td><td>URAM3.DOUT_A17</td></tr>
<tr><td>TCELL12:OUT.1.TMIN</td><td>URAM3.TST_SLEEP_OUT</td></tr>
<tr><td>TCELL12:OUT.2.TMIN</td><td>URAM3.TST_DEEPSLEEP_OUT</td></tr>
<tr><td>TCELL12:OUT.3.TMIN</td><td>URAM3.TST_SHUTDOWN_OUT</td></tr>
<tr><td>TCELL12:OUT.4.TMIN</td><td>URAM3.DOUT_A18</td></tr>
<tr><td>TCELL12:OUT.5.TMIN</td><td>URAM3.DOUT_A19</td></tr>
<tr><td>TCELL12:OUT.6.TMIN</td><td>URAM3.RDACCESS_A</td></tr>
<tr><td>TCELL12:OUT.7.TMIN</td><td>URAM3.SBITERR_A</td></tr>
<tr><td>TCELL12:OUT.8.TMIN</td><td>URAM3.DOUT_A20</td></tr>
<tr><td>TCELL12:OUT.11.TMIN</td><td>URAM3.DOUT_A21</td></tr>
<tr><td>TCELL12:OUT.12.TMIN</td><td>URAM3.DOUT_A22</td></tr>
<tr><td>TCELL12:OUT.13.TMIN</td><td>URAM3.DOUT_A23</td></tr>
<tr><td>TCELL12:OUT.14.TMIN</td><td>URAM3.DOUT_A24</td></tr>
<tr><td>TCELL12:OUT.15.TMIN</td><td>URAM3.DOUT_A25</td></tr>
<tr><td>TCELL12:OUT.16.TMIN</td><td>URAM3.DOUT_A26</td></tr>
<tr><td>TCELL12:OUT.17.TMIN</td><td>URAM3.DOUT_A27</td></tr>
<tr><td>TCELL12:OUT.18.TMIN</td><td>URAM3.DOUT_A28</td></tr>
<tr><td>TCELL12:OUT.19.TMIN</td><td>URAM3.DOUT_A29</td></tr>
<tr><td>TCELL12:OUT.20.TMIN</td><td>URAM3.DOUT_A30</td></tr>
<tr><td>TCELL12:OUT.21.TMIN</td><td>URAM3.DOUT_A31</td></tr>
<tr><td>TCELL12:OUT.22.TMIN</td><td>URAM3.DOUT_A32</td></tr>
<tr><td>TCELL12:OUT.23.TMIN</td><td>URAM3.DOUT_A33</td></tr>
<tr><td>TCELL12:OUT.24.TMIN</td><td>URAM3.DOUT_A34</td></tr>
<tr><td>TCELL12:OUT.25.TMIN</td><td>URAM3.DOUT_A35</td></tr>
<tr><td>TCELL12:OUT.26.TMIN</td><td>URAM3.DOUT_A36</td></tr>
<tr><td>TCELL12:OUT.27.TMIN</td><td>URAM3.DOUT_A37</td></tr>
<tr><td>TCELL12:OUT.28.TMIN</td><td>URAM3.DOUT_A38</td></tr>
<tr><td>TCELL12:IMUX.CTRL.0</td><td>URAM3.SLEEP</td></tr>
<tr><td>TCELL12:IMUX.CTRL.1</td><td>URAM3.OREG_CAS_CE_A</td></tr>
<tr><td>TCELL12:IMUX.CTRL.2</td><td>URAM3.DEEPSLEEP</td></tr>
<tr><td>TCELL12:IMUX.CTRL.3</td><td>URAM3.SHUTDOWN</td></tr>
<tr><td>TCELL12:IMUX.CTRL.4</td><td>URAM3.OREG_ECC_CE_A</td></tr>
<tr><td>TCELL12:IMUX.CTRL.5</td><td>URAM3.OREG_CE_A</td></tr>
<tr><td>TCELL12:IMUX.IMUX.0</td><td>URAM3.ADDR_A8</td></tr>
<tr><td>TCELL12:IMUX.IMUX.1</td><td>URAM3.ADDR_A10</td></tr>
<tr><td>TCELL12:IMUX.IMUX.2</td><td>URAM3.DIN_A16</td></tr>
<tr><td>TCELL12:IMUX.IMUX.4</td><td>URAM3.DIN_A18</td></tr>
<tr><td>TCELL12:IMUX.IMUX.5</td><td>URAM3.DIN_A20</td></tr>
<tr><td>TCELL12:IMUX.IMUX.6</td><td>URAM3.DIN_A22</td></tr>
<tr><td>TCELL12:IMUX.IMUX.8</td><td>URAM3.DIN_A26</td></tr>
<tr><td>TCELL12:IMUX.IMUX.9</td><td>URAM3.DIN_A28</td></tr>
<tr><td>TCELL12:IMUX.IMUX.10</td><td>URAM3.DIN_A30</td></tr>
<tr><td>TCELL12:IMUX.IMUX.12</td><td>URAM3.DIN_A34</td></tr>
<tr><td>TCELL12:IMUX.IMUX.13</td><td>URAM3.DIN_A36</td></tr>
<tr><td>TCELL12:IMUX.IMUX.14</td><td>URAM3.DIN_A38</td></tr>
<tr><td>TCELL12:IMUX.IMUX.16</td><td>URAM3.ADDR_A9</td></tr>
<tr><td>TCELL12:IMUX.IMUX.18</td><td>URAM3.ADDR_A11</td></tr>
<tr><td>TCELL12:IMUX.IMUX.20</td><td>URAM3.DIN_A17</td></tr>
<tr><td>TCELL12:IMUX.IMUX.24</td><td>URAM3.DIN_A19</td></tr>
<tr><td>TCELL12:IMUX.IMUX.26</td><td>URAM3.DIN_A21</td></tr>
<tr><td>TCELL12:IMUX.IMUX.28</td><td>URAM3.DIN_A23</td></tr>
<tr><td>TCELL12:IMUX.IMUX.30</td><td>URAM3.DIN_A25</td></tr>
<tr><td>TCELL12:IMUX.IMUX.31</td><td>URAM3.DIN_A24</td></tr>
<tr><td>TCELL12:IMUX.IMUX.32</td><td>URAM3.DIN_A27</td></tr>
<tr><td>TCELL12:IMUX.IMUX.34</td><td>URAM3.DIN_A29</td></tr>
<tr><td>TCELL12:IMUX.IMUX.36</td><td>URAM3.DIN_A31</td></tr>
<tr><td>TCELL12:IMUX.IMUX.38</td><td>URAM3.DIN_A33</td></tr>
<tr><td>TCELL12:IMUX.IMUX.39</td><td>URAM3.DIN_A32</td></tr>
<tr><td>TCELL12:IMUX.IMUX.40</td><td>URAM3.DIN_A35</td></tr>
<tr><td>TCELL12:IMUX.IMUX.42</td><td>URAM3.DIN_A37</td></tr>
<tr><td>TCELL12:IMUX.IMUX.44</td><td>URAM3.DIN_A39</td></tr>
<tr><td>TCELL12:IMUX.IMUX.46</td><td>URAM3.INJECT_SBITERR_A</td></tr>
<tr><td>TCELL12:IMUX.IMUX.47</td><td>URAM3.INJECT_DBITERR_A</td></tr>
<tr><td>TCELL13:OUT.1.TMIN</td><td>URAM3.DOUT_A39</td></tr>
<tr><td>TCELL13:OUT.7.TMIN</td><td>URAM3.DOUT_A40</td></tr>
<tr><td>TCELL13:OUT.11.TMIN</td><td>URAM3.DOUT_A41</td></tr>
<tr><td>TCELL13:OUT.13.TMIN</td><td>URAM3.DOUT_A42</td></tr>
<tr><td>TCELL13:OUT.14.TMIN</td><td>URAM3.DOUT_A43</td></tr>
<tr><td>TCELL13:OUT.15.TMIN</td><td>URAM3.DOUT_A44</td></tr>
<tr><td>TCELL13:OUT.17.TMIN</td><td>URAM3.DOUT_A45</td></tr>
<tr><td>TCELL13:OUT.18.TMIN</td><td>URAM3.DOUT_A46</td></tr>
<tr><td>TCELL13:OUT.19.TMIN</td><td>URAM3.DOUT_A47</td></tr>
<tr><td>TCELL13:OUT.20.TMIN</td><td>URAM3.DOUT_A48</td></tr>
<tr><td>TCELL13:OUT.21.TMIN</td><td>URAM3.DOUT_A49</td></tr>
<tr><td>TCELL13:OUT.22.TMIN</td><td>URAM3.DOUT_A50</td></tr>
<tr><td>TCELL13:OUT.23.TMIN</td><td>URAM3.DOUT_A51</td></tr>
<tr><td>TCELL13:OUT.25.TMIN</td><td>URAM3.DOUT_A52</td></tr>
<tr><td>TCELL13:OUT.27.TMIN</td><td>URAM3.DOUT_A53</td></tr>
<tr><td>TCELL13:OUT.30.TMIN</td><td>URAM3.DOUT_A54</td></tr>
<tr><td>TCELL13:IMUX.CTRL.1</td><td>URAM3.RST_A</td></tr>
<tr><td>TCELL13:IMUX.CTRL.4</td><td>URAM3.RDB_WR_A</td></tr>
<tr><td>TCELL13:IMUX.CTRL.5</td><td>URAM3.EN_A</td></tr>
<tr><td>TCELL13:IMUX.IMUX.0</td><td>URAM3.ADDR_A12</td></tr>
<tr><td>TCELL13:IMUX.IMUX.1</td><td>URAM3.ADDR_A14</td></tr>
<tr><td>TCELL13:IMUX.IMUX.2</td><td>URAM3.ADDR_A16</td></tr>
<tr><td>TCELL13:IMUX.IMUX.4</td><td>URAM3.ADDR_A20</td></tr>
<tr><td>TCELL13:IMUX.IMUX.5</td><td>URAM3.ADDR_A22</td></tr>
<tr><td>TCELL13:IMUX.IMUX.6</td><td>URAM3.DIN_A41</td></tr>
<tr><td>TCELL13:IMUX.IMUX.8</td><td>URAM3.DIN_A44</td></tr>
<tr><td>TCELL13:IMUX.IMUX.9</td><td>URAM3.DIN_A46</td></tr>
<tr><td>TCELL13:IMUX.IMUX.10</td><td>URAM3.DIN_A48</td></tr>
<tr><td>TCELL13:IMUX.IMUX.12</td><td>URAM3.DIN_A52</td></tr>
<tr><td>TCELL13:IMUX.IMUX.13</td><td>URAM3.DIN_A54</td></tr>
<tr><td>TCELL13:IMUX.IMUX.14</td><td>URAM3.BWE_A0</td></tr>
<tr><td>TCELL13:IMUX.IMUX.16</td><td>URAM3.ADDR_A13</td></tr>
<tr><td>TCELL13:IMUX.IMUX.18</td><td>URAM3.ADDR_A15</td></tr>
<tr><td>TCELL13:IMUX.IMUX.20</td><td>URAM3.ADDR_A17</td></tr>
<tr><td>TCELL13:IMUX.IMUX.22</td><td>URAM3.ADDR_A19</td></tr>
<tr><td>TCELL13:IMUX.IMUX.23</td><td>URAM3.ADDR_A18</td></tr>
<tr><td>TCELL13:IMUX.IMUX.24</td><td>URAM3.ADDR_A21</td></tr>
<tr><td>TCELL13:IMUX.IMUX.26</td><td>URAM3.DIN_A40</td></tr>
<tr><td>TCELL13:IMUX.IMUX.28</td><td>URAM3.DIN_A42</td></tr>
<tr><td>TCELL13:IMUX.IMUX.31</td><td>URAM3.DIN_A43</td></tr>
<tr><td>TCELL13:IMUX.IMUX.32</td><td>URAM3.DIN_A45</td></tr>
<tr><td>TCELL13:IMUX.IMUX.34</td><td>URAM3.DIN_A47</td></tr>
<tr><td>TCELL13:IMUX.IMUX.36</td><td>URAM3.DIN_A49</td></tr>
<tr><td>TCELL13:IMUX.IMUX.38</td><td>URAM3.DIN_A51</td></tr>
<tr><td>TCELL13:IMUX.IMUX.39</td><td>URAM3.DIN_A50</td></tr>
<tr><td>TCELL13:IMUX.IMUX.40</td><td>URAM3.DIN_A53</td></tr>
<tr><td>TCELL13:IMUX.IMUX.42</td><td>URAM3.DIN_A55</td></tr>
<tr><td>TCELL13:IMUX.IMUX.44</td><td>URAM3.BWE_A1</td></tr>
<tr><td>TCELL13:IMUX.IMUX.46</td><td>URAM3.BWE_A3</td></tr>
<tr><td>TCELL13:IMUX.IMUX.47</td><td>URAM3.BWE_A2</td></tr>
<tr><td>TCELL14:OUT.0.TMIN</td><td>URAM3.DOUT_A55</td></tr>
<tr><td>TCELL14:OUT.2.TMIN</td><td>URAM3.DOUT_A56</td></tr>
<tr><td>TCELL14:OUT.4.TMIN</td><td>URAM3.DOUT_A57</td></tr>
<tr><td>TCELL14:OUT.6.TMIN</td><td>URAM3.DOUT_A58</td></tr>
<tr><td>TCELL14:OUT.8.TMIN</td><td>URAM3.DOUT_A59</td></tr>
<tr><td>TCELL14:OUT.10.TMIN</td><td>URAM3.DOUT_A60</td></tr>
<tr><td>TCELL14:OUT.11.TMIN</td><td>URAM3.DOUT_A61</td></tr>
<tr><td>TCELL14:OUT.12.TMIN</td><td>URAM3.DOUT_A62</td></tr>
<tr><td>TCELL14:OUT.13.TMIN</td><td>URAM3.DOUT_A63</td></tr>
<tr><td>TCELL14:OUT.14.TMIN</td><td>URAM3.DOUT_A64</td></tr>
<tr><td>TCELL14:OUT.15.TMIN</td><td>URAM3.DOUT_A65</td></tr>
<tr><td>TCELL14:OUT.16.TMIN</td><td>URAM3.DOUT_A66</td></tr>
<tr><td>TCELL14:OUT.17.TMIN</td><td>URAM3.DOUT_A67</td></tr>
<tr><td>TCELL14:OUT.18.TMIN</td><td>URAM3.DOUT_A68</td></tr>
<tr><td>TCELL14:OUT.19.TMIN</td><td>URAM3.DOUT_A69</td></tr>
<tr><td>TCELL14:OUT.20.TMIN</td><td>URAM3.DOUT_A70</td></tr>
<tr><td>TCELL14:OUT.22.TMIN</td><td>URAM3.TST_RING_OUT</td></tr>
<tr><td>TCELL14:OUT.24.TMIN</td><td>URAM3.DOUT_A71</td></tr>
<tr><td>TCELL14:IMUX.CTRL.4</td><td>URAM3.CLK</td></tr>
<tr><td>TCELL14:IMUX.CTRL.5</td><td>URAM3.TST_RING_STARTB</td></tr>
<tr><td>TCELL14:IMUX.CTRL.6</td><td>URAM3.TST_RING_ENB</td></tr>
<tr><td>TCELL14:IMUX.IMUX.0</td><td>URAM3.BWE_A4</td></tr>
<tr><td>TCELL14:IMUX.IMUX.1</td><td>URAM3.BWE_A6</td></tr>
<tr><td>TCELL14:IMUX.IMUX.2</td><td>URAM3.BWE_A8</td></tr>
<tr><td>TCELL14:IMUX.IMUX.4</td><td>URAM3.DIN_A58</td></tr>
<tr><td>TCELL14:IMUX.IMUX.5</td><td>URAM3.DIN_A60</td></tr>
<tr><td>TCELL14:IMUX.IMUX.6</td><td>URAM3.DIN_A62</td></tr>
<tr><td>TCELL14:IMUX.IMUX.8</td><td>URAM3.DIN_A66</td></tr>
<tr><td>TCELL14:IMUX.IMUX.9</td><td>URAM3.DIN_A68</td></tr>
<tr><td>TCELL14:IMUX.IMUX.10</td><td>URAM3.DIN_A70</td></tr>
<tr><td>TCELL14:IMUX.IMUX.16</td><td>URAM3.BWE_A5</td></tr>
<tr><td>TCELL14:IMUX.IMUX.18</td><td>URAM3.BWE_A7</td></tr>
<tr><td>TCELL14:IMUX.IMUX.22</td><td>URAM3.DIN_A57</td></tr>
<tr><td>TCELL14:IMUX.IMUX.23</td><td>URAM3.DIN_A56</td></tr>
<tr><td>TCELL14:IMUX.IMUX.24</td><td>URAM3.DIN_A59</td></tr>
<tr><td>TCELL14:IMUX.IMUX.26</td><td>URAM3.DIN_A61</td></tr>
<tr><td>TCELL14:IMUX.IMUX.28</td><td>URAM3.DIN_A63</td></tr>
<tr><td>TCELL14:IMUX.IMUX.30</td><td>URAM3.DIN_A65</td></tr>
<tr><td>TCELL14:IMUX.IMUX.31</td><td>URAM3.DIN_A64</td></tr>
<tr><td>TCELL14:IMUX.IMUX.32</td><td>URAM3.DIN_A67</td></tr>
<tr><td>TCELL14:IMUX.IMUX.34</td><td>URAM3.DIN_A69</td></tr>
<tr><td>TCELL14:IMUX.IMUX.36</td><td>URAM3.DIN_A71</td></tr>
<tr><td>TCELL15:OUT.0.TMIN</td><td>URAM0.DOUT_B0</td></tr>
<tr><td>TCELL15:OUT.1.TMIN</td><td>URAM0.DOUT_B1</td></tr>
<tr><td>TCELL15:OUT.2.TMIN</td><td>URAM0.DOUT_B2</td></tr>
<tr><td>TCELL15:OUT.3.TMIN</td><td>URAM0.DOUT_B3</td></tr>
<tr><td>TCELL15:OUT.4.TMIN</td><td>URAM0.DOUT_B4</td></tr>
<tr><td>TCELL15:OUT.5.TMIN</td><td>URAM0.DOUT_B5</td></tr>
<tr><td>TCELL15:OUT.6.TMIN</td><td>URAM0.DOUT_B6</td></tr>
<tr><td>TCELL15:OUT.7.TMIN</td><td>URAM0.DOUT_B7</td></tr>
<tr><td>TCELL15:OUT.8.TMIN</td><td>URAM0.DOUT_B8</td></tr>
<tr><td>TCELL15:OUT.9.TMIN</td><td>URAM0.DOUT_B9</td></tr>
<tr><td>TCELL15:OUT.10.TMIN</td><td>URAM0.DOUT_B10</td></tr>
<tr><td>TCELL15:OUT.11.TMIN</td><td>URAM0.DOUT_B11</td></tr>
<tr><td>TCELL15:OUT.14.TMIN</td><td>URAM0.DOUT_B12</td></tr>
<tr><td>TCELL15:OUT.16.TMIN</td><td>URAM0.DOUT_B13</td></tr>
<tr><td>TCELL15:OUT.20.TMIN</td><td>URAM0.DOUT_B14</td></tr>
<tr><td>TCELL15:OUT.21.TMIN</td><td>URAM0.DOUT_B15</td></tr>
<tr><td>TCELL15:OUT.22.TMIN</td><td>URAM0.DOUT_B16</td></tr>
<tr><td>TCELL15:OUT.23.TMIN</td><td>URAM0.DBITERR_B</td></tr>
<tr><td>TCELL15:OUT.24.TMIN</td><td>URAM0.DOUT_B17</td></tr>
<tr><td>TCELL15:OUT.28.TMIN</td><td>URAM0.DOUT_B18</td></tr>
<tr><td>TCELL15:OUT.29.TMIN</td><td>URAM0.DOUT_B19</td></tr>
<tr><td>TCELL15:OUT.30.TMIN</td><td>URAM0.RDACCESS_B</td></tr>
<tr><td>TCELL15:OUT.31.TMIN</td><td>URAM0.SBITERR_B</td></tr>
<tr><td>TCELL15:IMUX.CTRL.7</td><td>URAM0.OREG_CAS_CE_B</td></tr>
<tr><td>TCELL15:IMUX.IMUX.0</td><td>URAM0.DIN_B0</td></tr>
<tr><td>TCELL15:IMUX.IMUX.1</td><td>URAM0.DIN_B2</td></tr>
<tr><td>TCELL15:IMUX.IMUX.2</td><td>URAM0.DIN_B4</td></tr>
<tr><td>TCELL15:IMUX.IMUX.4</td><td>URAM0.DIN_B8</td></tr>
<tr><td>TCELL15:IMUX.IMUX.5</td><td>URAM0.DIN_B10</td></tr>
<tr><td>TCELL15:IMUX.IMUX.6</td><td>URAM0.DIN_B12</td></tr>
<tr><td>TCELL15:IMUX.IMUX.8</td><td>URAM0.ADDR_B0</td></tr>
<tr><td>TCELL15:IMUX.IMUX.9</td><td>URAM0.ADDR_B2</td></tr>
<tr><td>TCELL15:IMUX.IMUX.10</td><td>URAM0.ADDR_B4</td></tr>
<tr><td>TCELL15:IMUX.IMUX.12</td><td>URAM0.ADDR_B8</td></tr>
<tr><td>TCELL15:IMUX.IMUX.13</td><td>URAM0.ADDR_B10</td></tr>
<tr><td>TCELL15:IMUX.IMUX.14</td><td>URAM0.DIN_B16</td></tr>
<tr><td>TCELL15:IMUX.IMUX.16</td><td>URAM0.DIN_B1</td></tr>
<tr><td>TCELL15:IMUX.IMUX.18</td><td>URAM0.DIN_B3</td></tr>
<tr><td>TCELL15:IMUX.IMUX.20</td><td>URAM0.DIN_B5</td></tr>
<tr><td>TCELL15:IMUX.IMUX.22</td><td>URAM0.DIN_B7</td></tr>
<tr><td>TCELL15:IMUX.IMUX.23</td><td>URAM0.DIN_B6</td></tr>
<tr><td>TCELL15:IMUX.IMUX.24</td><td>URAM0.DIN_B9</td></tr>
<tr><td>TCELL15:IMUX.IMUX.26</td><td>URAM0.DIN_B11</td></tr>
<tr><td>TCELL15:IMUX.IMUX.28</td><td>URAM0.DIN_B13</td></tr>
<tr><td>TCELL15:IMUX.IMUX.30</td><td>URAM0.DIN_B15</td></tr>
<tr><td>TCELL15:IMUX.IMUX.31</td><td>URAM0.DIN_B14</td></tr>
<tr><td>TCELL15:IMUX.IMUX.32</td><td>URAM0.ADDR_B1</td></tr>
<tr><td>TCELL15:IMUX.IMUX.34</td><td>URAM0.ADDR_B3</td></tr>
<tr><td>TCELL15:IMUX.IMUX.36</td><td>URAM0.ADDR_B5</td></tr>
<tr><td>TCELL15:IMUX.IMUX.38</td><td>URAM0.ADDR_B7</td></tr>
<tr><td>TCELL15:IMUX.IMUX.39</td><td>URAM0.ADDR_B6</td></tr>
<tr><td>TCELL15:IMUX.IMUX.40</td><td>URAM0.ADDR_B9</td></tr>
<tr><td>TCELL15:IMUX.IMUX.42</td><td>URAM0.ADDR_B11</td></tr>
<tr><td>TCELL15:IMUX.IMUX.44</td><td>URAM0.DIN_B17</td></tr>
<tr><td>TCELL16:OUT.0.TMIN</td><td>URAM0.DOUT_B20</td></tr>
<tr><td>TCELL16:OUT.3.TMIN</td><td>URAM0.DOUT_B21</td></tr>
<tr><td>TCELL16:OUT.4.TMIN</td><td>URAM0.DOUT_B22</td></tr>
<tr><td>TCELL16:OUT.5.TMIN</td><td>URAM0.DOUT_B23</td></tr>
<tr><td>TCELL16:OUT.6.TMIN</td><td>URAM0.DOUT_B24</td></tr>
<tr><td>TCELL16:OUT.7.TMIN</td><td>URAM0.DOUT_B25</td></tr>
<tr><td>TCELL16:OUT.8.TMIN</td><td>URAM0.DOUT_B26</td></tr>
<tr><td>TCELL16:OUT.9.TMIN</td><td>URAM0.DOUT_B27</td></tr>
<tr><td>TCELL16:OUT.10.TMIN</td><td>URAM0.DOUT_B28</td></tr>
<tr><td>TCELL16:OUT.11.TMIN</td><td>URAM0.DOUT_B29</td></tr>
<tr><td>TCELL16:OUT.12.TMIN</td><td>URAM0.DOUT_B30</td></tr>
<tr><td>TCELL16:OUT.13.TMIN</td><td>URAM0.DOUT_B31</td></tr>
<tr><td>TCELL16:OUT.14.TMIN</td><td>URAM0.DOUT_B32</td></tr>
<tr><td>TCELL16:OUT.15.TMIN</td><td>URAM0.DOUT_B33</td></tr>
<tr><td>TCELL16:OUT.16.TMIN</td><td>URAM0.DOUT_B34</td></tr>
<tr><td>TCELL16:OUT.17.TMIN</td><td>URAM0.DOUT_B35</td></tr>
<tr><td>TCELL16:OUT.18.TMIN</td><td>URAM0.DOUT_B36</td></tr>
<tr><td>TCELL16:OUT.19.TMIN</td><td>URAM0.DOUT_B37</td></tr>
<tr><td>TCELL16:OUT.20.TMIN</td><td>URAM0.DOUT_B38</td></tr>
<tr><td>TCELL16:OUT.25.TMIN</td><td>URAM0.DOUT_B39</td></tr>
<tr><td>TCELL16:OUT.31.TMIN</td><td>URAM0.DOUT_B40</td></tr>
<tr><td>TCELL16:IMUX.CTRL.2</td><td>URAM0.OREG_ECC_CE_B</td></tr>
<tr><td>TCELL16:IMUX.CTRL.3</td><td>URAM0.OREG_CE_B</td></tr>
<tr><td>TCELL16:IMUX.CTRL.7</td><td>URAM0.RST_B</td></tr>
<tr><td>TCELL16:IMUX.IMUX.0</td><td>URAM0.DIN_B18</td></tr>
<tr><td>TCELL16:IMUX.IMUX.1</td><td>URAM0.DIN_B20</td></tr>
<tr><td>TCELL16:IMUX.IMUX.2</td><td>URAM0.DIN_B22</td></tr>
<tr><td>TCELL16:IMUX.IMUX.4</td><td>URAM0.DIN_B26</td></tr>
<tr><td>TCELL16:IMUX.IMUX.5</td><td>URAM0.DIN_B28</td></tr>
<tr><td>TCELL16:IMUX.IMUX.6</td><td>URAM0.DIN_B30</td></tr>
<tr><td>TCELL16:IMUX.IMUX.8</td><td>URAM0.DIN_B34</td></tr>
<tr><td>TCELL16:IMUX.IMUX.9</td><td>URAM0.DIN_B36</td></tr>
<tr><td>TCELL16:IMUX.IMUX.10</td><td>URAM0.DIN_B38</td></tr>
<tr><td>TCELL16:IMUX.IMUX.12</td><td>URAM0.ADDR_B12</td></tr>
<tr><td>TCELL16:IMUX.IMUX.13</td><td>URAM0.ADDR_B14</td></tr>
<tr><td>TCELL16:IMUX.IMUX.14</td><td>URAM0.ADDR_B16</td></tr>
<tr><td>TCELL16:IMUX.IMUX.16</td><td>URAM0.DIN_B19</td></tr>
<tr><td>TCELL16:IMUX.IMUX.18</td><td>URAM0.DIN_B21</td></tr>
<tr><td>TCELL16:IMUX.IMUX.20</td><td>URAM0.DIN_B23</td></tr>
<tr><td>TCELL16:IMUX.IMUX.22</td><td>URAM0.DIN_B25</td></tr>
<tr><td>TCELL16:IMUX.IMUX.23</td><td>URAM0.DIN_B24</td></tr>
<tr><td>TCELL16:IMUX.IMUX.24</td><td>URAM0.DIN_B27</td></tr>
<tr><td>TCELL16:IMUX.IMUX.26</td><td>URAM0.DIN_B29</td></tr>
<tr><td>TCELL16:IMUX.IMUX.28</td><td>URAM0.DIN_B31</td></tr>
<tr><td>TCELL16:IMUX.IMUX.30</td><td>URAM0.DIN_B33</td></tr>
<tr><td>TCELL16:IMUX.IMUX.31</td><td>URAM0.DIN_B32</td></tr>
<tr><td>TCELL16:IMUX.IMUX.32</td><td>URAM0.DIN_B35</td></tr>
<tr><td>TCELL16:IMUX.IMUX.34</td><td>URAM0.DIN_B37</td></tr>
<tr><td>TCELL16:IMUX.IMUX.36</td><td>URAM0.DIN_B39</td></tr>
<tr><td>TCELL16:IMUX.IMUX.38</td><td>URAM0.INJECT_SBITERR_B</td></tr>
<tr><td>TCELL16:IMUX.IMUX.39</td><td>URAM0.INJECT_DBITERR_B</td></tr>
<tr><td>TCELL16:IMUX.IMUX.40</td><td>URAM0.ADDR_B13</td></tr>
<tr><td>TCELL16:IMUX.IMUX.42</td><td>URAM0.ADDR_B15</td></tr>
<tr><td>TCELL16:IMUX.IMUX.44</td><td>URAM0.ADDR_B17</td></tr>
<tr><td>TCELL16:IMUX.IMUX.46</td><td>URAM0.ADDR_B19</td></tr>
<tr><td>TCELL16:IMUX.IMUX.47</td><td>URAM0.ADDR_B18</td></tr>
<tr><td>TCELL17:OUT.3.TMIN</td><td>URAM0.DOUT_B41</td></tr>
<tr><td>TCELL17:OUT.5.TMIN</td><td>URAM0.DOUT_B42</td></tr>
<tr><td>TCELL17:OUT.6.TMIN</td><td>URAM0.DOUT_B43</td></tr>
<tr><td>TCELL17:OUT.7.TMIN</td><td>URAM0.DOUT_B44</td></tr>
<tr><td>TCELL17:OUT.9.TMIN</td><td>URAM0.DOUT_B45</td></tr>
<tr><td>TCELL17:OUT.10.TMIN</td><td>URAM0.DOUT_B46</td></tr>
<tr><td>TCELL17:OUT.11.TMIN</td><td>URAM0.DOUT_B47</td></tr>
<tr><td>TCELL17:OUT.12.TMIN</td><td>URAM0.DOUT_B48</td></tr>
<tr><td>TCELL17:OUT.13.TMIN</td><td>URAM0.DOUT_B49</td></tr>
<tr><td>TCELL17:OUT.14.TMIN</td><td>URAM0.DOUT_B50</td></tr>
<tr><td>TCELL17:OUT.15.TMIN</td><td>URAM0.DOUT_B51</td></tr>
<tr><td>TCELL17:OUT.17.TMIN</td><td>URAM0.DOUT_B52</td></tr>
<tr><td>TCELL17:OUT.19.TMIN</td><td>URAM0.DOUT_B53</td></tr>
<tr><td>TCELL17:OUT.22.TMIN</td><td>URAM0.DOUT_B54</td></tr>
<tr><td>TCELL17:OUT.24.TMIN</td><td>URAM0.DOUT_B55</td></tr>
<tr><td>TCELL17:OUT.26.TMIN</td><td>URAM0.DOUT_B56</td></tr>
<tr><td>TCELL17:OUT.28.TMIN</td><td>URAM0.DOUT_B57</td></tr>
<tr><td>TCELL17:OUT.30.TMIN</td><td>URAM0.DOUT_B58</td></tr>
<tr><td>TCELL17:IMUX.CTRL.2</td><td>URAM0.RDB_WR_B</td></tr>
<tr><td>TCELL17:IMUX.CTRL.3</td><td>URAM0.EN_B</td></tr>
<tr><td>TCELL17:IMUX.IMUX.0</td><td>URAM0.ADDR_B20</td></tr>
<tr><td>TCELL17:IMUX.IMUX.1</td><td>URAM0.ADDR_B22</td></tr>
<tr><td>TCELL17:IMUX.IMUX.2</td><td>URAM0.DIN_B41</td></tr>
<tr><td>TCELL17:IMUX.IMUX.4</td><td>URAM0.DIN_B44</td></tr>
<tr><td>TCELL17:IMUX.IMUX.5</td><td>URAM0.DIN_B46</td></tr>
<tr><td>TCELL17:IMUX.IMUX.6</td><td>URAM0.DIN_B48</td></tr>
<tr><td>TCELL17:IMUX.IMUX.8</td><td>URAM0.DIN_B52</td></tr>
<tr><td>TCELL17:IMUX.IMUX.9</td><td>URAM0.DIN_B54</td></tr>
<tr><td>TCELL17:IMUX.IMUX.10</td><td>URAM0.BWE_B0</td></tr>
<tr><td>TCELL17:IMUX.IMUX.12</td><td>URAM0.BWE_B4</td></tr>
<tr><td>TCELL17:IMUX.IMUX.13</td><td>URAM0.BWE_B6</td></tr>
<tr><td>TCELL17:IMUX.IMUX.14</td><td>URAM0.BWE_B8</td></tr>
<tr><td>TCELL17:IMUX.IMUX.16</td><td>URAM0.ADDR_B21</td></tr>
<tr><td>TCELL17:IMUX.IMUX.18</td><td>URAM0.DIN_B40</td></tr>
<tr><td>TCELL17:IMUX.IMUX.20</td><td>URAM0.DIN_B42</td></tr>
<tr><td>TCELL17:IMUX.IMUX.23</td><td>URAM0.DIN_B43</td></tr>
<tr><td>TCELL17:IMUX.IMUX.24</td><td>URAM0.DIN_B45</td></tr>
<tr><td>TCELL17:IMUX.IMUX.26</td><td>URAM0.DIN_B47</td></tr>
<tr><td>TCELL17:IMUX.IMUX.28</td><td>URAM0.DIN_B49</td></tr>
<tr><td>TCELL17:IMUX.IMUX.30</td><td>URAM0.DIN_B51</td></tr>
<tr><td>TCELL17:IMUX.IMUX.31</td><td>URAM0.DIN_B50</td></tr>
<tr><td>TCELL17:IMUX.IMUX.32</td><td>URAM0.DIN_B53</td></tr>
<tr><td>TCELL17:IMUX.IMUX.34</td><td>URAM0.DIN_B55</td></tr>
<tr><td>TCELL17:IMUX.IMUX.36</td><td>URAM0.BWE_B1</td></tr>
<tr><td>TCELL17:IMUX.IMUX.38</td><td>URAM0.BWE_B3</td></tr>
<tr><td>TCELL17:IMUX.IMUX.39</td><td>URAM0.BWE_B2</td></tr>
<tr><td>TCELL17:IMUX.IMUX.40</td><td>URAM0.BWE_B5</td></tr>
<tr><td>TCELL17:IMUX.IMUX.42</td><td>URAM0.BWE_B7</td></tr>
<tr><td>TCELL17:IMUX.IMUX.46</td><td>URAM0.DIN_B57</td></tr>
<tr><td>TCELL17:IMUX.IMUX.47</td><td>URAM0.DIN_B56</td></tr>
<tr><td>TCELL18:OUT.0.TMIN</td><td>URAM0.DOUT_B59</td></tr>
<tr><td>TCELL18:OUT.2.TMIN</td><td>URAM0.DOUT_B60</td></tr>
<tr><td>TCELL18:OUT.3.TMIN</td><td>URAM0.DOUT_B61</td></tr>
<tr><td>TCELL18:OUT.4.TMIN</td><td>URAM0.DOUT_B62</td></tr>
<tr><td>TCELL18:OUT.5.TMIN</td><td>URAM0.DOUT_B63</td></tr>
<tr><td>TCELL18:OUT.6.TMIN</td><td>URAM0.DOUT_B64</td></tr>
<tr><td>TCELL18:OUT.7.TMIN</td><td>URAM0.DOUT_B65</td></tr>
<tr><td>TCELL18:OUT.8.TMIN</td><td>URAM0.DOUT_B66</td></tr>
<tr><td>TCELL18:OUT.9.TMIN</td><td>URAM0.DOUT_B67</td></tr>
<tr><td>TCELL18:OUT.10.TMIN</td><td>URAM0.DOUT_B68</td></tr>
<tr><td>TCELL18:OUT.11.TMIN</td><td>URAM0.DOUT_B69</td></tr>
<tr><td>TCELL18:OUT.12.TMIN</td><td>URAM0.DOUT_B70</td></tr>
<tr><td>TCELL18:OUT.16.TMIN</td><td>URAM0.DOUT_B71</td></tr>
<tr><td>TCELL18:OUT.24.TMIN</td><td>URAM1.DOUT_B0</td></tr>
<tr><td>TCELL18:OUT.25.TMIN</td><td>URAM1.DOUT_B1</td></tr>
<tr><td>TCELL18:OUT.26.TMIN</td><td>URAM1.DOUT_B2</td></tr>
<tr><td>TCELL18:OUT.27.TMIN</td><td>URAM1.DOUT_B3</td></tr>
<tr><td>TCELL18:OUT.28.TMIN</td><td>URAM1.DOUT_B4</td></tr>
<tr><td>TCELL18:OUT.29.TMIN</td><td>URAM1.DOUT_B5</td></tr>
<tr><td>TCELL18:OUT.30.TMIN</td><td>URAM1.DOUT_B6</td></tr>
<tr><td>TCELL18:OUT.31.TMIN</td><td>URAM1.DOUT_B7</td></tr>
<tr><td>TCELL18:IMUX.IMUX.0</td><td>URAM0.DIN_B58</td></tr>
<tr><td>TCELL18:IMUX.IMUX.1</td><td>URAM0.DIN_B60</td></tr>
<tr><td>TCELL18:IMUX.IMUX.2</td><td>URAM0.DIN_B62</td></tr>
<tr><td>TCELL18:IMUX.IMUX.4</td><td>URAM0.DIN_B66</td></tr>
<tr><td>TCELL18:IMUX.IMUX.5</td><td>URAM0.DIN_B68</td></tr>
<tr><td>TCELL18:IMUX.IMUX.6</td><td>URAM0.DIN_B70</td></tr>
<tr><td>TCELL18:IMUX.IMUX.12</td><td>URAM1.DIN_B0</td></tr>
<tr><td>TCELL18:IMUX.IMUX.13</td><td>URAM1.DIN_B2</td></tr>
<tr><td>TCELL18:IMUX.IMUX.14</td><td>URAM1.DIN_B4</td></tr>
<tr><td>TCELL18:IMUX.IMUX.16</td><td>URAM0.DIN_B59</td></tr>
<tr><td>TCELL18:IMUX.IMUX.18</td><td>URAM0.DIN_B61</td></tr>
<tr><td>TCELL18:IMUX.IMUX.20</td><td>URAM0.DIN_B63</td></tr>
<tr><td>TCELL18:IMUX.IMUX.22</td><td>URAM0.DIN_B65</td></tr>
<tr><td>TCELL18:IMUX.IMUX.23</td><td>URAM0.DIN_B64</td></tr>
<tr><td>TCELL18:IMUX.IMUX.24</td><td>URAM0.DIN_B67</td></tr>
<tr><td>TCELL18:IMUX.IMUX.26</td><td>URAM0.DIN_B69</td></tr>
<tr><td>TCELL18:IMUX.IMUX.28</td><td>URAM0.DIN_B71</td></tr>
<tr><td>TCELL18:IMUX.IMUX.40</td><td>URAM1.DIN_B1</td></tr>
<tr><td>TCELL18:IMUX.IMUX.42</td><td>URAM1.DIN_B3</td></tr>
<tr><td>TCELL18:IMUX.IMUX.44</td><td>URAM1.DIN_B5</td></tr>
<tr><td>TCELL18:IMUX.IMUX.46</td><td>URAM1.DIN_B7</td></tr>
<tr><td>TCELL18:IMUX.IMUX.47</td><td>URAM1.DIN_B6</td></tr>
<tr><td>TCELL19:OUT.0.TMIN</td><td>URAM1.DOUT_B8</td></tr>
<tr><td>TCELL19:OUT.1.TMIN</td><td>URAM1.DOUT_B9</td></tr>
<tr><td>TCELL19:OUT.2.TMIN</td><td>URAM1.DOUT_B10</td></tr>
<tr><td>TCELL19:OUT.3.TMIN</td><td>URAM1.DOUT_B11</td></tr>
<tr><td>TCELL19:OUT.6.TMIN</td><td>URAM1.DOUT_B12</td></tr>
<tr><td>TCELL19:OUT.8.TMIN</td><td>URAM1.DOUT_B13</td></tr>
<tr><td>TCELL19:OUT.12.TMIN</td><td>URAM1.DOUT_B14</td></tr>
<tr><td>TCELL19:OUT.13.TMIN</td><td>URAM1.DOUT_B15</td></tr>
<tr><td>TCELL19:OUT.14.TMIN</td><td>URAM1.DOUT_B16</td></tr>
<tr><td>TCELL19:OUT.15.TMIN</td><td>URAM1.DBITERR_B</td></tr>
<tr><td>TCELL19:OUT.16.TMIN</td><td>URAM1.DOUT_B17</td></tr>
<tr><td>TCELL19:OUT.20.TMIN</td><td>URAM1.DOUT_B18</td></tr>
<tr><td>TCELL19:OUT.21.TMIN</td><td>URAM1.DOUT_B19</td></tr>
<tr><td>TCELL19:OUT.22.TMIN</td><td>URAM1.RDACCESS_B</td></tr>
<tr><td>TCELL19:OUT.23.TMIN</td><td>URAM1.SBITERR_B</td></tr>
<tr><td>TCELL19:OUT.24.TMIN</td><td>URAM1.DOUT_B20</td></tr>
<tr><td>TCELL19:OUT.27.TMIN</td><td>URAM1.DOUT_B21</td></tr>
<tr><td>TCELL19:OUT.28.TMIN</td><td>URAM1.DOUT_B22</td></tr>
<tr><td>TCELL19:OUT.29.TMIN</td><td>URAM1.DOUT_B23</td></tr>
<tr><td>TCELL19:OUT.30.TMIN</td><td>URAM1.DOUT_B24</td></tr>
<tr><td>TCELL19:OUT.31.TMIN</td><td>URAM1.DOUT_B25</td></tr>
<tr><td>TCELL19:IMUX.CTRL.5</td><td>URAM1.OREG_CAS_CE_B</td></tr>
<tr><td>TCELL19:IMUX.IMUX.0</td><td>URAM1.DIN_B8</td></tr>
<tr><td>TCELL19:IMUX.IMUX.1</td><td>URAM1.DIN_B10</td></tr>
<tr><td>TCELL19:IMUX.IMUX.2</td><td>URAM1.DIN_B12</td></tr>
<tr><td>TCELL19:IMUX.IMUX.4</td><td>URAM1.ADDR_B0</td></tr>
<tr><td>TCELL19:IMUX.IMUX.5</td><td>URAM1.ADDR_B2</td></tr>
<tr><td>TCELL19:IMUX.IMUX.6</td><td>URAM1.ADDR_B4</td></tr>
<tr><td>TCELL19:IMUX.IMUX.8</td><td>URAM1.ADDR_B8</td></tr>
<tr><td>TCELL19:IMUX.IMUX.9</td><td>URAM1.ADDR_B10</td></tr>
<tr><td>TCELL19:IMUX.IMUX.10</td><td>URAM1.DIN_B16</td></tr>
<tr><td>TCELL19:IMUX.IMUX.12</td><td>URAM1.DIN_B18</td></tr>
<tr><td>TCELL19:IMUX.IMUX.13</td><td>URAM1.DIN_B20</td></tr>
<tr><td>TCELL19:IMUX.IMUX.14</td><td>URAM1.DIN_B22</td></tr>
<tr><td>TCELL19:IMUX.IMUX.16</td><td>URAM1.DIN_B9</td></tr>
<tr><td>TCELL19:IMUX.IMUX.18</td><td>URAM1.DIN_B11</td></tr>
<tr><td>TCELL19:IMUX.IMUX.20</td><td>URAM1.DIN_B13</td></tr>
<tr><td>TCELL19:IMUX.IMUX.22</td><td>URAM1.DIN_B15</td></tr>
<tr><td>TCELL19:IMUX.IMUX.23</td><td>URAM1.DIN_B14</td></tr>
<tr><td>TCELL19:IMUX.IMUX.24</td><td>URAM1.ADDR_B1</td></tr>
<tr><td>TCELL19:IMUX.IMUX.26</td><td>URAM1.ADDR_B3</td></tr>
<tr><td>TCELL19:IMUX.IMUX.28</td><td>URAM1.ADDR_B5</td></tr>
<tr><td>TCELL19:IMUX.IMUX.30</td><td>URAM1.ADDR_B7</td></tr>
<tr><td>TCELL19:IMUX.IMUX.31</td><td>URAM1.ADDR_B6</td></tr>
<tr><td>TCELL19:IMUX.IMUX.32</td><td>URAM1.ADDR_B9</td></tr>
<tr><td>TCELL19:IMUX.IMUX.34</td><td>URAM1.ADDR_B11</td></tr>
<tr><td>TCELL19:IMUX.IMUX.36</td><td>URAM1.DIN_B17</td></tr>
<tr><td>TCELL19:IMUX.IMUX.40</td><td>URAM1.DIN_B19</td></tr>
<tr><td>TCELL19:IMUX.IMUX.42</td><td>URAM1.DIN_B21</td></tr>
<tr><td>TCELL19:IMUX.IMUX.44</td><td>URAM1.DIN_B23</td></tr>
<tr><td>TCELL19:IMUX.IMUX.46</td><td>URAM1.DIN_B25</td></tr>
<tr><td>TCELL19:IMUX.IMUX.47</td><td>URAM1.DIN_B24</td></tr>
<tr><td>TCELL20:OUT.0.TMIN</td><td>URAM1.DOUT_B26</td></tr>
<tr><td>TCELL20:OUT.1.TMIN</td><td>URAM1.DOUT_B27</td></tr>
<tr><td>TCELL20:OUT.2.TMIN</td><td>URAM1.DOUT_B28</td></tr>
<tr><td>TCELL20:OUT.3.TMIN</td><td>URAM1.DOUT_B29</td></tr>
<tr><td>TCELL20:OUT.4.TMIN</td><td>URAM1.DOUT_B30</td></tr>
<tr><td>TCELL20:OUT.5.TMIN</td><td>URAM1.DOUT_B31</td></tr>
<tr><td>TCELL20:OUT.6.TMIN</td><td>URAM1.DOUT_B32</td></tr>
<tr><td>TCELL20:OUT.7.TMIN</td><td>URAM1.DOUT_B33</td></tr>
<tr><td>TCELL20:OUT.8.TMIN</td><td>URAM1.DOUT_B34</td></tr>
<tr><td>TCELL20:OUT.9.TMIN</td><td>URAM1.DOUT_B35</td></tr>
<tr><td>TCELL20:OUT.10.TMIN</td><td>URAM1.DOUT_B36</td></tr>
<tr><td>TCELL20:OUT.11.TMIN</td><td>URAM1.DOUT_B37</td></tr>
<tr><td>TCELL20:OUT.12.TMIN</td><td>URAM1.DOUT_B38</td></tr>
<tr><td>TCELL20:OUT.17.TMIN</td><td>URAM1.DOUT_B39</td></tr>
<tr><td>TCELL20:OUT.23.TMIN</td><td>URAM1.DOUT_B40</td></tr>
<tr><td>TCELL20:OUT.27.TMIN</td><td>URAM1.DOUT_B41</td></tr>
<tr><td>TCELL20:OUT.29.TMIN</td><td>URAM1.DOUT_B42</td></tr>
<tr><td>TCELL20:OUT.30.TMIN</td><td>URAM1.DOUT_B43</td></tr>
<tr><td>TCELL20:OUT.31.TMIN</td><td>URAM1.DOUT_B44</td></tr>
<tr><td>TCELL20:IMUX.CTRL.0</td><td>URAM1.OREG_ECC_CE_B</td></tr>
<tr><td>TCELL20:IMUX.CTRL.1</td><td>URAM1.OREG_CE_B</td></tr>
<tr><td>TCELL20:IMUX.CTRL.5</td><td>URAM1.RST_B</td></tr>
<tr><td>TCELL20:IMUX.IMUX.0</td><td>URAM1.DIN_B26</td></tr>
<tr><td>TCELL20:IMUX.IMUX.1</td><td>URAM1.DIN_B28</td></tr>
<tr><td>TCELL20:IMUX.IMUX.2</td><td>URAM1.DIN_B30</td></tr>
<tr><td>TCELL20:IMUX.IMUX.4</td><td>URAM1.DIN_B34</td></tr>
<tr><td>TCELL20:IMUX.IMUX.5</td><td>URAM1.DIN_B36</td></tr>
<tr><td>TCELL20:IMUX.IMUX.6</td><td>URAM1.DIN_B38</td></tr>
<tr><td>TCELL20:IMUX.IMUX.8</td><td>URAM1.ADDR_B12</td></tr>
<tr><td>TCELL20:IMUX.IMUX.9</td><td>URAM1.ADDR_B14</td></tr>
<tr><td>TCELL20:IMUX.IMUX.10</td><td>URAM1.ADDR_B16</td></tr>
<tr><td>TCELL20:IMUX.IMUX.12</td><td>URAM1.ADDR_B20</td></tr>
<tr><td>TCELL20:IMUX.IMUX.13</td><td>URAM1.ADDR_B22</td></tr>
<tr><td>TCELL20:IMUX.IMUX.14</td><td>URAM1.DIN_B41</td></tr>
<tr><td>TCELL20:IMUX.IMUX.16</td><td>URAM1.DIN_B27</td></tr>
<tr><td>TCELL20:IMUX.IMUX.18</td><td>URAM1.DIN_B29</td></tr>
<tr><td>TCELL20:IMUX.IMUX.20</td><td>URAM1.DIN_B31</td></tr>
<tr><td>TCELL20:IMUX.IMUX.22</td><td>URAM1.DIN_B33</td></tr>
<tr><td>TCELL20:IMUX.IMUX.23</td><td>URAM1.DIN_B32</td></tr>
<tr><td>TCELL20:IMUX.IMUX.24</td><td>URAM1.DIN_B35</td></tr>
<tr><td>TCELL20:IMUX.IMUX.26</td><td>URAM1.DIN_B37</td></tr>
<tr><td>TCELL20:IMUX.IMUX.28</td><td>URAM1.DIN_B39</td></tr>
<tr><td>TCELL20:IMUX.IMUX.30</td><td>URAM1.INJECT_SBITERR_B</td></tr>
<tr><td>TCELL20:IMUX.IMUX.31</td><td>URAM1.INJECT_DBITERR_B</td></tr>
<tr><td>TCELL20:IMUX.IMUX.32</td><td>URAM1.ADDR_B13</td></tr>
<tr><td>TCELL20:IMUX.IMUX.34</td><td>URAM1.ADDR_B15</td></tr>
<tr><td>TCELL20:IMUX.IMUX.36</td><td>URAM1.ADDR_B17</td></tr>
<tr><td>TCELL20:IMUX.IMUX.38</td><td>URAM1.ADDR_B19</td></tr>
<tr><td>TCELL20:IMUX.IMUX.39</td><td>URAM1.ADDR_B18</td></tr>
<tr><td>TCELL20:IMUX.IMUX.40</td><td>URAM1.ADDR_B21</td></tr>
<tr><td>TCELL20:IMUX.IMUX.42</td><td>URAM1.DIN_B40</td></tr>
<tr><td>TCELL20:IMUX.IMUX.44</td><td>URAM1.DIN_B42</td></tr>
<tr><td>TCELL20:IMUX.IMUX.47</td><td>URAM1.DIN_B43</td></tr>
<tr><td>TCELL21:OUT.1.TMIN</td><td>URAM1.DOUT_B45</td></tr>
<tr><td>TCELL21:OUT.2.TMIN</td><td>URAM1.DOUT_B46</td></tr>
<tr><td>TCELL21:OUT.3.TMIN</td><td>URAM1.DOUT_B47</td></tr>
<tr><td>TCELL21:OUT.4.TMIN</td><td>URAM1.DOUT_B48</td></tr>
<tr><td>TCELL21:OUT.5.TMIN</td><td>URAM1.DOUT_B49</td></tr>
<tr><td>TCELL21:OUT.6.TMIN</td><td>URAM1.DOUT_B50</td></tr>
<tr><td>TCELL21:OUT.7.TMIN</td><td>URAM1.DOUT_B51</td></tr>
<tr><td>TCELL21:OUT.9.TMIN</td><td>URAM1.DOUT_B52</td></tr>
<tr><td>TCELL21:OUT.11.TMIN</td><td>URAM1.DOUT_B53</td></tr>
<tr><td>TCELL21:OUT.14.TMIN</td><td>URAM1.DOUT_B54</td></tr>
<tr><td>TCELL21:OUT.16.TMIN</td><td>URAM1.DOUT_B55</td></tr>
<tr><td>TCELL21:OUT.18.TMIN</td><td>URAM1.DOUT_B56</td></tr>
<tr><td>TCELL21:OUT.20.TMIN</td><td>URAM1.DOUT_B57</td></tr>
<tr><td>TCELL21:OUT.22.TMIN</td><td>URAM1.DOUT_B58</td></tr>
<tr><td>TCELL21:OUT.24.TMIN</td><td>URAM1.DOUT_B59</td></tr>
<tr><td>TCELL21:OUT.26.TMIN</td><td>URAM1.DOUT_B60</td></tr>
<tr><td>TCELL21:OUT.27.TMIN</td><td>URAM1.DOUT_B61</td></tr>
<tr><td>TCELL21:OUT.28.TMIN</td><td>URAM1.DOUT_B62</td></tr>
<tr><td>TCELL21:OUT.29.TMIN</td><td>URAM1.DOUT_B63</td></tr>
<tr><td>TCELL21:OUT.30.TMIN</td><td>URAM1.DOUT_B64</td></tr>
<tr><td>TCELL21:OUT.31.TMIN</td><td>URAM1.DOUT_B65</td></tr>
<tr><td>TCELL21:IMUX.CTRL.0</td><td>URAM1.RDB_WR_B</td></tr>
<tr><td>TCELL21:IMUX.CTRL.1</td><td>URAM1.EN_B</td></tr>
<tr><td>TCELL21:IMUX.IMUX.0</td><td>URAM1.DIN_B44</td></tr>
<tr><td>TCELL21:IMUX.IMUX.1</td><td>URAM1.DIN_B46</td></tr>
<tr><td>TCELL21:IMUX.IMUX.2</td><td>URAM1.DIN_B48</td></tr>
<tr><td>TCELL21:IMUX.IMUX.4</td><td>URAM1.DIN_B52</td></tr>
<tr><td>TCELL21:IMUX.IMUX.5</td><td>URAM1.DIN_B54</td></tr>
<tr><td>TCELL21:IMUX.IMUX.6</td><td>URAM1.BWE_B0</td></tr>
<tr><td>TCELL21:IMUX.IMUX.8</td><td>URAM1.BWE_B4</td></tr>
<tr><td>TCELL21:IMUX.IMUX.9</td><td>URAM1.BWE_B6</td></tr>
<tr><td>TCELL21:IMUX.IMUX.10</td><td>URAM1.BWE_B8</td></tr>
<tr><td>TCELL21:IMUX.IMUX.12</td><td>URAM1.DIN_B58</td></tr>
<tr><td>TCELL21:IMUX.IMUX.13</td><td>URAM1.DIN_B60</td></tr>
<tr><td>TCELL21:IMUX.IMUX.14</td><td>URAM1.DIN_B62</td></tr>
<tr><td>TCELL21:IMUX.IMUX.16</td><td>URAM1.DIN_B45</td></tr>
<tr><td>TCELL21:IMUX.IMUX.18</td><td>URAM1.DIN_B47</td></tr>
<tr><td>TCELL21:IMUX.IMUX.20</td><td>URAM1.DIN_B49</td></tr>
<tr><td>TCELL21:IMUX.IMUX.22</td><td>URAM1.DIN_B51</td></tr>
<tr><td>TCELL21:IMUX.IMUX.23</td><td>URAM1.DIN_B50</td></tr>
<tr><td>TCELL21:IMUX.IMUX.24</td><td>URAM1.DIN_B53</td></tr>
<tr><td>TCELL21:IMUX.IMUX.26</td><td>URAM1.DIN_B55</td></tr>
<tr><td>TCELL21:IMUX.IMUX.28</td><td>URAM1.BWE_B1</td></tr>
<tr><td>TCELL21:IMUX.IMUX.30</td><td>URAM1.BWE_B3</td></tr>
<tr><td>TCELL21:IMUX.IMUX.31</td><td>URAM1.BWE_B2</td></tr>
<tr><td>TCELL21:IMUX.IMUX.32</td><td>URAM1.BWE_B5</td></tr>
<tr><td>TCELL21:IMUX.IMUX.34</td><td>URAM1.BWE_B7</td></tr>
<tr><td>TCELL21:IMUX.IMUX.38</td><td>URAM1.DIN_B57</td></tr>
<tr><td>TCELL21:IMUX.IMUX.39</td><td>URAM1.DIN_B56</td></tr>
<tr><td>TCELL21:IMUX.IMUX.40</td><td>URAM1.DIN_B59</td></tr>
<tr><td>TCELL21:IMUX.IMUX.42</td><td>URAM1.DIN_B61</td></tr>
<tr><td>TCELL21:IMUX.IMUX.44</td><td>URAM1.DIN_B63</td></tr>
<tr><td>TCELL21:IMUX.IMUX.46</td><td>URAM1.DIN_B65</td></tr>
<tr><td>TCELL21:IMUX.IMUX.47</td><td>URAM1.DIN_B64</td></tr>
<tr><td>TCELL22:OUT.0.TMIN</td><td>URAM1.DOUT_B66</td></tr>
<tr><td>TCELL22:OUT.1.TMIN</td><td>URAM1.DOUT_B67</td></tr>
<tr><td>TCELL22:OUT.2.TMIN</td><td>URAM1.DOUT_B68</td></tr>
<tr><td>TCELL22:OUT.3.TMIN</td><td>URAM1.DOUT_B69</td></tr>
<tr><td>TCELL22:OUT.4.TMIN</td><td>URAM1.DOUT_B70</td></tr>
<tr><td>TCELL22:OUT.8.TMIN</td><td>URAM1.DOUT_B71</td></tr>
<tr><td>TCELL22:OUT.16.TMIN</td><td>URAM2.DOUT_B0</td></tr>
<tr><td>TCELL22:OUT.17.TMIN</td><td>URAM2.DOUT_B1</td></tr>
<tr><td>TCELL22:OUT.18.TMIN</td><td>URAM2.DOUT_B2</td></tr>
<tr><td>TCELL22:OUT.19.TMIN</td><td>URAM2.DOUT_B3</td></tr>
<tr><td>TCELL22:OUT.20.TMIN</td><td>URAM2.DOUT_B4</td></tr>
<tr><td>TCELL22:OUT.21.TMIN</td><td>URAM2.DOUT_B5</td></tr>
<tr><td>TCELL22:OUT.22.TMIN</td><td>URAM2.DOUT_B6</td></tr>
<tr><td>TCELL22:OUT.23.TMIN</td><td>URAM2.DOUT_B7</td></tr>
<tr><td>TCELL22:OUT.24.TMIN</td><td>URAM2.DOUT_B8</td></tr>
<tr><td>TCELL22:OUT.25.TMIN</td><td>URAM2.DOUT_B9</td></tr>
<tr><td>TCELL22:OUT.26.TMIN</td><td>URAM2.DOUT_B10</td></tr>
<tr><td>TCELL22:OUT.27.TMIN</td><td>URAM2.DOUT_B11</td></tr>
<tr><td>TCELL22:OUT.30.TMIN</td><td>URAM2.DOUT_B12</td></tr>
<tr><td>TCELL22:IMUX.IMUX.0</td><td>URAM1.DIN_B66</td></tr>
<tr><td>TCELL22:IMUX.IMUX.1</td><td>URAM1.DIN_B68</td></tr>
<tr><td>TCELL22:IMUX.IMUX.2</td><td>URAM1.DIN_B70</td></tr>
<tr><td>TCELL22:IMUX.IMUX.8</td><td>URAM2.DIN_B0</td></tr>
<tr><td>TCELL22:IMUX.IMUX.9</td><td>URAM2.DIN_B2</td></tr>
<tr><td>TCELL22:IMUX.IMUX.10</td><td>URAM2.DIN_B4</td></tr>
<tr><td>TCELL22:IMUX.IMUX.12</td><td>URAM2.DIN_B8</td></tr>
<tr><td>TCELL22:IMUX.IMUX.13</td><td>URAM2.DIN_B10</td></tr>
<tr><td>TCELL22:IMUX.IMUX.14</td><td>URAM2.DIN_B12</td></tr>
<tr><td>TCELL22:IMUX.IMUX.16</td><td>URAM1.DIN_B67</td></tr>
<tr><td>TCELL22:IMUX.IMUX.18</td><td>URAM1.DIN_B69</td></tr>
<tr><td>TCELL22:IMUX.IMUX.20</td><td>URAM1.DIN_B71</td></tr>
<tr><td>TCELL22:IMUX.IMUX.32</td><td>URAM2.DIN_B1</td></tr>
<tr><td>TCELL22:IMUX.IMUX.34</td><td>URAM2.DIN_B3</td></tr>
<tr><td>TCELL22:IMUX.IMUX.36</td><td>URAM2.DIN_B5</td></tr>
<tr><td>TCELL22:IMUX.IMUX.38</td><td>URAM2.DIN_B7</td></tr>
<tr><td>TCELL22:IMUX.IMUX.39</td><td>URAM2.DIN_B6</td></tr>
<tr><td>TCELL22:IMUX.IMUX.40</td><td>URAM2.DIN_B9</td></tr>
<tr><td>TCELL22:IMUX.IMUX.42</td><td>URAM2.DIN_B11</td></tr>
<tr><td>TCELL22:IMUX.IMUX.44</td><td>URAM2.DIN_B13</td></tr>
<tr><td>TCELL22:IMUX.IMUX.46</td><td>URAM2.DIN_B15</td></tr>
<tr><td>TCELL22:IMUX.IMUX.47</td><td>URAM2.DIN_B14</td></tr>
<tr><td>TCELL23:OUT.0.TMIN</td><td>URAM2.DOUT_B13</td></tr>
<tr><td>TCELL23:OUT.4.TMIN</td><td>URAM2.DOUT_B14</td></tr>
<tr><td>TCELL23:OUT.5.TMIN</td><td>URAM2.DOUT_B15</td></tr>
<tr><td>TCELL23:OUT.6.TMIN</td><td>URAM2.DOUT_B16</td></tr>
<tr><td>TCELL23:OUT.7.TMIN</td><td>URAM2.DBITERR_B</td></tr>
<tr><td>TCELL23:OUT.8.TMIN</td><td>URAM2.DOUT_B17</td></tr>
<tr><td>TCELL23:OUT.12.TMIN</td><td>URAM2.DOUT_B18</td></tr>
<tr><td>TCELL23:OUT.13.TMIN</td><td>URAM2.DOUT_B19</td></tr>
<tr><td>TCELL23:OUT.14.TMIN</td><td>URAM2.RDACCESS_B</td></tr>
<tr><td>TCELL23:OUT.15.TMIN</td><td>URAM2.SBITERR_B</td></tr>
<tr><td>TCELL23:OUT.16.TMIN</td><td>URAM2.DOUT_B20</td></tr>
<tr><td>TCELL23:OUT.19.TMIN</td><td>URAM2.DOUT_B21</td></tr>
<tr><td>TCELL23:OUT.20.TMIN</td><td>URAM2.DOUT_B22</td></tr>
<tr><td>TCELL23:OUT.21.TMIN</td><td>URAM2.DOUT_B23</td></tr>
<tr><td>TCELL23:OUT.22.TMIN</td><td>URAM2.DOUT_B24</td></tr>
<tr><td>TCELL23:OUT.23.TMIN</td><td>URAM2.DOUT_B25</td></tr>
<tr><td>TCELL23:OUT.24.TMIN</td><td>URAM2.DOUT_B26</td></tr>
<tr><td>TCELL23:OUT.25.TMIN</td><td>URAM2.DOUT_B27</td></tr>
<tr><td>TCELL23:OUT.26.TMIN</td><td>URAM2.DOUT_B28</td></tr>
<tr><td>TCELL23:OUT.27.TMIN</td><td>URAM2.DOUT_B29</td></tr>
<tr><td>TCELL23:OUT.28.TMIN</td><td>URAM2.DOUT_B30</td></tr>
<tr><td>TCELL23:OUT.29.TMIN</td><td>URAM2.DOUT_B31</td></tr>
<tr><td>TCELL23:OUT.30.TMIN</td><td>URAM2.DOUT_B32</td></tr>
<tr><td>TCELL23:OUT.31.TMIN</td><td>URAM2.DOUT_B33</td></tr>
<tr><td>TCELL23:IMUX.CTRL.3</td><td>URAM2.OREG_CAS_CE_B</td></tr>
<tr><td>TCELL23:IMUX.CTRL.6</td><td>URAM2.OREG_ECC_CE_B</td></tr>
<tr><td>TCELL23:IMUX.CTRL.7</td><td>URAM2.OREG_CE_B</td></tr>
<tr><td>TCELL23:IMUX.IMUX.0</td><td>URAM2.ADDR_B0</td></tr>
<tr><td>TCELL23:IMUX.IMUX.1</td><td>URAM2.ADDR_B2</td></tr>
<tr><td>TCELL23:IMUX.IMUX.2</td><td>URAM2.ADDR_B4</td></tr>
<tr><td>TCELL23:IMUX.IMUX.4</td><td>URAM2.ADDR_B8</td></tr>
<tr><td>TCELL23:IMUX.IMUX.5</td><td>URAM2.ADDR_B10</td></tr>
<tr><td>TCELL23:IMUX.IMUX.6</td><td>URAM2.DIN_B16</td></tr>
<tr><td>TCELL23:IMUX.IMUX.8</td><td>URAM2.DIN_B18</td></tr>
<tr><td>TCELL23:IMUX.IMUX.9</td><td>URAM2.DIN_B20</td></tr>
<tr><td>TCELL23:IMUX.IMUX.10</td><td>URAM2.DIN_B22</td></tr>
<tr><td>TCELL23:IMUX.IMUX.12</td><td>URAM2.DIN_B26</td></tr>
<tr><td>TCELL23:IMUX.IMUX.13</td><td>URAM2.DIN_B28</td></tr>
<tr><td>TCELL23:IMUX.IMUX.14</td><td>URAM2.DIN_B30</td></tr>
<tr><td>TCELL23:IMUX.IMUX.16</td><td>URAM2.ADDR_B1</td></tr>
<tr><td>TCELL23:IMUX.IMUX.18</td><td>URAM2.ADDR_B3</td></tr>
<tr><td>TCELL23:IMUX.IMUX.20</td><td>URAM2.ADDR_B5</td></tr>
<tr><td>TCELL23:IMUX.IMUX.22</td><td>URAM2.ADDR_B7</td></tr>
<tr><td>TCELL23:IMUX.IMUX.23</td><td>URAM2.ADDR_B6</td></tr>
<tr><td>TCELL23:IMUX.IMUX.24</td><td>URAM2.ADDR_B9</td></tr>
<tr><td>TCELL23:IMUX.IMUX.26</td><td>URAM2.ADDR_B11</td></tr>
<tr><td>TCELL23:IMUX.IMUX.28</td><td>URAM2.DIN_B17</td></tr>
<tr><td>TCELL23:IMUX.IMUX.32</td><td>URAM2.DIN_B19</td></tr>
<tr><td>TCELL23:IMUX.IMUX.34</td><td>URAM2.DIN_B21</td></tr>
<tr><td>TCELL23:IMUX.IMUX.36</td><td>URAM2.DIN_B23</td></tr>
<tr><td>TCELL23:IMUX.IMUX.38</td><td>URAM2.DIN_B25</td></tr>
<tr><td>TCELL23:IMUX.IMUX.39</td><td>URAM2.DIN_B24</td></tr>
<tr><td>TCELL23:IMUX.IMUX.40</td><td>URAM2.DIN_B27</td></tr>
<tr><td>TCELL23:IMUX.IMUX.42</td><td>URAM2.DIN_B29</td></tr>
<tr><td>TCELL23:IMUX.IMUX.44</td><td>URAM2.DIN_B31</td></tr>
<tr><td>TCELL23:IMUX.IMUX.46</td><td>URAM2.DIN_B33</td></tr>
<tr><td>TCELL23:IMUX.IMUX.47</td><td>URAM2.DIN_B32</td></tr>
<tr><td>TCELL24:OUT.0.TMIN</td><td>URAM2.DOUT_B34</td></tr>
<tr><td>TCELL24:OUT.1.TMIN</td><td>URAM2.DOUT_B35</td></tr>
<tr><td>TCELL24:OUT.2.TMIN</td><td>URAM2.DOUT_B36</td></tr>
<tr><td>TCELL24:OUT.3.TMIN</td><td>URAM2.DOUT_B37</td></tr>
<tr><td>TCELL24:OUT.4.TMIN</td><td>URAM2.DOUT_B38</td></tr>
<tr><td>TCELL24:OUT.9.TMIN</td><td>URAM2.DOUT_B39</td></tr>
<tr><td>TCELL24:OUT.15.TMIN</td><td>URAM2.DOUT_B40</td></tr>
<tr><td>TCELL24:OUT.19.TMIN</td><td>URAM2.DOUT_B41</td></tr>
<tr><td>TCELL24:OUT.21.TMIN</td><td>URAM2.DOUT_B42</td></tr>
<tr><td>TCELL24:OUT.22.TMIN</td><td>URAM2.DOUT_B43</td></tr>
<tr><td>TCELL24:OUT.23.TMIN</td><td>URAM2.DOUT_B44</td></tr>
<tr><td>TCELL24:OUT.25.TMIN</td><td>URAM2.DOUT_B45</td></tr>
<tr><td>TCELL24:OUT.26.TMIN</td><td>URAM2.DOUT_B46</td></tr>
<tr><td>TCELL24:OUT.27.TMIN</td><td>URAM2.DOUT_B47</td></tr>
<tr><td>TCELL24:OUT.28.TMIN</td><td>URAM2.DOUT_B48</td></tr>
<tr><td>TCELL24:OUT.29.TMIN</td><td>URAM2.DOUT_B49</td></tr>
<tr><td>TCELL24:OUT.30.TMIN</td><td>URAM2.DOUT_B50</td></tr>
<tr><td>TCELL24:OUT.31.TMIN</td><td>URAM2.DOUT_B51</td></tr>
<tr><td>TCELL24:IMUX.CTRL.3</td><td>URAM2.RST_B</td></tr>
<tr><td>TCELL24:IMUX.CTRL.6</td><td>URAM2.RDB_WR_B</td></tr>
<tr><td>TCELL24:IMUX.CTRL.7</td><td>URAM2.EN_B</td></tr>
<tr><td>TCELL24:IMUX.IMUX.0</td><td>URAM2.DIN_B34</td></tr>
<tr><td>TCELL24:IMUX.IMUX.1</td><td>URAM2.DIN_B36</td></tr>
<tr><td>TCELL24:IMUX.IMUX.2</td><td>URAM2.DIN_B38</td></tr>
<tr><td>TCELL24:IMUX.IMUX.4</td><td>URAM2.ADDR_B12</td></tr>
<tr><td>TCELL24:IMUX.IMUX.5</td><td>URAM2.ADDR_B14</td></tr>
<tr><td>TCELL24:IMUX.IMUX.6</td><td>URAM2.ADDR_B16</td></tr>
<tr><td>TCELL24:IMUX.IMUX.8</td><td>URAM2.ADDR_B20</td></tr>
<tr><td>TCELL24:IMUX.IMUX.9</td><td>URAM2.ADDR_B22</td></tr>
<tr><td>TCELL24:IMUX.IMUX.10</td><td>URAM2.DIN_B41</td></tr>
<tr><td>TCELL24:IMUX.IMUX.12</td><td>URAM2.DIN_B44</td></tr>
<tr><td>TCELL24:IMUX.IMUX.13</td><td>URAM2.DIN_B46</td></tr>
<tr><td>TCELL24:IMUX.IMUX.14</td><td>URAM2.DIN_B48</td></tr>
<tr><td>TCELL24:IMUX.IMUX.16</td><td>URAM2.DIN_B35</td></tr>
<tr><td>TCELL24:IMUX.IMUX.18</td><td>URAM2.DIN_B37</td></tr>
<tr><td>TCELL24:IMUX.IMUX.20</td><td>URAM2.DIN_B39</td></tr>
<tr><td>TCELL24:IMUX.IMUX.22</td><td>URAM2.INJECT_SBITERR_B</td></tr>
<tr><td>TCELL24:IMUX.IMUX.23</td><td>URAM2.INJECT_DBITERR_B</td></tr>
<tr><td>TCELL24:IMUX.IMUX.24</td><td>URAM2.ADDR_B13</td></tr>
<tr><td>TCELL24:IMUX.IMUX.26</td><td>URAM2.ADDR_B15</td></tr>
<tr><td>TCELL24:IMUX.IMUX.28</td><td>URAM2.ADDR_B17</td></tr>
<tr><td>TCELL24:IMUX.IMUX.30</td><td>URAM2.ADDR_B19</td></tr>
<tr><td>TCELL24:IMUX.IMUX.31</td><td>URAM2.ADDR_B18</td></tr>
<tr><td>TCELL24:IMUX.IMUX.32</td><td>URAM2.ADDR_B21</td></tr>
<tr><td>TCELL24:IMUX.IMUX.34</td><td>URAM2.DIN_B40</td></tr>
<tr><td>TCELL24:IMUX.IMUX.36</td><td>URAM2.DIN_B42</td></tr>
<tr><td>TCELL24:IMUX.IMUX.39</td><td>URAM2.DIN_B43</td></tr>
<tr><td>TCELL24:IMUX.IMUX.40</td><td>URAM2.DIN_B45</td></tr>
<tr><td>TCELL24:IMUX.IMUX.42</td><td>URAM2.DIN_B47</td></tr>
<tr><td>TCELL24:IMUX.IMUX.44</td><td>URAM2.DIN_B49</td></tr>
<tr><td>TCELL24:IMUX.IMUX.46</td><td>URAM2.DIN_B51</td></tr>
<tr><td>TCELL24:IMUX.IMUX.47</td><td>URAM2.DIN_B50</td></tr>
<tr><td>TCELL25:OUT.1.TMIN</td><td>URAM2.DOUT_B52</td></tr>
<tr><td>TCELL25:OUT.3.TMIN</td><td>URAM2.DOUT_B53</td></tr>
<tr><td>TCELL25:OUT.6.TMIN</td><td>URAM2.DOUT_B54</td></tr>
<tr><td>TCELL25:OUT.8.TMIN</td><td>URAM2.DOUT_B55</td></tr>
<tr><td>TCELL25:OUT.10.TMIN</td><td>URAM2.DOUT_B56</td></tr>
<tr><td>TCELL25:OUT.12.TMIN</td><td>URAM2.DOUT_B57</td></tr>
<tr><td>TCELL25:OUT.14.TMIN</td><td>URAM2.DOUT_B58</td></tr>
<tr><td>TCELL25:OUT.16.TMIN</td><td>URAM2.DOUT_B59</td></tr>
<tr><td>TCELL25:OUT.18.TMIN</td><td>URAM2.DOUT_B60</td></tr>
<tr><td>TCELL25:OUT.19.TMIN</td><td>URAM2.DOUT_B61</td></tr>
<tr><td>TCELL25:OUT.20.TMIN</td><td>URAM2.DOUT_B62</td></tr>
<tr><td>TCELL25:OUT.21.TMIN</td><td>URAM2.DOUT_B63</td></tr>
<tr><td>TCELL25:OUT.22.TMIN</td><td>URAM2.DOUT_B64</td></tr>
<tr><td>TCELL25:OUT.23.TMIN</td><td>URAM2.DOUT_B65</td></tr>
<tr><td>TCELL25:OUT.24.TMIN</td><td>URAM2.DOUT_B66</td></tr>
<tr><td>TCELL25:OUT.25.TMIN</td><td>URAM2.DOUT_B67</td></tr>
<tr><td>TCELL25:OUT.26.TMIN</td><td>URAM2.DOUT_B68</td></tr>
<tr><td>TCELL25:OUT.27.TMIN</td><td>URAM2.DOUT_B69</td></tr>
<tr><td>TCELL25:OUT.28.TMIN</td><td>URAM2.DOUT_B70</td></tr>
<tr><td>TCELL25:IMUX.IMUX.0</td><td>URAM2.DIN_B52</td></tr>
<tr><td>TCELL25:IMUX.IMUX.1</td><td>URAM2.DIN_B54</td></tr>
<tr><td>TCELL25:IMUX.IMUX.2</td><td>URAM2.BWE_B0</td></tr>
<tr><td>TCELL25:IMUX.IMUX.4</td><td>URAM2.BWE_B4</td></tr>
<tr><td>TCELL25:IMUX.IMUX.5</td><td>URAM2.BWE_B6</td></tr>
<tr><td>TCELL25:IMUX.IMUX.6</td><td>URAM2.BWE_B8</td></tr>
<tr><td>TCELL25:IMUX.IMUX.8</td><td>URAM2.DIN_B58</td></tr>
<tr><td>TCELL25:IMUX.IMUX.9</td><td>URAM2.DIN_B60</td></tr>
<tr><td>TCELL25:IMUX.IMUX.10</td><td>URAM2.DIN_B62</td></tr>
<tr><td>TCELL25:IMUX.IMUX.12</td><td>URAM2.DIN_B66</td></tr>
<tr><td>TCELL25:IMUX.IMUX.13</td><td>URAM2.DIN_B68</td></tr>
<tr><td>TCELL25:IMUX.IMUX.14</td><td>URAM2.DIN_B70</td></tr>
<tr><td>TCELL25:IMUX.IMUX.16</td><td>URAM2.DIN_B53</td></tr>
<tr><td>TCELL25:IMUX.IMUX.18</td><td>URAM2.DIN_B55</td></tr>
<tr><td>TCELL25:IMUX.IMUX.20</td><td>URAM2.BWE_B1</td></tr>
<tr><td>TCELL25:IMUX.IMUX.22</td><td>URAM2.BWE_B3</td></tr>
<tr><td>TCELL25:IMUX.IMUX.23</td><td>URAM2.BWE_B2</td></tr>
<tr><td>TCELL25:IMUX.IMUX.24</td><td>URAM2.BWE_B5</td></tr>
<tr><td>TCELL25:IMUX.IMUX.26</td><td>URAM2.BWE_B7</td></tr>
<tr><td>TCELL25:IMUX.IMUX.30</td><td>URAM2.DIN_B57</td></tr>
<tr><td>TCELL25:IMUX.IMUX.31</td><td>URAM2.DIN_B56</td></tr>
<tr><td>TCELL25:IMUX.IMUX.32</td><td>URAM2.DIN_B59</td></tr>
<tr><td>TCELL25:IMUX.IMUX.34</td><td>URAM2.DIN_B61</td></tr>
<tr><td>TCELL25:IMUX.IMUX.36</td><td>URAM2.DIN_B63</td></tr>
<tr><td>TCELL25:IMUX.IMUX.38</td><td>URAM2.DIN_B65</td></tr>
<tr><td>TCELL25:IMUX.IMUX.39</td><td>URAM2.DIN_B64</td></tr>
<tr><td>TCELL25:IMUX.IMUX.40</td><td>URAM2.DIN_B67</td></tr>
<tr><td>TCELL25:IMUX.IMUX.42</td><td>URAM2.DIN_B69</td></tr>
<tr><td>TCELL25:IMUX.IMUX.44</td><td>URAM2.DIN_B71</td></tr>
<tr><td>TCELL26:OUT.0.TMIN</td><td>URAM2.DOUT_B71</td></tr>
<tr><td>TCELL26:OUT.8.TMIN</td><td>URAM3.DOUT_B0</td></tr>
<tr><td>TCELL26:OUT.9.TMIN</td><td>URAM3.DOUT_B1</td></tr>
<tr><td>TCELL26:OUT.10.TMIN</td><td>URAM3.DOUT_B2</td></tr>
<tr><td>TCELL26:OUT.11.TMIN</td><td>URAM3.DOUT_B3</td></tr>
<tr><td>TCELL26:OUT.12.TMIN</td><td>URAM3.DOUT_B4</td></tr>
<tr><td>TCELL26:OUT.13.TMIN</td><td>URAM3.DOUT_B5</td></tr>
<tr><td>TCELL26:OUT.14.TMIN</td><td>URAM3.DOUT_B6</td></tr>
<tr><td>TCELL26:OUT.15.TMIN</td><td>URAM3.DOUT_B7</td></tr>
<tr><td>TCELL26:OUT.16.TMIN</td><td>URAM3.DOUT_B8</td></tr>
<tr><td>TCELL26:OUT.17.TMIN</td><td>URAM3.DOUT_B9</td></tr>
<tr><td>TCELL26:OUT.18.TMIN</td><td>URAM3.DOUT_B10</td></tr>
<tr><td>TCELL26:OUT.19.TMIN</td><td>URAM3.DOUT_B11</td></tr>
<tr><td>TCELL26:OUT.22.TMIN</td><td>URAM3.DOUT_B12</td></tr>
<tr><td>TCELL26:OUT.24.TMIN</td><td>URAM3.DOUT_B13</td></tr>
<tr><td>TCELL26:OUT.28.TMIN</td><td>URAM3.DOUT_B14</td></tr>
<tr><td>TCELL26:OUT.29.TMIN</td><td>URAM3.DOUT_B15</td></tr>
<tr><td>TCELL26:OUT.30.TMIN</td><td>URAM3.DOUT_B16</td></tr>
<tr><td>TCELL26:OUT.31.TMIN</td><td>URAM3.DBITERR_B</td></tr>
<tr><td>TCELL26:IMUX.IMUX.4</td><td>URAM3.DIN_B0</td></tr>
<tr><td>TCELL26:IMUX.IMUX.5</td><td>URAM3.DIN_B2</td></tr>
<tr><td>TCELL26:IMUX.IMUX.6</td><td>URAM3.DIN_B4</td></tr>
<tr><td>TCELL26:IMUX.IMUX.8</td><td>URAM3.DIN_B8</td></tr>
<tr><td>TCELL26:IMUX.IMUX.9</td><td>URAM3.DIN_B10</td></tr>
<tr><td>TCELL26:IMUX.IMUX.10</td><td>URAM3.DIN_B12</td></tr>
<tr><td>TCELL26:IMUX.IMUX.12</td><td>URAM3.ADDR_B0</td></tr>
<tr><td>TCELL26:IMUX.IMUX.13</td><td>URAM3.ADDR_B2</td></tr>
<tr><td>TCELL26:IMUX.IMUX.14</td><td>URAM3.ADDR_B4</td></tr>
<tr><td>TCELL26:IMUX.IMUX.24</td><td>URAM3.DIN_B1</td></tr>
<tr><td>TCELL26:IMUX.IMUX.26</td><td>URAM3.DIN_B3</td></tr>
<tr><td>TCELL26:IMUX.IMUX.28</td><td>URAM3.DIN_B5</td></tr>
<tr><td>TCELL26:IMUX.IMUX.30</td><td>URAM3.DIN_B7</td></tr>
<tr><td>TCELL26:IMUX.IMUX.31</td><td>URAM3.DIN_B6</td></tr>
<tr><td>TCELL26:IMUX.IMUX.32</td><td>URAM3.DIN_B9</td></tr>
<tr><td>TCELL26:IMUX.IMUX.34</td><td>URAM3.DIN_B11</td></tr>
<tr><td>TCELL26:IMUX.IMUX.36</td><td>URAM3.DIN_B13</td></tr>
<tr><td>TCELL26:IMUX.IMUX.38</td><td>URAM3.DIN_B15</td></tr>
<tr><td>TCELL26:IMUX.IMUX.39</td><td>URAM3.DIN_B14</td></tr>
<tr><td>TCELL26:IMUX.IMUX.40</td><td>URAM3.ADDR_B1</td></tr>
<tr><td>TCELL26:IMUX.IMUX.42</td><td>URAM3.ADDR_B3</td></tr>
<tr><td>TCELL26:IMUX.IMUX.44</td><td>URAM3.ADDR_B5</td></tr>
<tr><td>TCELL26:IMUX.IMUX.46</td><td>URAM3.ADDR_B7</td></tr>
<tr><td>TCELL26:IMUX.IMUX.47</td><td>URAM3.ADDR_B6</td></tr>
<tr><td>TCELL27:OUT.0.TMIN</td><td>URAM3.DOUT_B17</td></tr>
<tr><td>TCELL27:OUT.4.TMIN</td><td>URAM3.DOUT_B18</td></tr>
<tr><td>TCELL27:OUT.5.TMIN</td><td>URAM3.DOUT_B19</td></tr>
<tr><td>TCELL27:OUT.6.TMIN</td><td>URAM3.RDACCESS_B</td></tr>
<tr><td>TCELL27:OUT.7.TMIN</td><td>URAM3.SBITERR_B</td></tr>
<tr><td>TCELL27:OUT.8.TMIN</td><td>URAM3.DOUT_B20</td></tr>
<tr><td>TCELL27:OUT.11.TMIN</td><td>URAM3.DOUT_B21</td></tr>
<tr><td>TCELL27:OUT.12.TMIN</td><td>URAM3.DOUT_B22</td></tr>
<tr><td>TCELL27:OUT.13.TMIN</td><td>URAM3.DOUT_B23</td></tr>
<tr><td>TCELL27:OUT.14.TMIN</td><td>URAM3.DOUT_B24</td></tr>
<tr><td>TCELL27:OUT.15.TMIN</td><td>URAM3.DOUT_B25</td></tr>
<tr><td>TCELL27:OUT.16.TMIN</td><td>URAM3.DOUT_B26</td></tr>
<tr><td>TCELL27:OUT.17.TMIN</td><td>URAM3.DOUT_B27</td></tr>
<tr><td>TCELL27:OUT.18.TMIN</td><td>URAM3.DOUT_B28</td></tr>
<tr><td>TCELL27:OUT.19.TMIN</td><td>URAM3.DOUT_B29</td></tr>
<tr><td>TCELL27:OUT.20.TMIN</td><td>URAM3.DOUT_B30</td></tr>
<tr><td>TCELL27:OUT.21.TMIN</td><td>URAM3.DOUT_B31</td></tr>
<tr><td>TCELL27:OUT.22.TMIN</td><td>URAM3.DOUT_B32</td></tr>
<tr><td>TCELL27:OUT.23.TMIN</td><td>URAM3.DOUT_B33</td></tr>
<tr><td>TCELL27:OUT.24.TMIN</td><td>URAM3.DOUT_B34</td></tr>
<tr><td>TCELL27:OUT.25.TMIN</td><td>URAM3.DOUT_B35</td></tr>
<tr><td>TCELL27:OUT.26.TMIN</td><td>URAM3.DOUT_B36</td></tr>
<tr><td>TCELL27:OUT.27.TMIN</td><td>URAM3.DOUT_B37</td></tr>
<tr><td>TCELL27:OUT.28.TMIN</td><td>URAM3.DOUT_B38</td></tr>
<tr><td>TCELL27:IMUX.CTRL.1</td><td>URAM3.OREG_CAS_CE_B</td></tr>
<tr><td>TCELL27:IMUX.CTRL.4</td><td>URAM3.OREG_ECC_CE_B</td></tr>
<tr><td>TCELL27:IMUX.CTRL.5</td><td>URAM3.OREG_CE_B</td></tr>
<tr><td>TCELL27:IMUX.IMUX.0</td><td>URAM3.ADDR_B8</td></tr>
<tr><td>TCELL27:IMUX.IMUX.1</td><td>URAM3.ADDR_B10</td></tr>
<tr><td>TCELL27:IMUX.IMUX.2</td><td>URAM3.DIN_B16</td></tr>
<tr><td>TCELL27:IMUX.IMUX.4</td><td>URAM3.DIN_B18</td></tr>
<tr><td>TCELL27:IMUX.IMUX.5</td><td>URAM3.DIN_B20</td></tr>
<tr><td>TCELL27:IMUX.IMUX.6</td><td>URAM3.DIN_B22</td></tr>
<tr><td>TCELL27:IMUX.IMUX.8</td><td>URAM3.DIN_B26</td></tr>
<tr><td>TCELL27:IMUX.IMUX.9</td><td>URAM3.DIN_B28</td></tr>
<tr><td>TCELL27:IMUX.IMUX.10</td><td>URAM3.DIN_B30</td></tr>
<tr><td>TCELL27:IMUX.IMUX.12</td><td>URAM3.DIN_B34</td></tr>
<tr><td>TCELL27:IMUX.IMUX.13</td><td>URAM3.DIN_B36</td></tr>
<tr><td>TCELL27:IMUX.IMUX.14</td><td>URAM3.DIN_B38</td></tr>
<tr><td>TCELL27:IMUX.IMUX.16</td><td>URAM3.ADDR_B9</td></tr>
<tr><td>TCELL27:IMUX.IMUX.18</td><td>URAM3.ADDR_B11</td></tr>
<tr><td>TCELL27:IMUX.IMUX.20</td><td>URAM3.DIN_B17</td></tr>
<tr><td>TCELL27:IMUX.IMUX.24</td><td>URAM3.DIN_B19</td></tr>
<tr><td>TCELL27:IMUX.IMUX.26</td><td>URAM3.DIN_B21</td></tr>
<tr><td>TCELL27:IMUX.IMUX.28</td><td>URAM3.DIN_B23</td></tr>
<tr><td>TCELL27:IMUX.IMUX.30</td><td>URAM3.DIN_B25</td></tr>
<tr><td>TCELL27:IMUX.IMUX.31</td><td>URAM3.DIN_B24</td></tr>
<tr><td>TCELL27:IMUX.IMUX.32</td><td>URAM3.DIN_B27</td></tr>
<tr><td>TCELL27:IMUX.IMUX.34</td><td>URAM3.DIN_B29</td></tr>
<tr><td>TCELL27:IMUX.IMUX.36</td><td>URAM3.DIN_B31</td></tr>
<tr><td>TCELL27:IMUX.IMUX.38</td><td>URAM3.DIN_B33</td></tr>
<tr><td>TCELL27:IMUX.IMUX.39</td><td>URAM3.DIN_B32</td></tr>
<tr><td>TCELL27:IMUX.IMUX.40</td><td>URAM3.DIN_B35</td></tr>
<tr><td>TCELL27:IMUX.IMUX.42</td><td>URAM3.DIN_B37</td></tr>
<tr><td>TCELL27:IMUX.IMUX.44</td><td>URAM3.DIN_B39</td></tr>
<tr><td>TCELL27:IMUX.IMUX.46</td><td>URAM3.INJECT_SBITERR_B</td></tr>
<tr><td>TCELL27:IMUX.IMUX.47</td><td>URAM3.INJECT_DBITERR_B</td></tr>
<tr><td>TCELL28:OUT.1.TMIN</td><td>URAM3.DOUT_B39</td></tr>
<tr><td>TCELL28:OUT.7.TMIN</td><td>URAM3.DOUT_B40</td></tr>
<tr><td>TCELL28:OUT.11.TMIN</td><td>URAM3.DOUT_B41</td></tr>
<tr><td>TCELL28:OUT.13.TMIN</td><td>URAM3.DOUT_B42</td></tr>
<tr><td>TCELL28:OUT.14.TMIN</td><td>URAM3.DOUT_B43</td></tr>
<tr><td>TCELL28:OUT.15.TMIN</td><td>URAM3.DOUT_B44</td></tr>
<tr><td>TCELL28:OUT.17.TMIN</td><td>URAM3.DOUT_B45</td></tr>
<tr><td>TCELL28:OUT.18.TMIN</td><td>URAM3.DOUT_B46</td></tr>
<tr><td>TCELL28:OUT.19.TMIN</td><td>URAM3.DOUT_B47</td></tr>
<tr><td>TCELL28:OUT.20.TMIN</td><td>URAM3.DOUT_B48</td></tr>
<tr><td>TCELL28:OUT.21.TMIN</td><td>URAM3.DOUT_B49</td></tr>
<tr><td>TCELL28:OUT.22.TMIN</td><td>URAM3.DOUT_B50</td></tr>
<tr><td>TCELL28:OUT.23.TMIN</td><td>URAM3.DOUT_B51</td></tr>
<tr><td>TCELL28:OUT.25.TMIN</td><td>URAM3.DOUT_B52</td></tr>
<tr><td>TCELL28:OUT.27.TMIN</td><td>URAM3.DOUT_B53</td></tr>
<tr><td>TCELL28:OUT.30.TMIN</td><td>URAM3.DOUT_B54</td></tr>
<tr><td>TCELL28:IMUX.CTRL.1</td><td>URAM3.RST_B</td></tr>
<tr><td>TCELL28:IMUX.CTRL.4</td><td>URAM3.RDB_WR_B</td></tr>
<tr><td>TCELL28:IMUX.CTRL.5</td><td>URAM3.EN_B</td></tr>
<tr><td>TCELL28:IMUX.IMUX.0</td><td>URAM3.ADDR_B12</td></tr>
<tr><td>TCELL28:IMUX.IMUX.1</td><td>URAM3.ADDR_B14</td></tr>
<tr><td>TCELL28:IMUX.IMUX.2</td><td>URAM3.ADDR_B16</td></tr>
<tr><td>TCELL28:IMUX.IMUX.4</td><td>URAM3.ADDR_B20</td></tr>
<tr><td>TCELL28:IMUX.IMUX.5</td><td>URAM3.ADDR_B22</td></tr>
<tr><td>TCELL28:IMUX.IMUX.6</td><td>URAM3.DIN_B41</td></tr>
<tr><td>TCELL28:IMUX.IMUX.8</td><td>URAM3.DIN_B44</td></tr>
<tr><td>TCELL28:IMUX.IMUX.9</td><td>URAM3.DIN_B46</td></tr>
<tr><td>TCELL28:IMUX.IMUX.10</td><td>URAM3.DIN_B48</td></tr>
<tr><td>TCELL28:IMUX.IMUX.12</td><td>URAM3.DIN_B52</td></tr>
<tr><td>TCELL28:IMUX.IMUX.13</td><td>URAM3.DIN_B54</td></tr>
<tr><td>TCELL28:IMUX.IMUX.14</td><td>URAM3.BWE_B0</td></tr>
<tr><td>TCELL28:IMUX.IMUX.16</td><td>URAM3.ADDR_B13</td></tr>
<tr><td>TCELL28:IMUX.IMUX.18</td><td>URAM3.ADDR_B15</td></tr>
<tr><td>TCELL28:IMUX.IMUX.20</td><td>URAM3.ADDR_B17</td></tr>
<tr><td>TCELL28:IMUX.IMUX.22</td><td>URAM3.ADDR_B19</td></tr>
<tr><td>TCELL28:IMUX.IMUX.23</td><td>URAM3.ADDR_B18</td></tr>
<tr><td>TCELL28:IMUX.IMUX.24</td><td>URAM3.ADDR_B21</td></tr>
<tr><td>TCELL28:IMUX.IMUX.26</td><td>URAM3.DIN_B40</td></tr>
<tr><td>TCELL28:IMUX.IMUX.28</td><td>URAM3.DIN_B42</td></tr>
<tr><td>TCELL28:IMUX.IMUX.31</td><td>URAM3.DIN_B43</td></tr>
<tr><td>TCELL28:IMUX.IMUX.32</td><td>URAM3.DIN_B45</td></tr>
<tr><td>TCELL28:IMUX.IMUX.34</td><td>URAM3.DIN_B47</td></tr>
<tr><td>TCELL28:IMUX.IMUX.36</td><td>URAM3.DIN_B49</td></tr>
<tr><td>TCELL28:IMUX.IMUX.38</td><td>URAM3.DIN_B51</td></tr>
<tr><td>TCELL28:IMUX.IMUX.39</td><td>URAM3.DIN_B50</td></tr>
<tr><td>TCELL28:IMUX.IMUX.40</td><td>URAM3.DIN_B53</td></tr>
<tr><td>TCELL28:IMUX.IMUX.42</td><td>URAM3.DIN_B55</td></tr>
<tr><td>TCELL28:IMUX.IMUX.44</td><td>URAM3.BWE_B1</td></tr>
<tr><td>TCELL28:IMUX.IMUX.46</td><td>URAM3.BWE_B3</td></tr>
<tr><td>TCELL28:IMUX.IMUX.47</td><td>URAM3.BWE_B2</td></tr>
<tr><td>TCELL29:OUT.0.TMIN</td><td>URAM3.DOUT_B55</td></tr>
<tr><td>TCELL29:OUT.2.TMIN</td><td>URAM3.DOUT_B56</td></tr>
<tr><td>TCELL29:OUT.4.TMIN</td><td>URAM3.DOUT_B57</td></tr>
<tr><td>TCELL29:OUT.6.TMIN</td><td>URAM3.DOUT_B58</td></tr>
<tr><td>TCELL29:OUT.8.TMIN</td><td>URAM3.DOUT_B59</td></tr>
<tr><td>TCELL29:OUT.10.TMIN</td><td>URAM3.DOUT_B60</td></tr>
<tr><td>TCELL29:OUT.11.TMIN</td><td>URAM3.DOUT_B61</td></tr>
<tr><td>TCELL29:OUT.12.TMIN</td><td>URAM3.DOUT_B62</td></tr>
<tr><td>TCELL29:OUT.13.TMIN</td><td>URAM3.DOUT_B63</td></tr>
<tr><td>TCELL29:OUT.14.TMIN</td><td>URAM3.DOUT_B64</td></tr>
<tr><td>TCELL29:OUT.15.TMIN</td><td>URAM3.DOUT_B65</td></tr>
<tr><td>TCELL29:OUT.16.TMIN</td><td>URAM3.DOUT_B66</td></tr>
<tr><td>TCELL29:OUT.17.TMIN</td><td>URAM3.DOUT_B67</td></tr>
<tr><td>TCELL29:OUT.18.TMIN</td><td>URAM3.DOUT_B68</td></tr>
<tr><td>TCELL29:OUT.19.TMIN</td><td>URAM3.DOUT_B69</td></tr>
<tr><td>TCELL29:OUT.20.TMIN</td><td>URAM3.DOUT_B70</td></tr>
<tr><td>TCELL29:OUT.24.TMIN</td><td>URAM3.DOUT_B71</td></tr>
<tr><td>TCELL29:IMUX.IMUX.0</td><td>URAM3.BWE_B4</td></tr>
<tr><td>TCELL29:IMUX.IMUX.1</td><td>URAM3.BWE_B6</td></tr>
<tr><td>TCELL29:IMUX.IMUX.2</td><td>URAM3.BWE_B8</td></tr>
<tr><td>TCELL29:IMUX.IMUX.4</td><td>URAM3.DIN_B58</td></tr>
<tr><td>TCELL29:IMUX.IMUX.5</td><td>URAM3.DIN_B60</td></tr>
<tr><td>TCELL29:IMUX.IMUX.6</td><td>URAM3.DIN_B62</td></tr>
<tr><td>TCELL29:IMUX.IMUX.8</td><td>URAM3.DIN_B66</td></tr>
<tr><td>TCELL29:IMUX.IMUX.9</td><td>URAM3.DIN_B68</td></tr>
<tr><td>TCELL29:IMUX.IMUX.10</td><td>URAM3.DIN_B70</td></tr>
<tr><td>TCELL29:IMUX.IMUX.16</td><td>URAM3.BWE_B5</td></tr>
<tr><td>TCELL29:IMUX.IMUX.18</td><td>URAM3.BWE_B7</td></tr>
<tr><td>TCELL29:IMUX.IMUX.22</td><td>URAM3.DIN_B57</td></tr>
<tr><td>TCELL29:IMUX.IMUX.23</td><td>URAM3.DIN_B56</td></tr>
<tr><td>TCELL29:IMUX.IMUX.24</td><td>URAM3.DIN_B59</td></tr>
<tr><td>TCELL29:IMUX.IMUX.26</td><td>URAM3.DIN_B61</td></tr>
<tr><td>TCELL29:IMUX.IMUX.28</td><td>URAM3.DIN_B63</td></tr>
<tr><td>TCELL29:IMUX.IMUX.30</td><td>URAM3.DIN_B65</td></tr>
<tr><td>TCELL29:IMUX.IMUX.31</td><td>URAM3.DIN_B64</td></tr>
<tr><td>TCELL29:IMUX.IMUX.32</td><td>URAM3.DIN_B67</td></tr>
<tr><td>TCELL29:IMUX.IMUX.34</td><td>URAM3.DIN_B69</td></tr>
<tr><td>TCELL29:IMUX.IMUX.36</td><td>URAM3.DIN_B71</td></tr>
</tbody>
</table></div>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../ultrascaleplus/bram.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>

                            <a rel="next prefetch" href="../ultrascaleplus/dsp.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../ultrascaleplus/bram.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>

                    <a rel="next prefetch" href="../ultrascaleplus/dsp.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>




        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard.min.js"></script>
        <script src="../highlight.js"></script>
        <script src="../book.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
