Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 28 11:25:13 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_sensor_timing_summary_routed.rpt -pb top_sensor_timing_summary_routed.pb -rpx top_sensor_timing_summary_routed.rpx -warn_on_violation
| Design       : top_sensor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: ubtn/r_1khz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ufnd/u_clock_div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.191        0.000                      0                  454        0.077        0.000                      0                  454        3.750        0.000                       0                   281  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.191        0.000                      0                  454        0.077        0.000                      0                  454        3.750        0.000                       0                   281  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 u_sen/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 1.950ns (29.889%)  route 4.574ns (70.111%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.633     5.154    u_sen/clk
    SLICE_X3Y35          FDCE                                         r  u_sen/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  u_sen/tick_count_reg[0]/Q
                         net (fo=8, routed)           0.747     6.357    u_sen/Q[0]
    SLICE_X3Y31          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     6.941 f  u_sen/tick_count_reg[4]_i_2/O[2]
                         net (fo=7, routed)           1.377     8.318    u_sen/p_1_in[3]
    SLICE_X5Y34          LUT4 (Prop_lut4_I0_O)        0.330     8.648 r  u_sen/FSM_sequential_state[3]_i_20/O
                         net (fo=2, routed)           0.821     9.469    u_sen/FSM_sequential_state[3]_i_20_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.332     9.801 r  u_sen/FSM_sequential_state[3]_i_13/O
                         net (fo=1, routed)           0.420    10.221    u_sen/FSM_sequential_state[3]_i_13_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I1_O)        0.124    10.345 r  u_sen/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.629    10.974    u_sen/FSM_sequential_state[3]_i_6_n_0
    SLICE_X4Y32          LUT6 (Prop_lut6_I3_O)        0.124    11.098 r  u_sen/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.580    11.678    u_sen/FSM_sequential_state[3]_i_1_n_0
    SLICE_X4Y32          FDCE                                         r  u_sen/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.509    14.850    u_sen/clk
    SLICE_X4Y32          FDCE                                         r  u_sen/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X4Y32          FDCE (Setup_fdce_C_CE)      -0.205    14.870    u_sen/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                         -11.678    
  -------------------------------------------------------------------
                         slack                                  3.191    

Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 u_sen/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 1.950ns (29.889%)  route 4.574ns (70.111%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.633     5.154    u_sen/clk
    SLICE_X3Y35          FDCE                                         r  u_sen/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  u_sen/tick_count_reg[0]/Q
                         net (fo=8, routed)           0.747     6.357    u_sen/Q[0]
    SLICE_X3Y31          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     6.941 f  u_sen/tick_count_reg[4]_i_2/O[2]
                         net (fo=7, routed)           1.377     8.318    u_sen/p_1_in[3]
    SLICE_X5Y34          LUT4 (Prop_lut4_I0_O)        0.330     8.648 r  u_sen/FSM_sequential_state[3]_i_20/O
                         net (fo=2, routed)           0.821     9.469    u_sen/FSM_sequential_state[3]_i_20_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.332     9.801 r  u_sen/FSM_sequential_state[3]_i_13/O
                         net (fo=1, routed)           0.420    10.221    u_sen/FSM_sequential_state[3]_i_13_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I1_O)        0.124    10.345 r  u_sen/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.629    10.974    u_sen/FSM_sequential_state[3]_i_6_n_0
    SLICE_X4Y32          LUT6 (Prop_lut6_I3_O)        0.124    11.098 r  u_sen/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.580    11.678    u_sen/FSM_sequential_state[3]_i_1_n_0
    SLICE_X4Y32          FDCE                                         r  u_sen/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.509    14.850    u_sen/clk
    SLICE_X4Y32          FDCE                                         r  u_sen/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X4Y32          FDCE (Setup_fdce_C_CE)      -0.205    14.870    u_sen/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                         -11.678    
  -------------------------------------------------------------------
                         slack                                  3.191    

Slack (MET) :             3.230ns  (required time - arrival time)
  Source:                 u_sen/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 1.950ns (30.075%)  route 4.534ns (69.925%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.633     5.154    u_sen/clk
    SLICE_X3Y35          FDCE                                         r  u_sen/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  u_sen/tick_count_reg[0]/Q
                         net (fo=8, routed)           0.747     6.357    u_sen/Q[0]
    SLICE_X3Y31          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     6.941 f  u_sen/tick_count_reg[4]_i_2/O[2]
                         net (fo=7, routed)           1.377     8.318    u_sen/p_1_in[3]
    SLICE_X5Y34          LUT4 (Prop_lut4_I0_O)        0.330     8.648 r  u_sen/FSM_sequential_state[3]_i_20/O
                         net (fo=2, routed)           0.821     9.469    u_sen/FSM_sequential_state[3]_i_20_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.332     9.801 r  u_sen/FSM_sequential_state[3]_i_13/O
                         net (fo=1, routed)           0.420    10.221    u_sen/FSM_sequential_state[3]_i_13_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I1_O)        0.124    10.345 r  u_sen/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.629    10.974    u_sen/FSM_sequential_state[3]_i_6_n_0
    SLICE_X4Y32          LUT6 (Prop_lut6_I3_O)        0.124    11.098 r  u_sen/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.540    11.638    u_sen/FSM_sequential_state[3]_i_1_n_0
    SLICE_X4Y31          FDCE                                         r  u_sen/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.507    14.848    u_sen/clk
    SLICE_X4Y31          FDCE                                         r  u_sen/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X4Y31          FDCE (Setup_fdce_C_CE)      -0.205    14.868    u_sen/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -11.638    
  -------------------------------------------------------------------
                         slack                                  3.230    

Slack (MET) :             3.230ns  (required time - arrival time)
  Source:                 u_sen/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 1.950ns (30.075%)  route 4.534ns (69.925%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.633     5.154    u_sen/clk
    SLICE_X3Y35          FDCE                                         r  u_sen/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  u_sen/tick_count_reg[0]/Q
                         net (fo=8, routed)           0.747     6.357    u_sen/Q[0]
    SLICE_X3Y31          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     6.941 f  u_sen/tick_count_reg[4]_i_2/O[2]
                         net (fo=7, routed)           1.377     8.318    u_sen/p_1_in[3]
    SLICE_X5Y34          LUT4 (Prop_lut4_I0_O)        0.330     8.648 r  u_sen/FSM_sequential_state[3]_i_20/O
                         net (fo=2, routed)           0.821     9.469    u_sen/FSM_sequential_state[3]_i_20_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.332     9.801 r  u_sen/FSM_sequential_state[3]_i_13/O
                         net (fo=1, routed)           0.420    10.221    u_sen/FSM_sequential_state[3]_i_13_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I1_O)        0.124    10.345 r  u_sen/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.629    10.974    u_sen/FSM_sequential_state[3]_i_6_n_0
    SLICE_X4Y32          LUT6 (Prop_lut6_I3_O)        0.124    11.098 r  u_sen/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.540    11.638    u_sen/FSM_sequential_state[3]_i_1_n_0
    SLICE_X4Y31          FDCE                                         r  u_sen/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.507    14.848    u_sen/clk
    SLICE_X4Y31          FDCE                                         r  u_sen/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X4Y31          FDCE (Setup_fdce_C_CE)      -0.205    14.868    u_sen/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -11.638    
  -------------------------------------------------------------------
                         slack                                  3.230    

Slack (MET) :             3.576ns  (required time - arrival time)
  Source:                 u_sen/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/io_state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 2.169ns (35.751%)  route 3.898ns (64.249%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.633     5.154    u_sen/clk
    SLICE_X3Y35          FDCE                                         r  u_sen/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  u_sen/tick_count_reg[0]/Q
                         net (fo=8, routed)           0.747     6.357    u_sen/Q[0]
    SLICE_X3Y31          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.937 r  u_sen/tick_count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.937    u_sen/tick_count_reg[4]_i_2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  u_sen/tick_count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.051    u_sen/tick_count_reg[8]_i_2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.364 f  u_sen/tick_count_reg[12]_i_2/O[3]
                         net (fo=3, routed)           0.876     8.241    u_sen/p_1_in[12]
    SLICE_X4Y35          LUT5 (Prop_lut5_I2_O)        0.306     8.547 f  u_sen/data_reg_i_8/O
                         net (fo=6, routed)           0.653     9.200    u_sen/data_reg_i_8_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I2_O)        0.124     9.324 r  u_sen/FSM_sequential_state[3]_i_16/O
                         net (fo=3, routed)           0.467     9.791    u_sen/next0
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.124     9.915 r  u_sen/io_state_i_2/O
                         net (fo=1, routed)           0.808    10.723    u_sen/io_state_i_2_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I3_O)        0.152    10.875 r  u_sen/io_state_i_1/O
                         net (fo=1, routed)           0.346    11.221    u_sen/io_state_i_1_n_0
    SLICE_X4Y30          FDCE                                         r  u_sen/io_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.506    14.847    u_sen/clk
    SLICE_X4Y30          FDCE                                         r  u_sen/io_state_reg/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y30          FDCE (Setup_fdce_C_D)       -0.275    14.797    u_sen/io_state_reg
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -11.221    
  -------------------------------------------------------------------
                         slack                                  3.576    

Slack (MET) :             3.626ns  (required time - arrival time)
  Source:                 u_sen/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/tick_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.395ns  (logic 1.950ns (30.492%)  route 4.445ns (69.508%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.633     5.154    u_sen/clk
    SLICE_X3Y35          FDCE                                         r  u_sen/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  u_sen/tick_count_reg[0]/Q
                         net (fo=8, routed)           0.747     6.357    u_sen/Q[0]
    SLICE_X3Y31          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     6.941 r  u_sen/tick_count_reg[4]_i_2/O[2]
                         net (fo=7, routed)           1.377     8.318    u_sen/p_1_in[3]
    SLICE_X5Y34          LUT4 (Prop_lut4_I0_O)        0.330     8.648 f  u_sen/FSM_sequential_state[3]_i_20/O
                         net (fo=2, routed)           0.649     9.297    u_sen/FSM_sequential_state[3]_i_20_n_0
    SLICE_X5Y33          LUT5 (Prop_lut5_I3_O)        0.332     9.629 r  u_sen/tick_count[15]_i_11/O
                         net (fo=1, routed)           0.622    10.252    u_sen/tick_count[15]_i_11_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124    10.376 r  u_sen/tick_count[15]_i_8/O
                         net (fo=16, routed)          1.050    11.425    u_sen/tick_count[15]_i_8_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124    11.549 r  u_sen/tick_count[14]_i_1/O
                         net (fo=1, routed)           0.000    11.549    u_sen/tick_count[14]_i_1_n_0
    SLICE_X2Y35          FDCE                                         r  u_sen/tick_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.514    14.855    u_sen/clk
    SLICE_X2Y35          FDCE                                         r  u_sen/tick_count_reg[14]/C
                         clock pessimism              0.277    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y35          FDCE (Setup_fdce_C_D)        0.079    15.176    u_sen/tick_count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                  3.626    

Slack (MET) :             3.653ns  (required time - arrival time)
  Source:                 u_sen/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/tick_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.317ns  (logic 2.773ns (43.900%)  route 3.544ns (56.100%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.633     5.154    u_sen/clk
    SLICE_X3Y35          FDCE                                         r  u_sen/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  u_sen/tick_count_reg[0]/Q
                         net (fo=8, routed)           0.747     6.357    u_sen/Q[0]
    SLICE_X3Y31          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.937 r  u_sen/tick_count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.937    u_sen/tick_count_reg[4]_i_2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  u_sen/tick_count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.051    u_sen/tick_count_reg[8]_i_2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  u_sen/tick_count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.165    u_sen/tick_count_reg[12]_i_2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.499 r  u_sen/tick_count_reg[15]_i_7/O[1]
                         net (fo=6, routed)           0.619     8.118    u_sen/p_1_in[14]
    SLICE_X2Y35          LUT3 (Prop_lut3_I0_O)        0.329     8.447 r  u_sen/tick_count[14]_i_4/O
                         net (fo=4, routed)           0.321     8.768    u_sen/data0[14]
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.348     9.116 r  u_sen/data_reg_i_4/O
                         net (fo=4, routed)           0.976    10.092    u_sen/data_reg_i_4_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.150    10.242 r  u_sen/tick_count[14]_i_5/O
                         net (fo=15, routed)          0.881    11.123    u_sen/tick_count[14]_i_5_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.348    11.471 r  u_sen/tick_count[12]_i_1/O
                         net (fo=1, routed)           0.000    11.471    u_sen/tick_count[12]_i_1_n_0
    SLICE_X1Y34          FDCE                                         r  u_sen/tick_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.513    14.854    u_sen/clk
    SLICE_X1Y34          FDCE                                         r  u_sen/tick_count_reg[12]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X1Y34          FDCE (Setup_fdce_C_D)        0.031    15.124    u_sen/tick_count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -11.471    
  -------------------------------------------------------------------
                         slack                                  3.653    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 u_sen/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/tick_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.263ns  (logic 2.773ns (44.279%)  route 3.490ns (55.721%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.633     5.154    u_sen/clk
    SLICE_X3Y35          FDCE                                         r  u_sen/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  u_sen/tick_count_reg[0]/Q
                         net (fo=8, routed)           0.747     6.357    u_sen/Q[0]
    SLICE_X3Y31          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.937 r  u_sen/tick_count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.937    u_sen/tick_count_reg[4]_i_2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  u_sen/tick_count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.051    u_sen/tick_count_reg[8]_i_2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  u_sen/tick_count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.165    u_sen/tick_count_reg[12]_i_2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.499 r  u_sen/tick_count_reg[15]_i_7/O[1]
                         net (fo=6, routed)           0.619     8.118    u_sen/p_1_in[14]
    SLICE_X2Y35          LUT3 (Prop_lut3_I0_O)        0.329     8.447 r  u_sen/tick_count[14]_i_4/O
                         net (fo=4, routed)           0.321     8.768    u_sen/data0[14]
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.348     9.116 r  u_sen/data_reg_i_4/O
                         net (fo=4, routed)           0.976    10.092    u_sen/data_reg_i_4_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.150    10.242 r  u_sen/tick_count[14]_i_5/O
                         net (fo=15, routed)          0.826    11.069    u_sen/tick_count[14]_i_5_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.348    11.417 r  u_sen/tick_count[7]_i_1/O
                         net (fo=1, routed)           0.000    11.417    u_sen/tick_count[7]_i_1_n_0
    SLICE_X3Y35          FDCE                                         r  u_sen/tick_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.514    14.855    u_sen/clk
    SLICE_X3Y35          FDCE                                         r  u_sen/tick_count_reg[7]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X3Y35          FDCE (Setup_fdce_C_D)        0.029    15.148    u_sen/tick_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -11.417    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 u_sen/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/tick_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 1.950ns (31.278%)  route 4.284ns (68.722%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.633     5.154    u_sen/clk
    SLICE_X3Y35          FDCE                                         r  u_sen/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  u_sen/tick_count_reg[0]/Q
                         net (fo=8, routed)           0.747     6.357    u_sen/Q[0]
    SLICE_X3Y31          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     6.941 r  u_sen/tick_count_reg[4]_i_2/O[2]
                         net (fo=7, routed)           1.377     8.318    u_sen/p_1_in[3]
    SLICE_X5Y34          LUT4 (Prop_lut4_I0_O)        0.330     8.648 f  u_sen/FSM_sequential_state[3]_i_20/O
                         net (fo=2, routed)           0.649     9.297    u_sen/FSM_sequential_state[3]_i_20_n_0
    SLICE_X5Y33          LUT5 (Prop_lut5_I3_O)        0.332     9.629 r  u_sen/tick_count[15]_i_11/O
                         net (fo=1, routed)           0.622    10.252    u_sen/tick_count[15]_i_11_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124    10.376 r  u_sen/tick_count[15]_i_8/O
                         net (fo=16, routed)          0.889    11.265    u_sen/tick_count[15]_i_8_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I0_O)        0.124    11.389 r  u_sen/tick_count[4]_i_1/O
                         net (fo=1, routed)           0.000    11.389    u_sen/tick_count[4]_i_1_n_0
    SLICE_X1Y31          FDCE                                         r  u_sen/tick_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.509    14.850    u_sen/clk
    SLICE_X1Y31          FDCE                                         r  u_sen/tick_count_reg[4]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y31          FDCE (Setup_fdce_C_D)        0.031    15.120    u_sen/tick_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -11.389    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 u_sen/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/tick_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 1.950ns (31.313%)  route 4.277ns (68.687%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.633     5.154    u_sen/clk
    SLICE_X3Y35          FDCE                                         r  u_sen/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  u_sen/tick_count_reg[0]/Q
                         net (fo=8, routed)           0.747     6.357    u_sen/Q[0]
    SLICE_X3Y31          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     6.941 r  u_sen/tick_count_reg[4]_i_2/O[2]
                         net (fo=7, routed)           1.377     8.318    u_sen/p_1_in[3]
    SLICE_X5Y34          LUT4 (Prop_lut4_I0_O)        0.330     8.648 f  u_sen/FSM_sequential_state[3]_i_20/O
                         net (fo=2, routed)           0.649     9.297    u_sen/FSM_sequential_state[3]_i_20_n_0
    SLICE_X5Y33          LUT5 (Prop_lut5_I3_O)        0.332     9.629 r  u_sen/tick_count[15]_i_11/O
                         net (fo=1, routed)           0.622    10.252    u_sen/tick_count[15]_i_11_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124    10.376 r  u_sen/tick_count[15]_i_8/O
                         net (fo=16, routed)          0.882    11.258    u_sen/tick_count[15]_i_8_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124    11.382 r  u_sen/tick_count[2]_i_1/O
                         net (fo=1, routed)           0.000    11.382    u_sen/tick_count[2]_i_1_n_0
    SLICE_X1Y32          FDCE                                         r  u_sen/tick_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.511    14.852    u_sen/clk
    SLICE_X1Y32          FDCE                                         r  u_sen/tick_count_reg[2]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y32          FDCE (Setup_fdce_C_D)        0.029    15.120    u_sen/tick_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -11.382    
  -------------------------------------------------------------------
                         slack                                  3.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 uuart_clock/uclock_Tx/data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utx2/uregister/ram_reg_0_15_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.556     1.439    uuart_clock/uclock_Tx/clk
    SLICE_X9Y27          FDCE                                         r  uuart_clock/uclock_Tx/data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  uuart_clock/uclock_Tx/data_reg_reg[6]/Q
                         net (fo=1, routed)           0.117     1.697    utx2/uregister/ram_reg_0_15_6_7/DIA0
    SLICE_X10Y28         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.824     1.951    utx2/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X10Y28         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.478     1.473    
    SLICE_X10Y28         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.620    utx2/uregister/ram_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 uuart_clock/utx2/ufifo_cu/w_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utx2/uregister/ram_reg_0_15_6_7/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.685%)  route 0.243ns (63.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.556     1.439    uuart_clock/utx2/ufifo_cu/clk
    SLICE_X9Y28          FDCE                                         r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[2]/Q
                         net (fo=21, routed)          0.243     1.823    utx2/uregister/ram_reg_0_15_6_7/ADDRD2
    SLICE_X10Y28         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.824     1.951    utx2/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X10Y28         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.478     1.473    
    SLICE_X10Y28         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.727    utx2/uregister/ram_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 uuart_clock/utx2/ufifo_cu/w_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utx2/uregister/ram_reg_0_15_6_7/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.685%)  route 0.243ns (63.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.556     1.439    uuart_clock/utx2/ufifo_cu/clk
    SLICE_X9Y28          FDCE                                         r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[2]/Q
                         net (fo=21, routed)          0.243     1.823    utx2/uregister/ram_reg_0_15_6_7/ADDRD2
    SLICE_X10Y28         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.824     1.951    utx2/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X10Y28         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.478     1.473    
    SLICE_X10Y28         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.727    utx2/uregister/ram_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 uuart_clock/utx2/ufifo_cu/w_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utx2/uregister/ram_reg_0_15_6_7/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.685%)  route 0.243ns (63.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.556     1.439    uuart_clock/utx2/ufifo_cu/clk
    SLICE_X9Y28          FDCE                                         r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[2]/Q
                         net (fo=21, routed)          0.243     1.823    utx2/uregister/ram_reg_0_15_6_7/ADDRD2
    SLICE_X10Y28         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.824     1.951    utx2/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X10Y28         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.478     1.473    
    SLICE_X10Y28         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.727    utx2/uregister/ram_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 uuart_clock/utx2/ufifo_cu/w_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utx2/uregister/ram_reg_0_15_6_7/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.685%)  route 0.243ns (63.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.556     1.439    uuart_clock/utx2/ufifo_cu/clk
    SLICE_X9Y28          FDCE                                         r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[2]/Q
                         net (fo=21, routed)          0.243     1.823    utx2/uregister/ram_reg_0_15_6_7/ADDRD2
    SLICE_X10Y28         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.824     1.951    utx2/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X10Y28         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.478     1.473    
    SLICE_X10Y28         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.727    utx2/uregister/ram_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 uuart_clock/utx2/ufifo_cu/w_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utx2/uregister/ram_reg_0_15_6_7/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.685%)  route 0.243ns (63.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.556     1.439    uuart_clock/utx2/ufifo_cu/clk
    SLICE_X9Y28          FDCE                                         r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[2]/Q
                         net (fo=21, routed)          0.243     1.823    utx2/uregister/ram_reg_0_15_6_7/ADDRD2
    SLICE_X10Y28         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.824     1.951    utx2/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X10Y28         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.478     1.473    
    SLICE_X10Y28         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.727    utx2/uregister/ram_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 uuart_clock/utx2/ufifo_cu/w_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utx2/uregister/ram_reg_0_15_6_7/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.685%)  route 0.243ns (63.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.556     1.439    uuart_clock/utx2/ufifo_cu/clk
    SLICE_X9Y28          FDCE                                         r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[2]/Q
                         net (fo=21, routed)          0.243     1.823    utx2/uregister/ram_reg_0_15_6_7/ADDRD2
    SLICE_X10Y28         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.824     1.951    utx2/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X10Y28         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.478     1.473    
    SLICE_X10Y28         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.727    utx2/uregister/ram_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 uuart_clock/utx2/ufifo_cu/w_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utx2/uregister/ram_reg_0_15_6_7/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.685%)  route 0.243ns (63.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.556     1.439    uuart_clock/utx2/ufifo_cu/clk
    SLICE_X9Y28          FDCE                                         r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[2]/Q
                         net (fo=21, routed)          0.243     1.823    utx2/uregister/ram_reg_0_15_6_7/ADDRD2
    SLICE_X10Y28         RAMS32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.824     1.951    utx2/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X10Y28         RAMS32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.478     1.473    
    SLICE_X10Y28         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.727    utx2/uregister/ram_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 uuart_clock/utx2/ufifo_cu/w_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utx2/uregister/ram_reg_0_15_6_7/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.685%)  route 0.243ns (63.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.556     1.439    uuart_clock/utx2/ufifo_cu/clk
    SLICE_X9Y28          FDCE                                         r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[2]/Q
                         net (fo=21, routed)          0.243     1.823    utx2/uregister/ram_reg_0_15_6_7/ADDRD2
    SLICE_X10Y28         RAMS32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.824     1.951    utx2/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X10Y28         RAMS32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.478     1.473    
    SLICE_X10Y28         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.727    utx2/uregister/ram_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 uuart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utx2/uregister/ram_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.483%)  route 0.307ns (68.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.556     1.439    uuart_clock/utx2/ufifo_cu/clk
    SLICE_X9Y28          FDCE                                         r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  uuart_clock/utx2/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.307     1.887    utx2/uregister/ram_reg_0_15_6_7/ADDRD0
    SLICE_X10Y28         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.824     1.951    utx2/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X10Y28         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.478     1.473    
    SLICE_X10Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.783    utx2/uregister/ram_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X2Y31    u_sen/data_reg_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y27    u_sen/finish_tick_reg_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y30    u_sen/io_state_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y26    u_sen/o_data_reg_reg[33]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y28    u_sen/o_data_reg_reg[34]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y26    u_sen/o_data_reg_reg[35]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y27    u_sen/o_data_reg_reg[36]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y28    u_sen/o_data_reg_reg[37]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y27    u_sen/o_data_reg_reg[38]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y28   utx2/uregister/ram_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y28   utx2/uregister/ram_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y28   utx2/uregister/ram_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y28   utx2/uregister/ram_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y28   utx2/uregister/ram_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y28   utx2/uregister/ram_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y28   utx2/uregister/ram_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y28   utx2/uregister/ram_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y28   utx2/uregister/ram_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y28   utx2/uregister/ram_reg_0_15_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y28   utx2/uregister/ram_reg_0_15_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y28   utx2/uregister/ram_reg_0_15_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y28   utx2/uregister/ram_reg_0_15_6_7/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y28   utx2/uregister/ram_reg_0_15_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y28   utx2/uregister/ram_reg_0_15_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y27   utx2/uregister/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y27   utx2/uregister/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y27   utx2/uregister/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y27   utx2/uregister/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y27   utx2/uregister/ram_reg_0_15_0_5/RAMB/CLK



