Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.35 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.35 secs
 
--> Reading design: cpu_comb.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu_comb.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu_comb"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : cpu_comb
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\ike\Desktop\ISE_workspace\CPU\op_decode.v" into library work
Parsing module <op_decode>.
Analyzing Verilog file "C:\Users\ike\Desktop\ISE_workspace\CPU\mux4.v" into library work
Parsing module <mux4>.
Analyzing Verilog file "C:\Users\ike\Desktop\ISE_workspace\CPU\mux3.v" into library work
Parsing module <mux3>.
Analyzing Verilog file "C:\Users\ike\Desktop\ISE_workspace\CPU\alu_pp44.v" into library work
Parsing module <alu_pp44>.
Analyzing Verilog file "C:\Users\ike\Desktop\ISE_workspace\CPU\cpu_comb.v" into library work
Parsing module <cpu_comb>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <cpu_comb>.

Elaborating module <op_decode>.
WARNING:HDLCompiler:413 - "C:\Users\ike\Desktop\ISE_workspace\CPU\op_decode.v" Line 34: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ike\Desktop\ISE_workspace\CPU\op_decode.v" Line 41: Result of 4-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ike\Desktop\ISE_workspace\CPU\op_decode.v" Line 44: Result of 4-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\ike\Desktop\ISE_workspace\CPU\cpu_comb.v" Line 38: Assignment to op_sel ignored, since the identifier is never used

Elaborating module <alu_pp44>.
WARNING:HDLCompiler:413 - "C:\Users\ike\Desktop\ISE_workspace\CPU\alu_pp44.v" Line 60: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:634 - "C:\Users\ike\Desktop\ISE_workspace\CPU\alu_pp44.v" Line 54: Net <carry_0094> does not have a driver.
WARNING:HDLCompiler:189 - "C:\Users\ike\Desktop\ISE_workspace\CPU\cpu_comb.v" Line 39: Size mismatch in connection of port <op>. Formal port size is 3-bit while actual signal size is 4-bit.

Elaborating module <mux4>.
"C:\Users\ike\Desktop\ISE_workspace\CPU\cpu_comb.v" Line 42. $display alu_out: 0
"C:\Users\ike\Desktop\ISE_workspace\CPU\cpu_comb.v" Line 43. $display Bin: 0
"C:\Users\ike\Desktop\ISE_workspace\CPU\cpu_comb.v" Line 44. $display Cin: 0
"C:\Users\ike\Desktop\ISE_workspace\CPU\cpu_comb.v" Line 45. $display Din: 0
"C:\Users\ike\Desktop\ISE_workspace\CPU\cpu_comb.v" Line 46. $display reg_sel2: 0

Elaborating module <mux3>.
"C:\Users\ike\Desktop\ISE_workspace\CPU\cpu_comb.v" Line 49. $display Bout: 0\n\n

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_comb>.
    Related source file is "C:\Users\ike\Desktop\ISE_workspace\CPU\cpu_comb.v".
INFO:Xst:3210 - "C:\Users\ike\Desktop\ISE_workspace\CPU\cpu_comb.v" line 38: Output port <op_sel> of the instance <decoder> is unconnected or connected to loadless signal.
    Summary:
	inferred   2 Multiplexer(s).
Unit <cpu_comb> synthesized.

Synthesizing Unit <op_decode>.
    Related source file is "C:\Users\ike\Desktop\ISE_workspace\CPU\op_decode.v".
WARNING:Xst:737 - Found 1-bit latch for signal <reg_sel2<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_sel2<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit comparator greater for signal <alu_enabled> created at line 33
    Found 4-bit comparator greater for signal <op[3]_PWR_2_o_LessThan_2_o> created at line 41
    Found 4-bit comparator greater for signal <op[3]_PWR_2_o_LessThan_3_o> created at line 44
    Summary:
	inferred   2 Latch(s).
	inferred   3 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <op_decode> synthesized.

Synthesizing Unit <alu_pp44>.
    Related source file is "C:\Users\ike\Desktop\ISE_workspace\CPU\alu_pp44.v".
WARNING:Xst:653 - Signal <carry_0094> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit subtractor for signal <Ain[7]_Bin[7]_sub_5_OUT> created at line 42.
    Found 8-bit adder for signal <n0034> created at line 60.
    Found 8-bit adder for signal <Ain[7]_GND_6_o_add_14_OUT> created at line 60.
    Found 8x8-bit multiplier for signal <n0020> created at line 43.
    Found 8-bit 8-to-1 multiplexer for signal <op[2]_Ain[7]_wide_mux_10_OUT> created at line 39.
    Found 8-bit comparator greater for signal <PWR_3_o_Ain[7]_LessThan_16_o> created at line 60
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <alu_pp44> synthesized.

Synthesizing Unit <mux4>.
    Related source file is "C:\Users\ike\Desktop\ISE_workspace\CPU\mux4.v".
    Found 8-bit 4-to-1 multiplexer for signal <Aout> created at line 31.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux4> synthesized.

Synthesizing Unit <mux3>.
    Related source file is "C:\Users\ike\Desktop\ISE_workspace\CPU\mux3.v".
    Found 8-bit 4-to-1 multiplexer for signal <Bout> created at line 31.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux3> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 2
 8-bit subtractor                                      : 1
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 4
 4-bit comparator greater                              : 3
 8-bit comparator greater                              : 1
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 3
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment E:\Xilinx\14.7\ISE_DS\ISE\.
Loading device for application Rf_Device from file '7a100t.nph' in environment E:\Xilinx\14.7\ISE_DS\ISE\.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 2
 8-bit subtractor                                      : 1
# Comparators                                          : 4
 4-bit comparator greater                              : 3
 8-bit comparator greater                              : 1
# Multiplexers                                         : 11
 1-bit 2-to-1 multiplexer                              : 2
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpu_comb> ...

Optimizing unit <alu_pp44> ...

Optimizing unit <op_decode> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_comb, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cpu_comb.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 128
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 17
#      LUT3                        : 12
#      LUT4                        : 13
#      LUT5                        : 2
#      LUT6                        : 43
#      MUXCY                       : 14
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 2
#      LDC_1                       : 1
#      LDP_1                       : 1
# IO Buffers                       : 70
#      IBUF                        : 37
#      OBUF                        : 33
# DSPs                             : 1
#      DSP48E1                     : 1

Device utilization summary:
---------------------------

Selected Device : xa7a100tcsg324-2i 


Slice Logic Utilization: 
 Number of Slice Registers:               2  out of  126800     0%  
 Number of Slice LUTs:                   88  out of  63400     0%  
    Number used as Logic:                88  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     89
   Number with an unused Flip Flop:      87  out of     89    97%  
   Number with an unused LUT:             1  out of     89     1%  
   Number of fully used LUT-FF pairs:     1  out of     89     1%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          70
 Number of bonded IOBs:                  70  out of    210    33%  

Specific Feature Utilization:
 Number of DSP48E1s:                      1  out of    240     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------+----------------------------+-------+
Clock Signal                                                             | Clock buffer(FF name)      | Load  |
-------------------------------------------------------------------------+----------------------------+-------+
decoder/op[3]_PWR_2_o_LessThan_2_o(decoder/op[3]_PWR_2_o_LessThan_2_o1:O)| NONE(*)(decoder/reg_sel2_1)| 2     |
-------------------------------------------------------------------------+----------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: 1.275ns
   Maximum output required time after clock: 1.703ns
   Maximum combinational path delay: 6.008ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decoder/op[3]_PWR_2_o_LessThan_2_o'
  Total number of paths / destination ports: 7 / 4
-------------------------------------------------------------------------
Offset:              1.275ns (Levels of Logic = 2)
  Source:            op<3> (PAD)
  Destination:       decoder/reg_sel2_1 (LATCH)
  Destination Clock: decoder/op[3]_PWR_2_o_LessThan_2_o rising

  Data Path: op<3> to decoder/reg_sel2_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   0.001   0.468  op_3_IBUF (op_3_IBUF)
     INV:I->O              2   0.113   0.344  decoder/alu_enabled1_INV_0 (alu_enabled)
     LDC_1:CLR                 0.349          decoder/reg_sel2_0
    ----------------------------------------
    Total                      1.275ns (0.463ns logic, 0.812ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'decoder/op[3]_PWR_2_o_LessThan_2_o'
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Offset:              1.703ns (Levels of Logic = 2)
  Source:            decoder/reg_sel2_0 (LATCH)
  Destination:       Bout<7> (PAD)
  Source Clock:      decoder/op[3]_PWR_2_o_LessThan_2_o rising

  Data Path: decoder/reg_sel2_0 to Bout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC_1:G->Q            8   0.475   0.792  decoder/reg_sel2_0 (decoder/reg_sel2_0)
     LUT6:I0->O            1   0.097   0.339  m3/Mmux_Bout11 (Bout_0_OBUF)
     OBUF:I->O                 0.000          Bout_0_OBUF (Bout<0>)
    ----------------------------------------
    Total                      1.703ns (0.572ns logic, 1.131ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1767 / 33
-------------------------------------------------------------------------
Delay:               6.008ns (Levels of Logic = 7)
  Source:            Bin<7> (PAD)
  Destination:       Aout<7> (PAD)

  Data Path: Bin<7> to Aout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.367  Bin_7_IBUF (Bin_7_IBUF)
     DSP48E1:A7->P7        1   3.230   0.571  alu/Mmult_n0020 (alu/n0020<7>)
     LUT6:I3->O            1   0.097   0.000  alu/Mmux_op[2]_Ain[7]_wide_mux_10_OUT_47 (alu/Mmux_op[2]_Ain[7]_wide_mux_10_OUT_47)
     MUXF7:I0->O           1   0.277   0.355  alu/Mmux_op[2]_Ain[7]_wide_mux_10_OUT_2_f7_6 (alu/op[2]_Ain[7]_wide_mux_10_OUT<7>)
     LUT3:I2->O            2   0.097   0.576  alu/Mmux_alu_out81 (alu_out<7>)
     LUT6:I3->O            1   0.097   0.339  m3/Mmux_Bout81 (Bout_7_OBUF)
     OBUF:I->O                 0.000          Bout_7_OBUF (Bout<7>)
    ----------------------------------------
    Total                      6.008ns (3.799ns logic, 2.209ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 29.00 secs
Total CPU time to Xst completion: 29.37 secs
 
--> 

Total memory usage is 822652 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    2 (   0 filtered)

