$date
	Wed Nov 19 00:32:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module main_tb $end
$var wire 1 ! clk_w $end
$var wire 1 " rst_w $end
$var wire 1 # x_w $end
$var wire 1 $ out $end
$var parameter 32 % HALF_CYC $end
$var reg 1 & clk $end
$var reg 1 ' rst $end
$var reg 1 ( x $end
$var integer 32 ) i [31:0] $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 1 # inp $end
$var wire 1 " rst $end
$var wire 2 * st [1:0] $end
$var wire 1 $ out $end
$var wire 2 + nst [1:0] $end
$var reg 2 , st_reg [1:0] $end
$scope module combinational_part $end
$var wire 1 # inp $end
$var wire 2 - out_st [1:0] $end
$var wire 2 . st [1:0] $end
$var wire 1 $ out $end
$var parameter 2 / A $end
$var parameter 2 0 B $end
$var parameter 2 1 C $end
$var reg 2 2 out_reg [1:0] $end
$var reg 2 3 out_st_reg [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 1
b1 0
b0 /
b101 %
$end
#0
$dumpvars
b0 3
b0 2
bx .
b0 -
bx ,
b0 +
bx *
b0 )
1(
0'
1&
0$
1#
0"
1!
$end
#5000
b1 )
0!
0&
#10000
b1 +
b1 -
b1 3
b0 *
b0 .
b0 ,
b10 )
1!
1&
#15000
b11 )
0!
0&
#20000
b10 +
b10 -
b10 3
b1 *
b1 .
b1 ,
b100 )
1!
1&
#25000
b101 )
0!
0&
#27000
1"
1'
#30000
b1 +
b1 -
b1 3
b0 *
b0 .
b0 ,
b110 )
1!
1&
#35000
b111 )
0!
0&
#37000
0"
0'
#40000
b10 +
b10 -
b10 3
b1 *
b1 .
b1 ,
b1000 )
1!
1&
#45000
b1001 )
0!
0&
#47000
b1 +
b1 -
b1 3
0#
0(
#50000
b1010 )
1!
1&
#55000
b1011 )
0!
0&
#57000
b10 +
b10 -
b10 3
1#
1(
#60000
1$
b1 2
b0 +
b0 -
b0 3
b10 *
b10 .
b10 ,
b1100 )
1!
1&
#65000
b1101 )
0!
0&
#70000
0$
b1 +
b1 -
b1 3
b0 2
b0 *
b0 .
b0 ,
b1110 )
1!
1&
#75000
b1111 )
0!
0&
#80000
b10 +
b10 -
b10 3
b1 *
b1 .
b1 ,
b10000 )
1!
1&
#85000
b10001 )
0!
0&
#90000
1$
b1 2
b0 +
b0 -
b0 3
b10 *
b10 .
b10 ,
b10010 )
1!
1&
#95000
b10011 )
0!
0&
#100000
0$
b1 +
b1 -
b1 3
b0 2
b0 *
b0 .
b0 ,
b10100 )
1!
1&
