Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\rosdiabdulsaid\Desktop\prj\c10lp\sim_test\qii\issp\issp.qsys --synthesis=VERILOG --output-directory=C:\Users\rosdiabdulsaid\Desktop\prj\c10lp\sim_test\qii\issp\issp\synthesis --family="Cyclone 10 LP" --part=10CL025YU256I7G
Progress: Loading issp/issp.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 23.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: issp: Generating issp "issp" for QUARTUS_SYNTH
Info: in_system_sources_probes_0: "issp" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info: issp: Done "issp" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
