

================================================================
== Synthesis Summary Report of 'MedianFilter'
================================================================
+ General Information: 
    * Date:           Fri Jun 11 22:45:34 2021
    * Version:        2021.1 (Build 3235084 on Sat May 29 17:34:42 MDT 2021)
    * Project:        hls_project
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |     Modules    | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |          |           |     |
    |     & Loops    | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +----------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ MedianFilter  |     -|  0.65|        1|  10.000|         -|        1|     -|       yes|     -|   -|  74 (~0%)|  451 (~0%)|    -|
    +----------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| V         | ap_none | 8        |
| row1      | ap_none | 8        |
| row2      | ap_none | 8        |
| row3      | ap_none | 8        |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------------+
| Argument | Direction | Datatype       |
+----------+-----------+----------------+
| row1     | in        | unsigned char  |
| row2     | in        | unsigned char  |
| row3     | in        | unsigned char  |
| V        | out       | unsigned char* |
+----------+-----------+----------------+

* SW-to-HW Mapping
+----------+----------+---------+
| Argument | HW Name  | HW Type |
+----------+----------+---------+
| row1     | row1     | port    |
| row2     | row2     | port    |
| row3     | row3     | port    |
| V        | V        | port    |
| V        | V_ap_vld | port    |
+----------+----------+---------+


================================================================
== M_AXI Burst Information
================================================================

