#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2402280 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2402410 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x23f9930 .functor NOT 1, L_0x2430db0, C4<0>, C4<0>, C4<0>;
L_0x2430b60 .functor XOR 1, L_0x2430a00, L_0x2430ac0, C4<0>, C4<0>;
L_0x2430ca0 .functor XOR 1, L_0x2430b60, L_0x2430bd0, C4<0>, C4<0>;
v0x242e220_0 .net *"_ivl_10", 0 0, L_0x2430bd0;  1 drivers
v0x242e320_0 .net *"_ivl_12", 0 0, L_0x2430ca0;  1 drivers
v0x242e400_0 .net *"_ivl_2", 0 0, L_0x2430960;  1 drivers
v0x242e4c0_0 .net *"_ivl_4", 0 0, L_0x2430a00;  1 drivers
v0x242e5a0_0 .net *"_ivl_6", 0 0, L_0x2430ac0;  1 drivers
v0x242e6d0_0 .net *"_ivl_8", 0 0, L_0x2430b60;  1 drivers
v0x242e7b0_0 .var "clk", 0 0;
v0x242e850_0 .net "f_dut", 0 0, L_0x24307a0;  1 drivers
v0x242e8f0_0 .net "f_ref", 0 0, L_0x242fa60;  1 drivers
v0x242ea20_0 .var/2u "stats1", 159 0;
v0x242eac0_0 .var/2u "strobe", 0 0;
v0x242eb60_0 .net "tb_match", 0 0, L_0x2430db0;  1 drivers
v0x242ec20_0 .net "tb_mismatch", 0 0, L_0x23f9930;  1 drivers
v0x242ece0_0 .net "wavedrom_enable", 0 0, v0x242cd50_0;  1 drivers
v0x242ed80_0 .net "wavedrom_title", 511 0, v0x242ce10_0;  1 drivers
v0x242ee50_0 .net "x1", 0 0, v0x242ced0_0;  1 drivers
v0x242eef0_0 .net "x2", 0 0, v0x242cf70_0;  1 drivers
v0x242f0a0_0 .net "x3", 0 0, v0x242d060_0;  1 drivers
L_0x2430960 .concat [ 1 0 0 0], L_0x242fa60;
L_0x2430a00 .concat [ 1 0 0 0], L_0x242fa60;
L_0x2430ac0 .concat [ 1 0 0 0], L_0x24307a0;
L_0x2430bd0 .concat [ 1 0 0 0], L_0x242fa60;
L_0x2430db0 .cmp/eeq 1, L_0x2430960, L_0x2430ca0;
S_0x24025a0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x2402410;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x23eee70 .functor NOT 1, v0x242d060_0, C4<0>, C4<0>, C4<0>;
L_0x2402cc0 .functor AND 1, L_0x23eee70, v0x242cf70_0, C4<1>, C4<1>;
L_0x23f99a0 .functor NOT 1, v0x242ced0_0, C4<0>, C4<0>, C4<0>;
L_0x242f340 .functor AND 1, L_0x2402cc0, L_0x23f99a0, C4<1>, C4<1>;
L_0x242f410 .functor NOT 1, v0x242d060_0, C4<0>, C4<0>, C4<0>;
L_0x242f480 .functor AND 1, L_0x242f410, v0x242cf70_0, C4<1>, C4<1>;
L_0x242f530 .functor AND 1, L_0x242f480, v0x242ced0_0, C4<1>, C4<1>;
L_0x242f5f0 .functor OR 1, L_0x242f340, L_0x242f530, C4<0>, C4<0>;
L_0x242f750 .functor NOT 1, v0x242cf70_0, C4<0>, C4<0>, C4<0>;
L_0x242f7c0 .functor AND 1, v0x242d060_0, L_0x242f750, C4<1>, C4<1>;
L_0x242f8e0 .functor AND 1, L_0x242f7c0, v0x242ced0_0, C4<1>, C4<1>;
L_0x242f950 .functor OR 1, L_0x242f5f0, L_0x242f8e0, C4<0>, C4<0>;
L_0x242fad0 .functor AND 1, v0x242d060_0, v0x242cf70_0, C4<1>, C4<1>;
L_0x242fb40 .functor AND 1, L_0x242fad0, v0x242ced0_0, C4<1>, C4<1>;
L_0x242fa60 .functor OR 1, L_0x242f950, L_0x242fb40, C4<0>, C4<0>;
v0x23f9ba0_0 .net *"_ivl_0", 0 0, L_0x23eee70;  1 drivers
v0x23f9c40_0 .net *"_ivl_10", 0 0, L_0x242f480;  1 drivers
v0x23eeee0_0 .net *"_ivl_12", 0 0, L_0x242f530;  1 drivers
v0x242b6b0_0 .net *"_ivl_14", 0 0, L_0x242f5f0;  1 drivers
v0x242b790_0 .net *"_ivl_16", 0 0, L_0x242f750;  1 drivers
v0x242b8c0_0 .net *"_ivl_18", 0 0, L_0x242f7c0;  1 drivers
v0x242b9a0_0 .net *"_ivl_2", 0 0, L_0x2402cc0;  1 drivers
v0x242ba80_0 .net *"_ivl_20", 0 0, L_0x242f8e0;  1 drivers
v0x242bb60_0 .net *"_ivl_22", 0 0, L_0x242f950;  1 drivers
v0x242bcd0_0 .net *"_ivl_24", 0 0, L_0x242fad0;  1 drivers
v0x242bdb0_0 .net *"_ivl_26", 0 0, L_0x242fb40;  1 drivers
v0x242be90_0 .net *"_ivl_4", 0 0, L_0x23f99a0;  1 drivers
v0x242bf70_0 .net *"_ivl_6", 0 0, L_0x242f340;  1 drivers
v0x242c050_0 .net *"_ivl_8", 0 0, L_0x242f410;  1 drivers
v0x242c130_0 .net "f", 0 0, L_0x242fa60;  alias, 1 drivers
v0x242c1f0_0 .net "x1", 0 0, v0x242ced0_0;  alias, 1 drivers
v0x242c2b0_0 .net "x2", 0 0, v0x242cf70_0;  alias, 1 drivers
v0x242c370_0 .net "x3", 0 0, v0x242d060_0;  alias, 1 drivers
S_0x242c4b0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x2402410;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x242cc90_0 .net "clk", 0 0, v0x242e7b0_0;  1 drivers
v0x242cd50_0 .var "wavedrom_enable", 0 0;
v0x242ce10_0 .var "wavedrom_title", 511 0;
v0x242ced0_0 .var "x1", 0 0;
v0x242cf70_0 .var "x2", 0 0;
v0x242d060_0 .var "x3", 0 0;
E_0x23fd160/0 .event negedge, v0x242cc90_0;
E_0x23fd160/1 .event posedge, v0x242cc90_0;
E_0x23fd160 .event/or E_0x23fd160/0, E_0x23fd160/1;
E_0x23fcef0 .event negedge, v0x242cc90_0;
E_0x23e89f0 .event posedge, v0x242cc90_0;
S_0x242c790 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x242c4b0;
 .timescale -12 -12;
v0x242c990_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x242ca90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x242c4b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x242d160 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x2402410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x242fd70 .functor NOT 1, v0x242cf70_0, C4<0>, C4<0>, C4<0>;
L_0x242fef0 .functor AND 1, v0x242d060_0, L_0x242fd70, C4<1>, C4<1>;
L_0x24300e0 .functor NOT 1, v0x242d060_0, C4<0>, C4<0>, C4<0>;
L_0x2430150 .functor AND 1, L_0x24300e0, v0x242cf70_0, C4<1>, C4<1>;
L_0x2430240 .functor NOT 1, v0x242ced0_0, C4<0>, C4<0>, C4<0>;
L_0x24303c0 .functor AND 1, L_0x2430150, L_0x2430240, C4<1>, C4<1>;
L_0x2430510 .functor OR 1, L_0x242fef0, L_0x24303c0, C4<0>, C4<0>;
L_0x2430620 .functor AND 1, v0x242d060_0, v0x242cf70_0, C4<1>, C4<1>;
L_0x24306e0 .functor AND 1, L_0x2430620, v0x242ced0_0, C4<1>, C4<1>;
L_0x24307a0 .functor OR 1, L_0x2430510, L_0x24306e0, C4<0>, C4<0>;
v0x242d370_0 .net *"_ivl_0", 0 0, L_0x242fd70;  1 drivers
v0x242d450_0 .net *"_ivl_10", 0 0, L_0x24303c0;  1 drivers
v0x242d530_0 .net *"_ivl_12", 0 0, L_0x2430510;  1 drivers
v0x242d620_0 .net *"_ivl_14", 0 0, L_0x2430620;  1 drivers
v0x242d700_0 .net *"_ivl_16", 0 0, L_0x24306e0;  1 drivers
v0x242d830_0 .net *"_ivl_2", 0 0, L_0x242fef0;  1 drivers
v0x242d910_0 .net *"_ivl_4", 0 0, L_0x24300e0;  1 drivers
v0x242d9f0_0 .net *"_ivl_6", 0 0, L_0x2430150;  1 drivers
v0x242dad0_0 .net *"_ivl_8", 0 0, L_0x2430240;  1 drivers
v0x242dc40_0 .net "f", 0 0, L_0x24307a0;  alias, 1 drivers
v0x242dd00_0 .net "x1", 0 0, v0x242ced0_0;  alias, 1 drivers
v0x242dda0_0 .net "x2", 0 0, v0x242cf70_0;  alias, 1 drivers
v0x242de90_0 .net "x3", 0 0, v0x242d060_0;  alias, 1 drivers
S_0x242e000 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x2402410;
 .timescale -12 -12;
E_0x23fd3b0 .event anyedge, v0x242eac0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x242eac0_0;
    %nor/r;
    %assign/vec4 v0x242eac0_0, 0;
    %wait E_0x23fd3b0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x242c4b0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x242ced0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x242cf70_0, 0;
    %assign/vec4 v0x242d060_0, 0;
    %wait E_0x23fcef0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23e89f0;
    %load/vec4 v0x242d060_0;
    %load/vec4 v0x242cf70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x242ced0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x242ced0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x242cf70_0, 0;
    %assign/vec4 v0x242d060_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x23fcef0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x242ca90;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23fd160;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x242ced0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x242cf70_0, 0;
    %assign/vec4 v0x242d060_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2402410;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x242e7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x242eac0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2402410;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x242e7b0_0;
    %inv;
    %store/vec4 v0x242e7b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2402410;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x242cc90_0, v0x242ec20_0, v0x242f0a0_0, v0x242eef0_0, v0x242ee50_0, v0x242e8f0_0, v0x242e850_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2402410;
T_7 ;
    %load/vec4 v0x242ea20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x242ea20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x242ea20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x242ea20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x242ea20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x242ea20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x242ea20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2402410;
T_8 ;
    %wait E_0x23fd160;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x242ea20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x242ea20_0, 4, 32;
    %load/vec4 v0x242eb60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x242ea20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x242ea20_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x242ea20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x242ea20_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x242e8f0_0;
    %load/vec4 v0x242e8f0_0;
    %load/vec4 v0x242e850_0;
    %xor;
    %load/vec4 v0x242e8f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x242ea20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x242ea20_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x242ea20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x242ea20_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/truthtable1/iter8/response4/top_module.sv";
