-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    imgRB_dout : IN STD_LOGIC_VECTOR (29 downto 0);
    imgRB_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    imgRB_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    imgRB_empty_n : IN STD_LOGIC;
    imgRB_read : OUT STD_LOGIC;
    imgRgb_din : OUT STD_LOGIC_VECTOR (29 downto 0);
    imgRgb_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    imgRgb_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    imgRgb_full_n : IN STD_LOGIC;
    imgRgb_write : OUT STD_LOGIC;
    p_0_0_01228_224022422_lcssa2458_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_01229_224002420_lcssa2456_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_01230_223982418_lcssa2454_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_2_0_0_011962415_lcssa2452_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_1_0_0_011952413_lcssa2450_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0_0_011942411_lcssa2448_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa24102446_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa24092444_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa24082442_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_2_0_0_01233_12335_lcssa2375_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_1_0_0_01232_12332_lcssa2373_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0_0_01231_12329_lcssa2371_i : IN STD_LOGIC_VECTOR (9 downto 0);
    add_ln833_i : IN STD_LOGIC_VECTOR (10 downto 0);
    x_phase_i : IN STD_LOGIC_VECTOR (0 downto 0);
    xor_i : IN STD_LOGIC_VECTOR (14 downto 0);
    out_y_i : IN STD_LOGIC_VECTOR (11 downto 0);
    lineBuffer_val_V_2_i_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    lineBuffer_val_V_2_i_ce0 : OUT STD_LOGIC;
    lineBuffer_val_V_2_i_we0 : OUT STD_LOGIC;
    lineBuffer_val_V_2_i_d0 : OUT STD_LOGIC_VECTOR (29 downto 0);
    lineBuffer_val_V_2_i_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    lineBuffer_val_V_2_i_ce1 : OUT STD_LOGIC;
    lineBuffer_val_V_2_i_q1 : IN STD_LOGIC_VECTOR (29 downto 0);
    lineBuffer_val_V_i_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    lineBuffer_val_V_i_ce0 : OUT STD_LOGIC;
    lineBuffer_val_V_i_we0 : OUT STD_LOGIC;
    lineBuffer_val_V_i_d0 : OUT STD_LOGIC_VECTOR (29 downto 0);
    lineBuffer_val_V_i_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    lineBuffer_val_V_i_ce1 : OUT STD_LOGIC;
    lineBuffer_val_V_i_q1 : IN STD_LOGIC_VECTOR (29 downto 0);
    trunc_ln : IN STD_LOGIC_VECTOR (10 downto 0);
    cmp202_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp58_i : IN STD_LOGIC_VECTOR (0 downto 0);
    p_0_0_01228_224022421_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_01228_224022421_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_01229_224002419_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_01229_224002419_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_01230_223982417_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_01230_223982417_i_out_ap_vld : OUT STD_LOGIC;
    right_val_V_2_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    right_val_V_2_i_out_ap_vld : OUT STD_LOGIC;
    right_val_V_1_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    right_val_V_1_i_out_ap_vld : OUT STD_LOGIC;
    right_val_V_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    right_val_V_i_out_ap_vld : OUT STD_LOGIC;
    p_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out_ap_vld : OUT STD_LOGIC;
    p_out1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out1_ap_vld : OUT STD_LOGIC;
    p_out2 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out2_ap_vld : OUT STD_LOGIC;
    p_0_2_0_0_01233_12334_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_2_0_0_01233_12334_i_out_ap_vld : OUT STD_LOGIC;
    p_0_1_0_0_01232_12331_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_1_0_0_01232_12331_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0_0_01231_12328_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0_0_01231_12328_i_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln836_reg_1933 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln846_reg_1937 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp58_i_read_reg_1922 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op84_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal tmp_25_reg_1976 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_1976_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln836_fu_577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal imgRB_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal imgRgb_blk_n : STD_LOGIC;
    signal pix_val_V_8_reg_421 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_8_reg_421_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal pix_val_V_8_reg_421_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_7_reg_431 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_7_reg_431_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_7_reg_431_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_reg_441 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_reg_441_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_reg_441_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln836_reg_1933_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln836_reg_1933_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln836_reg_1933_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln846_fu_605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln846_reg_1937_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal lineBuffer_val_V_2_i_addr_reg_1941 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_V_2_i_addr_reg_1941_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_V_i_addr_reg_1947 : STD_LOGIC_VECTOR (10 downto 0);
    signal cmp160_i_fu_611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp160_i_reg_1953 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp160_i_reg_1953_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln969_fu_633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln969_reg_1969 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln969_reg_1969_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln969_reg_1969_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln969_reg_1969_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln969_reg_1969_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_1976_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_1976_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_1976_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal PixBufVal_val_V_20_fu_658_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_20_reg_1980 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_21_reg_1989 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_22_reg_1998 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln868_fu_682_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_load_reg_2022 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_load_reg_2022_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_12_load_reg_2027 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_12_load_reg_2027_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_13_load_reg_2032 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_13_load_reg_2032_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal right_val_V_3_reg_2037 : STD_LOGIC_VECTOR (9 downto 0);
    signal right_val_V_3_reg_2037_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal right_val_V_4_reg_2042 : STD_LOGIC_VECTOR (9 downto 0);
    signal right_val_V_4_reg_2042_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal right_val_V_5_reg_2047 : STD_LOGIC_VECTOR (9 downto 0);
    signal right_val_V_5_reg_2047_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_14_load_reg_2052 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_14_load_reg_2052_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_15_load_reg_2057 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_15_load_reg_2057_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_16_load_reg_2062 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_16_load_reg_2062_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal r_load_reg_2067 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_load_reg_2067_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal center_val_V_load_reg_2073 : STD_LOGIC_VECTOR (9 downto 0);
    signal center_val_V_load_reg_2073_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal b_load_reg_2079 : STD_LOGIC_VECTOR (9 downto 0);
    signal b_load_reg_2079_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln912_3_fu_796_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln912_4_fu_802_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln912_5_fu_808_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1496_11_fu_933_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1496_11_reg_2100 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1496_12_fu_937_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1496_12_reg_2105 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1496_15_fu_941_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1496_15_reg_2110 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1496_16_fu_945_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1496_16_reg_2115 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_31_fu_957_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_31_reg_2120 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_31_reg_2120_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_8_fu_963_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_8_reg_2125 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_8_reg_2125_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_60_fu_967_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_60_reg_2131 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_61_fu_973_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_61_reg_2136 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_62_fu_979_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_62_reg_2141 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_63_fu_985_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_63_reg_2146 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_30_fu_1163_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_30_reg_2151 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_7_fu_1169_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_7_reg_2156 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln61_7_fu_1173_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln61_7_reg_2161 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln61_8_fu_1179_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln61_8_reg_2166 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_54_fu_1192_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_54_reg_2171 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_55_fu_1206_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_55_reg_2176 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_38_fu_1232_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_38_reg_2181 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_42_fu_1258_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_42_reg_2188 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_47_fu_1332_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_47_reg_2195 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_51_fu_1408_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_51_reg_2200 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_64_fu_1611_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_64_reg_2205 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_65_fu_1628_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_65_reg_2210 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_21_reg_2215 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_2221 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_24_reg_2226 : STD_LOGIC_VECTOR (3 downto 0);
    signal and_ln998_fu_1675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln998_reg_2231 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter2_stage0 : STD_LOGIC;
    signal ap_phi_reg_pp0_iter0_p_0_0_01228_22402_ph_i_reg_367 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_01228_22402_ph_i_reg_367 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_01228_22402_ph_i_reg_367 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_0_01229_22400_ph_i_reg_376 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_01229_22400_ph_i_reg_376 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_01229_22400_ph_i_reg_376 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_0_01230_22398_ph_i_reg_385 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_01230_22398_ph_i_reg_385 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_01230_22398_ph_i_reg_385 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_down_val_V_2_phi_fu_397_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln912_9_fu_838_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_down_val_V_2_reg_394 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_down_val_V_1_phi_fu_406_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln912_10_fu_846_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_down_val_V_1_reg_403 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_down_val_V_phi_fu_415_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln912_11_fu_854_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_down_val_V_reg_412 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_val_V_8_phi_fu_424_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln912_2_fu_789_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_val_V_8_reg_421 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_val_V_7_phi_fu_434_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln912_1_fu_782_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_val_V_7_reg_431 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_val_V_phi_fu_444_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln912_fu_775_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_val_V_reg_441 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_up_val_V_2_phi_fu_454_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln912_6_fu_814_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_up_val_V_2_reg_451 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_up_val_V_1_phi_fu_463_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln912_7_fu_822_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_up_val_V_1_reg_460 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_up_val_V_phi_fu_472_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln912_8_fu_830_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_up_val_V_reg_469 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_left_val_V_2_reg_478 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_left_val_V_2_reg_478 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_left_val_V_2_reg_478 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_left_val_V_2_reg_478 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_left_val_V_1_reg_487 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_left_val_V_1_reg_487 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_left_val_V_1_reg_487 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_left_val_V_1_reg_487 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_left_val_V_reg_496 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_left_val_V_reg_496 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_left_val_V_reg_496 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_left_val_V_reg_496 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln836_1_fu_589_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_fu_154 : STD_LOGIC_VECTOR (10 downto 0);
    signal x_8_fu_583_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_z : STD_LOGIC_VECTOR (10 downto 0);
    signal PixBufVal_val_V_fu_158 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_17_fu_751_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_12_fu_162 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_18_fu_755_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_13_fu_166 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_19_fu_765_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal right_val_V_fu_170 : STD_LOGIC_VECTOR (9 downto 0);
    signal right_val_V_1_fu_174 : STD_LOGIC_VECTOR (9 downto 0);
    signal right_val_V_2_fu_178 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_14_fu_182 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_15_fu_186 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_16_fu_190 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_fu_194 : STD_LOGIC_VECTOR (9 downto 0);
    signal center_val_V_fu_198 : STD_LOGIC_VECTOR (9 downto 0);
    signal b_fu_202 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln836_fu_573_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln844_fu_595_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln969_fu_617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln969_1_fu_623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln969_fu_629_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal out_x_fu_599_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln1007_fu_639_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal PixBufVal_val_V_25_fu_862_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_24_fu_868_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_23_fu_874_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1496_19_fu_949_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1496_20_fu_953_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1496_fu_1015_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1496_10_fu_1019_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_fu_1023_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_fu_1029_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_fu_1039_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_fu_1033_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_27_fu_1055_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_4_fu_1059_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_12_fu_1069_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_4_fu_1063_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1496_13_fu_1085_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1496_14_fu_1089_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_28_fu_1093_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_5_fu_1099_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_13_fu_1109_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_5_fu_1103_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_29_fu_1125_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_6_fu_1129_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_14_fu_1139_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_6_fu_1133_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1496_17_fu_1155_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1496_18_fu_1159_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal DRh_V_fu_1047_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal DGh_V_fu_1117_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln186_fu_1184_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln186_1_fu_1188_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal DRv_V_fu_1077_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal DGv_V_fu_1147_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln186_4_fu_1198_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln186_5_fu_1202_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_56_fu_1212_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_57_fu_1218_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln186_fu_1224_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln186_1_fu_1228_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_58_fu_1238_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_59_fu_1244_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln186_2_fu_1250_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln186_3_fu_1254_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln186_4_fu_1264_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln186_5_fu_1267_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_46_fu_1270_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1513_5_fu_1284_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1513_2_i_fu_1290_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1513_4_fu_1300_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1513_4_fu_1304_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1513_7_i_fu_1314_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1513_5_fu_1324_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_19_fu_1276_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1513_6_fu_1308_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1513_5_fu_1328_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln186_6_fu_1340_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln186_7_fu_1343_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_50_fu_1346_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1513_7_fu_1360_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1513_10_i_fu_1366_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1513_6_fu_1376_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1513_6_fu_1380_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1513_9_i_fu_1390_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1513_7_fu_1400_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_20_fu_1352_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1513_8_fu_1384_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1513_7_fu_1404_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_15_fu_1416_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_1429_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal DBh_V_fu_1423_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln186_2_fu_1442_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln186_3_fu_1445_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal DBv_V_fu_1436_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln186_6_fu_1455_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln186_7_fu_1458_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_33_fu_1449_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_35_fu_1462_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1513_fu_1481_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1513_i_fu_1486_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1513_fu_1496_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1513_fu_1500_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1513_3_i_fu_1510_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1513_1_fu_1519_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_17_fu_1474_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1513_2_fu_1504_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1513_1_fu_1523_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1513_3_fu_1546_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1513_1_i_fu_1551_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1513_2_fu_1561_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1513_2_fu_1565_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1513_5_i_fu_1575_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1513_3_fu_1584_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_18_fu_1539_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1513_4_fu_1569_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1513_3_fu_1588_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln1027_fu_1468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_39_fu_1527_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1027_fu_1600_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1496_21_fu_1535_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1027_fu_1607_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_43_fu_1592_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1027_1_fu_1617_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1027_1_fu_1624_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_23_fu_1652_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln969_2_fu_1670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln997_fu_1692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln997_fu_1687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln997_fu_1705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln997_fu_1697_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln963_1_fu_1684_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_4_fu_1710_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln998_fu_1718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln963_fu_1681_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln998_fu_1737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln998_fu_1730_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln998_1_fu_1741_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_5_fu_1723_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal b_4_fu_1749_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_predicate_op68_load_state1 : BOOLEAN;
    signal ap_enable_operation_68 : BOOLEAN;
    signal ap_enable_state1_pp0_iter0_stage0 : BOOLEAN;
    signal ap_predicate_op78_load_state2 : BOOLEAN;
    signal ap_enable_operation_78 : BOOLEAN;
    signal ap_enable_state2_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op88_store_state2 : BOOLEAN;
    signal ap_enable_operation_88 : BOOLEAN;
    signal ap_predicate_op82_load_state2 : BOOLEAN;
    signal ap_enable_operation_82 : BOOLEAN;
    signal ap_predicate_op106_load_state3 : BOOLEAN;
    signal ap_enable_operation_106 : BOOLEAN;
    signal ap_enable_state3_pp0_iter2_stage0 : BOOLEAN;
    signal ap_predicate_op129_store_state3 : BOOLEAN;
    signal ap_enable_operation_129 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_1345 : BOOLEAN;
    signal ap_condition_58 : BOOLEAN;
    signal ap_condition_448 : BOOLEAN;
    signal ap_condition_445 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage0)) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    PixBufVal_val_V_12_fu_162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    PixBufVal_val_V_12_fu_162 <= p_lcssa24092444_i;
                elsif ((ap_const_boolean_1 = ap_condition_1345)) then 
                    PixBufVal_val_V_12_fu_162 <= lineBuffer_val_V_2_i_q1(19 downto 10);
                end if;
            end if; 
        end if;
    end process;

    PixBufVal_val_V_13_fu_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    PixBufVal_val_V_13_fu_166 <= p_lcssa24102446_i;
                elsif ((ap_const_boolean_1 = ap_condition_1345)) then 
                    PixBufVal_val_V_13_fu_166 <= lineBuffer_val_V_2_i_q1(29 downto 20);
                end if;
            end if; 
        end if;
    end process;

    PixBufVal_val_V_14_fu_182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    PixBufVal_val_V_14_fu_182 <= p_0_0_01230_223982418_lcssa2454_i;
                elsif ((ap_const_boolean_1 = ap_condition_1345)) then 
                    PixBufVal_val_V_14_fu_182 <= ap_phi_reg_pp0_iter2_p_0_0_01230_22398_ph_i_reg_385;
                end if;
            end if; 
        end if;
    end process;

    PixBufVal_val_V_15_fu_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    PixBufVal_val_V_15_fu_186 <= p_0_0_01229_224002420_lcssa2456_i;
                elsif ((ap_const_boolean_1 = ap_condition_1345)) then 
                    PixBufVal_val_V_15_fu_186 <= ap_phi_reg_pp0_iter2_p_0_0_01229_22400_ph_i_reg_376;
                end if;
            end if; 
        end if;
    end process;

    PixBufVal_val_V_16_fu_190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    PixBufVal_val_V_16_fu_190 <= p_0_0_01228_224022422_lcssa2458_i;
                elsif ((ap_const_boolean_1 = ap_condition_1345)) then 
                    PixBufVal_val_V_16_fu_190 <= ap_phi_reg_pp0_iter2_p_0_0_01228_22402_ph_i_reg_367;
                end if;
            end if; 
        end if;
    end process;

    PixBufVal_val_V_fu_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    PixBufVal_val_V_fu_158 <= p_lcssa24082442_i;
                elsif ((ap_const_boolean_1 = ap_condition_1345)) then 
                    PixBufVal_val_V_fu_158 <= PixBufVal_val_V_17_fu_751_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_p_0_0_01228_22402_ph_i_reg_367_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_445)) then
                if ((ap_const_boolean_1 = ap_condition_448)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_01228_22402_ph_i_reg_367 <= lineBuffer_val_V_i_q1(29 downto 20);
                elsif ((ap_const_boolean_1 = ap_condition_58)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_01228_22402_ph_i_reg_367 <= imgRB_dout(29 downto 20);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_01228_22402_ph_i_reg_367 <= ap_phi_reg_pp0_iter1_p_0_0_01228_22402_ph_i_reg_367;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_p_0_0_01229_22400_ph_i_reg_376_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_445)) then
                if ((ap_const_boolean_1 = ap_condition_448)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_01229_22400_ph_i_reg_376 <= lineBuffer_val_V_i_q1(19 downto 10);
                elsif ((ap_const_boolean_1 = ap_condition_58)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_01229_22400_ph_i_reg_376 <= imgRB_dout(19 downto 10);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_01229_22400_ph_i_reg_376 <= ap_phi_reg_pp0_iter1_p_0_0_01229_22400_ph_i_reg_376;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_p_0_0_01230_22398_ph_i_reg_385_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_445)) then
                if ((ap_const_boolean_1 = ap_condition_448)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_01230_22398_ph_i_reg_385 <= PixBufVal_val_V_20_fu_658_p1;
                elsif ((ap_const_boolean_1 = ap_condition_58)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_01230_22398_ph_i_reg_385 <= trunc_ln868_fu_682_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_01230_22398_ph_i_reg_385 <= ap_phi_reg_pp0_iter1_p_0_0_01230_22398_ph_i_reg_385;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_left_val_V_1_reg_487_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_left_val_V_1_reg_487 <= center_val_V_fu_198;
                elsif (((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_left_val_V_1_reg_487 <= select_ln912_4_fu_802_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_left_val_V_1_reg_487 <= ap_phi_reg_pp0_iter2_left_val_V_1_reg_487;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_left_val_V_2_reg_478_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_left_val_V_2_reg_478 <= b_fu_202;
                elsif (((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_left_val_V_2_reg_478 <= select_ln912_5_fu_808_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_left_val_V_2_reg_478 <= ap_phi_reg_pp0_iter2_left_val_V_2_reg_478;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_left_val_V_reg_496_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_left_val_V_reg_496 <= r_fu_194;
                elsif (((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_left_val_V_reg_496 <= select_ln912_3_fu_796_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_left_val_V_reg_496 <= ap_phi_reg_pp0_iter2_left_val_V_reg_496;
                end if;
            end if; 
        end if;
    end process;

    b_fu_202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    b_fu_202 <= p_0_2_0_0_01233_12335_lcssa2375_i;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_0))) then 
                    b_fu_202 <= ap_phi_mux_pix_val_V_8_phi_fu_424_p4;
                end if;
            end if; 
        end if;
    end process;

    center_val_V_fu_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    center_val_V_fu_198 <= p_0_1_0_0_01232_12332_lcssa2373_i;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_0))) then 
                    center_val_V_fu_198 <= ap_phi_mux_pix_val_V_7_phi_fu_434_p4;
                end if;
            end if; 
        end if;
    end process;

    pix_val_V_7_reg_431_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_0))) then 
                    pix_val_V_7_reg_431 <= right_val_V_1_fu_174;
                elsif (((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_0))) then 
                    pix_val_V_7_reg_431 <= select_ln912_1_fu_782_p3;
                elsif (not((icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_1))) then 
                    pix_val_V_7_reg_431 <= ap_phi_reg_pp0_iter2_pix_val_V_7_reg_431;
                end if;
            end if; 
        end if;
    end process;

    pix_val_V_8_reg_421_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_0))) then 
                    pix_val_V_8_reg_421 <= right_val_V_2_fu_178;
                elsif (((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_0))) then 
                    pix_val_V_8_reg_421 <= select_ln912_2_fu_789_p3;
                elsif (not((icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_1))) then 
                    pix_val_V_8_reg_421 <= ap_phi_reg_pp0_iter2_pix_val_V_8_reg_421;
                end if;
            end if; 
        end if;
    end process;

    pix_val_V_reg_441_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_0))) then 
                    pix_val_V_reg_441 <= right_val_V_fu_170;
                elsif (((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_0))) then 
                    pix_val_V_reg_441 <= select_ln912_fu_775_p3;
                elsif (not((icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_1))) then 
                    pix_val_V_reg_441 <= ap_phi_reg_pp0_iter2_pix_val_V_reg_441;
                end if;
            end if; 
        end if;
    end process;

    r_fu_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    r_fu_194 <= p_0_0_0_0_01231_12329_lcssa2371_i;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_0))) then 
                    r_fu_194 <= ap_phi_mux_pix_val_V_phi_fu_444_p4;
                end if;
            end if; 
        end if;
    end process;

    right_val_V_1_fu_174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    right_val_V_1_fu_174 <= p_0_1_0_0_011952413_lcssa2450_i;
                elsif ((ap_const_boolean_1 = ap_condition_1345)) then 
                    right_val_V_1_fu_174 <= PixBufVal_val_V_21_reg_1989;
                end if;
            end if; 
        end if;
    end process;

    right_val_V_2_fu_178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    right_val_V_2_fu_178 <= p_0_2_0_0_011962415_lcssa2452_i;
                elsif ((ap_const_boolean_1 = ap_condition_1345)) then 
                    right_val_V_2_fu_178 <= PixBufVal_val_V_22_reg_1998;
                end if;
            end if; 
        end if;
    end process;

    right_val_V_fu_170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    right_val_V_fu_170 <= p_0_0_0_0_011942411_lcssa2448_i;
                elsif ((ap_const_boolean_1 = ap_condition_1345)) then 
                    right_val_V_fu_170 <= PixBufVal_val_V_20_reg_1980;
                end if;
            end if; 
        end if;
    end process;

    x_fu_154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln836_fu_577_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1))) then 
                    x_fu_154 <= x_8_fu_583_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_154 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                PixBufVal_val_V_12_load_reg_2027 <= PixBufVal_val_V_12_fu_162;
                PixBufVal_val_V_13_load_reg_2032 <= PixBufVal_val_V_13_fu_166;
                PixBufVal_val_V_14_load_reg_2052 <= PixBufVal_val_V_14_fu_182;
                PixBufVal_val_V_15_load_reg_2057 <= PixBufVal_val_V_15_fu_186;
                PixBufVal_val_V_16_load_reg_2062 <= PixBufVal_val_V_16_fu_190;
                PixBufVal_val_V_load_reg_2022 <= PixBufVal_val_V_fu_158;
                b_load_reg_2079 <= b_fu_202;
                center_val_V_load_reg_2073 <= center_val_V_fu_198;
                r_load_reg_2067 <= r_fu_194;
                right_val_V_3_reg_2037 <= right_val_V_fu_170;
                right_val_V_4_reg_2042 <= right_val_V_1_fu_174;
                right_val_V_5_reg_2047 <= right_val_V_2_fu_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                PixBufVal_val_V_12_load_reg_2027_pp0_iter3_reg <= PixBufVal_val_V_12_load_reg_2027;
                PixBufVal_val_V_13_load_reg_2032_pp0_iter3_reg <= PixBufVal_val_V_13_load_reg_2032;
                PixBufVal_val_V_14_load_reg_2052_pp0_iter3_reg <= PixBufVal_val_V_14_load_reg_2052;
                PixBufVal_val_V_15_load_reg_2057_pp0_iter3_reg <= PixBufVal_val_V_15_load_reg_2057;
                PixBufVal_val_V_16_load_reg_2062_pp0_iter3_reg <= PixBufVal_val_V_16_load_reg_2062;
                PixBufVal_val_V_load_reg_2022_pp0_iter3_reg <= PixBufVal_val_V_load_reg_2022;
                and_ln998_reg_2231 <= and_ln998_fu_1675_p2;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                b_load_reg_2079_pp0_iter3_reg <= b_load_reg_2079;
                center_val_V_load_reg_2073_pp0_iter3_reg <= center_val_V_load_reg_2073;
                icmp_ln836_reg_1933_pp0_iter2_reg <= icmp_ln836_reg_1933_pp0_iter1_reg;
                icmp_ln836_reg_1933_pp0_iter3_reg <= icmp_ln836_reg_1933_pp0_iter2_reg;
                icmp_ln969_reg_1969_pp0_iter2_reg <= icmp_ln969_reg_1969_pp0_iter1_reg;
                icmp_ln969_reg_1969_pp0_iter3_reg <= icmp_ln969_reg_1969_pp0_iter2_reg;
                icmp_ln969_reg_1969_pp0_iter4_reg <= icmp_ln969_reg_1969_pp0_iter3_reg;
                pix_val_V_7_reg_431_pp0_iter3_reg <= pix_val_V_7_reg_431;
                pix_val_V_7_reg_431_pp0_iter4_reg <= pix_val_V_7_reg_431_pp0_iter3_reg;
                pix_val_V_8_reg_421_pp0_iter3_reg <= pix_val_V_8_reg_421;
                pix_val_V_8_reg_421_pp0_iter4_reg <= pix_val_V_8_reg_421_pp0_iter3_reg;
                pix_val_V_reg_441_pp0_iter3_reg <= pix_val_V_reg_441;
                pix_val_V_reg_441_pp0_iter4_reg <= pix_val_V_reg_441_pp0_iter3_reg;
                r_load_reg_2067_pp0_iter3_reg <= r_load_reg_2067;
                ret_V_30_reg_2151 <= ret_V_30_fu_1163_p2;
                ret_V_31_reg_2120_pp0_iter3_reg <= ret_V_31_reg_2120;
                ret_V_42_reg_2188 <= ret_V_42_fu_1258_p2;
                ret_V_51_reg_2200 <= ret_V_51_fu_1408_p3;
                ret_V_54_reg_2171 <= ret_V_54_fu_1192_p2;
                ret_V_55_reg_2176 <= ret_V_55_fu_1206_p2;
                ret_V_65_reg_2210 <= ret_V_65_fu_1628_p2;
                right_val_V_3_reg_2037_pp0_iter3_reg <= right_val_V_3_reg_2037;
                right_val_V_4_reg_2042_pp0_iter3_reg <= right_val_V_4_reg_2042;
                right_val_V_5_reg_2047_pp0_iter3_reg <= right_val_V_5_reg_2047;
                sub_ln61_7_reg_2161 <= sub_ln61_7_fu_1173_p2;
                sub_ln61_8_reg_2166 <= sub_ln61_8_fu_1179_p2;
                tmp_24_reg_2226 <= ret_V_65_fu_1628_p2(13 downto 10);
                tmp_25_reg_1976_pp0_iter2_reg <= tmp_25_reg_1976_pp0_iter1_reg;
                tmp_25_reg_1976_pp0_iter3_reg <= tmp_25_reg_1976_pp0_iter2_reg;
                tmp_25_reg_1976_pp0_iter4_reg <= tmp_25_reg_1976_pp0_iter3_reg;
                trunc_ln61_7_reg_2156 <= trunc_ln61_7_fu_1169_p1;
                trunc_ln61_8_reg_2125_pp0_iter3_reg <= trunc_ln61_8_reg_2125;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln846_reg_1937 = ap_const_lv1_1) and (icmp_ln836_reg_1933 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                PixBufVal_val_V_20_reg_1980 <= PixBufVal_val_V_20_fu_658_p1;
                PixBufVal_val_V_21_reg_1989 <= lineBuffer_val_V_i_q1(19 downto 10);
                PixBufVal_val_V_22_reg_1998 <= lineBuffer_val_V_i_q1(29 downto 20);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                cmp160_i_reg_1953_pp0_iter1_reg <= cmp160_i_reg_1953;
                icmp_ln836_reg_1933 <= icmp_ln836_fu_577_p2;
                icmp_ln836_reg_1933_pp0_iter1_reg <= icmp_ln836_reg_1933;
                icmp_ln846_reg_1937_pp0_iter1_reg <= icmp_ln846_reg_1937;
                icmp_ln969_reg_1969_pp0_iter1_reg <= icmp_ln969_reg_1969;
                lineBuffer_val_V_2_i_addr_reg_1941_pp0_iter1_reg <= lineBuffer_val_V_2_i_addr_reg_1941;
                tmp_25_reg_1976_pp0_iter1_reg <= tmp_25_reg_1976;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_left_val_V_1_reg_487 <= ap_phi_reg_pp0_iter0_left_val_V_1_reg_487;
                ap_phi_reg_pp0_iter1_left_val_V_2_reg_478 <= ap_phi_reg_pp0_iter0_left_val_V_2_reg_478;
                ap_phi_reg_pp0_iter1_left_val_V_reg_496 <= ap_phi_reg_pp0_iter0_left_val_V_reg_496;
                ap_phi_reg_pp0_iter1_p_0_0_01228_22402_ph_i_reg_367 <= ap_phi_reg_pp0_iter0_p_0_0_01228_22402_ph_i_reg_367;
                ap_phi_reg_pp0_iter1_p_0_0_01229_22400_ph_i_reg_376 <= ap_phi_reg_pp0_iter0_p_0_0_01229_22400_ph_i_reg_376;
                ap_phi_reg_pp0_iter1_p_0_0_01230_22398_ph_i_reg_385 <= ap_phi_reg_pp0_iter0_p_0_0_01230_22398_ph_i_reg_385;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter2_left_val_V_1_reg_487 <= ap_phi_reg_pp0_iter1_left_val_V_1_reg_487;
                ap_phi_reg_pp0_iter2_left_val_V_2_reg_478 <= ap_phi_reg_pp0_iter1_left_val_V_2_reg_478;
                ap_phi_reg_pp0_iter2_left_val_V_reg_496 <= ap_phi_reg_pp0_iter1_left_val_V_reg_496;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln836_fu_577_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln846_fu_605_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cmp160_i_reg_1953 <= cmp160_i_fu_611_p2;
                lineBuffer_val_V_i_addr_reg_1947 <= zext_ln836_1_fu_589_p1(11 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln836_fu_577_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln846_reg_1937 <= icmp_ln846_fu_605_p2;
                icmp_ln969_reg_1969 <= icmp_ln969_fu_633_p2;
                lineBuffer_val_V_2_i_addr_reg_1941 <= zext_ln836_1_fu_589_p1(11 - 1 downto 0);
                tmp_25_reg_1976 <= or_ln1007_fu_639_p2(11 downto 11);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_0))) then
                ret_V_31_reg_2120 <= ret_V_31_fu_957_p2;
                ret_V_62_reg_2141 <= ret_V_62_fu_979_p2;
                ret_V_63_reg_2146 <= ret_V_63_fu_985_p2;
                trunc_ln61_8_reg_2125 <= trunc_ln61_8_fu_963_p1;
                    zext_ln1496_11_reg_2100(9 downto 0) <= zext_ln1496_11_fu_933_p1(9 downto 0);
                    zext_ln1496_12_reg_2105(9 downto 0) <= zext_ln1496_12_fu_937_p1(9 downto 0);
                    zext_ln1496_15_reg_2110(9 downto 0) <= zext_ln1496_15_fu_941_p1(9 downto 0);
                    zext_ln1496_16_reg_2115(9 downto 0) <= zext_ln1496_16_fu_945_p1(9 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln969_reg_1969_pp0_iter2_reg = ap_const_lv1_0))) then
                ret_V_38_reg_2181 <= ret_V_38_fu_1232_p2;
                ret_V_47_reg_2195 <= ret_V_47_fu_1332_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln969_reg_1969_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_0))) then
                ret_V_60_reg_2131 <= ret_V_60_fu_967_p2;
                ret_V_61_reg_2136 <= ret_V_61_fu_973_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln969_reg_1969_pp0_iter3_reg = ap_const_lv1_0))) then
                ret_V_64_reg_2205 <= ret_V_64_fu_1611_p2;
                tmp_21_reg_2215 <= ret_V_64_fu_1611_p2(13 downto 13);
                tmp_22_reg_2221 <= ret_V_64_fu_1611_p2(13 downto 10);
            end if;
        end if;
    end process;
    zext_ln1496_11_reg_2100(10) <= '0';
    zext_ln1496_12_reg_2105(10) <= '0';
    zext_ln1496_15_reg_2110(10) <= '0';
    zext_ln1496_16_reg_2115(10) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    DBh_V_fu_1423_p3 <= 
        sub_ln61_7_reg_2161 when (tmp_15_fu_1416_p3(0) = '1') else 
        trunc_ln61_7_reg_2156;
    DBv_V_fu_1436_p3 <= 
        sub_ln61_8_reg_2166 when (tmp_16_fu_1429_p3(0) = '1') else 
        trunc_ln61_8_reg_2125_pp0_iter3_reg;
    DGh_V_fu_1117_p3 <= 
        sub_ln61_5_fu_1103_p2 when (tmp_13_fu_1109_p3(0) = '1') else 
        trunc_ln61_5_fu_1099_p1;
    DGv_V_fu_1147_p3 <= 
        sub_ln61_6_fu_1133_p2 when (tmp_14_fu_1139_p3(0) = '1') else 
        trunc_ln61_6_fu_1129_p1;
    DRh_V_fu_1047_p3 <= 
        sub_ln61_fu_1033_p2 when (tmp_fu_1039_p3(0) = '1') else 
        trunc_ln61_fu_1029_p1;
    DRv_V_fu_1077_p3 <= 
        sub_ln61_4_fu_1063_p2 when (tmp_12_fu_1069_p3(0) = '1') else 
        trunc_ln61_4_fu_1059_p1;
    PixBufVal_val_V_17_fu_751_p1 <= lineBuffer_val_V_2_i_q1(10 - 1 downto 0);
    PixBufVal_val_V_18_fu_755_p4 <= lineBuffer_val_V_2_i_q1(19 downto 10);
    PixBufVal_val_V_19_fu_765_p4 <= lineBuffer_val_V_2_i_q1(29 downto 20);
    PixBufVal_val_V_20_fu_658_p1 <= lineBuffer_val_V_i_q1(10 - 1 downto 0);
    PixBufVal_val_V_23_fu_874_p3 <= 
        PixBufVal_val_V_20_reg_1980 when (cmp202_i(0) = '1') else 
        ap_phi_reg_pp0_iter2_p_0_0_01230_22398_ph_i_reg_385;
    PixBufVal_val_V_24_fu_868_p3 <= 
        PixBufVal_val_V_21_reg_1989 when (cmp202_i(0) = '1') else 
        ap_phi_reg_pp0_iter2_p_0_0_01229_22400_ph_i_reg_376;
    PixBufVal_val_V_25_fu_862_p3 <= 
        PixBufVal_val_V_22_reg_1998 when (cmp202_i(0) = '1') else 
        ap_phi_reg_pp0_iter2_p_0_0_01228_22402_ph_i_reg_367;
    and_ln998_fu_1675_p2 <= (xor_ln969_2_fu_1670_p2 and tmp_23_fu_1652_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter5, imgRB_empty_n, ap_predicate_op84_read_state2, imgRgb_full_n, tmp_25_reg_1976_pp0_iter4_reg)
    begin
                ap_block_pp0_stage0_01001 <= (((tmp_25_reg_1976_pp0_iter4_reg = ap_const_lv1_0) and (imgRgb_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_predicate_op84_read_state2 = ap_const_boolean_1) and (imgRB_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter5, imgRB_empty_n, ap_predicate_op84_read_state2, imgRgb_full_n, tmp_25_reg_1976_pp0_iter4_reg)
    begin
                ap_block_pp0_stage0_11001 <= (((tmp_25_reg_1976_pp0_iter4_reg = ap_const_lv1_0) and (imgRgb_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_predicate_op84_read_state2 = ap_const_boolean_1) and (imgRB_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter5, imgRB_empty_n, ap_predicate_op84_read_state2, imgRgb_full_n, tmp_25_reg_1976_pp0_iter4_reg)
    begin
                ap_block_pp0_stage0_subdone <= (((tmp_25_reg_1976_pp0_iter4_reg = ap_const_lv1_0) and (imgRgb_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_predicate_op84_read_state2 = ap_const_boolean_1) and (imgRB_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage0_iter1_assign_proc : process(imgRB_empty_n, ap_predicate_op84_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op84_read_state2 = ap_const_boolean_1) and (imgRB_empty_n = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_pp0_stage0_iter5_assign_proc : process(imgRgb_full_n, tmp_25_reg_1976_pp0_iter4_reg)
    begin
                ap_block_state6_pp0_stage0_iter5 <= ((tmp_25_reg_1976_pp0_iter4_reg = ap_const_lv1_0) and (imgRgb_full_n = ap_const_logic_0));
    end process;


    ap_condition_1345_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln836_reg_1933_pp0_iter1_reg, icmp_ln846_reg_1937_pp0_iter1_reg)
    begin
                ap_condition_1345 <= ((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_445_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_445 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_448_assign_proc : process(icmp_ln836_reg_1933, icmp_ln846_reg_1937, cmp58_i_read_reg_1922)
    begin
                ap_condition_448 <= ((cmp58_i_read_reg_1922 = ap_const_lv1_0) and (icmp_ln846_reg_1937 = ap_const_lv1_1) and (icmp_ln836_reg_1933 = ap_const_lv1_0));
    end process;


    ap_condition_58_assign_proc : process(icmp_ln836_reg_1933, icmp_ln846_reg_1937, cmp58_i)
    begin
                ap_condition_58 <= ((cmp58_i = ap_const_lv1_1) and (icmp_ln846_reg_1937 = ap_const_lv1_1) and (icmp_ln836_reg_1933 = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln836_fu_577_p2, ap_start_int)
    begin
        if (((icmp_ln836_fu_577_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter2_stage0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone, icmp_ln836_reg_1933_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_106_assign_proc : process(ap_predicate_op106_load_state3)
    begin
                ap_enable_operation_106 <= (ap_predicate_op106_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_129_assign_proc : process(ap_predicate_op129_store_state3)
    begin
                ap_enable_operation_129 <= (ap_predicate_op129_store_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_68_assign_proc : process(ap_predicate_op68_load_state1)
    begin
                ap_enable_operation_68 <= (ap_predicate_op68_load_state1 = ap_const_boolean_1);
    end process;


    ap_enable_operation_78_assign_proc : process(ap_predicate_op78_load_state2)
    begin
                ap_enable_operation_78 <= (ap_predicate_op78_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_82_assign_proc : process(ap_predicate_op82_load_state2)
    begin
                ap_enable_operation_82 <= (ap_predicate_op82_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_88_assign_proc : process(ap_predicate_op88_store_state2)
    begin
                ap_enable_operation_88 <= (ap_predicate_op88_store_state2 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_enable_state1_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_start_int)
    begin
                ap_enable_state1_pp0_iter0_stage0 <= ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state2_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state2_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state3_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
                ap_enable_state3_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_down_val_V_1_phi_fu_406_p4_assign_proc : process(icmp_ln836_reg_1933_pp0_iter1_reg, icmp_ln846_reg_1937_pp0_iter1_reg, select_ln912_10_fu_846_p3, ap_phi_reg_pp0_iter2_down_val_V_1_reg_403, PixBufVal_val_V_15_fu_186)
    begin
        if ((icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_down_val_V_1_phi_fu_406_p4 <= PixBufVal_val_V_15_fu_186;
            elsif ((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_down_val_V_1_phi_fu_406_p4 <= select_ln912_10_fu_846_p3;
            else 
                ap_phi_mux_down_val_V_1_phi_fu_406_p4 <= ap_phi_reg_pp0_iter2_down_val_V_1_reg_403;
            end if;
        else 
            ap_phi_mux_down_val_V_1_phi_fu_406_p4 <= ap_phi_reg_pp0_iter2_down_val_V_1_reg_403;
        end if; 
    end process;


    ap_phi_mux_down_val_V_2_phi_fu_397_p4_assign_proc : process(icmp_ln836_reg_1933_pp0_iter1_reg, icmp_ln846_reg_1937_pp0_iter1_reg, select_ln912_9_fu_838_p3, ap_phi_reg_pp0_iter2_down_val_V_2_reg_394, PixBufVal_val_V_16_fu_190)
    begin
        if ((icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_down_val_V_2_phi_fu_397_p4 <= PixBufVal_val_V_16_fu_190;
            elsif ((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_down_val_V_2_phi_fu_397_p4 <= select_ln912_9_fu_838_p3;
            else 
                ap_phi_mux_down_val_V_2_phi_fu_397_p4 <= ap_phi_reg_pp0_iter2_down_val_V_2_reg_394;
            end if;
        else 
            ap_phi_mux_down_val_V_2_phi_fu_397_p4 <= ap_phi_reg_pp0_iter2_down_val_V_2_reg_394;
        end if; 
    end process;


    ap_phi_mux_down_val_V_phi_fu_415_p4_assign_proc : process(icmp_ln836_reg_1933_pp0_iter1_reg, icmp_ln846_reg_1937_pp0_iter1_reg, select_ln912_11_fu_854_p3, ap_phi_reg_pp0_iter2_down_val_V_reg_412, PixBufVal_val_V_14_fu_182)
    begin
        if ((icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_down_val_V_phi_fu_415_p4 <= PixBufVal_val_V_14_fu_182;
            elsif ((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_down_val_V_phi_fu_415_p4 <= select_ln912_11_fu_854_p3;
            else 
                ap_phi_mux_down_val_V_phi_fu_415_p4 <= ap_phi_reg_pp0_iter2_down_val_V_reg_412;
            end if;
        else 
            ap_phi_mux_down_val_V_phi_fu_415_p4 <= ap_phi_reg_pp0_iter2_down_val_V_reg_412;
        end if; 
    end process;


    ap_phi_mux_pix_val_V_7_phi_fu_434_p4_assign_proc : process(icmp_ln836_reg_1933_pp0_iter1_reg, icmp_ln846_reg_1937_pp0_iter1_reg, select_ln912_1_fu_782_p3, ap_phi_reg_pp0_iter2_pix_val_V_7_reg_431, right_val_V_1_fu_174)
    begin
        if ((icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pix_val_V_7_phi_fu_434_p4 <= right_val_V_1_fu_174;
            elsif ((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pix_val_V_7_phi_fu_434_p4 <= select_ln912_1_fu_782_p3;
            else 
                ap_phi_mux_pix_val_V_7_phi_fu_434_p4 <= ap_phi_reg_pp0_iter2_pix_val_V_7_reg_431;
            end if;
        else 
            ap_phi_mux_pix_val_V_7_phi_fu_434_p4 <= ap_phi_reg_pp0_iter2_pix_val_V_7_reg_431;
        end if; 
    end process;


    ap_phi_mux_pix_val_V_8_phi_fu_424_p4_assign_proc : process(icmp_ln836_reg_1933_pp0_iter1_reg, icmp_ln846_reg_1937_pp0_iter1_reg, select_ln912_2_fu_789_p3, ap_phi_reg_pp0_iter2_pix_val_V_8_reg_421, right_val_V_2_fu_178)
    begin
        if ((icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pix_val_V_8_phi_fu_424_p4 <= right_val_V_2_fu_178;
            elsif ((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pix_val_V_8_phi_fu_424_p4 <= select_ln912_2_fu_789_p3;
            else 
                ap_phi_mux_pix_val_V_8_phi_fu_424_p4 <= ap_phi_reg_pp0_iter2_pix_val_V_8_reg_421;
            end if;
        else 
            ap_phi_mux_pix_val_V_8_phi_fu_424_p4 <= ap_phi_reg_pp0_iter2_pix_val_V_8_reg_421;
        end if; 
    end process;


    ap_phi_mux_pix_val_V_phi_fu_444_p4_assign_proc : process(icmp_ln836_reg_1933_pp0_iter1_reg, icmp_ln846_reg_1937_pp0_iter1_reg, select_ln912_fu_775_p3, ap_phi_reg_pp0_iter2_pix_val_V_reg_441, right_val_V_fu_170)
    begin
        if ((icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pix_val_V_phi_fu_444_p4 <= right_val_V_fu_170;
            elsif ((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pix_val_V_phi_fu_444_p4 <= select_ln912_fu_775_p3;
            else 
                ap_phi_mux_pix_val_V_phi_fu_444_p4 <= ap_phi_reg_pp0_iter2_pix_val_V_reg_441;
            end if;
        else 
            ap_phi_mux_pix_val_V_phi_fu_444_p4 <= ap_phi_reg_pp0_iter2_pix_val_V_reg_441;
        end if; 
    end process;


    ap_phi_mux_up_val_V_1_phi_fu_463_p4_assign_proc : process(icmp_ln836_reg_1933_pp0_iter1_reg, icmp_ln846_reg_1937_pp0_iter1_reg, select_ln912_7_fu_822_p3, ap_phi_reg_pp0_iter2_up_val_V_1_reg_460, PixBufVal_val_V_12_fu_162)
    begin
        if ((icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_up_val_V_1_phi_fu_463_p4 <= PixBufVal_val_V_12_fu_162;
            elsif ((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_up_val_V_1_phi_fu_463_p4 <= select_ln912_7_fu_822_p3;
            else 
                ap_phi_mux_up_val_V_1_phi_fu_463_p4 <= ap_phi_reg_pp0_iter2_up_val_V_1_reg_460;
            end if;
        else 
            ap_phi_mux_up_val_V_1_phi_fu_463_p4 <= ap_phi_reg_pp0_iter2_up_val_V_1_reg_460;
        end if; 
    end process;


    ap_phi_mux_up_val_V_2_phi_fu_454_p4_assign_proc : process(icmp_ln836_reg_1933_pp0_iter1_reg, icmp_ln846_reg_1937_pp0_iter1_reg, select_ln912_6_fu_814_p3, ap_phi_reg_pp0_iter2_up_val_V_2_reg_451, PixBufVal_val_V_13_fu_166)
    begin
        if ((icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_up_val_V_2_phi_fu_454_p4 <= PixBufVal_val_V_13_fu_166;
            elsif ((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_up_val_V_2_phi_fu_454_p4 <= select_ln912_6_fu_814_p3;
            else 
                ap_phi_mux_up_val_V_2_phi_fu_454_p4 <= ap_phi_reg_pp0_iter2_up_val_V_2_reg_451;
            end if;
        else 
            ap_phi_mux_up_val_V_2_phi_fu_454_p4 <= ap_phi_reg_pp0_iter2_up_val_V_2_reg_451;
        end if; 
    end process;


    ap_phi_mux_up_val_V_phi_fu_472_p4_assign_proc : process(icmp_ln836_reg_1933_pp0_iter1_reg, icmp_ln846_reg_1937_pp0_iter1_reg, select_ln912_8_fu_830_p3, ap_phi_reg_pp0_iter2_up_val_V_reg_469, PixBufVal_val_V_fu_158)
    begin
        if ((icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_up_val_V_phi_fu_472_p4 <= PixBufVal_val_V_fu_158;
            elsif ((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_up_val_V_phi_fu_472_p4 <= select_ln912_8_fu_830_p3;
            else 
                ap_phi_mux_up_val_V_phi_fu_472_p4 <= ap_phi_reg_pp0_iter2_up_val_V_reg_469;
            end if;
        else 
            ap_phi_mux_up_val_V_phi_fu_472_p4 <= ap_phi_reg_pp0_iter2_up_val_V_reg_469;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_left_val_V_1_reg_487 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_left_val_V_2_reg_478 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_left_val_V_reg_496 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_0_0_01228_22402_ph_i_reg_367 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_0_0_01229_22400_ph_i_reg_376 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_0_0_01230_22398_ph_i_reg_385 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_down_val_V_1_reg_403 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_down_val_V_2_reg_394 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_down_val_V_reg_412 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_pix_val_V_7_reg_431 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_pix_val_V_8_reg_421 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_pix_val_V_reg_441 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_up_val_V_1_reg_460 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_up_val_V_2_reg_451 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_up_val_V_reg_469 <= "XXXXXXXXXX";

    ap_predicate_op106_load_state3_assign_proc : process(icmp_ln836_reg_1933_pp0_iter1_reg, icmp_ln846_reg_1937_pp0_iter1_reg)
    begin
                ap_predicate_op106_load_state3 <= ((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op129_store_state3_assign_proc : process(icmp_ln836_reg_1933_pp0_iter1_reg, icmp_ln846_reg_1937_pp0_iter1_reg)
    begin
                ap_predicate_op129_store_state3 <= ((icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op68_load_state1_assign_proc : process(icmp_ln836_fu_577_p2, icmp_ln846_fu_605_p2)
    begin
                ap_predicate_op68_load_state1 <= ((icmp_ln836_fu_577_p2 = ap_const_lv1_0) and (icmp_ln846_fu_605_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op78_load_state2_assign_proc : process(icmp_ln836_reg_1933, icmp_ln846_reg_1937)
    begin
                ap_predicate_op78_load_state2 <= ((icmp_ln846_reg_1937 = ap_const_lv1_1) and (icmp_ln836_reg_1933 = ap_const_lv1_0));
    end process;


    ap_predicate_op82_load_state2_assign_proc : process(icmp_ln836_reg_1933, icmp_ln846_reg_1937)
    begin
                ap_predicate_op82_load_state2 <= ((icmp_ln846_reg_1937 = ap_const_lv1_1) and (icmp_ln836_reg_1933 = ap_const_lv1_0));
    end process;


    ap_predicate_op84_read_state2_assign_proc : process(icmp_ln836_reg_1933, icmp_ln846_reg_1937, cmp58_i)
    begin
                ap_predicate_op84_read_state2 <= ((cmp58_i = ap_const_lv1_1) and (icmp_ln846_reg_1937 = ap_const_lv1_1) and (icmp_ln836_reg_1933 = ap_const_lv1_0));
    end process;


    ap_predicate_op88_store_state2_assign_proc : process(icmp_ln836_reg_1933, icmp_ln846_reg_1937, cmp58_i)
    begin
                ap_predicate_op88_store_state2 <= ((cmp58_i = ap_const_lv1_1) and (icmp_ln846_reg_1937 = ap_const_lv1_1) and (icmp_ln836_reg_1933 = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_z_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, x_fu_154, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_z <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_z <= x_fu_154;
        end if; 
    end process;

    b_4_fu_1749_p3 <= 
        select_ln998_fu_1730_p3 when (or_ln998_fu_1737_p2(0) = '1') else 
        select_ln998_1_fu_1741_p3;
    cmp160_i_fu_611_p2 <= "1" when (ap_sig_allocacmp_z = ap_const_lv11_0) else "0";
    cmp58_i_read_reg_1922 <= cmp58_i;
    icmp_ln1027_fu_1468_p2 <= "1" when (unsigned(ret_V_33_fu_1449_p2) < unsigned(ret_V_35_fu_1462_p2)) else "0";
    icmp_ln836_fu_577_p2 <= "1" when (ap_sig_allocacmp_z = add_ln833_i) else "0";
    icmp_ln846_fu_605_p2 <= "1" when (unsigned(ap_sig_allocacmp_z) < unsigned(trunc_ln)) else "0";
    icmp_ln969_fu_633_p2 <= "1" when (xor_i = zext_ln969_fu_629_p1) else "0";
    icmp_ln997_fu_1687_p2 <= "1" when (signed(tmp_22_reg_2221) > signed(ap_const_lv4_0)) else "0";
    icmp_ln998_fu_1718_p2 <= "1" when (signed(tmp_24_reg_2226) > signed(ap_const_lv4_0)) else "0";

    imgRB_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, imgRB_empty_n, ap_predicate_op84_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            imgRB_blk_n <= imgRB_empty_n;
        else 
            imgRB_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    imgRB_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op84_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op84_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            imgRB_read <= ap_const_logic_1;
        else 
            imgRB_read <= ap_const_logic_0;
        end if; 
    end process;


    imgRgb_blk_n_assign_proc : process(ap_enable_reg_pp0_iter5, imgRgb_full_n, tmp_25_reg_1976_pp0_iter4_reg, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_25_reg_1976_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            imgRgb_blk_n <= imgRgb_full_n;
        else 
            imgRgb_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    imgRgb_din <= ((r_5_fu_1723_p3 & b_4_fu_1749_p3) & pix_val_V_7_reg_431_pp0_iter4_reg);

    imgRgb_write_assign_proc : process(ap_enable_reg_pp0_iter5, tmp_25_reg_1976_pp0_iter4_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_25_reg_1976_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            imgRgb_write <= ap_const_logic_1;
        else 
            imgRgb_write <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_V_2_i_address0 <= lineBuffer_val_V_2_i_addr_reg_1941_pp0_iter1_reg;
    lineBuffer_val_V_2_i_address1 <= lineBuffer_val_V_2_i_addr_reg_1941;

    lineBuffer_val_V_2_i_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lineBuffer_val_V_2_i_ce0 <= ap_const_logic_1;
        else 
            lineBuffer_val_V_2_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_val_V_2_i_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lineBuffer_val_V_2_i_ce1 <= ap_const_logic_1;
        else 
            lineBuffer_val_V_2_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_V_2_i_d0 <= ((PixBufVal_val_V_25_fu_862_p3 & PixBufVal_val_V_24_fu_868_p3) & PixBufVal_val_V_23_fu_874_p3);

    lineBuffer_val_V_2_i_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln836_reg_1933_pp0_iter1_reg, icmp_ln846_reg_1937_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln846_reg_1937_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln836_reg_1933_pp0_iter1_reg = ap_const_lv1_0))) then 
            lineBuffer_val_V_2_i_we0 <= ap_const_logic_1;
        else 
            lineBuffer_val_V_2_i_we0 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_V_i_address0 <= lineBuffer_val_V_i_addr_reg_1947;
    lineBuffer_val_V_i_address1 <= zext_ln836_1_fu_589_p1(11 - 1 downto 0);

    lineBuffer_val_V_i_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lineBuffer_val_V_i_ce0 <= ap_const_logic_1;
        else 
            lineBuffer_val_V_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_val_V_i_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lineBuffer_val_V_i_ce1 <= ap_const_logic_1;
        else 
            lineBuffer_val_V_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_V_i_d0 <= imgRB_dout;

    lineBuffer_val_V_i_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln836_reg_1933, icmp_ln846_reg_1937, cmp58_i, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp58_i = ap_const_lv1_1) and (icmp_ln846_reg_1937 = ap_const_lv1_1) and (icmp_ln836_reg_1933 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lineBuffer_val_V_i_we0 <= ap_const_logic_1;
        else 
            lineBuffer_val_V_i_we0 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln1007_fu_639_p2 <= (out_y_i or out_x_fu_599_p2);
    or_ln997_fu_1705_p2 <= (tmp_21_reg_2215 or icmp_ln997_fu_1687_p2);
    or_ln998_fu_1737_p2 <= (icmp_ln969_reg_1969_pp0_iter4_reg or and_ln998_reg_2231);
    out_x_fu_599_p2 <= std_logic_vector(unsigned(zext_ln836_fu_573_p1) + unsigned(ap_const_lv12_FFF));
    p_0_0_01228_224022421_i_out <= PixBufVal_val_V_16_load_reg_2062_pp0_iter3_reg;

    p_0_0_01228_224022421_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln836_reg_1933_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln836_reg_1933_pp0_iter3_reg = ap_const_lv1_1))) then 
            p_0_0_01228_224022421_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_01228_224022421_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_01229_224002419_i_out <= PixBufVal_val_V_15_load_reg_2057_pp0_iter3_reg;

    p_0_0_01229_224002419_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln836_reg_1933_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln836_reg_1933_pp0_iter3_reg = ap_const_lv1_1))) then 
            p_0_0_01229_224002419_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_01229_224002419_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_01230_223982417_i_out <= PixBufVal_val_V_14_load_reg_2052_pp0_iter3_reg;

    p_0_0_01230_223982417_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln836_reg_1933_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln836_reg_1933_pp0_iter3_reg = ap_const_lv1_1))) then 
            p_0_0_01230_223982417_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_01230_223982417_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0_0_01231_12328_i_out <= r_load_reg_2067_pp0_iter3_reg;

    p_0_0_0_0_01231_12328_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln836_reg_1933_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln836_reg_1933_pp0_iter3_reg = ap_const_lv1_1))) then 
            p_0_0_0_0_01231_12328_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0_0_01231_12328_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_1_0_0_01232_12331_i_out <= center_val_V_load_reg_2073_pp0_iter3_reg;

    p_0_1_0_0_01232_12331_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln836_reg_1933_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln836_reg_1933_pp0_iter3_reg = ap_const_lv1_1))) then 
            p_0_1_0_0_01232_12331_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_1_0_0_01232_12331_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_2_0_0_01233_12334_i_out <= b_load_reg_2079_pp0_iter3_reg;

    p_0_2_0_0_01233_12334_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln836_reg_1933_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln836_reg_1933_pp0_iter3_reg = ap_const_lv1_1))) then 
            p_0_2_0_0_01233_12334_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_2_0_0_01233_12334_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out <= PixBufVal_val_V_13_load_reg_2032_pp0_iter3_reg;
    p_out1 <= PixBufVal_val_V_12_load_reg_2027_pp0_iter3_reg;

    p_out1_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln836_reg_1933_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln836_reg_1933_pp0_iter3_reg = ap_const_lv1_1))) then 
            p_out1_ap_vld <= ap_const_logic_1;
        else 
            p_out1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out2 <= PixBufVal_val_V_load_reg_2022_pp0_iter3_reg;

    p_out2_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln836_reg_1933_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln836_reg_1933_pp0_iter3_reg = ap_const_lv1_1))) then 
            p_out2_ap_vld <= ap_const_logic_1;
        else 
            p_out2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln836_reg_1933_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln836_reg_1933_pp0_iter3_reg = ap_const_lv1_1))) then 
            p_out_ap_vld <= ap_const_logic_1;
        else 
            p_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    r_4_fu_1710_p3 <= 
        select_ln997_fu_1697_p3 when (or_ln997_fu_1705_p2(0) = '1') else 
        trunc_ln963_1_fu_1684_p1;
    r_5_fu_1723_p3 <= 
        pix_val_V_reg_441_pp0_iter4_reg when (icmp_ln969_reg_1969_pp0_iter4_reg(0) = '1') else 
        r_4_fu_1710_p3;
    ret_V_27_fu_1055_p2 <= std_logic_vector(unsigned(zext_ln1496_11_reg_2100) - unsigned(zext_ln1496_12_reg_2105));
    ret_V_28_fu_1093_p2 <= std_logic_vector(unsigned(zext_ln1496_13_fu_1085_p1) - unsigned(zext_ln1496_14_fu_1089_p1));
    ret_V_29_fu_1125_p2 <= std_logic_vector(unsigned(zext_ln1496_15_reg_2110) - unsigned(zext_ln1496_16_reg_2115));
    ret_V_30_fu_1163_p2 <= std_logic_vector(unsigned(zext_ln1496_17_fu_1155_p1) - unsigned(zext_ln1496_18_fu_1159_p1));
    ret_V_31_fu_957_p2 <= std_logic_vector(unsigned(zext_ln1496_19_fu_949_p1) - unsigned(zext_ln1496_20_fu_953_p1));
    ret_V_33_fu_1449_p2 <= std_logic_vector(unsigned(zext_ln186_2_fu_1442_p1) + unsigned(zext_ln186_3_fu_1445_p1));
    ret_V_35_fu_1462_p2 <= std_logic_vector(unsigned(zext_ln186_6_fu_1455_p1) + unsigned(zext_ln186_7_fu_1458_p1));
    ret_V_38_fu_1232_p2 <= std_logic_vector(signed(sext_ln186_fu_1224_p1) + signed(sext_ln186_1_fu_1228_p1));
    ret_V_39_fu_1527_p3 <= 
        sub_ln1513_2_fu_1504_p2 when (tmp_17_fu_1474_p3(0) = '1') else 
        zext_ln1513_1_fu_1523_p1;
    ret_V_42_fu_1258_p2 <= std_logic_vector(signed(sext_ln186_2_fu_1250_p1) + signed(sext_ln186_3_fu_1254_p1));
    ret_V_43_fu_1592_p3 <= 
        sub_ln1513_4_fu_1569_p2 when (tmp_18_fu_1539_p3(0) = '1') else 
        zext_ln1513_3_fu_1588_p1;
    ret_V_46_fu_1270_p2 <= std_logic_vector(signed(sext_ln186_4_fu_1264_p1) + signed(sext_ln186_5_fu_1267_p1));
    ret_V_47_fu_1332_p3 <= 
        sub_ln1513_6_fu_1308_p2 when (tmp_19_fu_1276_p3(0) = '1') else 
        zext_ln1513_5_fu_1328_p1;
    ret_V_50_fu_1346_p2 <= std_logic_vector(signed(sext_ln186_6_fu_1340_p1) + signed(sext_ln186_7_fu_1343_p1));
    ret_V_51_fu_1408_p3 <= 
        sub_ln1513_8_fu_1384_p2 when (tmp_20_fu_1352_p3(0) = '1') else 
        zext_ln1513_7_fu_1404_p1;
    ret_V_54_fu_1192_p2 <= std_logic_vector(unsigned(zext_ln186_fu_1184_p1) + unsigned(zext_ln186_1_fu_1188_p1));
    ret_V_55_fu_1206_p2 <= std_logic_vector(unsigned(zext_ln186_4_fu_1198_p1) + unsigned(zext_ln186_5_fu_1202_p1));
    ret_V_56_fu_1212_p2 <= std_logic_vector(unsigned(zext_ln1496_13_fu_1085_p1) - unsigned(zext_ln1496_fu_1015_p1));
    ret_V_57_fu_1218_p2 <= std_logic_vector(unsigned(zext_ln1496_14_fu_1089_p1) - unsigned(zext_ln1496_10_fu_1019_p1));
    ret_V_58_fu_1238_p2 <= std_logic_vector(unsigned(zext_ln1496_13_fu_1085_p1) - unsigned(zext_ln1496_17_fu_1155_p1));
    ret_V_59_fu_1244_p2 <= std_logic_vector(unsigned(zext_ln1496_14_fu_1089_p1) - unsigned(zext_ln1496_18_fu_1159_p1));
    ret_V_60_fu_967_p2 <= std_logic_vector(unsigned(zext_ln1496_15_fu_941_p1) - unsigned(zext_ln1496_11_fu_933_p1));
    ret_V_61_fu_973_p2 <= std_logic_vector(unsigned(zext_ln1496_16_fu_945_p1) - unsigned(zext_ln1496_12_fu_937_p1));
    ret_V_62_fu_979_p2 <= std_logic_vector(unsigned(zext_ln1496_15_fu_941_p1) - unsigned(zext_ln1496_19_fu_949_p1));
    ret_V_63_fu_985_p2 <= std_logic_vector(unsigned(zext_ln1496_16_fu_945_p1) - unsigned(zext_ln1496_20_fu_953_p1));
    ret_V_64_fu_1611_p2 <= std_logic_vector(unsigned(zext_ln1496_21_fu_1535_p1) - unsigned(sext_ln1027_fu_1607_p1));
    ret_V_65_fu_1628_p2 <= std_logic_vector(unsigned(zext_ln1496_21_fu_1535_p1) - unsigned(sext_ln1027_1_fu_1624_p1));
    ret_V_fu_1023_p2 <= std_logic_vector(unsigned(zext_ln1496_fu_1015_p1) - unsigned(zext_ln1496_10_fu_1019_p1));
    right_val_V_1_i_out <= right_val_V_4_reg_2042_pp0_iter3_reg;

    right_val_V_1_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln836_reg_1933_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln836_reg_1933_pp0_iter3_reg = ap_const_lv1_1))) then 
            right_val_V_1_i_out_ap_vld <= ap_const_logic_1;
        else 
            right_val_V_1_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    right_val_V_2_i_out <= right_val_V_5_reg_2047_pp0_iter3_reg;

    right_val_V_2_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln836_reg_1933_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln836_reg_1933_pp0_iter3_reg = ap_const_lv1_1))) then 
            right_val_V_2_i_out_ap_vld <= ap_const_logic_1;
        else 
            right_val_V_2_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    right_val_V_i_out <= right_val_V_3_reg_2037_pp0_iter3_reg;

    right_val_V_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln836_reg_1933_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln836_reg_1933_pp0_iter3_reg = ap_const_lv1_1))) then 
            right_val_V_i_out_ap_vld <= ap_const_logic_1;
        else 
            right_val_V_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln1027_1_fu_1617_p3 <= 
        ret_V_43_fu_1592_p3 when (icmp_ln1027_fu_1468_p2(0) = '1') else 
        ret_V_51_reg_2200;
    select_ln1027_fu_1600_p3 <= 
        ret_V_39_fu_1527_p3 when (icmp_ln1027_fu_1468_p2(0) = '1') else 
        ret_V_47_reg_2195;
    select_ln912_10_fu_846_p3 <= 
        ap_phi_reg_pp0_iter2_p_0_0_01229_22400_ph_i_reg_376 when (cmp160_i_reg_1953_pp0_iter1_reg(0) = '1') else 
        PixBufVal_val_V_15_fu_186;
    select_ln912_11_fu_854_p3 <= 
        ap_phi_reg_pp0_iter2_p_0_0_01230_22398_ph_i_reg_385 when (cmp160_i_reg_1953_pp0_iter1_reg(0) = '1') else 
        PixBufVal_val_V_14_fu_182;
    select_ln912_1_fu_782_p3 <= 
        PixBufVal_val_V_21_reg_1989 when (cmp160_i_reg_1953_pp0_iter1_reg(0) = '1') else 
        right_val_V_1_fu_174;
    select_ln912_2_fu_789_p3 <= 
        PixBufVal_val_V_22_reg_1998 when (cmp160_i_reg_1953_pp0_iter1_reg(0) = '1') else 
        right_val_V_2_fu_178;
    select_ln912_3_fu_796_p3 <= 
        PixBufVal_val_V_20_reg_1980 when (cmp160_i_reg_1953_pp0_iter1_reg(0) = '1') else 
        r_fu_194;
    select_ln912_4_fu_802_p3 <= 
        PixBufVal_val_V_21_reg_1989 when (cmp160_i_reg_1953_pp0_iter1_reg(0) = '1') else 
        center_val_V_fu_198;
    select_ln912_5_fu_808_p3 <= 
        PixBufVal_val_V_22_reg_1998 when (cmp160_i_reg_1953_pp0_iter1_reg(0) = '1') else 
        b_fu_202;
    select_ln912_6_fu_814_p3 <= 
        PixBufVal_val_V_19_fu_765_p4 when (cmp160_i_reg_1953_pp0_iter1_reg(0) = '1') else 
        PixBufVal_val_V_13_fu_166;
    select_ln912_7_fu_822_p3 <= 
        PixBufVal_val_V_18_fu_755_p4 when (cmp160_i_reg_1953_pp0_iter1_reg(0) = '1') else 
        PixBufVal_val_V_12_fu_162;
    select_ln912_8_fu_830_p3 <= 
        PixBufVal_val_V_17_fu_751_p1 when (cmp160_i_reg_1953_pp0_iter1_reg(0) = '1') else 
        PixBufVal_val_V_fu_158;
    select_ln912_9_fu_838_p3 <= 
        ap_phi_reg_pp0_iter2_p_0_0_01228_22402_ph_i_reg_367 when (cmp160_i_reg_1953_pp0_iter1_reg(0) = '1') else 
        PixBufVal_val_V_16_fu_190;
    select_ln912_fu_775_p3 <= 
        PixBufVal_val_V_20_reg_1980 when (cmp160_i_reg_1953_pp0_iter1_reg(0) = '1') else 
        right_val_V_fu_170;
    select_ln997_fu_1697_p3 <= 
        ap_const_lv10_3FF when (xor_ln997_fu_1692_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln998_1_fu_1741_p3 <= 
        ap_const_lv10_3FF when (icmp_ln998_fu_1718_p2(0) = '1') else 
        trunc_ln963_fu_1681_p1;
    select_ln998_fu_1730_p3 <= 
        ap_const_lv10_0 when (and_ln998_reg_2231(0) = '1') else 
        pix_val_V_8_reg_421_pp0_iter4_reg;
        sext_ln1027_1_fu_1624_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln1027_1_fu_1617_p3),14));

        sext_ln1027_fu_1607_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln1027_fu_1600_p3),14));

        sext_ln1513_1_fu_1519_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1513_3_i_fu_1510_p4),12));

        sext_ln1513_2_fu_1561_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1513_1_i_fu_1551_p4),12));

        sext_ln1513_3_fu_1584_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1513_5_i_fu_1575_p4),12));

        sext_ln1513_4_fu_1300_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1513_2_i_fu_1290_p4),12));

        sext_ln1513_5_fu_1324_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1513_7_i_fu_1314_p4),12));

        sext_ln1513_6_fu_1376_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1513_10_i_fu_1366_p4),12));

        sext_ln1513_7_fu_1400_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1513_9_i_fu_1390_p4),12));

        sext_ln1513_fu_1496_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1513_i_fu_1486_p4),12));

        sext_ln186_1_fu_1228_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_57_fu_1218_p2),12));

        sext_ln186_2_fu_1250_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_58_fu_1238_p2),12));

        sext_ln186_3_fu_1254_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_59_fu_1244_p2),12));

        sext_ln186_4_fu_1264_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_60_reg_2131),12));

        sext_ln186_5_fu_1267_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_61_reg_2136),12));

        sext_ln186_6_fu_1340_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_62_reg_2141),12));

        sext_ln186_7_fu_1343_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_63_reg_2146),12));

        sext_ln186_fu_1224_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_56_fu_1212_p2),12));

    sub_ln1513_2_fu_1504_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln1513_fu_1500_p1));
    sub_ln1513_3_fu_1546_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(ret_V_42_reg_2188));
    sub_ln1513_4_fu_1569_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln1513_2_fu_1565_p1));
    sub_ln1513_5_fu_1284_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(ret_V_46_fu_1270_p2));
    sub_ln1513_6_fu_1308_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln1513_4_fu_1304_p1));
    sub_ln1513_7_fu_1360_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(ret_V_50_fu_1346_p2));
    sub_ln1513_8_fu_1384_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln1513_6_fu_1380_p1));
    sub_ln1513_fu_1481_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(ret_V_38_reg_2181));
    sub_ln61_4_fu_1063_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_4_fu_1059_p1));
    sub_ln61_5_fu_1103_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_5_fu_1099_p1));
    sub_ln61_6_fu_1133_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_6_fu_1129_p1));
    sub_ln61_7_fu_1173_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_7_fu_1169_p1));
    sub_ln61_8_fu_1179_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_8_reg_2125));
    sub_ln61_fu_1033_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_fu_1029_p1));
    tmp_12_fu_1069_p3 <= ret_V_27_fu_1055_p2(10 downto 10);
    tmp_13_fu_1109_p3 <= ret_V_28_fu_1093_p2(10 downto 10);
    tmp_14_fu_1139_p3 <= ret_V_29_fu_1125_p2(10 downto 10);
    tmp_15_fu_1416_p3 <= ret_V_30_reg_2151(10 downto 10);
    tmp_16_fu_1429_p3 <= ret_V_31_reg_2120_pp0_iter3_reg(10 downto 10);
    tmp_17_fu_1474_p3 <= ret_V_38_reg_2181(11 downto 11);
    tmp_18_fu_1539_p3 <= ret_V_42_reg_2188(11 downto 11);
    tmp_19_fu_1276_p3 <= ret_V_46_fu_1270_p2(11 downto 11);
    tmp_20_fu_1352_p3 <= ret_V_50_fu_1346_p2(11 downto 11);
    tmp_23_fu_1652_p3 <= ret_V_65_fu_1628_p2(13 downto 13);
    tmp_fu_1039_p3 <= ret_V_fu_1023_p2(10 downto 10);
    trunc_ln1513_10_i_fu_1366_p4 <= sub_ln1513_7_fu_1360_p2(11 downto 1);
    trunc_ln1513_1_i_fu_1551_p4 <= sub_ln1513_3_fu_1546_p2(11 downto 1);
    trunc_ln1513_2_i_fu_1290_p4 <= sub_ln1513_5_fu_1284_p2(11 downto 1);
    trunc_ln1513_3_i_fu_1510_p4 <= ret_V_38_reg_2181(11 downto 1);
    trunc_ln1513_5_i_fu_1575_p4 <= ret_V_42_reg_2188(11 downto 1);
    trunc_ln1513_7_i_fu_1314_p4 <= ret_V_46_fu_1270_p2(11 downto 1);
    trunc_ln1513_9_i_fu_1390_p4 <= ret_V_50_fu_1346_p2(11 downto 1);
    trunc_ln1513_i_fu_1486_p4 <= sub_ln1513_fu_1481_p2(11 downto 1);
    trunc_ln61_4_fu_1059_p1 <= ret_V_27_fu_1055_p2(10 - 1 downto 0);
    trunc_ln61_5_fu_1099_p1 <= ret_V_28_fu_1093_p2(10 - 1 downto 0);
    trunc_ln61_6_fu_1129_p1 <= ret_V_29_fu_1125_p2(10 - 1 downto 0);
    trunc_ln61_7_fu_1169_p1 <= ret_V_30_fu_1163_p2(10 - 1 downto 0);
    trunc_ln61_8_fu_963_p1 <= ret_V_31_fu_957_p2(10 - 1 downto 0);
    trunc_ln61_fu_1029_p1 <= ret_V_fu_1023_p2(10 - 1 downto 0);
    trunc_ln844_fu_595_p1 <= ap_sig_allocacmp_z(1 - 1 downto 0);
    trunc_ln868_fu_682_p1 <= imgRB_dout(10 - 1 downto 0);
    trunc_ln963_1_fu_1684_p1 <= ret_V_64_reg_2205(10 - 1 downto 0);
    trunc_ln963_fu_1681_p1 <= ret_V_65_reg_2210(10 - 1 downto 0);
    x_8_fu_583_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_z) + unsigned(ap_const_lv11_1));
    xor_ln969_1_fu_623_p2 <= (xor_ln969_fu_617_p2 xor ap_const_lv1_1);
    xor_ln969_2_fu_1670_p2 <= (icmp_ln969_reg_1969_pp0_iter3_reg xor ap_const_lv1_1);
    xor_ln969_fu_617_p2 <= (x_phase_i xor trunc_ln844_fu_595_p1);
    xor_ln997_fu_1692_p2 <= (tmp_21_reg_2215 xor ap_const_lv1_1);
    zext_ln1496_10_fu_1019_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(right_val_V_fu_170),11));
    zext_ln1496_11_fu_933_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_up_val_V_phi_fu_472_p4),11));
    zext_ln1496_12_fu_937_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_down_val_V_phi_fu_415_p4),11));
    zext_ln1496_13_fu_1085_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter3_left_val_V_1_reg_487),11));
    zext_ln1496_14_fu_1089_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(right_val_V_1_fu_174),11));
    zext_ln1496_15_fu_941_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_up_val_V_1_phi_fu_463_p4),11));
    zext_ln1496_16_fu_945_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_down_val_V_1_phi_fu_406_p4),11));
    zext_ln1496_17_fu_1155_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter3_left_val_V_2_reg_478),11));
    zext_ln1496_18_fu_1159_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(right_val_V_2_fu_178),11));
    zext_ln1496_19_fu_949_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_up_val_V_2_phi_fu_454_p4),11));
    zext_ln1496_20_fu_953_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_down_val_V_2_phi_fu_397_p4),11));
    zext_ln1496_21_fu_1535_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pix_val_V_7_reg_431_pp0_iter3_reg),14));
    zext_ln1496_fu_1015_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter3_left_val_V_reg_496),11));
    zext_ln1513_1_fu_1523_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1513_1_fu_1519_p1),13));
    zext_ln1513_2_fu_1565_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1513_2_fu_1561_p1),13));
    zext_ln1513_3_fu_1588_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1513_3_fu_1584_p1),13));
    zext_ln1513_4_fu_1304_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1513_4_fu_1300_p1),13));
    zext_ln1513_5_fu_1328_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1513_5_fu_1324_p1),13));
    zext_ln1513_6_fu_1380_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1513_6_fu_1376_p1),13));
    zext_ln1513_7_fu_1404_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1513_7_fu_1400_p1),13));
    zext_ln1513_fu_1500_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1513_fu_1496_p1),13));
    zext_ln186_1_fu_1188_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DGh_V_fu_1117_p3),11));
    zext_ln186_2_fu_1442_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_54_reg_2171),12));
    zext_ln186_3_fu_1445_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DBh_V_fu_1423_p3),12));
    zext_ln186_4_fu_1198_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DRv_V_fu_1077_p3),11));
    zext_ln186_5_fu_1202_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DGv_V_fu_1147_p3),11));
    zext_ln186_6_fu_1455_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_55_reg_2176),12));
    zext_ln186_7_fu_1458_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DBv_V_fu_1436_p3),12));
    zext_ln186_fu_1184_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DRh_V_fu_1047_p3),11));
    zext_ln836_1_fu_589_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_8_fu_583_p2),64));
    zext_ln836_fu_573_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_z),12));
    zext_ln969_fu_629_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln969_1_fu_623_p2),15));
end behav;
