
Control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000492c  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000620  08004b10  08004b10  00014b10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005130  08005130  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08005130  08005130  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005130  08005130  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005130  08005130  00015130  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005134  08005134  00015134  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08005138  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b4  2000000c  08005144  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002c0  08005144  000202c0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d87d  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000028e5  00000000  00000000  0002d8f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001090  00000000  00000000  000301e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cd0  00000000  00000000  00031270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001af18  00000000  00000000  00031f40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000118e1  00000000  00000000  0004ce58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009b9a4  00000000  00000000  0005e739  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004230  00000000  00000000  000fa0e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a2  00000000  00000000  000fe310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	2000000c 	.word	0x2000000c
 8000200:	00000000 	.word	0x00000000
 8000204:	08004af8 	.word	0x08004af8

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000010 	.word	0x20000010
 8000220:	08004af8 	.word	0x08004af8

08000224 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	b088      	sub	sp, #32
 8000228:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800022a:	1d3b      	adds	r3, r7, #4
 800022c:	2200      	movs	r2, #0
 800022e:	601a      	str	r2, [r3, #0]
 8000230:	605a      	str	r2, [r3, #4]
 8000232:	609a      	str	r2, [r3, #8]
 8000234:	60da      	str	r2, [r3, #12]
 8000236:	611a      	str	r2, [r3, #16]
 8000238:	615a      	str	r2, [r3, #20]
 800023a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 800023c:	4b28      	ldr	r3, [pc, #160]	; (80002e0 <MX_FSMC_Init+0xbc>)
 800023e:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8000242:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000244:	4b26      	ldr	r3, [pc, #152]	; (80002e0 <MX_FSMC_Init+0xbc>)
 8000246:	4a27      	ldr	r2, [pc, #156]	; (80002e4 <MX_FSMC_Init+0xc0>)
 8000248:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 800024a:	4b25      	ldr	r3, [pc, #148]	; (80002e0 <MX_FSMC_Init+0xbc>)
 800024c:	2200      	movs	r2, #0
 800024e:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000250:	4b23      	ldr	r3, [pc, #140]	; (80002e0 <MX_FSMC_Init+0xbc>)
 8000252:	2200      	movs	r2, #0
 8000254:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000256:	4b22      	ldr	r3, [pc, #136]	; (80002e0 <MX_FSMC_Init+0xbc>)
 8000258:	2200      	movs	r2, #0
 800025a:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 800025c:	4b20      	ldr	r3, [pc, #128]	; (80002e0 <MX_FSMC_Init+0xbc>)
 800025e:	2210      	movs	r2, #16
 8000260:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8000262:	4b1f      	ldr	r3, [pc, #124]	; (80002e0 <MX_FSMC_Init+0xbc>)
 8000264:	2200      	movs	r2, #0
 8000266:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000268:	4b1d      	ldr	r3, [pc, #116]	; (80002e0 <MX_FSMC_Init+0xbc>)
 800026a:	2200      	movs	r2, #0
 800026c:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 800026e:	4b1c      	ldr	r3, [pc, #112]	; (80002e0 <MX_FSMC_Init+0xbc>)
 8000270:	2200      	movs	r2, #0
 8000272:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000274:	4b1a      	ldr	r3, [pc, #104]	; (80002e0 <MX_FSMC_Init+0xbc>)
 8000276:	2200      	movs	r2, #0
 8000278:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 800027a:	4b19      	ldr	r3, [pc, #100]	; (80002e0 <MX_FSMC_Init+0xbc>)
 800027c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000280:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000282:	4b17      	ldr	r3, [pc, #92]	; (80002e0 <MX_FSMC_Init+0xbc>)
 8000284:	2200      	movs	r2, #0
 8000286:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8000288:	4b15      	ldr	r3, [pc, #84]	; (80002e0 <MX_FSMC_Init+0xbc>)
 800028a:	2200      	movs	r2, #0
 800028c:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 800028e:	4b14      	ldr	r3, [pc, #80]	; (80002e0 <MX_FSMC_Init+0xbc>)
 8000290:	2200      	movs	r2, #0
 8000292:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000294:	4b12      	ldr	r3, [pc, #72]	; (80002e0 <MX_FSMC_Init+0xbc>)
 8000296:	2200      	movs	r2, #0
 8000298:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 15;
 800029a:	230f      	movs	r3, #15
 800029c:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 800029e:	230f      	movs	r3, #15
 80002a0:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 80002a2:	23ff      	movs	r3, #255	; 0xff
 80002a4:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 80002a6:	230f      	movs	r3, #15
 80002a8:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 80002aa:	2310      	movs	r3, #16
 80002ac:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 80002ae:	2311      	movs	r3, #17
 80002b0:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80002b2:	2300      	movs	r3, #0
 80002b4:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 80002b6:	1d3b      	adds	r3, r7, #4
 80002b8:	2200      	movs	r2, #0
 80002ba:	4619      	mov	r1, r3
 80002bc:	4808      	ldr	r0, [pc, #32]	; (80002e0 <MX_FSMC_Init+0xbc>)
 80002be:	f003 fa43 	bl	8003748 <HAL_SRAM_Init>
 80002c2:	4603      	mov	r3, r0
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d001      	beq.n	80002cc <MX_FSMC_Init+0xa8>
  {
    Error_Handler( );
 80002c8:	f000 fc37 	bl	8000b3a <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 80002cc:	4b06      	ldr	r3, [pc, #24]	; (80002e8 <MX_FSMC_Init+0xc4>)
 80002ce:	69db      	ldr	r3, [r3, #28]
 80002d0:	4a05      	ldr	r2, [pc, #20]	; (80002e8 <MX_FSMC_Init+0xc4>)
 80002d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80002d6:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80002d8:	bf00      	nop
 80002da:	3720      	adds	r7, #32
 80002dc:	46bd      	mov	sp, r7
 80002de:	bd80      	pop	{r7, pc}
 80002e0:	20000028 	.word	0x20000028
 80002e4:	a0000104 	.word	0xa0000104
 80002e8:	40010000 	.word	0x40010000

080002ec <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80002ec:	b580      	push	{r7, lr}
 80002ee:	b086      	sub	sp, #24
 80002f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002f2:	f107 0308 	add.w	r3, r7, #8
 80002f6:	2200      	movs	r2, #0
 80002f8:	601a      	str	r2, [r3, #0]
 80002fa:	605a      	str	r2, [r3, #4]
 80002fc:	609a      	str	r2, [r3, #8]
 80002fe:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 8000300:	4b18      	ldr	r3, [pc, #96]	; (8000364 <HAL_FSMC_MspInit+0x78>)
 8000302:	681b      	ldr	r3, [r3, #0]
 8000304:	2b00      	cmp	r3, #0
 8000306:	d129      	bne.n	800035c <HAL_FSMC_MspInit+0x70>
    return;
  }
  FSMC_Initialized = 1;
 8000308:	4b16      	ldr	r3, [pc, #88]	; (8000364 <HAL_FSMC_MspInit+0x78>)
 800030a:	2201      	movs	r2, #1
 800030c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800030e:	4b16      	ldr	r3, [pc, #88]	; (8000368 <HAL_FSMC_MspInit+0x7c>)
 8000310:	695b      	ldr	r3, [r3, #20]
 8000312:	4a15      	ldr	r2, [pc, #84]	; (8000368 <HAL_FSMC_MspInit+0x7c>)
 8000314:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000318:	6153      	str	r3, [r2, #20]
 800031a:	4b13      	ldr	r3, [pc, #76]	; (8000368 <HAL_FSMC_MspInit+0x7c>)
 800031c:	695b      	ldr	r3, [r3, #20]
 800031e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000322:	607b      	str	r3, [r7, #4]
 8000324:	687b      	ldr	r3, [r7, #4]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000326:	f64f 7380 	movw	r3, #65408	; 0xff80
 800032a:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800032c:	2302      	movs	r3, #2
 800032e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000330:	2303      	movs	r3, #3
 8000332:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000334:	f107 0308 	add.w	r3, r7, #8
 8000338:	4619      	mov	r1, r3
 800033a:	480c      	ldr	r0, [pc, #48]	; (800036c <HAL_FSMC_MspInit+0x80>)
 800033c:	f002 fc34 	bl	8002ba8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000340:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
 8000344:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000346:	2302      	movs	r3, #2
 8000348:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800034a:	2303      	movs	r3, #3
 800034c:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800034e:	f107 0308 	add.w	r3, r7, #8
 8000352:	4619      	mov	r1, r3
 8000354:	4806      	ldr	r0, [pc, #24]	; (8000370 <HAL_FSMC_MspInit+0x84>)
 8000356:	f002 fc27 	bl	8002ba8 <HAL_GPIO_Init>
 800035a:	e000      	b.n	800035e <HAL_FSMC_MspInit+0x72>
    return;
 800035c:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 800035e:	3718      	adds	r7, #24
 8000360:	46bd      	mov	sp, r7
 8000362:	bd80      	pop	{r7, pc}
 8000364:	20000070 	.word	0x20000070
 8000368:	40021000 	.word	0x40021000
 800036c:	40011800 	.word	0x40011800
 8000370:	40011400 	.word	0x40011400

08000374 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8000374:	b580      	push	{r7, lr}
 8000376:	b082      	sub	sp, #8
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 800037c:	f7ff ffb6 	bl	80002ec <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8000380:	bf00      	nop
 8000382:	3708      	adds	r7, #8
 8000384:	46bd      	mov	sp, r7
 8000386:	bd80      	pop	{r7, pc}

08000388 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	b08a      	sub	sp, #40	; 0x28
 800038c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800038e:	f107 0318 	add.w	r3, r7, #24
 8000392:	2200      	movs	r2, #0
 8000394:	601a      	str	r2, [r3, #0]
 8000396:	605a      	str	r2, [r3, #4]
 8000398:	609a      	str	r2, [r3, #8]
 800039a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800039c:	4b44      	ldr	r3, [pc, #272]	; (80004b0 <MX_GPIO_Init+0x128>)
 800039e:	699b      	ldr	r3, [r3, #24]
 80003a0:	4a43      	ldr	r2, [pc, #268]	; (80004b0 <MX_GPIO_Init+0x128>)
 80003a2:	f043 0310 	orr.w	r3, r3, #16
 80003a6:	6193      	str	r3, [r2, #24]
 80003a8:	4b41      	ldr	r3, [pc, #260]	; (80004b0 <MX_GPIO_Init+0x128>)
 80003aa:	699b      	ldr	r3, [r3, #24]
 80003ac:	f003 0310 	and.w	r3, r3, #16
 80003b0:	617b      	str	r3, [r7, #20]
 80003b2:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003b4:	4b3e      	ldr	r3, [pc, #248]	; (80004b0 <MX_GPIO_Init+0x128>)
 80003b6:	699b      	ldr	r3, [r3, #24]
 80003b8:	4a3d      	ldr	r2, [pc, #244]	; (80004b0 <MX_GPIO_Init+0x128>)
 80003ba:	f043 0304 	orr.w	r3, r3, #4
 80003be:	6193      	str	r3, [r2, #24]
 80003c0:	4b3b      	ldr	r3, [pc, #236]	; (80004b0 <MX_GPIO_Init+0x128>)
 80003c2:	699b      	ldr	r3, [r3, #24]
 80003c4:	f003 0304 	and.w	r3, r3, #4
 80003c8:	613b      	str	r3, [r7, #16]
 80003ca:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80003cc:	4b38      	ldr	r3, [pc, #224]	; (80004b0 <MX_GPIO_Init+0x128>)
 80003ce:	699b      	ldr	r3, [r3, #24]
 80003d0:	4a37      	ldr	r2, [pc, #220]	; (80004b0 <MX_GPIO_Init+0x128>)
 80003d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80003d6:	6193      	str	r3, [r2, #24]
 80003d8:	4b35      	ldr	r3, [pc, #212]	; (80004b0 <MX_GPIO_Init+0x128>)
 80003da:	699b      	ldr	r3, [r3, #24]
 80003dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80003e0:	60fb      	str	r3, [r7, #12]
 80003e2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003e4:	4b32      	ldr	r3, [pc, #200]	; (80004b0 <MX_GPIO_Init+0x128>)
 80003e6:	699b      	ldr	r3, [r3, #24]
 80003e8:	4a31      	ldr	r2, [pc, #196]	; (80004b0 <MX_GPIO_Init+0x128>)
 80003ea:	f043 0320 	orr.w	r3, r3, #32
 80003ee:	6193      	str	r3, [r2, #24]
 80003f0:	4b2f      	ldr	r3, [pc, #188]	; (80004b0 <MX_GPIO_Init+0x128>)
 80003f2:	699b      	ldr	r3, [r3, #24]
 80003f4:	f003 0320 	and.w	r3, r3, #32
 80003f8:	60bb      	str	r3, [r7, #8]
 80003fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003fc:	4b2c      	ldr	r3, [pc, #176]	; (80004b0 <MX_GPIO_Init+0x128>)
 80003fe:	699b      	ldr	r3, [r3, #24]
 8000400:	4a2b      	ldr	r2, [pc, #172]	; (80004b0 <MX_GPIO_Init+0x128>)
 8000402:	f043 0308 	orr.w	r3, r3, #8
 8000406:	6193      	str	r3, [r2, #24]
 8000408:	4b29      	ldr	r3, [pc, #164]	; (80004b0 <MX_GPIO_Init+0x128>)
 800040a:	699b      	ldr	r3, [r3, #24]
 800040c:	f003 0308 	and.w	r3, r3, #8
 8000410:	607b      	str	r3, [r7, #4]
 8000412:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 8000414:	2200      	movs	r2, #0
 8000416:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800041a:	4826      	ldr	r0, [pc, #152]	; (80004b4 <MX_GPIO_Init+0x12c>)
 800041c:	f002 fd58 	bl	8002ed0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 8000420:	2200      	movs	r2, #0
 8000422:	2102      	movs	r1, #2
 8000424:	4824      	ldr	r0, [pc, #144]	; (80004b8 <MX_GPIO_Init+0x130>)
 8000426:	f002 fd53 	bl	8002ed0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800042a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800042e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000430:	2300      	movs	r3, #0
 8000432:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000434:	2302      	movs	r3, #2
 8000436:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000438:	f107 0318 	add.w	r3, r7, #24
 800043c:	4619      	mov	r1, r3
 800043e:	481f      	ldr	r0, [pc, #124]	; (80004bc <MX_GPIO_Init+0x134>)
 8000440:	f002 fbb2 	bl	8002ba8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000444:	2301      	movs	r3, #1
 8000446:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000448:	4b1d      	ldr	r3, [pc, #116]	; (80004c0 <MX_GPIO_Init+0x138>)
 800044a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800044c:	2300      	movs	r3, #0
 800044e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000450:	f107 0318 	add.w	r3, r7, #24
 8000454:	4619      	mov	r1, r3
 8000456:	481b      	ldr	r0, [pc, #108]	; (80004c4 <MX_GPIO_Init+0x13c>)
 8000458:	f002 fba6 	bl	8002ba8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800045c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000460:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000462:	2301      	movs	r3, #1
 8000464:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000466:	2300      	movs	r3, #0
 8000468:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800046a:	2303      	movs	r3, #3
 800046c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800046e:	f107 0318 	add.w	r3, r7, #24
 8000472:	4619      	mov	r1, r3
 8000474:	480f      	ldr	r0, [pc, #60]	; (80004b4 <MX_GPIO_Init+0x12c>)
 8000476:	f002 fb97 	bl	8002ba8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800047a:	2302      	movs	r3, #2
 800047c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800047e:	2301      	movs	r3, #1
 8000480:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000482:	2300      	movs	r3, #0
 8000484:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000486:	2303      	movs	r3, #3
 8000488:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800048a:	f107 0318 	add.w	r3, r7, #24
 800048e:	4619      	mov	r1, r3
 8000490:	4809      	ldr	r0, [pc, #36]	; (80004b8 <MX_GPIO_Init+0x130>)
 8000492:	f002 fb89 	bl	8002ba8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000496:	2200      	movs	r2, #0
 8000498:	2100      	movs	r1, #0
 800049a:	2006      	movs	r0, #6
 800049c:	f002 fb4d 	bl	8002b3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80004a0:	2006      	movs	r0, #6
 80004a2:	f002 fb66 	bl	8002b72 <HAL_NVIC_EnableIRQ>

}
 80004a6:	bf00      	nop
 80004a8:	3728      	adds	r7, #40	; 0x28
 80004aa:	46bd      	mov	sp, r7
 80004ac:	bd80      	pop	{r7, pc}
 80004ae:	bf00      	nop
 80004b0:	40021000 	.word	0x40021000
 80004b4:	40011400 	.word	0x40011400
 80004b8:	40011800 	.word	0x40011800
 80004bc:	40011000 	.word	0x40011000
 80004c0:	10110000 	.word	0x10110000
 80004c4:	40010800 	.word	0x40010800

080004c8 <Delay>:

void		LCD_REG_Config          ( void );
void		LCD_FillColor           ( uint32_t ulAmout_Point, uint16_t usColor );
uint16_t	LCD_Read_PixelData      ( void );

void Delay ( __IO uint32_t nCount ){  for ( ; nCount != 0; nCount -- );}
 80004c8:	b480      	push	{r7}
 80004ca:	b083      	sub	sp, #12
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	6078      	str	r0, [r7, #4]
 80004d0:	e002      	b.n	80004d8 <Delay+0x10>
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	3b01      	subs	r3, #1
 80004d6:	607b      	str	r3, [r7, #4]
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d1f9      	bne.n	80004d2 <Delay+0xa>
 80004de:	bf00      	nop
 80004e0:	bf00      	nop
 80004e2:	370c      	adds	r7, #12
 80004e4:	46bd      	mov	sp, r7
 80004e6:	bc80      	pop	{r7}
 80004e8:	4770      	bx	lr

080004ea <LCD_INIT>:

void LCD_INIT ( void )
{
 80004ea:	b580      	push	{r7, lr}
 80004ec:	b082      	sub	sp, #8
 80004ee:	af02      	add	r7, sp, #8
	LCD_BackLed_Control(ENABLE);      
 80004f0:	2001      	movs	r0, #1
 80004f2:	f000 f829 	bl	8000548 <LCD_BackLed_Control>
	LCD_Rst();
 80004f6:	f000 f80f 	bl	8000518 <LCD_Rst>
	LCD_REG_Config();
 80004fa:	f000 f85f 	bl	80005bc <LCD_REG_Config>
	LCD_Clear (0, 0, 240, 320, BACKGROUND);
 80004fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000502:	9300      	str	r3, [sp, #0]
 8000504:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000508:	22f0      	movs	r2, #240	; 0xf0
 800050a:	2100      	movs	r1, #0
 800050c:	2000      	movs	r0, #0
 800050e:	f000 f9e6 	bl	80008de <LCD_Clear>
}
 8000512:	bf00      	nop
 8000514:	46bd      	mov	sp, r7
 8000516:	bd80      	pop	{r7, pc}

08000518 <LCD_Rst>:



void LCD_Rst ( void )
{
 8000518:	b580      	push	{r7, lr}
 800051a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_RESET);
 800051c:	2200      	movs	r2, #0
 800051e:	2102      	movs	r1, #2
 8000520:	4807      	ldr	r0, [pc, #28]	; (8000540 <LCD_Rst+0x28>)
 8000522:	f002 fcd5 	bl	8002ed0 <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 					   
 8000526:	4807      	ldr	r0, [pc, #28]	; (8000544 <LCD_Rst+0x2c>)
 8000528:	f7ff ffce 	bl	80004c8 <Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_SET);
 800052c:	2201      	movs	r2, #1
 800052e:	2102      	movs	r1, #2
 8000530:	4803      	ldr	r0, [pc, #12]	; (8000540 <LCD_Rst+0x28>)
 8000532:	f002 fccd 	bl	8002ed0 <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 	
 8000536:	4803      	ldr	r0, [pc, #12]	; (8000544 <LCD_Rst+0x2c>)
 8000538:	f7ff ffc6 	bl	80004c8 <Delay>
}
 800053c:	bf00      	nop
 800053e:	bd80      	pop	{r7, pc}
 8000540:	40011800 	.word	0x40011800
 8000544:	0002bffc 	.word	0x0002bffc

08000548 <LCD_BackLed_Control>:


void LCD_BackLed_Control ( FunctionalState enumState )
{
 8000548:	b580      	push	{r7, lr}
 800054a:	b082      	sub	sp, #8
 800054c:	af00      	add	r7, sp, #0
 800054e:	4603      	mov	r3, r0
 8000550:	71fb      	strb	r3, [r7, #7]
	if ( enumState )
 8000552:	79fb      	ldrb	r3, [r7, #7]
 8000554:	2b00      	cmp	r3, #0
 8000556:	d006      	beq.n	8000566 <LCD_BackLed_Control+0x1e>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_RESET);	
 8000558:	2200      	movs	r2, #0
 800055a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800055e:	4807      	ldr	r0, [pc, #28]	; (800057c <LCD_BackLed_Control+0x34>)
 8000560:	f002 fcb6 	bl	8002ed0 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
}
 8000564:	e005      	b.n	8000572 <LCD_BackLed_Control+0x2a>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
 8000566:	2201      	movs	r2, #1
 8000568:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800056c:	4803      	ldr	r0, [pc, #12]	; (800057c <LCD_BackLed_Control+0x34>)
 800056e:	f002 fcaf 	bl	8002ed0 <HAL_GPIO_WritePin>
}
 8000572:	bf00      	nop
 8000574:	3708      	adds	r7, #8
 8000576:	46bd      	mov	sp, r7
 8000578:	bd80      	pop	{r7, pc}
 800057a:	bf00      	nop
 800057c:	40011400 	.word	0x40011400

08000580 <LCD_Write_Cmd>:




void LCD_Write_Cmd ( uint16_t usCmd )
{
 8000580:	b480      	push	{r7}
 8000582:	b083      	sub	sp, #12
 8000584:	af00      	add	r7, sp, #0
 8000586:	4603      	mov	r3, r0
 8000588:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 800058a:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 800058e:	88fb      	ldrh	r3, [r7, #6]
 8000590:	8013      	strh	r3, [r2, #0]
}
 8000592:	bf00      	nop
 8000594:	370c      	adds	r7, #12
 8000596:	46bd      	mov	sp, r7
 8000598:	bc80      	pop	{r7}
 800059a:	4770      	bx	lr

0800059c <LCD_Write_Data>:




void LCD_Write_Data ( uint16_t usData )
{
 800059c:	b480      	push	{r7}
 800059e:	b083      	sub	sp, #12
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 80005a6:	4a04      	ldr	r2, [pc, #16]	; (80005b8 <LCD_Write_Data+0x1c>)
 80005a8:	88fb      	ldrh	r3, [r7, #6]
 80005aa:	8013      	strh	r3, [r2, #0]
}
 80005ac:	bf00      	nop
 80005ae:	370c      	adds	r7, #12
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bc80      	pop	{r7}
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop
 80005b8:	60020000 	.word	0x60020000

080005bc <LCD_REG_Config>:
	return ( * ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) );	
}


void LCD_REG_Config ( void )
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
	/*  Power control B (CFh)  */
	DEBUG_DELAY  ();
	LCD_Write_Cmd ( 0xCF  );
 80005c0:	20cf      	movs	r0, #207	; 0xcf
 80005c2:	f7ff ffdd 	bl	8000580 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00  );
 80005c6:	2000      	movs	r0, #0
 80005c8:	f7ff ffe8 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x81  );
 80005cc:	2081      	movs	r0, #129	; 0x81
 80005ce:	f7ff ffe5 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x30  );
 80005d2:	2030      	movs	r0, #48	; 0x30
 80005d4:	f7ff ffe2 	bl	800059c <LCD_Write_Data>
	
	/*  Power on sequence control (EDh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xED );
 80005d8:	20ed      	movs	r0, #237	; 0xed
 80005da:	f7ff ffd1 	bl	8000580 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x64 );
 80005de:	2064      	movs	r0, #100	; 0x64
 80005e0:	f7ff ffdc 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 80005e4:	2003      	movs	r0, #3
 80005e6:	f7ff ffd9 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x12 );
 80005ea:	2012      	movs	r0, #18
 80005ec:	f7ff ffd6 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x81 );
 80005f0:	2081      	movs	r0, #129	; 0x81
 80005f2:	f7ff ffd3 	bl	800059c <LCD_Write_Data>
	
	/*  Driver timing control A (E8h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xE8 );
 80005f6:	20e8      	movs	r0, #232	; 0xe8
 80005f8:	f7ff ffc2 	bl	8000580 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x85 );
 80005fc:	2085      	movs	r0, #133	; 0x85
 80005fe:	f7ff ffcd 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 8000602:	2010      	movs	r0, #16
 8000604:	f7ff ffca 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x78 );
 8000608:	2078      	movs	r0, #120	; 0x78
 800060a:	f7ff ffc7 	bl	800059c <LCD_Write_Data>
	
	/*  Power control A (CBh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xCB );
 800060e:	20cb      	movs	r0, #203	; 0xcb
 8000610:	f7ff ffb6 	bl	8000580 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x39 );
 8000614:	2039      	movs	r0, #57	; 0x39
 8000616:	f7ff ffc1 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x2C );
 800061a:	202c      	movs	r0, #44	; 0x2c
 800061c:	f7ff ffbe 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8000620:	2000      	movs	r0, #0
 8000622:	f7ff ffbb 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x34 );
 8000626:	2034      	movs	r0, #52	; 0x34
 8000628:	f7ff ffb8 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x02 );
 800062c:	2002      	movs	r0, #2
 800062e:	f7ff ffb5 	bl	800059c <LCD_Write_Data>
	
	/* Pump ratio control (F7h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xF7 );
 8000632:	20f7      	movs	r0, #247	; 0xf7
 8000634:	f7ff ffa4 	bl	8000580 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x20 );
 8000638:	2020      	movs	r0, #32
 800063a:	f7ff ffaf 	bl	800059c <LCD_Write_Data>
	
	/* Driver timing control B */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xEA );
 800063e:	20ea      	movs	r0, #234	; 0xea
 8000640:	f7ff ff9e 	bl	8000580 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000644:	2000      	movs	r0, #0
 8000646:	f7ff ffa9 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 800064a:	2000      	movs	r0, #0
 800064c:	f7ff ffa6 	bl	800059c <LCD_Write_Data>
	
	/* Frame Rate Control (In Normal Mode/Full Colors) (B1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB1 );
 8000650:	20b1      	movs	r0, #177	; 0xb1
 8000652:	f7ff ff95 	bl	8000580 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000656:	2000      	movs	r0, #0
 8000658:	f7ff ffa0 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 800065c:	201b      	movs	r0, #27
 800065e:	f7ff ff9d 	bl	800059c <LCD_Write_Data>
	
	/*  Display Function Control (B6h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB6 );
 8000662:	20b6      	movs	r0, #182	; 0xb6
 8000664:	f7ff ff8c 	bl	8000580 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0A );
 8000668:	200a      	movs	r0, #10
 800066a:	f7ff ff97 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0xA2 );
 800066e:	20a2      	movs	r0, #162	; 0xa2
 8000670:	f7ff ff94 	bl	800059c <LCD_Write_Data>
	
	/* Power Control 1 (C0h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC0 );
 8000674:	20c0      	movs	r0, #192	; 0xc0
 8000676:	f7ff ff83 	bl	8000580 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x35 );
 800067a:	2035      	movs	r0, #53	; 0x35
 800067c:	f7ff ff8e 	bl	800059c <LCD_Write_Data>
	
	/* Power Control 2 (C1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC1 );
 8000680:	20c1      	movs	r0, #193	; 0xc1
 8000682:	f7ff ff7d 	bl	8000580 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x11 );
 8000686:	2011      	movs	r0, #17
 8000688:	f7ff ff88 	bl	800059c <LCD_Write_Data>
	
	/* VCOM Control 1 (C5h) */
	LCD_Write_Cmd ( 0xC5 );
 800068c:	20c5      	movs	r0, #197	; 0xc5
 800068e:	f7ff ff77 	bl	8000580 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x45 );
 8000692:	2045      	movs	r0, #69	; 0x45
 8000694:	f7ff ff82 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x45 );
 8000698:	2045      	movs	r0, #69	; 0x45
 800069a:	f7ff ff7f 	bl	800059c <LCD_Write_Data>
	
	/*  VCOM Control 2 (C7h)  */
	LCD_Write_Cmd ( 0xC7 );
 800069e:	20c7      	movs	r0, #199	; 0xc7
 80006a0:	f7ff ff6e 	bl	8000580 <LCD_Write_Cmd>
	LCD_Write_Data ( 0xA2 );
 80006a4:	20a2      	movs	r0, #162	; 0xa2
 80006a6:	f7ff ff79 	bl	800059c <LCD_Write_Data>
	
	/* Enable 3G (F2h) */
	LCD_Write_Cmd ( 0xF2 );
 80006aa:	20f2      	movs	r0, #242	; 0xf2
 80006ac:	f7ff ff68 	bl	8000580 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80006b0:	2000      	movs	r0, #0
 80006b2:	f7ff ff73 	bl	800059c <LCD_Write_Data>
	
	/* Gamma Set (26h) */
	LCD_Write_Cmd ( 0x26 );
 80006b6:	2026      	movs	r0, #38	; 0x26
 80006b8:	f7ff ff62 	bl	8000580 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x01 );
 80006bc:	2001      	movs	r0, #1
 80006be:	f7ff ff6d 	bl	800059c <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* Positive Gamma Correction */
	LCD_Write_Cmd ( 0xE0 ); //Set Gamma
 80006c2:	20e0      	movs	r0, #224	; 0xe0
 80006c4:	f7ff ff5c 	bl	8000580 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0F );
 80006c8:	200f      	movs	r0, #15
 80006ca:	f7ff ff67 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x26 );
 80006ce:	2026      	movs	r0, #38	; 0x26
 80006d0:	f7ff ff64 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x24 );
 80006d4:	2024      	movs	r0, #36	; 0x24
 80006d6:	f7ff ff61 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x0B );
 80006da:	200b      	movs	r0, #11
 80006dc:	f7ff ff5e 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x0E );
 80006e0:	200e      	movs	r0, #14
 80006e2:	f7ff ff5b 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 80006e6:	2009      	movs	r0, #9
 80006e8:	f7ff ff58 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x54 );
 80006ec:	2054      	movs	r0, #84	; 0x54
 80006ee:	f7ff ff55 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0xA8 );
 80006f2:	20a8      	movs	r0, #168	; 0xa8
 80006f4:	f7ff ff52 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x46 );
 80006f8:	2046      	movs	r0, #70	; 0x46
 80006fa:	f7ff ff4f 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x0C );
 80006fe:	200c      	movs	r0, #12
 8000700:	f7ff ff4c 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x17 );
 8000704:	2017      	movs	r0, #23
 8000706:	f7ff ff49 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 800070a:	2009      	movs	r0, #9
 800070c:	f7ff ff46 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 8000710:	200f      	movs	r0, #15
 8000712:	f7ff ff43 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 8000716:	2007      	movs	r0, #7
 8000718:	f7ff ff40 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 800071c:	2000      	movs	r0, #0
 800071e:	f7ff ff3d 	bl	800059c <LCD_Write_Data>
	
	/* Negative Gamma Correction (E1h) */
	LCD_Write_Cmd ( 0XE1 ); //Set Gamma
 8000722:	20e1      	movs	r0, #225	; 0xe1
 8000724:	f7ff ff2c 	bl	8000580 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000728:	2000      	movs	r0, #0
 800072a:	f7ff ff37 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x19 );
 800072e:	2019      	movs	r0, #25
 8000730:	f7ff ff34 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 8000734:	201b      	movs	r0, #27
 8000736:	f7ff ff31 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x04 );
 800073a:	2004      	movs	r0, #4
 800073c:	f7ff ff2e 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 8000740:	2010      	movs	r0, #16
 8000742:	f7ff ff2b 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 8000746:	2007      	movs	r0, #7
 8000748:	f7ff ff28 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x2A );
 800074c:	202a      	movs	r0, #42	; 0x2a
 800074e:	f7ff ff25 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x47 );
 8000752:	2047      	movs	r0, #71	; 0x47
 8000754:	f7ff ff22 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x39 );
 8000758:	2039      	movs	r0, #57	; 0x39
 800075a:	f7ff ff1f 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 800075e:	2003      	movs	r0, #3
 8000760:	f7ff ff1c 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 8000764:	2006      	movs	r0, #6
 8000766:	f7ff ff19 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 800076a:	2006      	movs	r0, #6
 800076c:	f7ff ff16 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x30 );
 8000770:	2030      	movs	r0, #48	; 0x30
 8000772:	f7ff ff13 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x38 );
 8000776:	2038      	movs	r0, #56	; 0x38
 8000778:	f7ff ff10 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 800077c:	200f      	movs	r0, #15
 800077e:	f7ff ff0d 	bl	800059c <LCD_Write_Data>
	
	/* memory access control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x36 ); 	
 8000782:	2036      	movs	r0, #54	; 0x36
 8000784:	f7ff fefc 	bl	8000580 <LCD_Write_Cmd>
	LCD_Write_Data ( 0xC8 );  // Version 1
 8000788:	20c8      	movs	r0, #200	; 0xc8
 800078a:	f7ff ff07 	bl	800059c <LCD_Write_Data>
	/* display inversion */
//	LCD_Write_Cmd ( 0x21 );   // Version 2
	DEBUG_DELAY ();
	
	/* column address control set */
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 
 800078e:	202a      	movs	r0, #42	; 0x2a
 8000790:	f7ff fef6 	bl	8000580 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000794:	2000      	movs	r0, #0
 8000796:	f7ff ff01 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 800079a:	2000      	movs	r0, #0
 800079c:	f7ff fefe 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80007a0:	2000      	movs	r0, #0
 80007a2:	f7ff fefb 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0xEF );
 80007a6:	20ef      	movs	r0, #239	; 0xef
 80007a8:	f7ff fef8 	bl	800059c <LCD_Write_Data>
	
	/* page address control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( CMD_Set_PAGE ); 
 80007ac:	202b      	movs	r0, #43	; 0x2b
 80007ae:	f7ff fee7 	bl	8000580 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80007b2:	2000      	movs	r0, #0
 80007b4:	f7ff fef2 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80007b8:	2000      	movs	r0, #0
 80007ba:	f7ff feef 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x01 );
 80007be:	2001      	movs	r0, #1
 80007c0:	f7ff feec 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( 0x3F );
 80007c4:	203f      	movs	r0, #63	; 0x3f
 80007c6:	f7ff fee9 	bl	800059c <LCD_Write_Data>
	
	/*  Pixel Format Set (3Ah)  */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x3a ); 
 80007ca:	203a      	movs	r0, #58	; 0x3a
 80007cc:	f7ff fed8 	bl	8000580 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x55 );
 80007d0:	2055      	movs	r0, #85	; 0x55
 80007d2:	f7ff fee3 	bl	800059c <LCD_Write_Data>
	
	/* Sleep Out (11h)  */
	LCD_Write_Cmd ( 0x11 );	
 80007d6:	2011      	movs	r0, #17
 80007d8:	f7ff fed2 	bl	8000580 <LCD_Write_Cmd>
	Delay ( 0xAFFf<<2 );
 80007dc:	4803      	ldr	r0, [pc, #12]	; (80007ec <LCD_REG_Config+0x230>)
 80007de:	f7ff fe73 	bl	80004c8 <Delay>
	DEBUG_DELAY ();
	
	/* Display ON (29h) */
	LCD_Write_Cmd ( 0x29 ); 
 80007e2:	2029      	movs	r0, #41	; 0x29
 80007e4:	f7ff fecc 	bl	8000580 <LCD_Write_Cmd>
	
	
}
 80007e8:	bf00      	nop
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	0002bffc 	.word	0x0002bffc

080007f0 <LCD_OpenWindow>:



void LCD_OpenWindow ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight )
{	
 80007f0:	b590      	push	{r4, r7, lr}
 80007f2:	b083      	sub	sp, #12
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	4604      	mov	r4, r0
 80007f8:	4608      	mov	r0, r1
 80007fa:	4611      	mov	r1, r2
 80007fc:	461a      	mov	r2, r3
 80007fe:	4623      	mov	r3, r4
 8000800:	80fb      	strh	r3, [r7, #6]
 8000802:	4603      	mov	r3, r0
 8000804:	80bb      	strh	r3, [r7, #4]
 8000806:	460b      	mov	r3, r1
 8000808:	807b      	strh	r3, [r7, #2]
 800080a:	4613      	mov	r3, r2
 800080c:	803b      	strh	r3, [r7, #0]
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 				
 800080e:	202a      	movs	r0, #42	; 0x2a
 8000810:	f7ff feb6 	bl	8000580 <LCD_Write_Cmd>
	LCD_Write_Data ( usCOLUMN >> 8  );	 
 8000814:	88fb      	ldrh	r3, [r7, #6]
 8000816:	0a1b      	lsrs	r3, r3, #8
 8000818:	b29b      	uxth	r3, r3
 800081a:	4618      	mov	r0, r3
 800081c:	f7ff febe 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( usCOLUMN & 0xff  );	 
 8000820:	88fb      	ldrh	r3, [r7, #6]
 8000822:	b2db      	uxtb	r3, r3
 8000824:	b29b      	uxth	r3, r3
 8000826:	4618      	mov	r0, r3
 8000828:	f7ff feb8 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) >> 8  );
 800082c:	88fa      	ldrh	r2, [r7, #6]
 800082e:	887b      	ldrh	r3, [r7, #2]
 8000830:	4413      	add	r3, r2
 8000832:	3b01      	subs	r3, #1
 8000834:	121b      	asrs	r3, r3, #8
 8000836:	b29b      	uxth	r3, r3
 8000838:	4618      	mov	r0, r3
 800083a:	f7ff feaf 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) & 0xff  );
 800083e:	88fa      	ldrh	r2, [r7, #6]
 8000840:	887b      	ldrh	r3, [r7, #2]
 8000842:	4413      	add	r3, r2
 8000844:	b29b      	uxth	r3, r3
 8000846:	3b01      	subs	r3, #1
 8000848:	b29b      	uxth	r3, r3
 800084a:	b2db      	uxtb	r3, r3
 800084c:	b29b      	uxth	r3, r3
 800084e:	4618      	mov	r0, r3
 8000850:	f7ff fea4 	bl	800059c <LCD_Write_Data>

	LCD_Write_Cmd ( CMD_Set_PAGE ); 			     
 8000854:	202b      	movs	r0, #43	; 0x2b
 8000856:	f7ff fe93 	bl	8000580 <LCD_Write_Cmd>
	LCD_Write_Data ( usPAGE >> 8  );
 800085a:	88bb      	ldrh	r3, [r7, #4]
 800085c:	0a1b      	lsrs	r3, r3, #8
 800085e:	b29b      	uxth	r3, r3
 8000860:	4618      	mov	r0, r3
 8000862:	f7ff fe9b 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( usPAGE & 0xff  );
 8000866:	88bb      	ldrh	r3, [r7, #4]
 8000868:	b2db      	uxtb	r3, r3
 800086a:	b29b      	uxth	r3, r3
 800086c:	4618      	mov	r0, r3
 800086e:	f7ff fe95 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1 ) >> 8 );
 8000872:	88ba      	ldrh	r2, [r7, #4]
 8000874:	883b      	ldrh	r3, [r7, #0]
 8000876:	4413      	add	r3, r2
 8000878:	3b01      	subs	r3, #1
 800087a:	121b      	asrs	r3, r3, #8
 800087c:	b29b      	uxth	r3, r3
 800087e:	4618      	mov	r0, r3
 8000880:	f7ff fe8c 	bl	800059c <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1) & 0xff );
 8000884:	88ba      	ldrh	r2, [r7, #4]
 8000886:	883b      	ldrh	r3, [r7, #0]
 8000888:	4413      	add	r3, r2
 800088a:	b29b      	uxth	r3, r3
 800088c:	3b01      	subs	r3, #1
 800088e:	b29b      	uxth	r3, r3
 8000890:	b2db      	uxtb	r3, r3
 8000892:	b29b      	uxth	r3, r3
 8000894:	4618      	mov	r0, r3
 8000896:	f7ff fe81 	bl	800059c <LCD_Write_Data>
	
}
 800089a:	bf00      	nop
 800089c:	370c      	adds	r7, #12
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd90      	pop	{r4, r7, pc}

080008a2 <LCD_FillColor>:


void LCD_FillColor ( uint32_t usPoint, uint16_t usColor )
{
 80008a2:	b580      	push	{r7, lr}
 80008a4:	b084      	sub	sp, #16
 80008a6:	af00      	add	r7, sp, #0
 80008a8:	6078      	str	r0, [r7, #4]
 80008aa:	460b      	mov	r3, r1
 80008ac:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 80008ae:	2300      	movs	r3, #0
 80008b0:	60fb      	str	r3, [r7, #12]
	
	/* memory write */
	LCD_Write_Cmd ( CMD_SetPixel );	
 80008b2:	202c      	movs	r0, #44	; 0x2c
 80008b4:	f7ff fe64 	bl	8000580 <LCD_Write_Cmd>
		
	for ( i = 0; i < usPoint; i ++ )
 80008b8:	2300      	movs	r3, #0
 80008ba:	60fb      	str	r3, [r7, #12]
 80008bc:	e006      	b.n	80008cc <LCD_FillColor+0x2a>
		LCD_Write_Data ( usColor );
 80008be:	887b      	ldrh	r3, [r7, #2]
 80008c0:	4618      	mov	r0, r3
 80008c2:	f7ff fe6b 	bl	800059c <LCD_Write_Data>
	for ( i = 0; i < usPoint; i ++ )
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	3301      	adds	r3, #1
 80008ca:	60fb      	str	r3, [r7, #12]
 80008cc:	68fa      	ldr	r2, [r7, #12]
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	429a      	cmp	r2, r3
 80008d2:	d3f4      	bcc.n	80008be <LCD_FillColor+0x1c>
		
}
 80008d4:	bf00      	nop
 80008d6:	bf00      	nop
 80008d8:	3710      	adds	r7, #16
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}

080008de <LCD_Clear>:




void LCD_Clear ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight, uint16_t usColor )
{
 80008de:	b590      	push	{r4, r7, lr}
 80008e0:	b083      	sub	sp, #12
 80008e2:	af00      	add	r7, sp, #0
 80008e4:	4604      	mov	r4, r0
 80008e6:	4608      	mov	r0, r1
 80008e8:	4611      	mov	r1, r2
 80008ea:	461a      	mov	r2, r3
 80008ec:	4623      	mov	r3, r4
 80008ee:	80fb      	strh	r3, [r7, #6]
 80008f0:	4603      	mov	r3, r0
 80008f2:	80bb      	strh	r3, [r7, #4]
 80008f4:	460b      	mov	r3, r1
 80008f6:	807b      	strh	r3, [r7, #2]
 80008f8:	4613      	mov	r3, r2
 80008fa:	803b      	strh	r3, [r7, #0]
	LCD_OpenWindow ( usCOLUMN, usPAGE, usWidth, usHeight );
 80008fc:	883b      	ldrh	r3, [r7, #0]
 80008fe:	887a      	ldrh	r2, [r7, #2]
 8000900:	88b9      	ldrh	r1, [r7, #4]
 8000902:	88f8      	ldrh	r0, [r7, #6]
 8000904:	f7ff ff74 	bl	80007f0 <LCD_OpenWindow>
	LCD_FillColor ( usWidth * usHeight, usColor );		
 8000908:	887b      	ldrh	r3, [r7, #2]
 800090a:	883a      	ldrh	r2, [r7, #0]
 800090c:	fb02 f303 	mul.w	r3, r2, r3
 8000910:	461a      	mov	r2, r3
 8000912:	8b3b      	ldrh	r3, [r7, #24]
 8000914:	4619      	mov	r1, r3
 8000916:	4610      	mov	r0, r2
 8000918:	f7ff ffc3 	bl	80008a2 <LCD_FillColor>
	
}
 800091c:	bf00      	nop
 800091e:	370c      	adds	r7, #12
 8000920:	46bd      	mov	sp, r7
 8000922:	bd90      	pop	{r4, r7, pc}

08000924 <LCD_DrawChar>:
	
}   


void LCD_DrawChar ( uint16_t usC, uint16_t usP, const char cChar )
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b084      	sub	sp, #16
 8000928:	af00      	add	r7, sp, #0
 800092a:	4603      	mov	r3, r0
 800092c:	80fb      	strh	r3, [r7, #6]
 800092e:	460b      	mov	r3, r1
 8000930:	80bb      	strh	r3, [r7, #4]
 8000932:	4613      	mov	r3, r2
 8000934:	70fb      	strb	r3, [r7, #3]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	
	ucRelativePositon = cChar - ' ';
 8000936:	78fb      	ldrb	r3, [r7, #3]
 8000938:	3b20      	subs	r3, #32
 800093a:	733b      	strb	r3, [r7, #12]
	
	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 800093c:	88b9      	ldrh	r1, [r7, #4]
 800093e:	88f8      	ldrh	r0, [r7, #6]
 8000940:	2310      	movs	r3, #16
 8000942:	2208      	movs	r2, #8
 8000944:	f7ff ff54 	bl	80007f0 <LCD_OpenWindow>
	
	LCD_Write_Cmd ( CMD_SetPixel );	
 8000948:	202c      	movs	r0, #44	; 0x2c
 800094a:	f7ff fe19 	bl	8000580 <LCD_Write_Cmd>
	
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 800094e:	2300      	movs	r3, #0
 8000950:	73bb      	strb	r3, [r7, #14]
 8000952:	e023      	b.n	800099c <LCD_DrawChar+0x78>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 8000954:	7b3a      	ldrb	r2, [r7, #12]
 8000956:	7bbb      	ldrb	r3, [r7, #14]
 8000958:	4914      	ldr	r1, [pc, #80]	; (80009ac <LCD_DrawChar+0x88>)
 800095a:	0112      	lsls	r2, r2, #4
 800095c:	440a      	add	r2, r1
 800095e:	4413      	add	r3, r2
 8000960:	781b      	ldrb	r3, [r3, #0]
 8000962:	73fb      	strb	r3, [r7, #15]
		
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 8000964:	2300      	movs	r3, #0
 8000966:	737b      	strb	r3, [r7, #13]
 8000968:	e012      	b.n	8000990 <LCD_DrawChar+0x6c>
		{
			if ( ucTemp & 0x01 )
 800096a:	7bfb      	ldrb	r3, [r7, #15]
 800096c:	f003 0301 	and.w	r3, r3, #1
 8000970:	2b00      	cmp	r3, #0
 8000972:	d003      	beq.n	800097c <LCD_DrawChar+0x58>
				LCD_Write_Data ( 0x001F );
 8000974:	201f      	movs	r0, #31
 8000976:	f7ff fe11 	bl	800059c <LCD_Write_Data>
 800097a:	e003      	b.n	8000984 <LCD_DrawChar+0x60>
			
			else
				LCD_Write_Data (  0xFFFF );								
 800097c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000980:	f7ff fe0c 	bl	800059c <LCD_Write_Data>
			
			ucTemp >>= 1;		
 8000984:	7bfb      	ldrb	r3, [r7, #15]
 8000986:	085b      	lsrs	r3, r3, #1
 8000988:	73fb      	strb	r3, [r7, #15]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 800098a:	7b7b      	ldrb	r3, [r7, #13]
 800098c:	3301      	adds	r3, #1
 800098e:	737b      	strb	r3, [r7, #13]
 8000990:	7b7b      	ldrb	r3, [r7, #13]
 8000992:	2b07      	cmp	r3, #7
 8000994:	d9e9      	bls.n	800096a <LCD_DrawChar+0x46>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 8000996:	7bbb      	ldrb	r3, [r7, #14]
 8000998:	3301      	adds	r3, #1
 800099a:	73bb      	strb	r3, [r7, #14]
 800099c:	7bbb      	ldrb	r3, [r7, #14]
 800099e:	2b0f      	cmp	r3, #15
 80009a0:	d9d8      	bls.n	8000954 <LCD_DrawChar+0x30>
			
		}
		
	}
	
}
 80009a2:	bf00      	nop
 80009a4:	bf00      	nop
 80009a6:	3710      	adds	r7, #16
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	08004b28 	.word	0x08004b28

080009b0 <LCD_DrawString>:




void LCD_DrawString ( uint16_t usC, uint16_t usP, const char * pStr )
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	4603      	mov	r3, r0
 80009b8:	603a      	str	r2, [r7, #0]
 80009ba:	80fb      	strh	r3, [r7, #6]
 80009bc:	460b      	mov	r3, r1
 80009be:	80bb      	strh	r3, [r7, #4]
	while ( * pStr != '\0' )
 80009c0:	e01c      	b.n	80009fc <LCD_DrawString+0x4c>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 80009c2:	88fb      	ldrh	r3, [r7, #6]
 80009c4:	2be8      	cmp	r3, #232	; 0xe8
 80009c6:	d904      	bls.n	80009d2 <LCD_DrawString+0x22>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 80009c8:	2300      	movs	r3, #0
 80009ca:	80fb      	strh	r3, [r7, #6]
			usP += HEIGHT_EN_CHAR;
 80009cc:	88bb      	ldrh	r3, [r7, #4]
 80009ce:	3310      	adds	r3, #16
 80009d0:	80bb      	strh	r3, [r7, #4]
		}
		
		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 80009d2:	88bb      	ldrh	r3, [r7, #4]
 80009d4:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 80009d8:	d903      	bls.n	80009e2 <LCD_DrawString+0x32>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 80009da:	2300      	movs	r3, #0
 80009dc:	80fb      	strh	r3, [r7, #6]
			usP = LCD_DispWindow_Start_PAGE;
 80009de:	2300      	movs	r3, #0
 80009e0:	80bb      	strh	r3, [r7, #4]
		}
		
		LCD_DrawChar ( usC, usP, * pStr );
 80009e2:	683b      	ldr	r3, [r7, #0]
 80009e4:	781a      	ldrb	r2, [r3, #0]
 80009e6:	88b9      	ldrh	r1, [r7, #4]
 80009e8:	88fb      	ldrh	r3, [r7, #6]
 80009ea:	4618      	mov	r0, r3
 80009ec:	f7ff ff9a 	bl	8000924 <LCD_DrawChar>
		
		pStr ++;
 80009f0:	683b      	ldr	r3, [r7, #0]
 80009f2:	3301      	adds	r3, #1
 80009f4:	603b      	str	r3, [r7, #0]
		
		usC += WIDTH_EN_CHAR;
 80009f6:	88fb      	ldrh	r3, [r7, #6]
 80009f8:	3308      	adds	r3, #8
 80009fa:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 80009fc:	683b      	ldr	r3, [r7, #0]
 80009fe:	781b      	ldrb	r3, [r3, #0]
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d1de      	bne.n	80009c2 <LCD_DrawString+0x12>
		
	}
	
}
 8000a04:	bf00      	nop
 8000a06:	bf00      	nop
 8000a08:	3708      	adds	r7, #8
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}
	...

08000a10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a16:	f001 ff33 	bl	8002880 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a1a:	f000 f849 	bl	8000ab0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a1e:	f7ff fcb3 	bl	8000388 <MX_GPIO_Init>
  MX_FSMC_Init();
 8000a22:	f7ff fbff 	bl	8000224 <MX_FSMC_Init>
  MX_TIM3_Init();
 8000a26:	f001 fc9b 	bl	8002360 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000a2a:	f001 fd31 	bl	8002490 <MX_TIM4_Init>
  MX_TIM2_Init();
 8000a2e:	f001 fc21 	bl	8002274 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000a32:	f001 fe89 	bl	8002748 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8000a36:	2100      	movs	r1, #0
 8000a38:	4819      	ldr	r0, [pc, #100]	; (8000aa0 <main+0x90>)
 8000a3a:	f002 ff79 	bl	8003930 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000a3e:	2108      	movs	r1, #8
 8000a40:	4818      	ldr	r0, [pc, #96]	; (8000aa4 <main+0x94>)
 8000a42:	f002 ff75 	bl	8003930 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8000a46:	2108      	movs	r1, #8
 8000a48:	4815      	ldr	r0, [pc, #84]	; (8000aa0 <main+0x90>)
 8000a4a:	f002 ff71 	bl	8003930 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8000a4e:	210c      	movs	r1, #12
 8000a50:	4813      	ldr	r0, [pc, #76]	; (8000aa0 <main+0x90>)
 8000a52:	f002 ff6d 	bl	8003930 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000a56:	2100      	movs	r1, #0
 8000a58:	4813      	ldr	r0, [pc, #76]	; (8000aa8 <main+0x98>)
 8000a5a:	f002 ff69 	bl	8003930 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000a5e:	2104      	movs	r1, #4
 8000a60:	4811      	ldr	r0, [pc, #68]	; (8000aa8 <main+0x98>)
 8000a62:	f002 ff65 	bl	8003930 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000a66:	2108      	movs	r1, #8
 8000a68:	480f      	ldr	r0, [pc, #60]	; (8000aa8 <main+0x98>)
 8000a6a:	f002 ff61 	bl	8003930 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8000a6e:	210c      	movs	r1, #12
 8000a70:	480d      	ldr	r0, [pc, #52]	; (8000aa8 <main+0x98>)
 8000a72:	f002 ff5d 	bl	8003930 <HAL_TIM_PWM_Start>

  LCD_INIT();
 8000a76:	f7ff fd38 	bl	80004ea <LCD_INIT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  servo_init();
 8000a7a:	f001 f9e5 	bl	8001e48 <servo_init>
	  uint8_t choice = 0;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	71fb      	strb	r3, [r7, #7]
	  char input[5];
	  HAL_UART_Receive(&huart1, input, sizeof(input), 0xFFFF);
 8000a82:	4639      	mov	r1, r7
 8000a84:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000a88:	2205      	movs	r2, #5
 8000a8a:	4808      	ldr	r0, [pc, #32]	; (8000aac <main+0x9c>)
 8000a8c:	f003 fdb7 	bl	80045fe <HAL_UART_Receive>
	  choice = input[4]-'1'+1;
 8000a90:	793b      	ldrb	r3, [r7, #4]
 8000a92:	3b30      	subs	r3, #48	; 0x30
 8000a94:	71fb      	strb	r3, [r7, #7]
	  mode(choice);
 8000a96:	79fb      	ldrb	r3, [r7, #7]
 8000a98:	4618      	mov	r0, r3
 8000a9a:	f001 f931 	bl	8001d00 <mode>
  {
 8000a9e:	e7ec      	b.n	8000a7a <main+0x6a>
 8000aa0:	20000230 	.word	0x20000230
 8000aa4:	200001a0 	.word	0x200001a0
 8000aa8:	200001e8 	.word	0x200001e8
 8000aac:	20000278 	.word	0x20000278

08000ab0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b090      	sub	sp, #64	; 0x40
 8000ab4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ab6:	f107 0318 	add.w	r3, r7, #24
 8000aba:	2228      	movs	r2, #40	; 0x28
 8000abc:	2100      	movs	r1, #0
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f003 ffee 	bl	8004aa0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ac4:	1d3b      	adds	r3, r7, #4
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	601a      	str	r2, [r3, #0]
 8000aca:	605a      	str	r2, [r3, #4]
 8000acc:	609a      	str	r2, [r3, #8]
 8000ace:	60da      	str	r2, [r3, #12]
 8000ad0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ad6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ada:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000adc:	2300      	movs	r3, #0
 8000ade:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ae0:	2301      	movs	r3, #1
 8000ae2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ae4:	2302      	movs	r3, #2
 8000ae6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ae8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000aec:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000aee:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000af2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000af4:	f107 0318 	add.w	r3, r7, #24
 8000af8:	4618      	mov	r0, r3
 8000afa:	f002 fa0b 	bl	8002f14 <HAL_RCC_OscConfig>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d001      	beq.n	8000b08 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000b04:	f000 f819 	bl	8000b3a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b08:	230f      	movs	r3, #15
 8000b0a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b0c:	2302      	movs	r3, #2
 8000b0e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b10:	2300      	movs	r3, #0
 8000b12:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b18:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b1e:	1d3b      	adds	r3, r7, #4
 8000b20:	2102      	movs	r1, #2
 8000b22:	4618      	mov	r0, r3
 8000b24:	f002 fc78 	bl	8003418 <HAL_RCC_ClockConfig>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d001      	beq.n	8000b32 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000b2e:	f000 f804 	bl	8000b3a <Error_Handler>
  }
}
 8000b32:	bf00      	nop
 8000b34:	3740      	adds	r7, #64	; 0x40
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}

08000b3a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b3a:	b480      	push	{r7}
 8000b3c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b3e:	b672      	cpsid	i
}
 8000b40:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b42:	e7fe      	b.n	8000b42 <Error_Handler+0x8>

08000b44 <movement_F>:
 */

#include "movement.h"

// Number of Delay: 4
void movement_F(void) {
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
	clockwise_90(south_front);
 8000b48:	2005      	movs	r0, #5
 8000b4a:	f001 fa29 	bl	8001fa0 <clockwise_90>
	HAL_Delay(DELAY_TIME_90);
 8000b4e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000b52:	f001 fef7 	bl	8002944 <HAL_Delay>
	servo_pull(south_back);
 8000b56:	2006      	movs	r0, #6
 8000b58:	f001 fa92 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8000b5c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000b60:	f001 fef0 	bl	8002944 <HAL_Delay>
	centre_0(south_front);
 8000b64:	2005      	movs	r0, #5
 8000b66:	f001 f9e3 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 8000b6a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000b6e:	f001 fee9 	bl	8002944 <HAL_Delay>
	servo_push(south_back);
 8000b72:	2006      	movs	r0, #6
 8000b74:	f001 faba 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 8000b78:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000b7c:	f001 fee2 	bl	8002944 <HAL_Delay>
}
 8000b80:	bf00      	nop
 8000b82:	bd80      	pop	{r7, pc}

08000b84 <movement_aF>:

// Number of Delay: 4
void movement_aF(void) {
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
	anticlockwise_90(south_front);
 8000b88:	2005      	movs	r0, #5
 8000b8a:	f001 fa41 	bl	8002010 <anticlockwise_90>
	HAL_Delay(DELAY_TIME_90);
 8000b8e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000b92:	f001 fed7 	bl	8002944 <HAL_Delay>
	servo_pull(south_back);
 8000b96:	2006      	movs	r0, #6
 8000b98:	f001 fa72 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8000b9c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ba0:	f001 fed0 	bl	8002944 <HAL_Delay>
	centre_0(south_front);
 8000ba4:	2005      	movs	r0, #5
 8000ba6:	f001 f9c3 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 8000baa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000bae:	f001 fec9 	bl	8002944 <HAL_Delay>
	servo_push(south_back);
 8000bb2:	2006      	movs	r0, #6
 8000bb4:	f001 fa9a 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 8000bb8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000bbc:	f001 fec2 	bl	8002944 <HAL_Delay>
}
 8000bc0:	bf00      	nop
 8000bc2:	bd80      	pop	{r7, pc}

08000bc4 <movement_R>:

// Number of Delay: 4
void movement_R(void) {
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
	clockwise_90(east_front);
 8000bc8:	2003      	movs	r0, #3
 8000bca:	f001 f9e9 	bl	8001fa0 <clockwise_90>
	HAL_Delay(DELAY_TIME_90);
 8000bce:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000bd2:	f001 feb7 	bl	8002944 <HAL_Delay>
	servo_pull(east_back);
 8000bd6:	2004      	movs	r0, #4
 8000bd8:	f001 fa52 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8000bdc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000be0:	f001 feb0 	bl	8002944 <HAL_Delay>
	centre_0(east_front);
 8000be4:	2003      	movs	r0, #3
 8000be6:	f001 f9a3 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 8000bea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000bee:	f001 fea9 	bl	8002944 <HAL_Delay>
	servo_push(east_back);
 8000bf2:	2004      	movs	r0, #4
 8000bf4:	f001 fa7a 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 8000bf8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000bfc:	f001 fea2 	bl	8002944 <HAL_Delay>
}
 8000c00:	bf00      	nop
 8000c02:	bd80      	pop	{r7, pc}

08000c04 <movement_aR>:

// Number of Delay: 4
void movement_aR(void) {
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
	anticlockwise_90(east_front);
 8000c08:	2003      	movs	r0, #3
 8000c0a:	f001 fa01 	bl	8002010 <anticlockwise_90>
	HAL_Delay(DELAY_TIME_90);
 8000c0e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c12:	f001 fe97 	bl	8002944 <HAL_Delay>
	servo_pull(east_back);
 8000c16:	2004      	movs	r0, #4
 8000c18:	f001 fa32 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8000c1c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c20:	f001 fe90 	bl	8002944 <HAL_Delay>
	centre_0(east_front);
 8000c24:	2003      	movs	r0, #3
 8000c26:	f001 f983 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 8000c2a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c2e:	f001 fe89 	bl	8002944 <HAL_Delay>
	servo_push(east_back);
 8000c32:	2004      	movs	r0, #4
 8000c34:	f001 fa5a 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 8000c38:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c3c:	f001 fe82 	bl	8002944 <HAL_Delay>
}
 8000c40:	bf00      	nop
 8000c42:	bd80      	pop	{r7, pc}

08000c44 <movement_L>:

// Number of Delay: 4
void movement_L(void) {
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0
	clockwise_90(west_front);
 8000c48:	2007      	movs	r0, #7
 8000c4a:	f001 f9a9 	bl	8001fa0 <clockwise_90>
	HAL_Delay(DELAY_TIME_90);
 8000c4e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c52:	f001 fe77 	bl	8002944 <HAL_Delay>
	servo_pull(west_back);
 8000c56:	2008      	movs	r0, #8
 8000c58:	f001 fa12 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8000c5c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c60:	f001 fe70 	bl	8002944 <HAL_Delay>
	centre_0(west_front);
 8000c64:	2007      	movs	r0, #7
 8000c66:	f001 f963 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 8000c6a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c6e:	f001 fe69 	bl	8002944 <HAL_Delay>
	servo_push(west_back);
 8000c72:	2008      	movs	r0, #8
 8000c74:	f001 fa3a 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 8000c78:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c7c:	f001 fe62 	bl	8002944 <HAL_Delay>
}
 8000c80:	bf00      	nop
 8000c82:	bd80      	pop	{r7, pc}

08000c84 <movement_aL>:

// Number of Delay: 4
void movement_aL(void) {
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0
	anticlockwise_90(west_front);
 8000c88:	2007      	movs	r0, #7
 8000c8a:	f001 f9c1 	bl	8002010 <anticlockwise_90>
	HAL_Delay(DELAY_TIME_90);
 8000c8e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c92:	f001 fe57 	bl	8002944 <HAL_Delay>
	servo_pull(west_back);
 8000c96:	2008      	movs	r0, #8
 8000c98:	f001 f9f2 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8000c9c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ca0:	f001 fe50 	bl	8002944 <HAL_Delay>
	centre_0(west_front);
 8000ca4:	2007      	movs	r0, #7
 8000ca6:	f001 f943 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 8000caa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000cae:	f001 fe49 	bl	8002944 <HAL_Delay>
	servo_push(west_back);
 8000cb2:	2008      	movs	r0, #8
 8000cb4:	f001 fa1a 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 8000cb8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000cbc:	f001 fe42 	bl	8002944 <HAL_Delay>
}
 8000cc0:	bf00      	nop
 8000cc2:	bd80      	pop	{r7, pc}

08000cc4 <movement_B>:

// Number of Delay: 4
void movement_B(void) {
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	af00      	add	r7, sp, #0
	clockwise_90(north_front);
 8000cc8:	2001      	movs	r0, #1
 8000cca:	f001 f969 	bl	8001fa0 <clockwise_90>
	HAL_Delay(DELAY_TIME_90);
 8000cce:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000cd2:	f001 fe37 	bl	8002944 <HAL_Delay>
	servo_pull(north_back);
 8000cd6:	2002      	movs	r0, #2
 8000cd8:	f001 f9d2 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8000cdc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ce0:	f001 fe30 	bl	8002944 <HAL_Delay>
	centre_0(north_front);
 8000ce4:	2001      	movs	r0, #1
 8000ce6:	f001 f923 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 8000cea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000cee:	f001 fe29 	bl	8002944 <HAL_Delay>
	servo_push(north_back);
 8000cf2:	2002      	movs	r0, #2
 8000cf4:	f001 f9fa 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 8000cf8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000cfc:	f001 fe22 	bl	8002944 <HAL_Delay>
}
 8000d00:	bf00      	nop
 8000d02:	bd80      	pop	{r7, pc}

08000d04 <movement_aB>:

// Number of Delay: 4
void movement_aB(void) {
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
	anticlockwise_90(north_front);
 8000d08:	2001      	movs	r0, #1
 8000d0a:	f001 f981 	bl	8002010 <anticlockwise_90>
	HAL_Delay(DELAY_TIME_90);
 8000d0e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d12:	f001 fe17 	bl	8002944 <HAL_Delay>
	servo_pull(north_back);
 8000d16:	2002      	movs	r0, #2
 8000d18:	f001 f9b2 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8000d1c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d20:	f001 fe10 	bl	8002944 <HAL_Delay>
	centre_0(north_front);
 8000d24:	2001      	movs	r0, #1
 8000d26:	f001 f903 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 8000d2a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d2e:	f001 fe09 	bl	8002944 <HAL_Delay>
	servo_push(north_back);
 8000d32:	2002      	movs	r0, #2
 8000d34:	f001 f9da 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 8000d38:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d3c:	f001 fe02 	bl	8002944 <HAL_Delay>
}
 8000d40:	bf00      	nop
 8000d42:	bd80      	pop	{r7, pc}

08000d44 <movement_U>:

// Number of Delay: 13
void movement_U(void) {
 8000d44:	b580      	push	{r7, lr}
 8000d46:	af00      	add	r7, sp, #0
	servo_pull(east_back);
 8000d48:	2004      	movs	r0, #4
 8000d4a:	f001 f999 	bl	8002080 <servo_pull>
//	HAL_Delay(DELAY_TIME_sP);
	servo_pull(west_back);
 8000d4e:	2008      	movs	r0, #8
 8000d50:	f001 f996 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8000d54:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d58:	f001 fdf4 	bl	8002944 <HAL_Delay>
	clockwise_90(south_front);
 8000d5c:	2005      	movs	r0, #5
 8000d5e:	f001 f91f 	bl	8001fa0 <clockwise_90>
	anticlockwise_90(north_front);
 8000d62:	2001      	movs	r0, #1
 8000d64:	f001 f954 	bl	8002010 <anticlockwise_90>
	HAL_Delay(DELAY_TIME_90);
 8000d68:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d6c:	f001 fdea 	bl	8002944 <HAL_Delay>
	servo_push(east_back);
 8000d70:	2004      	movs	r0, #4
 8000d72:	f001 f9bb 	bl	80020ec <servo_push>
	servo_push(west_back);
 8000d76:	2008      	movs	r0, #8
 8000d78:	f001 f9b8 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 8000d7c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d80:	f001 fde0 	bl	8002944 <HAL_Delay>
	servo_pull(north_back);
 8000d84:	2002      	movs	r0, #2
 8000d86:	f001 f97b 	bl	8002080 <servo_pull>
//	HAL_Delay(DELAY_TIME_sP);
	servo_pull(south_back);
 8000d8a:	2006      	movs	r0, #6
 8000d8c:	f001 f978 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8000d90:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d94:	f001 fdd6 	bl	8002944 <HAL_Delay>
	centre_0(north_front);
 8000d98:	2001      	movs	r0, #1
 8000d9a:	f001 f8c9 	bl	8001f30 <centre_0>
	centre_0(south_front);
 8000d9e:	2005      	movs	r0, #5
 8000da0:	f001 f8c6 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 8000da4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000da8:	f001 fdcc 	bl	8002944 <HAL_Delay>
	servo_push(north_back);
 8000dac:	2002      	movs	r0, #2
 8000dae:	f001 f99d 	bl	80020ec <servo_push>
	servo_push(south_back);
 8000db2:	2006      	movs	r0, #6
 8000db4:	f001 f99a 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 8000db8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000dbc:	f001 fdc2 	bl	8002944 <HAL_Delay>
	clockwise_90(east_front);
 8000dc0:	2003      	movs	r0, #3
 8000dc2:	f001 f8ed 	bl	8001fa0 <clockwise_90>
	HAL_Delay(DELAY_TIME_90);
 8000dc6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000dca:	f001 fdbb 	bl	8002944 <HAL_Delay>
	servo_pull(east_back);
 8000dce:	2004      	movs	r0, #4
 8000dd0:	f001 f956 	bl	8002080 <servo_pull>
//	HAL_Delay(DELAY_TIME_sP);
	servo_pull(west_back);
 8000dd4:	2008      	movs	r0, #8
 8000dd6:	f001 f953 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8000dda:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000dde:	f001 fdb1 	bl	8002944 <HAL_Delay>
	anticlockwise_90(south_front);
 8000de2:	2005      	movs	r0, #5
 8000de4:	f001 f914 	bl	8002010 <anticlockwise_90>
	clockwise_90(north_front);
 8000de8:	2001      	movs	r0, #1
 8000dea:	f001 f8d9 	bl	8001fa0 <clockwise_90>
	centre_0(east_front);
 8000dee:	2003      	movs	r0, #3
 8000df0:	f001 f89e 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 8000df4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000df8:	f001 fda4 	bl	8002944 <HAL_Delay>
	servo_push(east_back);
 8000dfc:	2004      	movs	r0, #4
 8000dfe:	f001 f975 	bl	80020ec <servo_push>
	servo_push(west_back);
 8000e02:	2008      	movs	r0, #8
 8000e04:	f001 f972 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 8000e08:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e0c:	f001 fd9a 	bl	8002944 <HAL_Delay>
	servo_pull(north_back);
 8000e10:	2002      	movs	r0, #2
 8000e12:	f001 f935 	bl	8002080 <servo_pull>
//	HAL_Delay(DELAY_TIME_sP);
	servo_pull(south_back);
 8000e16:	2006      	movs	r0, #6
 8000e18:	f001 f932 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8000e1c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e20:	f001 fd90 	bl	8002944 <HAL_Delay>
	centre_0(south_front);
 8000e24:	2005      	movs	r0, #5
 8000e26:	f001 f883 	bl	8001f30 <centre_0>
	centre_0(north_front);
 8000e2a:	2001      	movs	r0, #1
 8000e2c:	f001 f880 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 8000e30:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e34:	f001 fd86 	bl	8002944 <HAL_Delay>
	servo_push(north_back);
 8000e38:	2002      	movs	r0, #2
 8000e3a:	f001 f957 	bl	80020ec <servo_push>
	servo_push(south_back);
 8000e3e:	2006      	movs	r0, #6
 8000e40:	f001 f954 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 8000e44:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e48:	f001 fd7c 	bl	8002944 <HAL_Delay>
}
 8000e4c:	bf00      	nop
 8000e4e:	bd80      	pop	{r7, pc}

08000e50 <movement_aU>:

// Number of Delay: 13
void movement_aU(void) {
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
	servo_pull(east_back);
 8000e54:	2004      	movs	r0, #4
 8000e56:	f001 f913 	bl	8002080 <servo_pull>
//	HAL_Delay(DELAY_TIME_sP);
	servo_pull(west_back);
 8000e5a:	2008      	movs	r0, #8
 8000e5c:	f001 f910 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8000e60:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e64:	f001 fd6e 	bl	8002944 <HAL_Delay>
	clockwise_90(south_front);
 8000e68:	2005      	movs	r0, #5
 8000e6a:	f001 f899 	bl	8001fa0 <clockwise_90>
	anticlockwise_90(north_front);
 8000e6e:	2001      	movs	r0, #1
 8000e70:	f001 f8ce 	bl	8002010 <anticlockwise_90>
	HAL_Delay(DELAY_TIME_90);
 8000e74:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e78:	f001 fd64 	bl	8002944 <HAL_Delay>
	servo_push(east_back);
 8000e7c:	2004      	movs	r0, #4
 8000e7e:	f001 f935 	bl	80020ec <servo_push>
	servo_push(west_back);
 8000e82:	2008      	movs	r0, #8
 8000e84:	f001 f932 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 8000e88:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e8c:	f001 fd5a 	bl	8002944 <HAL_Delay>
	servo_pull(north_back);
 8000e90:	2002      	movs	r0, #2
 8000e92:	f001 f8f5 	bl	8002080 <servo_pull>
//	HAL_Delay(DELAY_TIME_sP);
	servo_pull(south_back);
 8000e96:	2006      	movs	r0, #6
 8000e98:	f001 f8f2 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8000e9c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ea0:	f001 fd50 	bl	8002944 <HAL_Delay>
	centre_0(north_front);
 8000ea4:	2001      	movs	r0, #1
 8000ea6:	f001 f843 	bl	8001f30 <centre_0>
	centre_0(south_front);
 8000eaa:	2005      	movs	r0, #5
 8000eac:	f001 f840 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 8000eb0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000eb4:	f001 fd46 	bl	8002944 <HAL_Delay>
	servo_push(north_back);
 8000eb8:	2002      	movs	r0, #2
 8000eba:	f001 f917 	bl	80020ec <servo_push>
	servo_push(south_back);
 8000ebe:	2006      	movs	r0, #6
 8000ec0:	f001 f914 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 8000ec4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ec8:	f001 fd3c 	bl	8002944 <HAL_Delay>
	anticlockwise_90(east_front);
 8000ecc:	2003      	movs	r0, #3
 8000ece:	f001 f89f 	bl	8002010 <anticlockwise_90>
	HAL_Delay(DELAY_TIME_90);
 8000ed2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ed6:	f001 fd35 	bl	8002944 <HAL_Delay>
	servo_pull(east_back);
 8000eda:	2004      	movs	r0, #4
 8000edc:	f001 f8d0 	bl	8002080 <servo_pull>
//	HAL_Delay(DELAY_TIME_sP);
	servo_pull(west_back);
 8000ee0:	2008      	movs	r0, #8
 8000ee2:	f001 f8cd 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8000ee6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000eea:	f001 fd2b 	bl	8002944 <HAL_Delay>
	anticlockwise_90(south_front);
 8000eee:	2005      	movs	r0, #5
 8000ef0:	f001 f88e 	bl	8002010 <anticlockwise_90>
	clockwise_90(north_front);
 8000ef4:	2001      	movs	r0, #1
 8000ef6:	f001 f853 	bl	8001fa0 <clockwise_90>
	centre_0(east_front);
 8000efa:	2003      	movs	r0, #3
 8000efc:	f001 f818 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 8000f00:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f04:	f001 fd1e 	bl	8002944 <HAL_Delay>
	servo_push(east_back);
 8000f08:	2004      	movs	r0, #4
 8000f0a:	f001 f8ef 	bl	80020ec <servo_push>
	servo_push(west_back);
 8000f0e:	2008      	movs	r0, #8
 8000f10:	f001 f8ec 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 8000f14:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f18:	f001 fd14 	bl	8002944 <HAL_Delay>
	servo_pull(north_back);
 8000f1c:	2002      	movs	r0, #2
 8000f1e:	f001 f8af 	bl	8002080 <servo_pull>
//	HAL_Delay(DELAY_TIME_sP);
	servo_pull(south_back);
 8000f22:	2006      	movs	r0, #6
 8000f24:	f001 f8ac 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8000f28:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f2c:	f001 fd0a 	bl	8002944 <HAL_Delay>
	centre_0(south_front);
 8000f30:	2005      	movs	r0, #5
 8000f32:	f000 fffd 	bl	8001f30 <centre_0>
	centre_0(north_front);
 8000f36:	2001      	movs	r0, #1
 8000f38:	f000 fffa 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 8000f3c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f40:	f001 fd00 	bl	8002944 <HAL_Delay>
	servo_push(north_back);
 8000f44:	2002      	movs	r0, #2
 8000f46:	f001 f8d1 	bl	80020ec <servo_push>
	servo_push(south_back);
 8000f4a:	2006      	movs	r0, #6
 8000f4c:	f001 f8ce 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 8000f50:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f54:	f001 fcf6 	bl	8002944 <HAL_Delay>
}
 8000f58:	bf00      	nop
 8000f5a:	bd80      	pop	{r7, pc}

08000f5c <movement_D>:

// Number of Delay: 13
void movement_D(void) {
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
	servo_pull(east_back);
 8000f60:	2004      	movs	r0, #4
 8000f62:	f001 f88d 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_sP);
 8000f66:	20c8      	movs	r0, #200	; 0xc8
 8000f68:	f001 fcec 	bl	8002944 <HAL_Delay>
	servo_pull(west_back);
 8000f6c:	2008      	movs	r0, #8
 8000f6e:	f001 f887 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8000f72:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f76:	f001 fce5 	bl	8002944 <HAL_Delay>
	clockwise_90(south_front);
 8000f7a:	2005      	movs	r0, #5
 8000f7c:	f001 f810 	bl	8001fa0 <clockwise_90>
	anticlockwise_90(north_front);
 8000f80:	2001      	movs	r0, #1
 8000f82:	f001 f845 	bl	8002010 <anticlockwise_90>
	HAL_Delay(DELAY_TIME_90);
 8000f86:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f8a:	f001 fcdb 	bl	8002944 <HAL_Delay>
	servo_push(east_back);
 8000f8e:	2004      	movs	r0, #4
 8000f90:	f001 f8ac 	bl	80020ec <servo_push>
	servo_push(west_back);
 8000f94:	2008      	movs	r0, #8
 8000f96:	f001 f8a9 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 8000f9a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f9e:	f001 fcd1 	bl	8002944 <HAL_Delay>
	servo_pull(north_back);
 8000fa2:	2002      	movs	r0, #2
 8000fa4:	f001 f86c 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_sP);
 8000fa8:	20c8      	movs	r0, #200	; 0xc8
 8000faa:	f001 fccb 	bl	8002944 <HAL_Delay>
	servo_pull(south_back);
 8000fae:	2006      	movs	r0, #6
 8000fb0:	f001 f866 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8000fb4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000fb8:	f001 fcc4 	bl	8002944 <HAL_Delay>
	centre_0(north_front);
 8000fbc:	2001      	movs	r0, #1
 8000fbe:	f000 ffb7 	bl	8001f30 <centre_0>
	centre_0(south_front);
 8000fc2:	2005      	movs	r0, #5
 8000fc4:	f000 ffb4 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 8000fc8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000fcc:	f001 fcba 	bl	8002944 <HAL_Delay>
	servo_push(north_back);
 8000fd0:	2002      	movs	r0, #2
 8000fd2:	f001 f88b 	bl	80020ec <servo_push>
	servo_push(south_back);
 8000fd6:	2006      	movs	r0, #6
 8000fd8:	f001 f888 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 8000fdc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000fe0:	f001 fcb0 	bl	8002944 <HAL_Delay>
	clockwise_90(west_front);
 8000fe4:	2007      	movs	r0, #7
 8000fe6:	f000 ffdb 	bl	8001fa0 <clockwise_90>
	HAL_Delay(DELAY_TIME_90);
 8000fea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000fee:	f001 fca9 	bl	8002944 <HAL_Delay>
	servo_pull(east_back);
 8000ff2:	2004      	movs	r0, #4
 8000ff4:	f001 f844 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_sP);
 8000ff8:	20c8      	movs	r0, #200	; 0xc8
 8000ffa:	f001 fca3 	bl	8002944 <HAL_Delay>
	servo_pull(west_back);
 8000ffe:	2008      	movs	r0, #8
 8001000:	f001 f83e 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8001004:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001008:	f001 fc9c 	bl	8002944 <HAL_Delay>
	anticlockwise_90(south_front);
 800100c:	2005      	movs	r0, #5
 800100e:	f000 ffff 	bl	8002010 <anticlockwise_90>
	clockwise_90(north_front);
 8001012:	2001      	movs	r0, #1
 8001014:	f000 ffc4 	bl	8001fa0 <clockwise_90>
	centre_0(west_front);
 8001018:	2007      	movs	r0, #7
 800101a:	f000 ff89 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 800101e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001022:	f001 fc8f 	bl	8002944 <HAL_Delay>
	servo_push(east_back);
 8001026:	2004      	movs	r0, #4
 8001028:	f001 f860 	bl	80020ec <servo_push>
	servo_push(west_back);
 800102c:	2008      	movs	r0, #8
 800102e:	f001 f85d 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 8001032:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001036:	f001 fc85 	bl	8002944 <HAL_Delay>
	servo_pull(north_back);
 800103a:	2002      	movs	r0, #2
 800103c:	f001 f820 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_sP);
 8001040:	20c8      	movs	r0, #200	; 0xc8
 8001042:	f001 fc7f 	bl	8002944 <HAL_Delay>
	servo_pull(south_back);
 8001046:	2006      	movs	r0, #6
 8001048:	f001 f81a 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 800104c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001050:	f001 fc78 	bl	8002944 <HAL_Delay>
	centre_0(south_front);
 8001054:	2005      	movs	r0, #5
 8001056:	f000 ff6b 	bl	8001f30 <centre_0>
	centre_0(north_front);
 800105a:	2001      	movs	r0, #1
 800105c:	f000 ff68 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 8001060:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001064:	f001 fc6e 	bl	8002944 <HAL_Delay>
	servo_push(north_back);
 8001068:	2002      	movs	r0, #2
 800106a:	f001 f83f 	bl	80020ec <servo_push>
	servo_push(south_back);
 800106e:	2006      	movs	r0, #6
 8001070:	f001 f83c 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 8001074:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001078:	f001 fc64 	bl	8002944 <HAL_Delay>
}
 800107c:	bf00      	nop
 800107e:	bd80      	pop	{r7, pc}

08001080 <movement_aD>:

// Number of Delay: 13
void movement_aD(void) {
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
	servo_pull(east_back);
 8001084:	2004      	movs	r0, #4
 8001086:	f000 fffb 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_sP);
 800108a:	20c8      	movs	r0, #200	; 0xc8
 800108c:	f001 fc5a 	bl	8002944 <HAL_Delay>
	servo_pull(west_back);
 8001090:	2008      	movs	r0, #8
 8001092:	f000 fff5 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8001096:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800109a:	f001 fc53 	bl	8002944 <HAL_Delay>
	clockwise_90(south_front);
 800109e:	2005      	movs	r0, #5
 80010a0:	f000 ff7e 	bl	8001fa0 <clockwise_90>
	anticlockwise_90(north_front);
 80010a4:	2001      	movs	r0, #1
 80010a6:	f000 ffb3 	bl	8002010 <anticlockwise_90>
	HAL_Delay(DELAY_TIME_90);
 80010aa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80010ae:	f001 fc49 	bl	8002944 <HAL_Delay>
	servo_push(east_back);
 80010b2:	2004      	movs	r0, #4
 80010b4:	f001 f81a 	bl	80020ec <servo_push>
	servo_push(west_back);
 80010b8:	2008      	movs	r0, #8
 80010ba:	f001 f817 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 80010be:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80010c2:	f001 fc3f 	bl	8002944 <HAL_Delay>
	servo_pull(north_back);
 80010c6:	2002      	movs	r0, #2
 80010c8:	f000 ffda 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_sP);
 80010cc:	20c8      	movs	r0, #200	; 0xc8
 80010ce:	f001 fc39 	bl	8002944 <HAL_Delay>
	servo_pull(south_back);
 80010d2:	2006      	movs	r0, #6
 80010d4:	f000 ffd4 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 80010d8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80010dc:	f001 fc32 	bl	8002944 <HAL_Delay>
	centre_0(north_front);
 80010e0:	2001      	movs	r0, #1
 80010e2:	f000 ff25 	bl	8001f30 <centre_0>
	centre_0(south_front);
 80010e6:	2005      	movs	r0, #5
 80010e8:	f000 ff22 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 80010ec:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80010f0:	f001 fc28 	bl	8002944 <HAL_Delay>
	servo_push(north_back);
 80010f4:	2002      	movs	r0, #2
 80010f6:	f000 fff9 	bl	80020ec <servo_push>
	servo_push(south_back);
 80010fa:	2006      	movs	r0, #6
 80010fc:	f000 fff6 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 8001100:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001104:	f001 fc1e 	bl	8002944 <HAL_Delay>
	anticlockwise_90(west_front);
 8001108:	2007      	movs	r0, #7
 800110a:	f000 ff81 	bl	8002010 <anticlockwise_90>
	HAL_Delay(DELAY_TIME_90);
 800110e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001112:	f001 fc17 	bl	8002944 <HAL_Delay>
	servo_pull(east_back);
 8001116:	2004      	movs	r0, #4
 8001118:	f000 ffb2 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_sP);
 800111c:	20c8      	movs	r0, #200	; 0xc8
 800111e:	f001 fc11 	bl	8002944 <HAL_Delay>
	servo_pull(west_back);
 8001122:	2008      	movs	r0, #8
 8001124:	f000 ffac 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8001128:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800112c:	f001 fc0a 	bl	8002944 <HAL_Delay>
	anticlockwise_90(south_front);
 8001130:	2005      	movs	r0, #5
 8001132:	f000 ff6d 	bl	8002010 <anticlockwise_90>
	clockwise_90(north_front);
 8001136:	2001      	movs	r0, #1
 8001138:	f000 ff32 	bl	8001fa0 <clockwise_90>
	centre_0(west_front);
 800113c:	2007      	movs	r0, #7
 800113e:	f000 fef7 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 8001142:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001146:	f001 fbfd 	bl	8002944 <HAL_Delay>
	servo_push(east_back);
 800114a:	2004      	movs	r0, #4
 800114c:	f000 ffce 	bl	80020ec <servo_push>
	servo_push(west_back);
 8001150:	2008      	movs	r0, #8
 8001152:	f000 ffcb 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 8001156:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800115a:	f001 fbf3 	bl	8002944 <HAL_Delay>
	servo_pull(north_back);
 800115e:	2002      	movs	r0, #2
 8001160:	f000 ff8e 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_sP);
 8001164:	20c8      	movs	r0, #200	; 0xc8
 8001166:	f001 fbed 	bl	8002944 <HAL_Delay>
	servo_pull(south_back);
 800116a:	2006      	movs	r0, #6
 800116c:	f000 ff88 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8001170:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001174:	f001 fbe6 	bl	8002944 <HAL_Delay>
	centre_0(south_front);
 8001178:	2005      	movs	r0, #5
 800117a:	f000 fed9 	bl	8001f30 <centre_0>
	centre_0(north_front);
 800117e:	2001      	movs	r0, #1
 8001180:	f000 fed6 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 8001184:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001188:	f001 fbdc 	bl	8002944 <HAL_Delay>
	servo_push(north_back);
 800118c:	2002      	movs	r0, #2
 800118e:	f000 ffad 	bl	80020ec <servo_push>
	servo_push(south_back);
 8001192:	2006      	movs	r0, #6
 8001194:	f000 ffaa 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 8001198:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800119c:	f001 fbd2 	bl	8002944 <HAL_Delay>
}
 80011a0:	bf00      	nop
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <movement_F2>:

// Number of Delay: 8
void movement_F2(void) {
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
	servo_pull(south_back);
 80011a8:	2006      	movs	r0, #6
 80011aa:	f000 ff69 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 80011ae:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80011b2:	f001 fbc7 	bl	8002944 <HAL_Delay>
	anticlockwise_90(south_front);
 80011b6:	2005      	movs	r0, #5
 80011b8:	f000 ff2a 	bl	8002010 <anticlockwise_90>
	HAL_Delay(DELAY_TIME_90);
 80011bc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80011c0:	f001 fbc0 	bl	8002944 <HAL_Delay>
	servo_push(south_back);
 80011c4:	2006      	movs	r0, #6
 80011c6:	f000 ff91 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 80011ca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80011ce:	f001 fbb9 	bl	8002944 <HAL_Delay>
	clockwise_90(south_front);
 80011d2:	2005      	movs	r0, #5
 80011d4:	f000 fee4 	bl	8001fa0 <clockwise_90>
	HAL_Delay(DELAY_TIME_180);
 80011d8:	f44f 7061 	mov.w	r0, #900	; 0x384
 80011dc:	f001 fbb2 	bl	8002944 <HAL_Delay>
	servo_pull(south_back);
 80011e0:	2006      	movs	r0, #6
 80011e2:	f000 ff4d 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 80011e6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80011ea:	f001 fbab 	bl	8002944 <HAL_Delay>
	centre_0(south_front);
 80011ee:	2005      	movs	r0, #5
 80011f0:	f000 fe9e 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 80011f4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80011f8:	f001 fba4 	bl	8002944 <HAL_Delay>
	servo_push(south_back);
 80011fc:	2006      	movs	r0, #6
 80011fe:	f000 ff75 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 8001202:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001206:	f001 fb9d 	bl	8002944 <HAL_Delay>
}
 800120a:	bf00      	nop
 800120c:	bd80      	pop	{r7, pc}

0800120e <movement_R2>:
	servo_push(south_back);
	HAL_Delay(DELAY_TIME_P);
}

// Number of Delay: 8
void movement_R2(void) {
 800120e:	b580      	push	{r7, lr}
 8001210:	af00      	add	r7, sp, #0
	servo_pull(east_back);
 8001212:	2004      	movs	r0, #4
 8001214:	f000 ff34 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8001218:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800121c:	f001 fb92 	bl	8002944 <HAL_Delay>
	anticlockwise_90(east_front);
 8001220:	2003      	movs	r0, #3
 8001222:	f000 fef5 	bl	8002010 <anticlockwise_90>
	HAL_Delay(DELAY_TIME_90);
 8001226:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800122a:	f001 fb8b 	bl	8002944 <HAL_Delay>
	servo_push(east_back);
 800122e:	2004      	movs	r0, #4
 8001230:	f000 ff5c 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 8001234:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001238:	f001 fb84 	bl	8002944 <HAL_Delay>
	clockwise_90(east_front);
 800123c:	2003      	movs	r0, #3
 800123e:	f000 feaf 	bl	8001fa0 <clockwise_90>
	HAL_Delay(DELAY_TIME_180);
 8001242:	f44f 7061 	mov.w	r0, #900	; 0x384
 8001246:	f001 fb7d 	bl	8002944 <HAL_Delay>
	servo_pull(east_back);
 800124a:	2004      	movs	r0, #4
 800124c:	f000 ff18 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8001250:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001254:	f001 fb76 	bl	8002944 <HAL_Delay>
	centre_0(east_front);
 8001258:	2003      	movs	r0, #3
 800125a:	f000 fe69 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 800125e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001262:	f001 fb6f 	bl	8002944 <HAL_Delay>
	servo_push(east_back);
 8001266:	2004      	movs	r0, #4
 8001268:	f000 ff40 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 800126c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001270:	f001 fb68 	bl	8002944 <HAL_Delay>
}
 8001274:	bf00      	nop
 8001276:	bd80      	pop	{r7, pc}

08001278 <movement_L2>:
	servo_push(east_back);
	HAL_Delay(DELAY_TIME_P);
}

// Number of Delay: 8
void movement_L2(void) {
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
	servo_pull(west_back);
 800127c:	2008      	movs	r0, #8
 800127e:	f000 feff 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8001282:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001286:	f001 fb5d 	bl	8002944 <HAL_Delay>
	anticlockwise_90(west_front);
 800128a:	2007      	movs	r0, #7
 800128c:	f000 fec0 	bl	8002010 <anticlockwise_90>
	HAL_Delay(DELAY_TIME_90);
 8001290:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001294:	f001 fb56 	bl	8002944 <HAL_Delay>
	servo_push(west_back);
 8001298:	2008      	movs	r0, #8
 800129a:	f000 ff27 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 800129e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012a2:	f001 fb4f 	bl	8002944 <HAL_Delay>
	clockwise_90(west_front);
 80012a6:	2007      	movs	r0, #7
 80012a8:	f000 fe7a 	bl	8001fa0 <clockwise_90>
	HAL_Delay(DELAY_TIME_180);
 80012ac:	f44f 7061 	mov.w	r0, #900	; 0x384
 80012b0:	f001 fb48 	bl	8002944 <HAL_Delay>
	servo_pull(west_back);
 80012b4:	2008      	movs	r0, #8
 80012b6:	f000 fee3 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 80012ba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012be:	f001 fb41 	bl	8002944 <HAL_Delay>
	centre_0(west_front);
 80012c2:	2007      	movs	r0, #7
 80012c4:	f000 fe34 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 80012c8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012cc:	f001 fb3a 	bl	8002944 <HAL_Delay>
	servo_push(west_back);
 80012d0:	2008      	movs	r0, #8
 80012d2:	f000 ff0b 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 80012d6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012da:	f001 fb33 	bl	8002944 <HAL_Delay>
}
 80012de:	bf00      	nop
 80012e0:	bd80      	pop	{r7, pc}

080012e2 <movement_B2>:
	servo_push(west_back);
	HAL_Delay(DELAY_TIME_P);
}

// Number of Delay: 8
void movement_B2(void) {
 80012e2:	b580      	push	{r7, lr}
 80012e4:	af00      	add	r7, sp, #0
	servo_pull(north_back);
 80012e6:	2002      	movs	r0, #2
 80012e8:	f000 feca 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 80012ec:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012f0:	f001 fb28 	bl	8002944 <HAL_Delay>
	anticlockwise_90(north_front);
 80012f4:	2001      	movs	r0, #1
 80012f6:	f000 fe8b 	bl	8002010 <anticlockwise_90>
	HAL_Delay(DELAY_TIME_90);
 80012fa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012fe:	f001 fb21 	bl	8002944 <HAL_Delay>
	servo_push(north_back);
 8001302:	2002      	movs	r0, #2
 8001304:	f000 fef2 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 8001308:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800130c:	f001 fb1a 	bl	8002944 <HAL_Delay>
	clockwise_90(north_front);
 8001310:	2001      	movs	r0, #1
 8001312:	f000 fe45 	bl	8001fa0 <clockwise_90>
	HAL_Delay(DELAY_TIME_180);
 8001316:	f44f 7061 	mov.w	r0, #900	; 0x384
 800131a:	f001 fb13 	bl	8002944 <HAL_Delay>
	servo_pull(north_back);
 800131e:	2002      	movs	r0, #2
 8001320:	f000 feae 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8001324:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001328:	f001 fb0c 	bl	8002944 <HAL_Delay>
	centre_0(north_front);
 800132c:	2001      	movs	r0, #1
 800132e:	f000 fdff 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 8001332:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001336:	f001 fb05 	bl	8002944 <HAL_Delay>
	servo_push(north_back);
 800133a:	2002      	movs	r0, #2
 800133c:	f000 fed6 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 8001340:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001344:	f001 fafe 	bl	8002944 <HAL_Delay>
}
 8001348:	bf00      	nop
 800134a:	bd80      	pop	{r7, pc}

0800134c <movement_U2>:
	servo_push(north_back);
	HAL_Delay(DELAY_TIME_P);
}

// Number of Delay: 17
void movement_U2(void) {
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
	servo_pull(east_back);
 8001350:	2004      	movs	r0, #4
 8001352:	f000 fe95 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_sP);
 8001356:	20c8      	movs	r0, #200	; 0xc8
 8001358:	f001 faf4 	bl	8002944 <HAL_Delay>
	servo_pull(west_back);
 800135c:	2008      	movs	r0, #8
 800135e:	f000 fe8f 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8001362:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001366:	f001 faed 	bl	8002944 <HAL_Delay>
	clockwise_90(south_front);
 800136a:	2005      	movs	r0, #5
 800136c:	f000 fe18 	bl	8001fa0 <clockwise_90>
	anticlockwise_90(north_front);
 8001370:	2001      	movs	r0, #1
 8001372:	f000 fe4d 	bl	8002010 <anticlockwise_90>
	HAL_Delay(DELAY_TIME_90);
 8001376:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800137a:	f001 fae3 	bl	8002944 <HAL_Delay>
	servo_push(east_back);
 800137e:	2004      	movs	r0, #4
 8001380:	f000 feb4 	bl	80020ec <servo_push>
	servo_push(west_back);
 8001384:	2008      	movs	r0, #8
 8001386:	f000 feb1 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 800138a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800138e:	f001 fad9 	bl	8002944 <HAL_Delay>
	servo_pull(north_back);
 8001392:	2002      	movs	r0, #2
 8001394:	f000 fe74 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_sP);
 8001398:	20c8      	movs	r0, #200	; 0xc8
 800139a:	f001 fad3 	bl	8002944 <HAL_Delay>
	servo_pull(south_back);
 800139e:	2006      	movs	r0, #6
 80013a0:	f000 fe6e 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 80013a4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80013a8:	f001 facc 	bl	8002944 <HAL_Delay>
	centre_0(north_front);
 80013ac:	2001      	movs	r0, #1
 80013ae:	f000 fdbf 	bl	8001f30 <centre_0>
	centre_0(south_front);
 80013b2:	2005      	movs	r0, #5
 80013b4:	f000 fdbc 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 80013b8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80013bc:	f001 fac2 	bl	8002944 <HAL_Delay>
	servo_push(north_back);
 80013c0:	2002      	movs	r0, #2
 80013c2:	f000 fe93 	bl	80020ec <servo_push>
	servo_push(south_back);
 80013c6:	2006      	movs	r0, #6
 80013c8:	f000 fe90 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 80013cc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80013d0:	f001 fab8 	bl	8002944 <HAL_Delay>
	servo_pull(east_back);
 80013d4:	2004      	movs	r0, #4
 80013d6:	f000 fe53 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 80013da:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80013de:	f001 fab1 	bl	8002944 <HAL_Delay>
	anticlockwise_90(east_front);
 80013e2:	2003      	movs	r0, #3
 80013e4:	f000 fe14 	bl	8002010 <anticlockwise_90>
	HAL_Delay(DELAY_TIME_90);
 80013e8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80013ec:	f001 faaa 	bl	8002944 <HAL_Delay>
	servo_push(east_back);
 80013f0:	2004      	movs	r0, #4
 80013f2:	f000 fe7b 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 80013f6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80013fa:	f001 faa3 	bl	8002944 <HAL_Delay>
	clockwise_90(east_front);
 80013fe:	2003      	movs	r0, #3
 8001400:	f000 fdce 	bl	8001fa0 <clockwise_90>
	HAL_Delay(DELAY_TIME_180);
 8001404:	f44f 7061 	mov.w	r0, #900	; 0x384
 8001408:	f001 fa9c 	bl	8002944 <HAL_Delay>
	servo_pull(east_back);
 800140c:	2004      	movs	r0, #4
 800140e:	f000 fe37 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_sP);
 8001412:	20c8      	movs	r0, #200	; 0xc8
 8001414:	f001 fa96 	bl	8002944 <HAL_Delay>
	servo_pull(west_back);
 8001418:	2008      	movs	r0, #8
 800141a:	f000 fe31 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 800141e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001422:	f001 fa8f 	bl	8002944 <HAL_Delay>
	anticlockwise_90(south_front);
 8001426:	2005      	movs	r0, #5
 8001428:	f000 fdf2 	bl	8002010 <anticlockwise_90>
	clockwise_90(north_front);
 800142c:	2001      	movs	r0, #1
 800142e:	f000 fdb7 	bl	8001fa0 <clockwise_90>
	centre_0(east_front);
 8001432:	2003      	movs	r0, #3
 8001434:	f000 fd7c 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 8001438:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800143c:	f001 fa82 	bl	8002944 <HAL_Delay>
	servo_push(east_back);
 8001440:	2004      	movs	r0, #4
 8001442:	f000 fe53 	bl	80020ec <servo_push>
	servo_push(west_back);
 8001446:	2008      	movs	r0, #8
 8001448:	f000 fe50 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 800144c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001450:	f001 fa78 	bl	8002944 <HAL_Delay>
	servo_pull(north_back);
 8001454:	2002      	movs	r0, #2
 8001456:	f000 fe13 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_sP);
 800145a:	20c8      	movs	r0, #200	; 0xc8
 800145c:	f001 fa72 	bl	8002944 <HAL_Delay>
	servo_pull(south_back);
 8001460:	2006      	movs	r0, #6
 8001462:	f000 fe0d 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8001466:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800146a:	f001 fa6b 	bl	8002944 <HAL_Delay>
	centre_0(south_front);
 800146e:	2005      	movs	r0, #5
 8001470:	f000 fd5e 	bl	8001f30 <centre_0>
	centre_0(north_front);
 8001474:	2001      	movs	r0, #1
 8001476:	f000 fd5b 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 800147a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800147e:	f001 fa61 	bl	8002944 <HAL_Delay>
	servo_push(north_back);
 8001482:	2002      	movs	r0, #2
 8001484:	f000 fe32 	bl	80020ec <servo_push>
	servo_push(south_back);
 8001488:	2006      	movs	r0, #6
 800148a:	f000 fe2f 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 800148e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001492:	f001 fa57 	bl	8002944 <HAL_Delay>
}
 8001496:	bf00      	nop
 8001498:	bd80      	pop	{r7, pc}

0800149a <movement_D2>:
	servo_push(south_back);
	HAL_Delay(DELAY_TIME_P);
}

// Number of Delay: 17
void movement_D2(void) {
 800149a:	b580      	push	{r7, lr}
 800149c:	af00      	add	r7, sp, #0
	servo_pull(east_back);
 800149e:	2004      	movs	r0, #4
 80014a0:	f000 fdee 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_sP);
 80014a4:	20c8      	movs	r0, #200	; 0xc8
 80014a6:	f001 fa4d 	bl	8002944 <HAL_Delay>
	servo_pull(west_back);
 80014aa:	2008      	movs	r0, #8
 80014ac:	f000 fde8 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 80014b0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014b4:	f001 fa46 	bl	8002944 <HAL_Delay>
	clockwise_90(south_front);
 80014b8:	2005      	movs	r0, #5
 80014ba:	f000 fd71 	bl	8001fa0 <clockwise_90>
	anticlockwise_90(north_front);
 80014be:	2001      	movs	r0, #1
 80014c0:	f000 fda6 	bl	8002010 <anticlockwise_90>
	HAL_Delay(DELAY_TIME_90);
 80014c4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014c8:	f001 fa3c 	bl	8002944 <HAL_Delay>
	servo_push(east_back);
 80014cc:	2004      	movs	r0, #4
 80014ce:	f000 fe0d 	bl	80020ec <servo_push>
	servo_push(west_back);
 80014d2:	2008      	movs	r0, #8
 80014d4:	f000 fe0a 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 80014d8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014dc:	f001 fa32 	bl	8002944 <HAL_Delay>
	servo_pull(north_back);
 80014e0:	2002      	movs	r0, #2
 80014e2:	f000 fdcd 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_sP);
 80014e6:	20c8      	movs	r0, #200	; 0xc8
 80014e8:	f001 fa2c 	bl	8002944 <HAL_Delay>
	servo_pull(south_back);
 80014ec:	2006      	movs	r0, #6
 80014ee:	f000 fdc7 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 80014f2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014f6:	f001 fa25 	bl	8002944 <HAL_Delay>
	centre_0(north_front);
 80014fa:	2001      	movs	r0, #1
 80014fc:	f000 fd18 	bl	8001f30 <centre_0>
	centre_0(south_front);
 8001500:	2005      	movs	r0, #5
 8001502:	f000 fd15 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 8001506:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800150a:	f001 fa1b 	bl	8002944 <HAL_Delay>
	servo_push(north_back);
 800150e:	2002      	movs	r0, #2
 8001510:	f000 fdec 	bl	80020ec <servo_push>
	servo_push(south_back);
 8001514:	2006      	movs	r0, #6
 8001516:	f000 fde9 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 800151a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800151e:	f001 fa11 	bl	8002944 <HAL_Delay>
	servo_pull(west_back);
 8001522:	2008      	movs	r0, #8
 8001524:	f000 fdac 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8001528:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800152c:	f001 fa0a 	bl	8002944 <HAL_Delay>
	anticlockwise_90(west_front);
 8001530:	2007      	movs	r0, #7
 8001532:	f000 fd6d 	bl	8002010 <anticlockwise_90>
	HAL_Delay(DELAY_TIME_90);
 8001536:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800153a:	f001 fa03 	bl	8002944 <HAL_Delay>
	servo_push(west_back);
 800153e:	2008      	movs	r0, #8
 8001540:	f000 fdd4 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 8001544:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001548:	f001 f9fc 	bl	8002944 <HAL_Delay>
	clockwise_90(west_front);
 800154c:	2007      	movs	r0, #7
 800154e:	f000 fd27 	bl	8001fa0 <clockwise_90>
	HAL_Delay(DELAY_TIME_180);
 8001552:	f44f 7061 	mov.w	r0, #900	; 0x384
 8001556:	f001 f9f5 	bl	8002944 <HAL_Delay>
	servo_pull(east_back);
 800155a:	2004      	movs	r0, #4
 800155c:	f000 fd90 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_sP);
 8001560:	20c8      	movs	r0, #200	; 0xc8
 8001562:	f001 f9ef 	bl	8002944 <HAL_Delay>
	servo_pull(west_back);
 8001566:	2008      	movs	r0, #8
 8001568:	f000 fd8a 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 800156c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001570:	f001 f9e8 	bl	8002944 <HAL_Delay>
	anticlockwise_90(south_front);
 8001574:	2005      	movs	r0, #5
 8001576:	f000 fd4b 	bl	8002010 <anticlockwise_90>
	clockwise_90(north_front);
 800157a:	2001      	movs	r0, #1
 800157c:	f000 fd10 	bl	8001fa0 <clockwise_90>
	centre_0(west_front);
 8001580:	2007      	movs	r0, #7
 8001582:	f000 fcd5 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 8001586:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800158a:	f001 f9db 	bl	8002944 <HAL_Delay>
	servo_push(east_back);
 800158e:	2004      	movs	r0, #4
 8001590:	f000 fdac 	bl	80020ec <servo_push>
	servo_push(west_back);
 8001594:	2008      	movs	r0, #8
 8001596:	f000 fda9 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 800159a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800159e:	f001 f9d1 	bl	8002944 <HAL_Delay>
	servo_pull(north_back);
 80015a2:	2002      	movs	r0, #2
 80015a4:	f000 fd6c 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_sP);
 80015a8:	20c8      	movs	r0, #200	; 0xc8
 80015aa:	f001 f9cb 	bl	8002944 <HAL_Delay>
	servo_pull(south_back);
 80015ae:	2006      	movs	r0, #6
 80015b0:	f000 fd66 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 80015b4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80015b8:	f001 f9c4 	bl	8002944 <HAL_Delay>
	centre_0(south_front);
 80015bc:	2005      	movs	r0, #5
 80015be:	f000 fcb7 	bl	8001f30 <centre_0>
	centre_0(north_front);
 80015c2:	2001      	movs	r0, #1
 80015c4:	f000 fcb4 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 80015c8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80015cc:	f001 f9ba 	bl	8002944 <HAL_Delay>
	servo_push(north_back);
 80015d0:	2002      	movs	r0, #2
 80015d2:	f000 fd8b 	bl	80020ec <servo_push>
	servo_push(south_back);
 80015d6:	2006      	movs	r0, #6
 80015d8:	f000 fd88 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 80015dc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80015e0:	f001 f9b0 	bl	8002944 <HAL_Delay>
}
 80015e4:	bf00      	nop
 80015e6:	bd80      	pop	{r7, pc}

080015e8 <movement_scan_up>:
void movement_ad(void) {
	movement_aU();
	movement_Y();
}

void movement_scan_up(void) {
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0
	servo_pull(north_back);
 80015ec:	2002      	movs	r0, #2
 80015ee:	f000 fd47 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_sP);
 80015f2:	20c8      	movs	r0, #200	; 0xc8
 80015f4:	f001 f9a6 	bl	8002944 <HAL_Delay>
	servo_pull(south_back);
 80015f8:	2006      	movs	r0, #6
 80015fa:	f000 fd41 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 80015fe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001602:	f001 f99f 	bl	8002944 <HAL_Delay>
	clockwise_90(south_front);
 8001606:	2005      	movs	r0, #5
 8001608:	f000 fcca 	bl	8001fa0 <clockwise_90>
	anticlockwise_90(north_front);
 800160c:	2001      	movs	r0, #1
 800160e:	f000 fcff 	bl	8002010 <anticlockwise_90>
	HAL_Delay(DELAY_TIME_90);
 8001612:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001616:	f001 f995 	bl	8002944 <HAL_Delay>
	servo_push(north_back);
 800161a:	2002      	movs	r0, #2
 800161c:	f000 fd66 	bl	80020ec <servo_push>
	servo_push(south_back);
 8001620:	2006      	movs	r0, #6
 8001622:	f000 fd63 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 8001626:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800162a:	f001 f98b 	bl	8002944 <HAL_Delay>
	servo_pull(east_back);
 800162e:	2004      	movs	r0, #4
 8001630:	f000 fd26 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_sP);
 8001634:	20c8      	movs	r0, #200	; 0xc8
 8001636:	f001 f985 	bl	8002944 <HAL_Delay>
	servo_pull(west_back);
 800163a:	2008      	movs	r0, #8
 800163c:	f000 fd20 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8001640:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001644:	f001 f97e 	bl	8002944 <HAL_Delay>
}
 8001648:	bf00      	nop
 800164a:	bd80      	pop	{r7, pc}

0800164c <movement_scan_north>:
	HAL_Delay(DELAY_TIME_sP);
	servo_push(south_back);
	HAL_Delay(DELAY_TIME_P);
}

void movement_scan_north(void) {
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
	servo_push(east_back);
 8001650:	2004      	movs	r0, #4
 8001652:	f000 fd4b 	bl	80020ec <servo_push>
	servo_push(west_back);
 8001656:	2008      	movs	r0, #8
 8001658:	f000 fd48 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 800165c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001660:	f001 f970 	bl	8002944 <HAL_Delay>
	servo_pull(north_back);
 8001664:	2002      	movs	r0, #2
 8001666:	f000 fd0b 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_sP);
 800166a:	20c8      	movs	r0, #200	; 0xc8
 800166c:	f001 f96a 	bl	8002944 <HAL_Delay>
	servo_pull(south_back);
 8001670:	2006      	movs	r0, #6
 8001672:	f000 fd05 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8001676:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800167a:	f001 f963 	bl	8002944 <HAL_Delay>
	centre_0(south_front);
 800167e:	2005      	movs	r0, #5
 8001680:	f000 fc56 	bl	8001f30 <centre_0>
	centre_0(north_front);
 8001684:	2001      	movs	r0, #1
 8001686:	f000 fc53 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 800168a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800168e:	f001 f959 	bl	8002944 <HAL_Delay>
	servo_push(south_back);
 8001692:	2006      	movs	r0, #6
 8001694:	f000 fd2a 	bl	80020ec <servo_push>
	servo_push(north_back);
 8001698:	2002      	movs	r0, #2
 800169a:	f000 fd27 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 800169e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80016a2:	f001 f94f 	bl	8002944 <HAL_Delay>
	servo_pull(east_back);
 80016a6:	2004      	movs	r0, #4
 80016a8:	f000 fcea 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_sP);
 80016ac:	20c8      	movs	r0, #200	; 0xc8
 80016ae:	f001 f949 	bl	8002944 <HAL_Delay>
	servo_pull(west_back);
 80016b2:	2008      	movs	r0, #8
 80016b4:	f000 fce4 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 80016b8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80016bc:	f001 f942 	bl	8002944 <HAL_Delay>
	clockwise_90(south_front);
 80016c0:	2005      	movs	r0, #5
 80016c2:	f000 fc6d 	bl	8001fa0 <clockwise_90>
	anticlockwise_90(north_front);
 80016c6:	2001      	movs	r0, #1
 80016c8:	f000 fca2 	bl	8002010 <anticlockwise_90>
	HAL_Delay(DELAY_TIME_90);
 80016cc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80016d0:	f001 f938 	bl	8002944 <HAL_Delay>
}
 80016d4:	bf00      	nop
 80016d6:	bd80      	pop	{r7, pc}

080016d8 <movement_scan_north_r>:

void movement_scan_north_r(void) {
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
	anticlockwise_90(south_front);
 80016dc:	2005      	movs	r0, #5
 80016de:	f000 fc97 	bl	8002010 <anticlockwise_90>
	clockwise_90(north_front);
 80016e2:	2001      	movs	r0, #1
 80016e4:	f000 fc5c 	bl	8001fa0 <clockwise_90>
	HAL_Delay(DELAY_TIME_180);
 80016e8:	f44f 7061 	mov.w	r0, #900	; 0x384
 80016ec:	f001 f92a 	bl	8002944 <HAL_Delay>
	servo_push(east_back);
 80016f0:	2004      	movs	r0, #4
 80016f2:	f000 fcfb 	bl	80020ec <servo_push>
	servo_push(west_back);
 80016f6:	2008      	movs	r0, #8
 80016f8:	f000 fcf8 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 80016fc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001700:	f001 f920 	bl	8002944 <HAL_Delay>
	servo_pull(south_back);
 8001704:	2006      	movs	r0, #6
 8001706:	f000 fcbb 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_sP);
 800170a:	20c8      	movs	r0, #200	; 0xc8
 800170c:	f001 f91a 	bl	8002944 <HAL_Delay>
	servo_pull(north_back);
 8001710:	2002      	movs	r0, #2
 8001712:	f000 fcb5 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8001716:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800171a:	f001 f913 	bl	8002944 <HAL_Delay>
	clockwise_90(west_front);
 800171e:	2007      	movs	r0, #7
 8001720:	f000 fc3e 	bl	8001fa0 <clockwise_90>
	anticlockwise_90(east_front);
 8001724:	2003      	movs	r0, #3
 8001726:	f000 fc73 	bl	8002010 <anticlockwise_90>
	centre_0(north_front);
 800172a:	2001      	movs	r0, #1
 800172c:	f000 fc00 	bl	8001f30 <centre_0>
	centre_0(south_front);
 8001730:	2005      	movs	r0, #5
 8001732:	f000 fbfd 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 8001736:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800173a:	f001 f903 	bl	8002944 <HAL_Delay>
	servo_push(north_back);
 800173e:	2002      	movs	r0, #2
 8001740:	f000 fcd4 	bl	80020ec <servo_push>
	servo_push(south_back);
 8001744:	2006      	movs	r0, #6
 8001746:	f000 fcd1 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 800174a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800174e:	f001 f8f9 	bl	8002944 <HAL_Delay>
	servo_pull(west_back);
 8001752:	2008      	movs	r0, #8
 8001754:	f000 fc94 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_sP);
 8001758:	20c8      	movs	r0, #200	; 0xc8
 800175a:	f001 f8f3 	bl	8002944 <HAL_Delay>
	servo_pull(east_back);
 800175e:	2004      	movs	r0, #4
 8001760:	f000 fc8e 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8001764:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001768:	f001 f8ec 	bl	8002944 <HAL_Delay>
	centre_0(east_front);
 800176c:	2003      	movs	r0, #3
 800176e:	f000 fbdf 	bl	8001f30 <centre_0>
	centre_0(west_front);
 8001772:	2007      	movs	r0, #7
 8001774:	f000 fbdc 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 8001778:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800177c:	f001 f8e2 	bl	8002944 <HAL_Delay>
	servo_push(east_back);
 8001780:	2004      	movs	r0, #4
 8001782:	f000 fcb3 	bl	80020ec <servo_push>
	servo_push(west_back);
 8001786:	2008      	movs	r0, #8
 8001788:	f000 fcb0 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 800178c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001790:	f001 f8d8 	bl	8002944 <HAL_Delay>
}
 8001794:	bf00      	nop
 8001796:	bd80      	pop	{r7, pc}

08001798 <movement_scan_east>:

void movement_scan_east(void) {
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
	servo_push(east_back);
 800179c:	2004      	movs	r0, #4
 800179e:	f000 fca5 	bl	80020ec <servo_push>
	servo_push(west_back);
 80017a2:	2008      	movs	r0, #8
 80017a4:	f000 fca2 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 80017a8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80017ac:	f001 f8ca 	bl	8002944 <HAL_Delay>
	servo_pull(north_back);
 80017b0:	2002      	movs	r0, #2
 80017b2:	f000 fc65 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_sP);
 80017b6:	20c8      	movs	r0, #200	; 0xc8
 80017b8:	f001 f8c4 	bl	8002944 <HAL_Delay>
	servo_pull(south_back);
 80017bc:	2006      	movs	r0, #6
 80017be:	f000 fc5f 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 80017c2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80017c6:	f001 f8bd 	bl	8002944 <HAL_Delay>
	centre_0(north_front);
 80017ca:	2001      	movs	r0, #1
 80017cc:	f000 fbb0 	bl	8001f30 <centre_0>
	centre_0(south_front);
 80017d0:	2005      	movs	r0, #5
 80017d2:	f000 fbad 	bl	8001f30 <centre_0>
	clockwise_90(east_front);
 80017d6:	2003      	movs	r0, #3
 80017d8:	f000 fbe2 	bl	8001fa0 <clockwise_90>
	anticlockwise_90(west_front);
 80017dc:	2007      	movs	r0, #7
 80017de:	f000 fc17 	bl	8002010 <anticlockwise_90>
	HAL_Delay(DELAY_TIME_90);
 80017e2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80017e6:	f001 f8ad 	bl	8002944 <HAL_Delay>
	servo_push(north_back);
 80017ea:	2002      	movs	r0, #2
 80017ec:	f000 fc7e 	bl	80020ec <servo_push>
	servo_push(south_back);
 80017f0:	2006      	movs	r0, #6
 80017f2:	f000 fc7b 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 80017f6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80017fa:	f001 f8a3 	bl	8002944 <HAL_Delay>
	servo_pull(west_back);
 80017fe:	2008      	movs	r0, #8
 8001800:	f000 fc3e 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_sP);
 8001804:	20c8      	movs	r0, #200	; 0xc8
 8001806:	f001 f89d 	bl	8002944 <HAL_Delay>
	servo_pull(east_back);
 800180a:	2004      	movs	r0, #4
 800180c:	f000 fc38 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8001810:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001814:	f001 f896 	bl	8002944 <HAL_Delay>
	anticlockwise_90(south_front);
 8001818:	2005      	movs	r0, #5
 800181a:	f000 fbf9 	bl	8002010 <anticlockwise_90>
	clockwise_90(north_front);
 800181e:	2001      	movs	r0, #1
 8001820:	f000 fbbe 	bl	8001fa0 <clockwise_90>
	HAL_Delay(DELAY_TIME_90);
 8001824:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001828:	f001 f88c 	bl	8002944 <HAL_Delay>
}
 800182c:	bf00      	nop
 800182e:	bd80      	pop	{r7, pc}

08001830 <movement_scan_south>:
	movement_scan_up_r();
	movement_Z();
	movement_aX();
}

void movement_scan_south(void) {
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
	centre_0(north_front);
 8001834:	2001      	movs	r0, #1
 8001836:	f000 fb7b 	bl	8001f30 <centre_0>
	centre_0(south_front);
 800183a:	2005      	movs	r0, #5
 800183c:	f000 fb78 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 8001840:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001844:	f001 f87e 	bl	8002944 <HAL_Delay>
	servo_push(east_back);
 8001848:	2004      	movs	r0, #4
 800184a:	f000 fc4f 	bl	80020ec <servo_push>
	servo_push(west_back);
 800184e:	2008      	movs	r0, #8
 8001850:	f000 fc4c 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 8001854:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001858:	f001 f874 	bl	8002944 <HAL_Delay>
	servo_pull(north_back);
 800185c:	2002      	movs	r0, #2
 800185e:	f000 fc0f 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_sP);
 8001862:	20c8      	movs	r0, #200	; 0xc8
 8001864:	f001 f86e 	bl	8002944 <HAL_Delay>
	servo_pull(south_back);
 8001868:	2006      	movs	r0, #6
 800186a:	f000 fc09 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 800186e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001872:	f001 f867 	bl	8002944 <HAL_Delay>
}
 8001876:	bf00      	nop
 8001878:	bd80      	pop	{r7, pc}

0800187a <movement_scan_west>:
	HAL_Delay(DELAY_TIME_sP);
	servo_push(south_back);
	HAL_Delay(DELAY_TIME_P);
}

void movement_scan_west(void) {
 800187a:	b580      	push	{r7, lr}
 800187c:	af00      	add	r7, sp, #0
	centre_0(east_front);
 800187e:	2003      	movs	r0, #3
 8001880:	f000 fb56 	bl	8001f30 <centre_0>
	centre_0(west_front);
 8001884:	2007      	movs	r0, #7
 8001886:	f000 fb53 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 800188a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800188e:	f001 f859 	bl	8002944 <HAL_Delay>
	servo_push(north_back);
 8001892:	2002      	movs	r0, #2
 8001894:	f000 fc2a 	bl	80020ec <servo_push>
	servo_push(south_back);
 8001898:	2006      	movs	r0, #6
 800189a:	f000 fc27 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 800189e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80018a2:	f001 f84f 	bl	8002944 <HAL_Delay>
	servo_pull(east_back);
 80018a6:	2004      	movs	r0, #4
 80018a8:	f000 fbea 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_sP);
 80018ac:	20c8      	movs	r0, #200	; 0xc8
 80018ae:	f001 f849 	bl	8002944 <HAL_Delay>
	servo_pull(west_back);
 80018b2:	2008      	movs	r0, #8
 80018b4:	f000 fbe4 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 80018b8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80018bc:	f001 f842 	bl	8002944 <HAL_Delay>
	clockwise_90(south_front);
 80018c0:	2005      	movs	r0, #5
 80018c2:	f000 fb6d 	bl	8001fa0 <clockwise_90>
	anticlockwise_90(north_front);
 80018c6:	2001      	movs	r0, #1
 80018c8:	f000 fba2 	bl	8002010 <anticlockwise_90>
	HAL_Delay(DELAY_TIME_90);
 80018cc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80018d0:	f001 f838 	bl	8002944 <HAL_Delay>
}
 80018d4:	bf00      	nop
 80018d6:	bd80      	pop	{r7, pc}

080018d8 <movement_scan_down>:
	movement_scan_up_r();
	movement_aZ();
	movement_aX();
}

void movement_scan_down(void) {
 80018d8:	b580      	push	{r7, lr}
 80018da:	af00      	add	r7, sp, #0
	servo_push(north_back);
 80018dc:	2002      	movs	r0, #2
 80018de:	f000 fc05 	bl	80020ec <servo_push>
	servo_push(south_back);
 80018e2:	2006      	movs	r0, #6
 80018e4:	f000 fc02 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 80018e8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80018ec:	f001 f82a 	bl	8002944 <HAL_Delay>
	servo_pull(west_back);
 80018f0:	2008      	movs	r0, #8
 80018f2:	f000 fbc5 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_sP);
 80018f6:	20c8      	movs	r0, #200	; 0xc8
 80018f8:	f001 f824 	bl	8002944 <HAL_Delay>
	servo_pull(east_back);
 80018fc:	2004      	movs	r0, #4
 80018fe:	f000 fbbf 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8001902:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001906:	f001 f81d 	bl	8002944 <HAL_Delay>
	centre_0(east_front);
 800190a:	2003      	movs	r0, #3
 800190c:	f000 fb10 	bl	8001f30 <centre_0>
	centre_0(west_front);
 8001910:	2007      	movs	r0, #7
 8001912:	f000 fb0d 	bl	8001f30 <centre_0>
	HAL_Delay(DELAY_TIME_90);
 8001916:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800191a:	f001 f813 	bl	8002944 <HAL_Delay>
	servo_push(east_back);
 800191e:	2004      	movs	r0, #4
 8001920:	f000 fbe4 	bl	80020ec <servo_push>
	servo_push(west_back);
 8001924:	2008      	movs	r0, #8
 8001926:	f000 fbe1 	bl	80020ec <servo_push>
	HAL_Delay(DELAY_TIME_P);
 800192a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800192e:	f001 f809 	bl	8002944 <HAL_Delay>
	servo_pull(north_back);
 8001932:	2002      	movs	r0, #2
 8001934:	f000 fba4 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_sP);
 8001938:	20c8      	movs	r0, #200	; 0xc8
 800193a:	f001 f803 	bl	8002944 <HAL_Delay>
	servo_pull(south_back);
 800193e:	2006      	movs	r0, #6
 8001940:	f000 fb9e 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8001944:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001948:	f000 fffc 	bl	8002944 <HAL_Delay>
	clockwise_90(east_front);
 800194c:	2003      	movs	r0, #3
 800194e:	f000 fb27 	bl	8001fa0 <clockwise_90>
	anticlockwise_90(west_front);
 8001952:	2007      	movs	r0, #7
 8001954:	f000 fb5c 	bl	8002010 <anticlockwise_90>
	HAL_Delay(DELAY_TIME_90);
 8001958:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800195c:	f000 fff2 	bl	8002944 <HAL_Delay>
}
 8001960:	bf00      	nop
 8001962:	bd80      	pop	{r7, pc}

08001964 <splitCharArray>:
 *
 * @param src[] string
 * @param target[][SIZE_OF_ONE_MOVEMENT] an array of string
 * @return number of rows of listOfCommand[][SIZE_OF_ONE_MOVEMENT]
 */
int splitCharArray(char src[], char target[][SIZE_OF_ONE_MOVEMENT]) {
 8001964:	b480      	push	{r7}
 8001966:	b087      	sub	sp, #28
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
 800196c:	6039      	str	r1, [r7, #0]
    int pos = 0;
 800196e:	2300      	movs	r3, #0
 8001970:	617b      	str	r3, [r7, #20]
    int index = 0;
 8001972:	2300      	movs	r3, #0
 8001974:	613b      	str	r3, [r7, #16]
    int num = 0;
 8001976:	2300      	movs	r3, #0
 8001978:	60fb      	str	r3, [r7, #12]
    while (src[pos] != ENDING_CHAR) {
 800197a:	e026      	b.n	80019ca <splitCharArray+0x66>
        if (src[pos] != DELIMETER) {
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	687a      	ldr	r2, [r7, #4]
 8001980:	4413      	add	r3, r2
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	2b20      	cmp	r3, #32
 8001986:	d00e      	beq.n	80019a6 <splitCharArray+0x42>
            target[index][num++] = src[pos];
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	687a      	ldr	r2, [r7, #4]
 800198c:	18d1      	adds	r1, r2, r3
 800198e:	693a      	ldr	r2, [r7, #16]
 8001990:	4613      	mov	r3, r2
 8001992:	005b      	lsls	r3, r3, #1
 8001994:	4413      	add	r3, r2
 8001996:	683a      	ldr	r2, [r7, #0]
 8001998:	441a      	add	r2, r3
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	1c58      	adds	r0, r3, #1
 800199e:	60f8      	str	r0, [r7, #12]
 80019a0:	7809      	ldrb	r1, [r1, #0]
 80019a2:	54d1      	strb	r1, [r2, r3]
 80019a4:	e00e      	b.n	80019c4 <splitCharArray+0x60>
        } else {
            target[index][num] = END_OF_CHAR;
 80019a6:	693a      	ldr	r2, [r7, #16]
 80019a8:	4613      	mov	r3, r2
 80019aa:	005b      	lsls	r3, r3, #1
 80019ac:	4413      	add	r3, r2
 80019ae:	683a      	ldr	r2, [r7, #0]
 80019b0:	441a      	add	r2, r3
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	4413      	add	r3, r2
 80019b6:	2200      	movs	r2, #0
 80019b8:	701a      	strb	r2, [r3, #0]
            index++;
 80019ba:	693b      	ldr	r3, [r7, #16]
 80019bc:	3301      	adds	r3, #1
 80019be:	613b      	str	r3, [r7, #16]
            num = 0;
 80019c0:	2300      	movs	r3, #0
 80019c2:	60fb      	str	r3, [r7, #12]
        }
        pos++;
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	3301      	adds	r3, #1
 80019c8:	617b      	str	r3, [r7, #20]
    while (src[pos] != ENDING_CHAR) {
 80019ca:	697b      	ldr	r3, [r7, #20]
 80019cc:	687a      	ldr	r2, [r7, #4]
 80019ce:	4413      	add	r3, r2
 80019d0:	781b      	ldrb	r3, [r3, #0]
 80019d2:	2b23      	cmp	r3, #35	; 0x23
 80019d4:	d1d2      	bne.n	800197c <splitCharArray+0x18>
    }
    target[index][num] = END_OF_CHAR;
 80019d6:	693a      	ldr	r2, [r7, #16]
 80019d8:	4613      	mov	r3, r2
 80019da:	005b      	lsls	r3, r3, #1
 80019dc:	4413      	add	r3, r2
 80019de:	683a      	ldr	r2, [r7, #0]
 80019e0:	441a      	add	r2, r3
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	4413      	add	r3, r2
 80019e6:	2200      	movs	r2, #0
 80019e8:	701a      	strb	r2, [r3, #0]
    index++;
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	3301      	adds	r3, #1
 80019ee:	613b      	str	r3, [r7, #16]
    return index;
 80019f0:	693b      	ldr	r3, [r7, #16]
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	371c      	adds	r7, #28
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bc80      	pop	{r7}
 80019fa:	4770      	bx	lr

080019fc <ReadInput>:
 *
 * @param input[] string of input
 * @param *size number of rows of listOfCommand[][SIZE_OF_ONE_MOVEMENT]
 * @param listOfCommand[][SIZE_OF_ONE_MOVEMENT] string that store different movements into seperated rows
 */
void ReadInput(char input[], int *size, char listOfCommand[][SIZE_OF_ONE_MOVEMENT]) {
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b084      	sub	sp, #16
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	60f8      	str	r0, [r7, #12]
 8001a04:	60b9      	str	r1, [r7, #8]
 8001a06:	607a      	str	r2, [r7, #4]
	LCD_DrawString(0,16, "Not yet");
 8001a08:	4a0d      	ldr	r2, [pc, #52]	; (8001a40 <ReadInput+0x44>)
 8001a0a:	2110      	movs	r1, #16
 8001a0c:	2000      	movs	r0, #0
 8001a0e:	f7fe ffcf 	bl	80009b0 <LCD_DrawString>
	HAL_UART_Receive(&huart1, input, 100, 0xFFFF);
 8001a12:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a16:	2264      	movs	r2, #100	; 0x64
 8001a18:	68f9      	ldr	r1, [r7, #12]
 8001a1a:	480a      	ldr	r0, [pc, #40]	; (8001a44 <ReadInput+0x48>)
 8001a1c:	f002 fdef 	bl	80045fe <HAL_UART_Receive>
	LCD_DrawString(0,0, input);
 8001a20:	68fa      	ldr	r2, [r7, #12]
 8001a22:	2100      	movs	r1, #0
 8001a24:	2000      	movs	r0, #0
 8001a26:	f7fe ffc3 	bl	80009b0 <LCD_DrawString>
    (*size) = splitCharArray(input, listOfCommand);
 8001a2a:	6879      	ldr	r1, [r7, #4]
 8001a2c:	68f8      	ldr	r0, [r7, #12]
 8001a2e:	f7ff ff99 	bl	8001964 <splitCharArray>
 8001a32:	4602      	mov	r2, r0
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	601a      	str	r2, [r3, #0]
}
 8001a38:	bf00      	nop
 8001a3a:	3710      	adds	r7, #16
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	08004b10 	.word	0x08004b10
 8001a44:	20000278 	.word	0x20000278

08001a48 <makeOneMovement>:
/*
 * Perform one movement according to character array
 *
 * @param Movement[SIZE_OF_ONE_MOVEMENT] character array that store one command of movement
 */
void makeOneMovement(char Movement[]) {
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
	switch (Movement[0]) {
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	3b42      	subs	r3, #66	; 0x42
 8001a56:	2b13      	cmp	r3, #19
 8001a58:	f200 809e 	bhi.w	8001b98 <makeOneMovement+0x150>
 8001a5c:	a201      	add	r2, pc, #4	; (adr r2, 8001a64 <makeOneMovement+0x1c>)
 8001a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a62:	bf00      	nop
 8001a64:	08001b27 	.word	0x08001b27
 8001a68:	08001b99 	.word	0x08001b99
 8001a6c:	08001b73 	.word	0x08001b73
 8001a70:	08001b99 	.word	0x08001b99
 8001a74:	08001ab5 	.word	0x08001ab5
 8001a78:	08001b99 	.word	0x08001b99
 8001a7c:	08001b99 	.word	0x08001b99
 8001a80:	08001b99 	.word	0x08001b99
 8001a84:	08001b99 	.word	0x08001b99
 8001a88:	08001b99 	.word	0x08001b99
 8001a8c:	08001b01 	.word	0x08001b01
 8001a90:	08001b99 	.word	0x08001b99
 8001a94:	08001b99 	.word	0x08001b99
 8001a98:	08001b99 	.word	0x08001b99
 8001a9c:	08001b99 	.word	0x08001b99
 8001aa0:	08001b99 	.word	0x08001b99
 8001aa4:	08001adb 	.word	0x08001adb
 8001aa8:	08001b99 	.word	0x08001b99
 8001aac:	08001b99 	.word	0x08001b99
 8001ab0:	08001b4d 	.word	0x08001b4d
		case 'F':
			if (Movement[1] == '2')
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	3301      	adds	r3, #1
 8001ab8:	781b      	ldrb	r3, [r3, #0]
 8001aba:	2b32      	cmp	r3, #50	; 0x32
 8001abc:	d102      	bne.n	8001ac4 <makeOneMovement+0x7c>
				movement_F2();
 8001abe:	f7ff fb71 	bl	80011a4 <movement_F2>
			else if (Movement[1] == '\'')
				movement_aF();
			else
				movement_F();
			break;
 8001ac2:	e069      	b.n	8001b98 <makeOneMovement+0x150>
			else if (Movement[1] == '\'')
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	781b      	ldrb	r3, [r3, #0]
 8001aca:	2b27      	cmp	r3, #39	; 0x27
 8001acc:	d102      	bne.n	8001ad4 <makeOneMovement+0x8c>
				movement_aF();
 8001ace:	f7ff f859 	bl	8000b84 <movement_aF>
			break;
 8001ad2:	e061      	b.n	8001b98 <makeOneMovement+0x150>
				movement_F();
 8001ad4:	f7ff f836 	bl	8000b44 <movement_F>
			break;
 8001ad8:	e05e      	b.n	8001b98 <makeOneMovement+0x150>
		case 'R':
			if (Movement[1] == '2')
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	3301      	adds	r3, #1
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	2b32      	cmp	r3, #50	; 0x32
 8001ae2:	d102      	bne.n	8001aea <makeOneMovement+0xa2>
				movement_R2();
 8001ae4:	f7ff fb93 	bl	800120e <movement_R2>
			else if (Movement[1] == '\'')
				movement_aR();
			else
				movement_R();
			break;
 8001ae8:	e056      	b.n	8001b98 <makeOneMovement+0x150>
			else if (Movement[1] == '\'')
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	3301      	adds	r3, #1
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	2b27      	cmp	r3, #39	; 0x27
 8001af2:	d102      	bne.n	8001afa <makeOneMovement+0xb2>
				movement_aR();
 8001af4:	f7ff f886 	bl	8000c04 <movement_aR>
			break;
 8001af8:	e04e      	b.n	8001b98 <makeOneMovement+0x150>
				movement_R();
 8001afa:	f7ff f863 	bl	8000bc4 <movement_R>
			break;
 8001afe:	e04b      	b.n	8001b98 <makeOneMovement+0x150>
		case 'L':
			if (Movement[1] == '2')
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	3301      	adds	r3, #1
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	2b32      	cmp	r3, #50	; 0x32
 8001b08:	d102      	bne.n	8001b10 <makeOneMovement+0xc8>
				movement_L2();
 8001b0a:	f7ff fbb5 	bl	8001278 <movement_L2>
			else if (Movement[1] == '\'')
				movement_aL();
			else
				movement_L();
			break;
 8001b0e:	e043      	b.n	8001b98 <makeOneMovement+0x150>
			else if (Movement[1] == '\'')
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	3301      	adds	r3, #1
 8001b14:	781b      	ldrb	r3, [r3, #0]
 8001b16:	2b27      	cmp	r3, #39	; 0x27
 8001b18:	d102      	bne.n	8001b20 <makeOneMovement+0xd8>
				movement_aL();
 8001b1a:	f7ff f8b3 	bl	8000c84 <movement_aL>
			break;
 8001b1e:	e03b      	b.n	8001b98 <makeOneMovement+0x150>
				movement_L();
 8001b20:	f7ff f890 	bl	8000c44 <movement_L>
			break;
 8001b24:	e038      	b.n	8001b98 <makeOneMovement+0x150>
		case 'B':
			if (Movement[1] == '2')
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	3301      	adds	r3, #1
 8001b2a:	781b      	ldrb	r3, [r3, #0]
 8001b2c:	2b32      	cmp	r3, #50	; 0x32
 8001b2e:	d102      	bne.n	8001b36 <makeOneMovement+0xee>
				movement_B2();
 8001b30:	f7ff fbd7 	bl	80012e2 <movement_B2>
			else if (Movement[1] == '\'')
				movement_aB();
			else
				movement_B();
			break;
 8001b34:	e030      	b.n	8001b98 <makeOneMovement+0x150>
			else if (Movement[1] == '\'')
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	3301      	adds	r3, #1
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	2b27      	cmp	r3, #39	; 0x27
 8001b3e:	d102      	bne.n	8001b46 <makeOneMovement+0xfe>
				movement_aB();
 8001b40:	f7ff f8e0 	bl	8000d04 <movement_aB>
			break;
 8001b44:	e028      	b.n	8001b98 <makeOneMovement+0x150>
				movement_B();
 8001b46:	f7ff f8bd 	bl	8000cc4 <movement_B>
			break;
 8001b4a:	e025      	b.n	8001b98 <makeOneMovement+0x150>
		case 'U':
			if (Movement[1] == '2')
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	3301      	adds	r3, #1
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	2b32      	cmp	r3, #50	; 0x32
 8001b54:	d102      	bne.n	8001b5c <makeOneMovement+0x114>
				movement_U2();
 8001b56:	f7ff fbf9 	bl	800134c <movement_U2>
			else if (Movement[1] == '\'')
				movement_aU();
			else
				movement_U();
			break;
 8001b5a:	e01d      	b.n	8001b98 <makeOneMovement+0x150>
			else if (Movement[1] == '\'')
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	3301      	adds	r3, #1
 8001b60:	781b      	ldrb	r3, [r3, #0]
 8001b62:	2b27      	cmp	r3, #39	; 0x27
 8001b64:	d102      	bne.n	8001b6c <makeOneMovement+0x124>
				movement_aU();
 8001b66:	f7ff f973 	bl	8000e50 <movement_aU>
			break;
 8001b6a:	e015      	b.n	8001b98 <makeOneMovement+0x150>
				movement_U();
 8001b6c:	f7ff f8ea 	bl	8000d44 <movement_U>
			break;
 8001b70:	e012      	b.n	8001b98 <makeOneMovement+0x150>
		case 'D':
			if (Movement[1] == '2')
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	3301      	adds	r3, #1
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	2b32      	cmp	r3, #50	; 0x32
 8001b7a:	d102      	bne.n	8001b82 <makeOneMovement+0x13a>
				movement_D2();
 8001b7c:	f7ff fc8d 	bl	800149a <movement_D2>
			else if (Movement[1] == '\'')
				movement_aD();
			else
				movement_D();
			break;
 8001b80:	e009      	b.n	8001b96 <makeOneMovement+0x14e>
			else if (Movement[1] == '\'')
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	3301      	adds	r3, #1
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	2b27      	cmp	r3, #39	; 0x27
 8001b8a:	d102      	bne.n	8001b92 <makeOneMovement+0x14a>
				movement_aD();
 8001b8c:	f7ff fa78 	bl	8001080 <movement_aD>
			break;
 8001b90:	e001      	b.n	8001b96 <makeOneMovement+0x14e>
				movement_D();
 8001b92:	f7ff f9e3 	bl	8000f5c <movement_D>
			break;
 8001b96:	bf00      	nop
	}
}
 8001b98:	bf00      	nop
 8001b9a:	3708      	adds	r7, #8
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}

08001ba0 <SolveTheCube>:
 *
 * @param listOfCommand[][SIZE_OF_ONE_MOVEMENT] array that contains different movements
 * @param size number of rows of listOfCommand[][SIZE_OF_ONE_MOVEMENT]
 *
 */
void SolveTheCube(char listOfCommand[][SIZE_OF_ONE_MOVEMENT], int size) {
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b084      	sub	sp, #16
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
 8001ba8:	6039      	str	r1, [r7, #0]
    for (int i=0; i<size; ++i)
 8001baa:	2300      	movs	r3, #0
 8001bac:	60fb      	str	r3, [r7, #12]
 8001bae:	e00b      	b.n	8001bc8 <SolveTheCube+0x28>
        makeOneMovement(listOfCommand[i]);
 8001bb0:	68fa      	ldr	r2, [r7, #12]
 8001bb2:	4613      	mov	r3, r2
 8001bb4:	005b      	lsls	r3, r3, #1
 8001bb6:	4413      	add	r3, r2
 8001bb8:	687a      	ldr	r2, [r7, #4]
 8001bba:	4413      	add	r3, r2
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7ff ff43 	bl	8001a48 <makeOneMovement>
    for (int i=0; i<size; ++i)
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	3301      	adds	r3, #1
 8001bc6:	60fb      	str	r3, [r7, #12]
 8001bc8:	68fa      	ldr	r2, [r7, #12]
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	dbef      	blt.n	8001bb0 <SolveTheCube+0x10>
}
 8001bd0:	bf00      	nop
 8001bd2:	bf00      	nop
 8001bd4:	3710      	adds	r7, #16
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
	...

08001bdc <ScanCube>:

void ScanCube(void) {
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
	for (uint8_t steps = 1; steps <= 6; steps++) {
 8001be2:	2301      	movs	r3, #1
 8001be4:	71fb      	strb	r3, [r7, #7]
 8001be6:	e080      	b.n	8001cea <ScanCube+0x10e>
		char signal_r;
		char signal_t = 'T';
 8001be8:	2354      	movs	r3, #84	; 0x54
 8001bea:	717b      	strb	r3, [r7, #5]
		switch (steps) {
 8001bec:	79fb      	ldrb	r3, [r7, #7]
 8001bee:	3b01      	subs	r3, #1
 8001bf0:	2b05      	cmp	r3, #5
 8001bf2:	d877      	bhi.n	8001ce4 <ScanCube+0x108>
 8001bf4:	a201      	add	r2, pc, #4	; (adr r2, 8001bfc <ScanCube+0x20>)
 8001bf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bfa:	bf00      	nop
 8001bfc:	08001c15 	.word	0x08001c15
 8001c00:	08001c5d 	.word	0x08001c5d
 8001c04:	08001c7f 	.word	0x08001c7f
 8001c08:	08001cc3 	.word	0x08001cc3
 8001c0c:	08001ca1 	.word	0x08001ca1
 8001c10:	08001c37 	.word	0x08001c37
			// up
			case 1: {
				movement_scan_up();
 8001c14:	f7ff fce8 	bl	80015e8 <movement_scan_up>
				HAL_UART_Transmit(&huart1, &signal_t, 1, 0xFFFF); // ackonwledge Camera Board to capture image
 8001c18:	1d79      	adds	r1, r7, #5
 8001c1a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c1e:	2201      	movs	r2, #1
 8001c20:	4836      	ldr	r0, [pc, #216]	; (8001cfc <ScanCube+0x120>)
 8001c22:	f002 fc5a 	bl	80044da <HAL_UART_Transmit>
				HAL_UART_Receive(&huart1, &signal_r, 1, 0xFFFF); // Camera Board finish capturing image
 8001c26:	1db9      	adds	r1, r7, #6
 8001c28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	4833      	ldr	r0, [pc, #204]	; (8001cfc <ScanCube+0x120>)
 8001c30:	f002 fce5 	bl	80045fe <HAL_UART_Receive>
				break;
 8001c34:	e056      	b.n	8001ce4 <ScanCube+0x108>
			}
			// north
			case 6: {
				movement_scan_north();
 8001c36:	f7ff fd09 	bl	800164c <movement_scan_north>
				HAL_UART_Transmit(&huart1, &signal_t, 1, 0xFFFF);
 8001c3a:	1d79      	adds	r1, r7, #5
 8001c3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c40:	2201      	movs	r2, #1
 8001c42:	482e      	ldr	r0, [pc, #184]	; (8001cfc <ScanCube+0x120>)
 8001c44:	f002 fc49 	bl	80044da <HAL_UART_Transmit>
				HAL_UART_Receive(&huart1, &signal_r, 1, 0xFFFF);
 8001c48:	1db9      	adds	r1, r7, #6
 8001c4a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c4e:	2201      	movs	r2, #1
 8001c50:	482a      	ldr	r0, [pc, #168]	; (8001cfc <ScanCube+0x120>)
 8001c52:	f002 fcd4 	bl	80045fe <HAL_UART_Receive>
				movement_scan_north_r();
 8001c56:	f7ff fd3f 	bl	80016d8 <movement_scan_north_r>
				break;
 8001c5a:	e043      	b.n	8001ce4 <ScanCube+0x108>
			}
			// east
			case 2: {
				movement_scan_east();
 8001c5c:	f7ff fd9c 	bl	8001798 <movement_scan_east>
				HAL_UART_Transmit(&huart1, &signal_t, 1, 0xFFFF);
 8001c60:	1d79      	adds	r1, r7, #5
 8001c62:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c66:	2201      	movs	r2, #1
 8001c68:	4824      	ldr	r0, [pc, #144]	; (8001cfc <ScanCube+0x120>)
 8001c6a:	f002 fc36 	bl	80044da <HAL_UART_Transmit>
				HAL_UART_Receive(&huart1, &signal_r, 1, 0xFFFF);
 8001c6e:	1db9      	adds	r1, r7, #6
 8001c70:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c74:	2201      	movs	r2, #1
 8001c76:	4821      	ldr	r0, [pc, #132]	; (8001cfc <ScanCube+0x120>)
 8001c78:	f002 fcc1 	bl	80045fe <HAL_UART_Receive>
				break;
 8001c7c:	e032      	b.n	8001ce4 <ScanCube+0x108>
			}
			// south
			case 3: {
				movement_scan_south();
 8001c7e:	f7ff fdd7 	bl	8001830 <movement_scan_south>
				HAL_UART_Transmit(&huart1, &signal_t, 1, 0xFFFF);
 8001c82:	1d79      	adds	r1, r7, #5
 8001c84:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c88:	2201      	movs	r2, #1
 8001c8a:	481c      	ldr	r0, [pc, #112]	; (8001cfc <ScanCube+0x120>)
 8001c8c:	f002 fc25 	bl	80044da <HAL_UART_Transmit>
				HAL_UART_Receive(&huart1, &signal_r, 1, 0xFFFF);
 8001c90:	1db9      	adds	r1, r7, #6
 8001c92:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c96:	2201      	movs	r2, #1
 8001c98:	4818      	ldr	r0, [pc, #96]	; (8001cfc <ScanCube+0x120>)
 8001c9a:	f002 fcb0 	bl	80045fe <HAL_UART_Receive>
				break;
 8001c9e:	e021      	b.n	8001ce4 <ScanCube+0x108>
			}
			// west
			case 5: {
				movement_scan_west();
 8001ca0:	f7ff fdeb 	bl	800187a <movement_scan_west>
				HAL_UART_Transmit(&huart1, &signal_t, 1, 0xFFFF);
 8001ca4:	1d79      	adds	r1, r7, #5
 8001ca6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001caa:	2201      	movs	r2, #1
 8001cac:	4813      	ldr	r0, [pc, #76]	; (8001cfc <ScanCube+0x120>)
 8001cae:	f002 fc14 	bl	80044da <HAL_UART_Transmit>
				HAL_UART_Receive(&huart1, &signal_r, 1, 0xFFFF);
 8001cb2:	1db9      	adds	r1, r7, #6
 8001cb4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cb8:	2201      	movs	r2, #1
 8001cba:	4810      	ldr	r0, [pc, #64]	; (8001cfc <ScanCube+0x120>)
 8001cbc:	f002 fc9f 	bl	80045fe <HAL_UART_Receive>
				break;
 8001cc0:	e010      	b.n	8001ce4 <ScanCube+0x108>
			}
			// down
			case 4: {
				movement_scan_down();
 8001cc2:	f7ff fe09 	bl	80018d8 <movement_scan_down>
				HAL_UART_Transmit(&huart1, &signal_t, 1, 0xFFFF);
 8001cc6:	1d79      	adds	r1, r7, #5
 8001cc8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ccc:	2201      	movs	r2, #1
 8001cce:	480b      	ldr	r0, [pc, #44]	; (8001cfc <ScanCube+0x120>)
 8001cd0:	f002 fc03 	bl	80044da <HAL_UART_Transmit>
				HAL_UART_Receive(&huart1, &signal_r, 1, 0xFFFF);
 8001cd4:	1db9      	adds	r1, r7, #6
 8001cd6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cda:	2201      	movs	r2, #1
 8001cdc:	4807      	ldr	r0, [pc, #28]	; (8001cfc <ScanCube+0x120>)
 8001cde:	f002 fc8e 	bl	80045fe <HAL_UART_Receive>
				break;
 8001ce2:	bf00      	nop
	for (uint8_t steps = 1; steps <= 6; steps++) {
 8001ce4:	79fb      	ldrb	r3, [r7, #7]
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	71fb      	strb	r3, [r7, #7]
 8001cea:	79fb      	ldrb	r3, [r7, #7]
 8001cec:	2b06      	cmp	r3, #6
 8001cee:	f67f af7b 	bls.w	8001be8 <ScanCube+0xc>
			}
		}
	}
}
 8001cf2:	bf00      	nop
 8001cf4:	bf00      	nop
 8001cf6:	3708      	adds	r7, #8
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	20000278 	.word	0x20000278

08001d00 <mode>:
 * Mode 1: Solving mode
 * Mode 2: Shuffling mode
 *
 * @param choice choice of mode
 */
void mode(uint8_t choice) {
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b0ea      	sub	sp, #424	; 0x1a8
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	4602      	mov	r2, r0
 8001d08:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 8001d0c:	f2a3 13a1 	subw	r3, r3, #417	; 0x1a1
 8001d10:	701a      	strb	r2, [r3, #0]
	switch (choice) {
 8001d12:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 8001d16:	f2a3 13a1 	subw	r3, r3, #417	; 0x1a1
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	2b01      	cmp	r3, #1
 8001d1e:	d002      	beq.n	8001d26 <mode+0x26>
 8001d20:	2b02      	cmp	r3, #2
 8001d22:	d049      	beq.n	8001db8 <mode+0xb8>
			HAL_UART_Receive(&huart1, &signal, 1, 0xFFFF);
			break;
		}
		default:
	}
}
 8001d24:	e087      	b.n	8001e36 <mode+0x136>
			stage = '1';
 8001d26:	2331      	movs	r3, #49	; 0x31
 8001d28:	f887 31a7 	strb.w	r3, [r7, #423]	; 0x1a7
			HAL_UART_Transmit(&huart1, &stage, 1, 0xFFFF);
 8001d2c:	f207 11a7 	addw	r1, r7, #423	; 0x1a7
 8001d30:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d34:	2201      	movs	r2, #1
 8001d36:	4842      	ldr	r0, [pc, #264]	; (8001e40 <mode+0x140>)
 8001d38:	f002 fbcf 	bl	80044da <HAL_UART_Transmit>
			insert_cube();
 8001d3c:	f000 f8b6 	bl	8001eac <insert_cube>
			stage = '2';
 8001d40:	2332      	movs	r3, #50	; 0x32
 8001d42:	f887 31a7 	strb.w	r3, [r7, #423]	; 0x1a7
			HAL_UART_Transmit(&huart1, &stage, 1, 0xFFFF);
 8001d46:	f207 11a7 	addw	r1, r7, #423	; 0x1a7
 8001d4a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d4e:	2201      	movs	r2, #1
 8001d50:	483b      	ldr	r0, [pc, #236]	; (8001e40 <mode+0x140>)
 8001d52:	f002 fbc2 	bl	80044da <HAL_UART_Transmit>
			ScanCube();
 8001d56:	f7ff ff41 	bl	8001bdc <ScanCube>
			stage = '3';
 8001d5a:	2333      	movs	r3, #51	; 0x33
 8001d5c:	f887 31a7 	strb.w	r3, [r7, #423]	; 0x1a7
			HAL_UART_Transmit(&huart1, &stage, 1, 0xFFFF);
 8001d60:	f207 11a7 	addw	r1, r7, #423	; 0x1a7
 8001d64:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d68:	2201      	movs	r2, #1
 8001d6a:	4835      	ldr	r0, [pc, #212]	; (8001e40 <mode+0x140>)
 8001d6c:	f002 fbb5 	bl	80044da <HAL_UART_Transmit>
			ReadInput(receive, &size, listOfCommand);
 8001d70:	f507 71d0 	add.w	r1, r7, #416	; 0x1a0
 8001d74:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001d78:	4a32      	ldr	r2, [pc, #200]	; (8001e44 <mode+0x144>)
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f7ff fe3e 	bl	80019fc <ReadInput>
			SolveTheCube(listOfCommand, size);
 8001d80:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8001d84:	4619      	mov	r1, r3
 8001d86:	482f      	ldr	r0, [pc, #188]	; (8001e44 <mode+0x144>)
 8001d88:	f7ff ff0a 	bl	8001ba0 <SolveTheCube>
			remove_cube();
 8001d8c:	f000 f8be 	bl	8001f0c <remove_cube>
			stage = '4';
 8001d90:	2334      	movs	r3, #52	; 0x34
 8001d92:	f887 31a7 	strb.w	r3, [r7, #423]	; 0x1a7
			HAL_UART_Transmit(&huart1, &stage, 1, 0xFFFF);
 8001d96:	f207 11a7 	addw	r1, r7, #423	; 0x1a7
 8001d9a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d9e:	2201      	movs	r2, #1
 8001da0:	4827      	ldr	r0, [pc, #156]	; (8001e40 <mode+0x140>)
 8001da2:	f002 fb9a 	bl	80044da <HAL_UART_Transmit>
			HAL_UART_Receive(&huart1, &signal, 1, 0xFFFF);
 8001da6:	f507 71d3 	add.w	r1, r7, #422	; 0x1a6
 8001daa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dae:	2201      	movs	r2, #1
 8001db0:	4823      	ldr	r0, [pc, #140]	; (8001e40 <mode+0x140>)
 8001db2:	f002 fc24 	bl	80045fe <HAL_UART_Receive>
			break;
 8001db6:	e03e      	b.n	8001e36 <mode+0x136>
			stage = '1';
 8001db8:	2331      	movs	r3, #49	; 0x31
 8001dba:	f887 319f 	strb.w	r3, [r7, #415]	; 0x19f
			HAL_UART_Transmit(&huart1, &stage, 1, 0xFFFF);
 8001dbe:	f207 119f 	addw	r1, r7, #415	; 0x19f
 8001dc2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	481d      	ldr	r0, [pc, #116]	; (8001e40 <mode+0x140>)
 8001dca:	f002 fb86 	bl	80044da <HAL_UART_Transmit>
			insert_cube();
 8001dce:	f000 f86d 	bl	8001eac <insert_cube>
			stage = '2';
 8001dd2:	2332      	movs	r3, #50	; 0x32
 8001dd4:	f887 319f 	strb.w	r3, [r7, #415]	; 0x19f
			HAL_UART_Transmit(&huart1, &stage, 1, 0xFFFF);
 8001dd8:	f207 119f 	addw	r1, r7, #415	; 0x19f
 8001ddc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001de0:	2201      	movs	r2, #1
 8001de2:	4817      	ldr	r0, [pc, #92]	; (8001e40 <mode+0x140>)
 8001de4:	f002 fb79 	bl	80044da <HAL_UART_Transmit>
			ReadInput(receive, &size, listOfCommand);
 8001de8:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8001dec:	f507 71cc 	add.w	r1, r7, #408	; 0x198
 8001df0:	f107 0308 	add.w	r3, r7, #8
 8001df4:	4618      	mov	r0, r3
 8001df6:	f7ff fe01 	bl	80019fc <ReadInput>
			SolveTheCube(listOfCommand, size);
 8001dfa:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001dfe:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001e02:	4611      	mov	r1, r2
 8001e04:	4618      	mov	r0, r3
 8001e06:	f7ff fecb 	bl	8001ba0 <SolveTheCube>
			remove_cube();
 8001e0a:	f000 f87f 	bl	8001f0c <remove_cube>
			stage = '3';
 8001e0e:	2333      	movs	r3, #51	; 0x33
 8001e10:	f887 319f 	strb.w	r3, [r7, #415]	; 0x19f
			HAL_UART_Transmit(&huart1, &stage, 1, 0xFFFF);
 8001e14:	f207 119f 	addw	r1, r7, #415	; 0x19f
 8001e18:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	4808      	ldr	r0, [pc, #32]	; (8001e40 <mode+0x140>)
 8001e20:	f002 fb5b 	bl	80044da <HAL_UART_Transmit>
			HAL_UART_Receive(&huart1, &signal, 1, 0xFFFF);
 8001e24:	f507 71cf 	add.w	r1, r7, #414	; 0x19e
 8001e28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	4804      	ldr	r0, [pc, #16]	; (8001e40 <mode+0x140>)
 8001e30:	f002 fbe5 	bl	80045fe <HAL_UART_Receive>
			break;
 8001e34:	bf00      	nop
}
 8001e36:	bf00      	nop
 8001e38:	f507 77d4 	add.w	r7, r7, #424	; 0x1a8
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	20000278 	.word	0x20000278
 8001e44:	20000074 	.word	0x20000074

08001e48 <servo_init>:

#include "servo.h"

GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin);

void servo_init(void) {
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b082      	sub	sp, #8
 8001e4c:	af00      	add	r7, sp, #0
	for (uint8_t i = 1; i <= 4; i++) {
 8001e4e:	2301      	movs	r3, #1
 8001e50:	71fb      	strb	r3, [r7, #7]
 8001e52:	e010      	b.n	8001e76 <servo_init+0x2e>
		servo_pull(i*2);
 8001e54:	79fb      	ldrb	r3, [r7, #7]
 8001e56:	005b      	lsls	r3, r3, #1
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f000 f910 	bl	8002080 <servo_pull>
		centre_0(i*2-1);
 8001e60:	79fb      	ldrb	r3, [r7, #7]
 8001e62:	005b      	lsls	r3, r3, #1
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	3b01      	subs	r3, #1
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f000 f860 	bl	8001f30 <centre_0>
	for (uint8_t i = 1; i <= 4; i++) {
 8001e70:	79fb      	ldrb	r3, [r7, #7]
 8001e72:	3301      	adds	r3, #1
 8001e74:	71fb      	strb	r3, [r7, #7]
 8001e76:	79fb      	ldrb	r3, [r7, #7]
 8001e78:	2b04      	cmp	r3, #4
 8001e7a:	d9eb      	bls.n	8001e54 <servo_init+0xc>
	}
	HAL_Delay(DELAY_TIME_P);
 8001e7c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001e80:	f000 fd60 	bl	8002944 <HAL_Delay>
	for (uint8_t i = 1; i <= 4; i++)
 8001e84:	2301      	movs	r3, #1
 8001e86:	71bb      	strb	r3, [r7, #6]
 8001e88:	e008      	b.n	8001e9c <servo_init+0x54>
		servo_push(i*2);
 8001e8a:	79bb      	ldrb	r3, [r7, #6]
 8001e8c:	005b      	lsls	r3, r3, #1
 8001e8e:	b2db      	uxtb	r3, r3
 8001e90:	4618      	mov	r0, r3
 8001e92:	f000 f92b 	bl	80020ec <servo_push>
	for (uint8_t i = 1; i <= 4; i++)
 8001e96:	79bb      	ldrb	r3, [r7, #6]
 8001e98:	3301      	adds	r3, #1
 8001e9a:	71bb      	strb	r3, [r7, #6]
 8001e9c:	79bb      	ldrb	r3, [r7, #6]
 8001e9e:	2b04      	cmp	r3, #4
 8001ea0:	d9f3      	bls.n	8001e8a <servo_init+0x42>
}
 8001ea2:	bf00      	nop
 8001ea4:	bf00      	nop
 8001ea6:	3708      	adds	r7, #8
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <insert_cube>:

void insert_cube(void) {
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
	servo_pull(south_back);
 8001eb2:	2006      	movs	r0, #6
 8001eb4:	f000 f8e4 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_sP);
 8001eb8:	20c8      	movs	r0, #200	; 0xc8
 8001eba:	f000 fd43 	bl	8002944 <HAL_Delay>
	servo_pull(east_back);
 8001ebe:	2004      	movs	r0, #4
 8001ec0:	f000 f8de 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8001ec4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ec8:	f000 fd3c 	bl	8002944 <HAL_Delay>

	char stage;
	HAL_UART_Receive(&huart1, &stage, 1, 0xFFFF);
 8001ecc:	1db9      	adds	r1, r7, #6
 8001ece:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	480c      	ldr	r0, [pc, #48]	; (8001f08 <insert_cube+0x5c>)
 8001ed6:	f002 fb92 	bl	80045fe <HAL_UART_Receive>
	for (uint8_t i = 1; i <= 4; i++)
 8001eda:	2301      	movs	r3, #1
 8001edc:	71fb      	strb	r3, [r7, #7]
 8001ede:	e008      	b.n	8001ef2 <insert_cube+0x46>
		servo_push(i*2);
 8001ee0:	79fb      	ldrb	r3, [r7, #7]
 8001ee2:	005b      	lsls	r3, r3, #1
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f000 f900 	bl	80020ec <servo_push>
	for (uint8_t i = 1; i <= 4; i++)
 8001eec:	79fb      	ldrb	r3, [r7, #7]
 8001eee:	3301      	adds	r3, #1
 8001ef0:	71fb      	strb	r3, [r7, #7]
 8001ef2:	79fb      	ldrb	r3, [r7, #7]
 8001ef4:	2b04      	cmp	r3, #4
 8001ef6:	d9f3      	bls.n	8001ee0 <insert_cube+0x34>
	HAL_Delay(DELAY_TIME_P);
 8001ef8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001efc:	f000 fd22 	bl	8002944 <HAL_Delay>
}
 8001f00:	bf00      	nop
 8001f02:	3708      	adds	r7, #8
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	20000278 	.word	0x20000278

08001f0c <remove_cube>:

void remove_cube(void) {
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	af00      	add	r7, sp, #0
	servo_pull(west_back);
 8001f10:	2008      	movs	r0, #8
 8001f12:	f000 f8b5 	bl	8002080 <servo_pull>
	servo_pull(south_back);
 8001f16:	2006      	movs	r0, #6
 8001f18:	f000 f8b2 	bl	8002080 <servo_pull>
	servo_pull(east_back);
 8001f1c:	2004      	movs	r0, #4
 8001f1e:	f000 f8af 	bl	8002080 <servo_pull>
	HAL_Delay(DELAY_TIME_P);
 8001f22:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001f26:	f000 fd0d 	bl	8002944 <HAL_Delay>
}
 8001f2a:	bf00      	nop
 8001f2c:	bd80      	pop	{r7, pc}
	...

08001f30 <centre_0>:

void centre_0(servos servo) {
 8001f30:	b480      	push	{r7}
 8001f32:	b085      	sub	sp, #20
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	4603      	mov	r3, r0
 8001f38:	71fb      	strb	r3, [r7, #7]
	if (servo%2 != 0) {
 8001f3a:	79fb      	ldrb	r3, [r7, #7]
 8001f3c:	f003 0301 	and.w	r3, r3, #1
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d024      	beq.n	8001f90 <centre_0+0x60>
		uint8_t target = servo/2+1;
 8001f46:	79fb      	ldrb	r3, [r7, #7]
 8001f48:	085b      	lsrs	r3, r3, #1
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	3301      	adds	r3, #1
 8001f4e:	73fb      	strb	r3, [r7, #15]
		switch (target) {
 8001f50:	7bfb      	ldrb	r3, [r7, #15]
 8001f52:	3b01      	subs	r3, #1
 8001f54:	2b03      	cmp	r3, #3
 8001f56:	d81b      	bhi.n	8001f90 <centre_0+0x60>
 8001f58:	a201      	add	r2, pc, #4	; (adr r2, 8001f60 <centre_0+0x30>)
 8001f5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f5e:	bf00      	nop
 8001f60:	08001f71 	.word	0x08001f71
 8001f64:	08001f79 	.word	0x08001f79
 8001f68:	08001f81 	.word	0x08001f81
 8001f6c:	08001f89 	.word	0x08001f89
			case 1:
				TIM3->CCR1 = CENTRE_DEGREE_1;
 8001f70:	4b0a      	ldr	r3, [pc, #40]	; (8001f9c <centre_0+0x6c>)
 8001f72:	225f      	movs	r2, #95	; 0x5f
 8001f74:	635a      	str	r2, [r3, #52]	; 0x34
				break;
 8001f76:	e00b      	b.n	8001f90 <centre_0+0x60>
			case 2:
				TIM3->CCR2 = CENTRE_DEGREE_2;
 8001f78:	4b08      	ldr	r3, [pc, #32]	; (8001f9c <centre_0+0x6c>)
 8001f7a:	2258      	movs	r2, #88	; 0x58
 8001f7c:	639a      	str	r2, [r3, #56]	; 0x38
				break;
 8001f7e:	e007      	b.n	8001f90 <centre_0+0x60>
			case 3:
				TIM3->CCR3 = CENTRE_DEGREE_3;
 8001f80:	4b06      	ldr	r3, [pc, #24]	; (8001f9c <centre_0+0x6c>)
 8001f82:	225c      	movs	r2, #92	; 0x5c
 8001f84:	63da      	str	r2, [r3, #60]	; 0x3c
				break;
 8001f86:	e003      	b.n	8001f90 <centre_0+0x60>
			case 4:
				TIM3->CCR4 = CENTRE_DEGREE_4;
 8001f88:	4b04      	ldr	r3, [pc, #16]	; (8001f9c <centre_0+0x6c>)
 8001f8a:	225e      	movs	r2, #94	; 0x5e
 8001f8c:	641a      	str	r2, [r3, #64]	; 0x40
				break;
 8001f8e:	bf00      	nop
		}
	}
}
 8001f90:	bf00      	nop
 8001f92:	3714      	adds	r7, #20
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bc80      	pop	{r7}
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	40000400 	.word	0x40000400

08001fa0 <clockwise_90>:

void clockwise_90(servos servo) {
 8001fa0:	b480      	push	{r7}
 8001fa2:	b085      	sub	sp, #20
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	71fb      	strb	r3, [r7, #7]
	if (servo%2 != 0) {
 8001faa:	79fb      	ldrb	r3, [r7, #7]
 8001fac:	f003 0301 	and.w	r3, r3, #1
 8001fb0:	b2db      	uxtb	r3, r3
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d024      	beq.n	8002000 <clockwise_90+0x60>
		uint8_t target = servo/2+1;
 8001fb6:	79fb      	ldrb	r3, [r7, #7]
 8001fb8:	085b      	lsrs	r3, r3, #1
 8001fba:	b2db      	uxtb	r3, r3
 8001fbc:	3301      	adds	r3, #1
 8001fbe:	73fb      	strb	r3, [r7, #15]
		switch (target) {
 8001fc0:	7bfb      	ldrb	r3, [r7, #15]
 8001fc2:	3b01      	subs	r3, #1
 8001fc4:	2b03      	cmp	r3, #3
 8001fc6:	d81b      	bhi.n	8002000 <clockwise_90+0x60>
 8001fc8:	a201      	add	r2, pc, #4	; (adr r2, 8001fd0 <clockwise_90+0x30>)
 8001fca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fce:	bf00      	nop
 8001fd0:	08001fe1 	.word	0x08001fe1
 8001fd4:	08001fe9 	.word	0x08001fe9
 8001fd8:	08001ff1 	.word	0x08001ff1
 8001fdc:	08001ff9 	.word	0x08001ff9
			case 1:
				TIM3->CCR1 = RIGHT_90_1;
 8001fe0:	4b0a      	ldr	r3, [pc, #40]	; (800200c <clockwise_90+0x6c>)
 8001fe2:	2299      	movs	r2, #153	; 0x99
 8001fe4:	635a      	str	r2, [r3, #52]	; 0x34
				break;
 8001fe6:	e00b      	b.n	8002000 <clockwise_90+0x60>
			case 2:
				TIM3->CCR2 = RIGHT_90_2;
 8001fe8:	4b08      	ldr	r3, [pc, #32]	; (800200c <clockwise_90+0x6c>)
 8001fea:	2291      	movs	r2, #145	; 0x91
 8001fec:	639a      	str	r2, [r3, #56]	; 0x38
				break;
 8001fee:	e007      	b.n	8002000 <clockwise_90+0x60>
			case 3:
				TIM3->CCR3 = RIGHT_90_3;
 8001ff0:	4b06      	ldr	r3, [pc, #24]	; (800200c <clockwise_90+0x6c>)
 8001ff2:	2296      	movs	r2, #150	; 0x96
 8001ff4:	63da      	str	r2, [r3, #60]	; 0x3c
				break;
 8001ff6:	e003      	b.n	8002000 <clockwise_90+0x60>
			case 4:
				TIM3->CCR4 = RIGHT_90_4;
 8001ff8:	4b04      	ldr	r3, [pc, #16]	; (800200c <clockwise_90+0x6c>)
 8001ffa:	2299      	movs	r2, #153	; 0x99
 8001ffc:	641a      	str	r2, [r3, #64]	; 0x40
				break;
 8001ffe:	bf00      	nop
		}
	}
}
 8002000:	bf00      	nop
 8002002:	3714      	adds	r7, #20
 8002004:	46bd      	mov	sp, r7
 8002006:	bc80      	pop	{r7}
 8002008:	4770      	bx	lr
 800200a:	bf00      	nop
 800200c:	40000400 	.word	0x40000400

08002010 <anticlockwise_90>:

void anticlockwise_90(servos servo) {
 8002010:	b480      	push	{r7}
 8002012:	b085      	sub	sp, #20
 8002014:	af00      	add	r7, sp, #0
 8002016:	4603      	mov	r3, r0
 8002018:	71fb      	strb	r3, [r7, #7]
	if (servo%2 != 0) {
 800201a:	79fb      	ldrb	r3, [r7, #7]
 800201c:	f003 0301 	and.w	r3, r3, #1
 8002020:	b2db      	uxtb	r3, r3
 8002022:	2b00      	cmp	r3, #0
 8002024:	d024      	beq.n	8002070 <anticlockwise_90+0x60>
		uint8_t target = servo/2+1;
 8002026:	79fb      	ldrb	r3, [r7, #7]
 8002028:	085b      	lsrs	r3, r3, #1
 800202a:	b2db      	uxtb	r3, r3
 800202c:	3301      	adds	r3, #1
 800202e:	73fb      	strb	r3, [r7, #15]
		switch (target) {
 8002030:	7bfb      	ldrb	r3, [r7, #15]
 8002032:	3b01      	subs	r3, #1
 8002034:	2b03      	cmp	r3, #3
 8002036:	d81b      	bhi.n	8002070 <anticlockwise_90+0x60>
 8002038:	a201      	add	r2, pc, #4	; (adr r2, 8002040 <anticlockwise_90+0x30>)
 800203a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800203e:	bf00      	nop
 8002040:	08002051 	.word	0x08002051
 8002044:	08002059 	.word	0x08002059
 8002048:	08002061 	.word	0x08002061
 800204c:	08002069 	.word	0x08002069
			case 1:
				TIM3->CCR1 = LEFT_90_1;
 8002050:	4b0a      	ldr	r3, [pc, #40]	; (800207c <anticlockwise_90+0x6c>)
 8002052:	2225      	movs	r2, #37	; 0x25
 8002054:	635a      	str	r2, [r3, #52]	; 0x34
				break;
 8002056:	e00b      	b.n	8002070 <anticlockwise_90+0x60>
			case 2:
				TIM3->CCR2 = LEFT_90_2;
 8002058:	4b08      	ldr	r3, [pc, #32]	; (800207c <anticlockwise_90+0x6c>)
 800205a:	221d      	movs	r2, #29
 800205c:	639a      	str	r2, [r3, #56]	; 0x38
				break;
 800205e:	e007      	b.n	8002070 <anticlockwise_90+0x60>
			case 3:
				TIM3->CCR3 = LEFT_90_3;
 8002060:	4b06      	ldr	r3, [pc, #24]	; (800207c <anticlockwise_90+0x6c>)
 8002062:	221f      	movs	r2, #31
 8002064:	63da      	str	r2, [r3, #60]	; 0x3c
				break;
 8002066:	e003      	b.n	8002070 <anticlockwise_90+0x60>
			case 4:
				TIM3->CCR4 = LEFT_90_4;
 8002068:	4b04      	ldr	r3, [pc, #16]	; (800207c <anticlockwise_90+0x6c>)
 800206a:	2224      	movs	r2, #36	; 0x24
 800206c:	641a      	str	r2, [r3, #64]	; 0x40
				break;
 800206e:	bf00      	nop
		}
	}
}
 8002070:	bf00      	nop
 8002072:	3714      	adds	r7, #20
 8002074:	46bd      	mov	sp, r7
 8002076:	bc80      	pop	{r7}
 8002078:	4770      	bx	lr
 800207a:	bf00      	nop
 800207c:	40000400 	.word	0x40000400

08002080 <servo_pull>:

void servo_pull(servos servo) {
 8002080:	b480      	push	{r7}
 8002082:	b085      	sub	sp, #20
 8002084:	af00      	add	r7, sp, #0
 8002086:	4603      	mov	r3, r0
 8002088:	71fb      	strb	r3, [r7, #7]
	if (servo%2 == 0) {
 800208a:	79fb      	ldrb	r3, [r7, #7]
 800208c:	f003 0301 	and.w	r3, r3, #1
 8002090:	b2db      	uxtb	r3, r3
 8002092:	2b00      	cmp	r3, #0
 8002094:	d123      	bne.n	80020de <servo_pull+0x5e>
		uint8_t target = servo/2;
 8002096:	79fb      	ldrb	r3, [r7, #7]
 8002098:	085b      	lsrs	r3, r3, #1
 800209a:	73fb      	strb	r3, [r7, #15]
		switch (target) {
 800209c:	7bfb      	ldrb	r3, [r7, #15]
 800209e:	3b01      	subs	r3, #1
 80020a0:	2b03      	cmp	r3, #3
 80020a2:	d81c      	bhi.n	80020de <servo_pull+0x5e>
 80020a4:	a201      	add	r2, pc, #4	; (adr r2, 80020ac <servo_pull+0x2c>)
 80020a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020aa:	bf00      	nop
 80020ac:	080020bd 	.word	0x080020bd
 80020b0:	080020c5 	.word	0x080020c5
 80020b4:	080020cf 	.word	0x080020cf
 80020b8:	080020d7 	.word	0x080020d7
			case 1:
				TIM4->CCR1 = PULL_DEGREE_1;
 80020bc:	4b0a      	ldr	r3, [pc, #40]	; (80020e8 <servo_pull+0x68>)
 80020be:	221e      	movs	r2, #30
 80020c0:	635a      	str	r2, [r3, #52]	; 0x34
				break;
 80020c2:	e00c      	b.n	80020de <servo_pull+0x5e>
			case 2:
				TIM2->CCR3 = PULL_DEGREE_2;
 80020c4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80020c8:	221e      	movs	r2, #30
 80020ca:	63da      	str	r2, [r3, #60]	; 0x3c
				break;
 80020cc:	e007      	b.n	80020de <servo_pull+0x5e>
			case 3:
				TIM4->CCR3 = PULL_DEGREE_3;
 80020ce:	4b06      	ldr	r3, [pc, #24]	; (80020e8 <servo_pull+0x68>)
 80020d0:	221e      	movs	r2, #30
 80020d2:	63da      	str	r2, [r3, #60]	; 0x3c
				break;
 80020d4:	e003      	b.n	80020de <servo_pull+0x5e>
			case 4:
				TIM4->CCR4 = PULL_DEGREE_4;
 80020d6:	4b04      	ldr	r3, [pc, #16]	; (80020e8 <servo_pull+0x68>)
 80020d8:	221e      	movs	r2, #30
 80020da:	641a      	str	r2, [r3, #64]	; 0x40
				break;
 80020dc:	bf00      	nop
		}
	}
}
 80020de:	bf00      	nop
 80020e0:	3714      	adds	r7, #20
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bc80      	pop	{r7}
 80020e6:	4770      	bx	lr
 80020e8:	40000800 	.word	0x40000800

080020ec <servo_push>:

void servo_push(servos servo) {
 80020ec:	b480      	push	{r7}
 80020ee:	b085      	sub	sp, #20
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	4603      	mov	r3, r0
 80020f4:	71fb      	strb	r3, [r7, #7]
	if (servo%2 == 0) {
 80020f6:	79fb      	ldrb	r3, [r7, #7]
 80020f8:	f003 0301 	and.w	r3, r3, #1
 80020fc:	b2db      	uxtb	r3, r3
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d123      	bne.n	800214a <servo_push+0x5e>
		uint8_t target = servo/2;
 8002102:	79fb      	ldrb	r3, [r7, #7]
 8002104:	085b      	lsrs	r3, r3, #1
 8002106:	73fb      	strb	r3, [r7, #15]
		switch (target) {
 8002108:	7bfb      	ldrb	r3, [r7, #15]
 800210a:	3b01      	subs	r3, #1
 800210c:	2b03      	cmp	r3, #3
 800210e:	d81c      	bhi.n	800214a <servo_push+0x5e>
 8002110:	a201      	add	r2, pc, #4	; (adr r2, 8002118 <servo_push+0x2c>)
 8002112:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002116:	bf00      	nop
 8002118:	08002129 	.word	0x08002129
 800211c:	08002131 	.word	0x08002131
 8002120:	0800213b 	.word	0x0800213b
 8002124:	08002143 	.word	0x08002143
			case 1:
				TIM4->CCR1 = PUSH_DEGREE_1;
 8002128:	4b0a      	ldr	r3, [pc, #40]	; (8002154 <servo_push+0x68>)
 800212a:	2264      	movs	r2, #100	; 0x64
 800212c:	635a      	str	r2, [r3, #52]	; 0x34
				break;
 800212e:	e00c      	b.n	800214a <servo_push+0x5e>
			case 2:
				TIM2->CCR3 = PUSH_DEGREE_2;
 8002130:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002134:	2264      	movs	r2, #100	; 0x64
 8002136:	63da      	str	r2, [r3, #60]	; 0x3c
				break;
 8002138:	e007      	b.n	800214a <servo_push+0x5e>
			case 3:
				TIM4->CCR3 = PUSH_DEGREE_3;
 800213a:	4b06      	ldr	r3, [pc, #24]	; (8002154 <servo_push+0x68>)
 800213c:	2264      	movs	r2, #100	; 0x64
 800213e:	63da      	str	r2, [r3, #60]	; 0x3c
				break;
 8002140:	e003      	b.n	800214a <servo_push+0x5e>
			case 4:
				TIM4->CCR4 = PUSH_DEGREE_4;
 8002142:	4b04      	ldr	r3, [pc, #16]	; (8002154 <servo_push+0x68>)
 8002144:	2264      	movs	r2, #100	; 0x64
 8002146:	641a      	str	r2, [r3, #64]	; 0x40
				break;
 8002148:	bf00      	nop
		}
	}
}
 800214a:	bf00      	nop
 800214c:	3714      	adds	r7, #20
 800214e:	46bd      	mov	sp, r7
 8002150:	bc80      	pop	{r7}
 8002152:	4770      	bx	lr
 8002154:	40000800 	.word	0x40000800

08002158 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002158:	b480      	push	{r7}
 800215a:	b085      	sub	sp, #20
 800215c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800215e:	4b15      	ldr	r3, [pc, #84]	; (80021b4 <HAL_MspInit+0x5c>)
 8002160:	699b      	ldr	r3, [r3, #24]
 8002162:	4a14      	ldr	r2, [pc, #80]	; (80021b4 <HAL_MspInit+0x5c>)
 8002164:	f043 0301 	orr.w	r3, r3, #1
 8002168:	6193      	str	r3, [r2, #24]
 800216a:	4b12      	ldr	r3, [pc, #72]	; (80021b4 <HAL_MspInit+0x5c>)
 800216c:	699b      	ldr	r3, [r3, #24]
 800216e:	f003 0301 	and.w	r3, r3, #1
 8002172:	60bb      	str	r3, [r7, #8]
 8002174:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002176:	4b0f      	ldr	r3, [pc, #60]	; (80021b4 <HAL_MspInit+0x5c>)
 8002178:	69db      	ldr	r3, [r3, #28]
 800217a:	4a0e      	ldr	r2, [pc, #56]	; (80021b4 <HAL_MspInit+0x5c>)
 800217c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002180:	61d3      	str	r3, [r2, #28]
 8002182:	4b0c      	ldr	r3, [pc, #48]	; (80021b4 <HAL_MspInit+0x5c>)
 8002184:	69db      	ldr	r3, [r3, #28]
 8002186:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800218a:	607b      	str	r3, [r7, #4]
 800218c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800218e:	4b0a      	ldr	r3, [pc, #40]	; (80021b8 <HAL_MspInit+0x60>)
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	60fb      	str	r3, [r7, #12]
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800219a:	60fb      	str	r3, [r7, #12]
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80021a2:	60fb      	str	r3, [r7, #12]
 80021a4:	4a04      	ldr	r2, [pc, #16]	; (80021b8 <HAL_MspInit+0x60>)
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021aa:	bf00      	nop
 80021ac:	3714      	adds	r7, #20
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bc80      	pop	{r7}
 80021b2:	4770      	bx	lr
 80021b4:	40021000 	.word	0x40021000
 80021b8:	40010000 	.word	0x40010000

080021bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80021c0:	e7fe      	b.n	80021c0 <NMI_Handler+0x4>

080021c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021c2:	b480      	push	{r7}
 80021c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021c6:	e7fe      	b.n	80021c6 <HardFault_Handler+0x4>

080021c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021cc:	e7fe      	b.n	80021cc <MemManage_Handler+0x4>

080021ce <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021ce:	b480      	push	{r7}
 80021d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021d2:	e7fe      	b.n	80021d2 <BusFault_Handler+0x4>

080021d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021d8:	e7fe      	b.n	80021d8 <UsageFault_Handler+0x4>

080021da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021da:	b480      	push	{r7}
 80021dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021de:	bf00      	nop
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bc80      	pop	{r7}
 80021e4:	4770      	bx	lr

080021e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021e6:	b480      	push	{r7}
 80021e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021ea:	bf00      	nop
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bc80      	pop	{r7}
 80021f0:	4770      	bx	lr

080021f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021f2:	b480      	push	{r7}
 80021f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021f6:	bf00      	nop
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bc80      	pop	{r7}
 80021fc:	4770      	bx	lr

080021fe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021fe:	b580      	push	{r7, lr}
 8002200:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002202:	f000 fb83 	bl	800290c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002206:	bf00      	nop
 8002208:	bd80      	pop	{r7, pc}
	...

0800220c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
	if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_0) != RESET) {
 8002210:	4b14      	ldr	r3, [pc, #80]	; (8002264 <EXTI0_IRQHandler+0x58>)
 8002212:	695b      	ldr	r3, [r3, #20]
 8002214:	f003 0301 	and.w	r3, r3, #1
 8002218:	2b00      	cmp	r3, #0
 800221a:	d021      	beq.n	8002260 <EXTI0_IRQHandler+0x54>
		centre_0(south_front);
 800221c:	2005      	movs	r0, #5
 800221e:	f7ff fe87 	bl	8001f30 <centre_0>
		centre_0(north_front);
 8002222:	2001      	movs	r0, #1
 8002224:	f7ff fe84 	bl	8001f30 <centre_0>
		centre_0(east_front);
 8002228:	2003      	movs	r0, #3
 800222a:	f7ff fe81 	bl	8001f30 <centre_0>
		centre_0(west_front);
 800222e:	2007      	movs	r0, #7
 8002230:	f7ff fe7e 	bl	8001f30 <centre_0>
		servo_pull(south_back);
 8002234:	2006      	movs	r0, #6
 8002236:	f7ff ff23 	bl	8002080 <servo_pull>
		servo_pull(east_back);
 800223a:	2004      	movs	r0, #4
 800223c:	f7ff ff20 	bl	8002080 <servo_pull>
		servo_pull(north_back);
 8002240:	2002      	movs	r0, #2
 8002242:	f7ff ff1d 	bl	8002080 <servo_pull>
		servo_pull(west_back);
 8002246:	2008      	movs	r0, #8
 8002248:	f7ff ff1a 	bl	8002080 <servo_pull>
		HAL_Delay(0xFFFF);
 800224c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002250:	f000 fb78 	bl	8002944 <HAL_Delay>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_0);
 8002254:	4b03      	ldr	r3, [pc, #12]	; (8002264 <EXTI0_IRQHandler+0x58>)
 8002256:	2201      	movs	r2, #1
 8002258:	615a      	str	r2, [r3, #20]
		HAL_GPIO_EXTI_Callback(GPIO_PIN_0);
 800225a:	2001      	movs	r0, #1
 800225c:	f000 fe50 	bl	8002f00 <HAL_GPIO_EXTI_Callback>
  /* USER CODE END EXTI0_IRQn 0 */
//  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002260:	bf00      	nop
 8002262:	bd80      	pop	{r7, pc}
 8002264:	40010400 	.word	0x40010400

08002268 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800226c:	bf00      	nop
 800226e:	46bd      	mov	sp, r7
 8002270:	bc80      	pop	{r7}
 8002272:	4770      	bx	lr

08002274 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b08e      	sub	sp, #56	; 0x38
 8002278:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800227a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800227e:	2200      	movs	r2, #0
 8002280:	601a      	str	r2, [r3, #0]
 8002282:	605a      	str	r2, [r3, #4]
 8002284:	609a      	str	r2, [r3, #8]
 8002286:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002288:	f107 0320 	add.w	r3, r7, #32
 800228c:	2200      	movs	r2, #0
 800228e:	601a      	str	r2, [r3, #0]
 8002290:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002292:	1d3b      	adds	r3, r7, #4
 8002294:	2200      	movs	r2, #0
 8002296:	601a      	str	r2, [r3, #0]
 8002298:	605a      	str	r2, [r3, #4]
 800229a:	609a      	str	r2, [r3, #8]
 800229c:	60da      	str	r2, [r3, #12]
 800229e:	611a      	str	r2, [r3, #16]
 80022a0:	615a      	str	r2, [r3, #20]
 80022a2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80022a4:	4b2d      	ldr	r3, [pc, #180]	; (800235c <MX_TIM2_Init+0xe8>)
 80022a6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80022aa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1200-1;
 80022ac:	4b2b      	ldr	r3, [pc, #172]	; (800235c <MX_TIM2_Init+0xe8>)
 80022ae:	f240 42af 	movw	r2, #1199	; 0x4af
 80022b2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022b4:	4b29      	ldr	r3, [pc, #164]	; (800235c <MX_TIM2_Init+0xe8>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1200-1;
 80022ba:	4b28      	ldr	r3, [pc, #160]	; (800235c <MX_TIM2_Init+0xe8>)
 80022bc:	f240 42af 	movw	r2, #1199	; 0x4af
 80022c0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022c2:	4b26      	ldr	r3, [pc, #152]	; (800235c <MX_TIM2_Init+0xe8>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022c8:	4b24      	ldr	r3, [pc, #144]	; (800235c <MX_TIM2_Init+0xe8>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80022ce:	4823      	ldr	r0, [pc, #140]	; (800235c <MX_TIM2_Init+0xe8>)
 80022d0:	f001 fa87 	bl	80037e2 <HAL_TIM_Base_Init>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d001      	beq.n	80022de <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80022da:	f7fe fc2e 	bl	8000b3a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022e2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80022e4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80022e8:	4619      	mov	r1, r3
 80022ea:	481c      	ldr	r0, [pc, #112]	; (800235c <MX_TIM2_Init+0xe8>)
 80022ec:	f001 fc98 	bl	8003c20 <HAL_TIM_ConfigClockSource>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d001      	beq.n	80022fa <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80022f6:	f7fe fc20 	bl	8000b3a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80022fa:	4818      	ldr	r0, [pc, #96]	; (800235c <MX_TIM2_Init+0xe8>)
 80022fc:	f001 fac0 	bl	8003880 <HAL_TIM_PWM_Init>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d001      	beq.n	800230a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8002306:	f7fe fc18 	bl	8000b3a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800230a:	2300      	movs	r3, #0
 800230c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800230e:	2300      	movs	r3, #0
 8002310:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002312:	f107 0320 	add.w	r3, r7, #32
 8002316:	4619      	mov	r1, r3
 8002318:	4810      	ldr	r0, [pc, #64]	; (800235c <MX_TIM2_Init+0xe8>)
 800231a:	f002 f825 	bl	8004368 <HAL_TIMEx_MasterConfigSynchronization>
 800231e:	4603      	mov	r3, r0
 8002320:	2b00      	cmp	r3, #0
 8002322:	d001      	beq.n	8002328 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8002324:	f7fe fc09 	bl	8000b3a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002328:	2360      	movs	r3, #96	; 0x60
 800232a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 30;
 800232c:	231e      	movs	r3, #30
 800232e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002330:	2300      	movs	r3, #0
 8002332:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002334:	2300      	movs	r3, #0
 8002336:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002338:	1d3b      	adds	r3, r7, #4
 800233a:	2208      	movs	r2, #8
 800233c:	4619      	mov	r1, r3
 800233e:	4807      	ldr	r0, [pc, #28]	; (800235c <MX_TIM2_Init+0xe8>)
 8002340:	f001 fbb0 	bl	8003aa4 <HAL_TIM_PWM_ConfigChannel>
 8002344:	4603      	mov	r3, r0
 8002346:	2b00      	cmp	r3, #0
 8002348:	d001      	beq.n	800234e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800234a:	f7fe fbf6 	bl	8000b3a <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800234e:	4803      	ldr	r0, [pc, #12]	; (800235c <MX_TIM2_Init+0xe8>)
 8002350:	f000 f970 	bl	8002634 <HAL_TIM_MspPostInit>

}
 8002354:	bf00      	nop
 8002356:	3738      	adds	r7, #56	; 0x38
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	200001a0 	.word	0x200001a0

08002360 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b08e      	sub	sp, #56	; 0x38
 8002364:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002366:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800236a:	2200      	movs	r2, #0
 800236c:	601a      	str	r2, [r3, #0]
 800236e:	605a      	str	r2, [r3, #4]
 8002370:	609a      	str	r2, [r3, #8]
 8002372:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002374:	f107 0320 	add.w	r3, r7, #32
 8002378:	2200      	movs	r2, #0
 800237a:	601a      	str	r2, [r3, #0]
 800237c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800237e:	1d3b      	adds	r3, r7, #4
 8002380:	2200      	movs	r2, #0
 8002382:	601a      	str	r2, [r3, #0]
 8002384:	605a      	str	r2, [r3, #4]
 8002386:	609a      	str	r2, [r3, #8]
 8002388:	60da      	str	r2, [r3, #12]
 800238a:	611a      	str	r2, [r3, #16]
 800238c:	615a      	str	r2, [r3, #20]
 800238e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002390:	4b3d      	ldr	r3, [pc, #244]	; (8002488 <MX_TIM3_Init+0x128>)
 8002392:	4a3e      	ldr	r2, [pc, #248]	; (800248c <MX_TIM3_Init+0x12c>)
 8002394:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1200-1;
 8002396:	4b3c      	ldr	r3, [pc, #240]	; (8002488 <MX_TIM3_Init+0x128>)
 8002398:	f240 42af 	movw	r2, #1199	; 0x4af
 800239c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800239e:	4b3a      	ldr	r3, [pc, #232]	; (8002488 <MX_TIM3_Init+0x128>)
 80023a0:	2200      	movs	r2, #0
 80023a2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1200-1;
 80023a4:	4b38      	ldr	r3, [pc, #224]	; (8002488 <MX_TIM3_Init+0x128>)
 80023a6:	f240 42af 	movw	r2, #1199	; 0x4af
 80023aa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023ac:	4b36      	ldr	r3, [pc, #216]	; (8002488 <MX_TIM3_Init+0x128>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023b2:	4b35      	ldr	r3, [pc, #212]	; (8002488 <MX_TIM3_Init+0x128>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80023b8:	4833      	ldr	r0, [pc, #204]	; (8002488 <MX_TIM3_Init+0x128>)
 80023ba:	f001 fa12 	bl	80037e2 <HAL_TIM_Base_Init>
 80023be:	4603      	mov	r3, r0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d001      	beq.n	80023c8 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80023c4:	f7fe fbb9 	bl	8000b3a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023cc:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80023ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80023d2:	4619      	mov	r1, r3
 80023d4:	482c      	ldr	r0, [pc, #176]	; (8002488 <MX_TIM3_Init+0x128>)
 80023d6:	f001 fc23 	bl	8003c20 <HAL_TIM_ConfigClockSource>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d001      	beq.n	80023e4 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80023e0:	f7fe fbab 	bl	8000b3a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80023e4:	4828      	ldr	r0, [pc, #160]	; (8002488 <MX_TIM3_Init+0x128>)
 80023e6:	f001 fa4b 	bl	8003880 <HAL_TIM_PWM_Init>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d001      	beq.n	80023f4 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80023f0:	f7fe fba3 	bl	8000b3a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023f4:	2300      	movs	r3, #0
 80023f6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023f8:	2300      	movs	r3, #0
 80023fa:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80023fc:	f107 0320 	add.w	r3, r7, #32
 8002400:	4619      	mov	r1, r3
 8002402:	4821      	ldr	r0, [pc, #132]	; (8002488 <MX_TIM3_Init+0x128>)
 8002404:	f001 ffb0 	bl	8004368 <HAL_TIMEx_MasterConfigSynchronization>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d001      	beq.n	8002412 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800240e:	f7fe fb94 	bl	8000b3a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002412:	2360      	movs	r3, #96	; 0x60
 8002414:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 28;
 8002416:	231c      	movs	r3, #28
 8002418:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800241a:	2300      	movs	r3, #0
 800241c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800241e:	2300      	movs	r3, #0
 8002420:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002422:	1d3b      	adds	r3, r7, #4
 8002424:	2200      	movs	r2, #0
 8002426:	4619      	mov	r1, r3
 8002428:	4817      	ldr	r0, [pc, #92]	; (8002488 <MX_TIM3_Init+0x128>)
 800242a:	f001 fb3b 	bl	8003aa4 <HAL_TIM_PWM_ConfigChannel>
 800242e:	4603      	mov	r3, r0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d001      	beq.n	8002438 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8002434:	f7fe fb81 	bl	8000b3a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002438:	1d3b      	adds	r3, r7, #4
 800243a:	2204      	movs	r2, #4
 800243c:	4619      	mov	r1, r3
 800243e:	4812      	ldr	r0, [pc, #72]	; (8002488 <MX_TIM3_Init+0x128>)
 8002440:	f001 fb30 	bl	8003aa4 <HAL_TIM_PWM_ConfigChannel>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d001      	beq.n	800244e <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 800244a:	f7fe fb76 	bl	8000b3a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800244e:	1d3b      	adds	r3, r7, #4
 8002450:	2208      	movs	r2, #8
 8002452:	4619      	mov	r1, r3
 8002454:	480c      	ldr	r0, [pc, #48]	; (8002488 <MX_TIM3_Init+0x128>)
 8002456:	f001 fb25 	bl	8003aa4 <HAL_TIM_PWM_ConfigChannel>
 800245a:	4603      	mov	r3, r0
 800245c:	2b00      	cmp	r3, #0
 800245e:	d001      	beq.n	8002464 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8002460:	f7fe fb6b 	bl	8000b3a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002464:	1d3b      	adds	r3, r7, #4
 8002466:	220c      	movs	r2, #12
 8002468:	4619      	mov	r1, r3
 800246a:	4807      	ldr	r0, [pc, #28]	; (8002488 <MX_TIM3_Init+0x128>)
 800246c:	f001 fb1a 	bl	8003aa4 <HAL_TIM_PWM_ConfigChannel>
 8002470:	4603      	mov	r3, r0
 8002472:	2b00      	cmp	r3, #0
 8002474:	d001      	beq.n	800247a <MX_TIM3_Init+0x11a>
  {
    Error_Handler();
 8002476:	f7fe fb60 	bl	8000b3a <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800247a:	4803      	ldr	r0, [pc, #12]	; (8002488 <MX_TIM3_Init+0x128>)
 800247c:	f000 f8da 	bl	8002634 <HAL_TIM_MspPostInit>

}
 8002480:	bf00      	nop
 8002482:	3738      	adds	r7, #56	; 0x38
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}
 8002488:	200001e8 	.word	0x200001e8
 800248c:	40000400 	.word	0x40000400

08002490 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b08e      	sub	sp, #56	; 0x38
 8002494:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002496:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800249a:	2200      	movs	r2, #0
 800249c:	601a      	str	r2, [r3, #0]
 800249e:	605a      	str	r2, [r3, #4]
 80024a0:	609a      	str	r2, [r3, #8]
 80024a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024a4:	f107 0320 	add.w	r3, r7, #32
 80024a8:	2200      	movs	r2, #0
 80024aa:	601a      	str	r2, [r3, #0]
 80024ac:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80024ae:	1d3b      	adds	r3, r7, #4
 80024b0:	2200      	movs	r2, #0
 80024b2:	601a      	str	r2, [r3, #0]
 80024b4:	605a      	str	r2, [r3, #4]
 80024b6:	609a      	str	r2, [r3, #8]
 80024b8:	60da      	str	r2, [r3, #12]
 80024ba:	611a      	str	r2, [r3, #16]
 80024bc:	615a      	str	r2, [r3, #20]
 80024be:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80024c0:	4b38      	ldr	r3, [pc, #224]	; (80025a4 <MX_TIM4_Init+0x114>)
 80024c2:	4a39      	ldr	r2, [pc, #228]	; (80025a8 <MX_TIM4_Init+0x118>)
 80024c4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1200-1;
 80024c6:	4b37      	ldr	r3, [pc, #220]	; (80025a4 <MX_TIM4_Init+0x114>)
 80024c8:	f240 42af 	movw	r2, #1199	; 0x4af
 80024cc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024ce:	4b35      	ldr	r3, [pc, #212]	; (80025a4 <MX_TIM4_Init+0x114>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1200-1;
 80024d4:	4b33      	ldr	r3, [pc, #204]	; (80025a4 <MX_TIM4_Init+0x114>)
 80024d6:	f240 42af 	movw	r2, #1199	; 0x4af
 80024da:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024dc:	4b31      	ldr	r3, [pc, #196]	; (80025a4 <MX_TIM4_Init+0x114>)
 80024de:	2200      	movs	r2, #0
 80024e0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024e2:	4b30      	ldr	r3, [pc, #192]	; (80025a4 <MX_TIM4_Init+0x114>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80024e8:	482e      	ldr	r0, [pc, #184]	; (80025a4 <MX_TIM4_Init+0x114>)
 80024ea:	f001 f97a 	bl	80037e2 <HAL_TIM_Base_Init>
 80024ee:	4603      	mov	r3, r0
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d001      	beq.n	80024f8 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 80024f4:	f7fe fb21 	bl	8000b3a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024fc:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80024fe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002502:	4619      	mov	r1, r3
 8002504:	4827      	ldr	r0, [pc, #156]	; (80025a4 <MX_TIM4_Init+0x114>)
 8002506:	f001 fb8b 	bl	8003c20 <HAL_TIM_ConfigClockSource>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d001      	beq.n	8002514 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8002510:	f7fe fb13 	bl	8000b3a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002514:	4823      	ldr	r0, [pc, #140]	; (80025a4 <MX_TIM4_Init+0x114>)
 8002516:	f001 f9b3 	bl	8003880 <HAL_TIM_PWM_Init>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d001      	beq.n	8002524 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8002520:	f7fe fb0b 	bl	8000b3a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002524:	2300      	movs	r3, #0
 8002526:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002528:	2300      	movs	r3, #0
 800252a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800252c:	f107 0320 	add.w	r3, r7, #32
 8002530:	4619      	mov	r1, r3
 8002532:	481c      	ldr	r0, [pc, #112]	; (80025a4 <MX_TIM4_Init+0x114>)
 8002534:	f001 ff18 	bl	8004368 <HAL_TIMEx_MasterConfigSynchronization>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800253e:	f7fe fafc 	bl	8000b3a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002542:	2360      	movs	r3, #96	; 0x60
 8002544:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 28;
 8002546:	231c      	movs	r3, #28
 8002548:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800254a:	2300      	movs	r3, #0
 800254c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800254e:	2300      	movs	r3, #0
 8002550:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002552:	1d3b      	adds	r3, r7, #4
 8002554:	2200      	movs	r2, #0
 8002556:	4619      	mov	r1, r3
 8002558:	4812      	ldr	r0, [pc, #72]	; (80025a4 <MX_TIM4_Init+0x114>)
 800255a:	f001 faa3 	bl	8003aa4 <HAL_TIM_PWM_ConfigChannel>
 800255e:	4603      	mov	r3, r0
 8002560:	2b00      	cmp	r3, #0
 8002562:	d001      	beq.n	8002568 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8002564:	f7fe fae9 	bl	8000b3a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002568:	1d3b      	adds	r3, r7, #4
 800256a:	2208      	movs	r2, #8
 800256c:	4619      	mov	r1, r3
 800256e:	480d      	ldr	r0, [pc, #52]	; (80025a4 <MX_TIM4_Init+0x114>)
 8002570:	f001 fa98 	bl	8003aa4 <HAL_TIM_PWM_ConfigChannel>
 8002574:	4603      	mov	r3, r0
 8002576:	2b00      	cmp	r3, #0
 8002578:	d001      	beq.n	800257e <MX_TIM4_Init+0xee>
  {
    Error_Handler();
 800257a:	f7fe fade 	bl	8000b3a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800257e:	1d3b      	adds	r3, r7, #4
 8002580:	220c      	movs	r2, #12
 8002582:	4619      	mov	r1, r3
 8002584:	4807      	ldr	r0, [pc, #28]	; (80025a4 <MX_TIM4_Init+0x114>)
 8002586:	f001 fa8d 	bl	8003aa4 <HAL_TIM_PWM_ConfigChannel>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d001      	beq.n	8002594 <MX_TIM4_Init+0x104>
  {
    Error_Handler();
 8002590:	f7fe fad3 	bl	8000b3a <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002594:	4803      	ldr	r0, [pc, #12]	; (80025a4 <MX_TIM4_Init+0x114>)
 8002596:	f000 f84d 	bl	8002634 <HAL_TIM_MspPostInit>

}
 800259a:	bf00      	nop
 800259c:	3738      	adds	r7, #56	; 0x38
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	20000230 	.word	0x20000230
 80025a8:	40000800 	.word	0x40000800

080025ac <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b087      	sub	sp, #28
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025bc:	d10c      	bne.n	80025d8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80025be:	4b1a      	ldr	r3, [pc, #104]	; (8002628 <HAL_TIM_Base_MspInit+0x7c>)
 80025c0:	69db      	ldr	r3, [r3, #28]
 80025c2:	4a19      	ldr	r2, [pc, #100]	; (8002628 <HAL_TIM_Base_MspInit+0x7c>)
 80025c4:	f043 0301 	orr.w	r3, r3, #1
 80025c8:	61d3      	str	r3, [r2, #28]
 80025ca:	4b17      	ldr	r3, [pc, #92]	; (8002628 <HAL_TIM_Base_MspInit+0x7c>)
 80025cc:	69db      	ldr	r3, [r3, #28]
 80025ce:	f003 0301 	and.w	r3, r3, #1
 80025d2:	617b      	str	r3, [r7, #20]
 80025d4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80025d6:	e022      	b.n	800261e <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM3)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4a13      	ldr	r2, [pc, #76]	; (800262c <HAL_TIM_Base_MspInit+0x80>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d10c      	bne.n	80025fc <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80025e2:	4b11      	ldr	r3, [pc, #68]	; (8002628 <HAL_TIM_Base_MspInit+0x7c>)
 80025e4:	69db      	ldr	r3, [r3, #28]
 80025e6:	4a10      	ldr	r2, [pc, #64]	; (8002628 <HAL_TIM_Base_MspInit+0x7c>)
 80025e8:	f043 0302 	orr.w	r3, r3, #2
 80025ec:	61d3      	str	r3, [r2, #28]
 80025ee:	4b0e      	ldr	r3, [pc, #56]	; (8002628 <HAL_TIM_Base_MspInit+0x7c>)
 80025f0:	69db      	ldr	r3, [r3, #28]
 80025f2:	f003 0302 	and.w	r3, r3, #2
 80025f6:	613b      	str	r3, [r7, #16]
 80025f8:	693b      	ldr	r3, [r7, #16]
}
 80025fa:	e010      	b.n	800261e <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM4)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a0b      	ldr	r2, [pc, #44]	; (8002630 <HAL_TIM_Base_MspInit+0x84>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d10b      	bne.n	800261e <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002606:	4b08      	ldr	r3, [pc, #32]	; (8002628 <HAL_TIM_Base_MspInit+0x7c>)
 8002608:	69db      	ldr	r3, [r3, #28]
 800260a:	4a07      	ldr	r2, [pc, #28]	; (8002628 <HAL_TIM_Base_MspInit+0x7c>)
 800260c:	f043 0304 	orr.w	r3, r3, #4
 8002610:	61d3      	str	r3, [r2, #28]
 8002612:	4b05      	ldr	r3, [pc, #20]	; (8002628 <HAL_TIM_Base_MspInit+0x7c>)
 8002614:	69db      	ldr	r3, [r3, #28]
 8002616:	f003 0304 	and.w	r3, r3, #4
 800261a:	60fb      	str	r3, [r7, #12]
 800261c:	68fb      	ldr	r3, [r7, #12]
}
 800261e:	bf00      	nop
 8002620:	371c      	adds	r7, #28
 8002622:	46bd      	mov	sp, r7
 8002624:	bc80      	pop	{r7}
 8002626:	4770      	bx	lr
 8002628:	40021000 	.word	0x40021000
 800262c:	40000400 	.word	0x40000400
 8002630:	40000800 	.word	0x40000800

08002634 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b08a      	sub	sp, #40	; 0x28
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800263c:	f107 0314 	add.w	r3, r7, #20
 8002640:	2200      	movs	r2, #0
 8002642:	601a      	str	r2, [r3, #0]
 8002644:	605a      	str	r2, [r3, #4]
 8002646:	609a      	str	r2, [r3, #8]
 8002648:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM2)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002652:	d118      	bne.n	8002686 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002654:	4b35      	ldr	r3, [pc, #212]	; (800272c <HAL_TIM_MspPostInit+0xf8>)
 8002656:	699b      	ldr	r3, [r3, #24]
 8002658:	4a34      	ldr	r2, [pc, #208]	; (800272c <HAL_TIM_MspPostInit+0xf8>)
 800265a:	f043 0304 	orr.w	r3, r3, #4
 800265e:	6193      	str	r3, [r2, #24]
 8002660:	4b32      	ldr	r3, [pc, #200]	; (800272c <HAL_TIM_MspPostInit+0xf8>)
 8002662:	699b      	ldr	r3, [r3, #24]
 8002664:	f003 0304 	and.w	r3, r3, #4
 8002668:	613b      	str	r3, [r7, #16]
 800266a:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800266c:	2304      	movs	r3, #4
 800266e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002670:	2302      	movs	r3, #2
 8002672:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002674:	2302      	movs	r3, #2
 8002676:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002678:	f107 0314 	add.w	r3, r7, #20
 800267c:	4619      	mov	r1, r3
 800267e:	482c      	ldr	r0, [pc, #176]	; (8002730 <HAL_TIM_MspPostInit+0xfc>)
 8002680:	f000 fa92 	bl	8002ba8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002684:	e04e      	b.n	8002724 <HAL_TIM_MspPostInit+0xf0>
  else if(timHandle->Instance==TIM3)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a2a      	ldr	r2, [pc, #168]	; (8002734 <HAL_TIM_MspPostInit+0x100>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d12b      	bne.n	80026e8 <HAL_TIM_MspPostInit+0xb4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002690:	4b26      	ldr	r3, [pc, #152]	; (800272c <HAL_TIM_MspPostInit+0xf8>)
 8002692:	699b      	ldr	r3, [r3, #24]
 8002694:	4a25      	ldr	r2, [pc, #148]	; (800272c <HAL_TIM_MspPostInit+0xf8>)
 8002696:	f043 0310 	orr.w	r3, r3, #16
 800269a:	6193      	str	r3, [r2, #24]
 800269c:	4b23      	ldr	r3, [pc, #140]	; (800272c <HAL_TIM_MspPostInit+0xf8>)
 800269e:	699b      	ldr	r3, [r3, #24]
 80026a0:	f003 0310 	and.w	r3, r3, #16
 80026a4:	60fb      	str	r3, [r7, #12]
 80026a6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80026a8:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80026ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ae:	2302      	movs	r3, #2
 80026b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026b2:	2302      	movs	r3, #2
 80026b4:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026b6:	f107 0314 	add.w	r3, r7, #20
 80026ba:	4619      	mov	r1, r3
 80026bc:	481e      	ldr	r0, [pc, #120]	; (8002738 <HAL_TIM_MspPostInit+0x104>)
 80026be:	f000 fa73 	bl	8002ba8 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_ENABLE();
 80026c2:	4b1e      	ldr	r3, [pc, #120]	; (800273c <HAL_TIM_MspPostInit+0x108>)
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	627b      	str	r3, [r7, #36]	; 0x24
 80026c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ca:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80026ce:	627b      	str	r3, [r7, #36]	; 0x24
 80026d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026d2:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80026d6:	627b      	str	r3, [r7, #36]	; 0x24
 80026d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026da:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 80026de:	627b      	str	r3, [r7, #36]	; 0x24
 80026e0:	4a16      	ldr	r2, [pc, #88]	; (800273c <HAL_TIM_MspPostInit+0x108>)
 80026e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026e4:	6053      	str	r3, [r2, #4]
}
 80026e6:	e01d      	b.n	8002724 <HAL_TIM_MspPostInit+0xf0>
  else if(timHandle->Instance==TIM4)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a14      	ldr	r2, [pc, #80]	; (8002740 <HAL_TIM_MspPostInit+0x10c>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d118      	bne.n	8002724 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026f2:	4b0e      	ldr	r3, [pc, #56]	; (800272c <HAL_TIM_MspPostInit+0xf8>)
 80026f4:	699b      	ldr	r3, [r3, #24]
 80026f6:	4a0d      	ldr	r2, [pc, #52]	; (800272c <HAL_TIM_MspPostInit+0xf8>)
 80026f8:	f043 0308 	orr.w	r3, r3, #8
 80026fc:	6193      	str	r3, [r2, #24]
 80026fe:	4b0b      	ldr	r3, [pc, #44]	; (800272c <HAL_TIM_MspPostInit+0xf8>)
 8002700:	699b      	ldr	r3, [r3, #24]
 8002702:	f003 0308 	and.w	r3, r3, #8
 8002706:	60bb      	str	r3, [r7, #8]
 8002708:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
 800270a:	f44f 7350 	mov.w	r3, #832	; 0x340
 800270e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002710:	2302      	movs	r3, #2
 8002712:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002714:	2302      	movs	r3, #2
 8002716:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002718:	f107 0314 	add.w	r3, r7, #20
 800271c:	4619      	mov	r1, r3
 800271e:	4809      	ldr	r0, [pc, #36]	; (8002744 <HAL_TIM_MspPostInit+0x110>)
 8002720:	f000 fa42 	bl	8002ba8 <HAL_GPIO_Init>
}
 8002724:	bf00      	nop
 8002726:	3728      	adds	r7, #40	; 0x28
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}
 800272c:	40021000 	.word	0x40021000
 8002730:	40010800 	.word	0x40010800
 8002734:	40000400 	.word	0x40000400
 8002738:	40011000 	.word	0x40011000
 800273c:	40010000 	.word	0x40010000
 8002740:	40000800 	.word	0x40000800
 8002744:	40010c00 	.word	0x40010c00

08002748 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800274c:	4b11      	ldr	r3, [pc, #68]	; (8002794 <MX_USART1_UART_Init+0x4c>)
 800274e:	4a12      	ldr	r2, [pc, #72]	; (8002798 <MX_USART1_UART_Init+0x50>)
 8002750:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002752:	4b10      	ldr	r3, [pc, #64]	; (8002794 <MX_USART1_UART_Init+0x4c>)
 8002754:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002758:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800275a:	4b0e      	ldr	r3, [pc, #56]	; (8002794 <MX_USART1_UART_Init+0x4c>)
 800275c:	2200      	movs	r2, #0
 800275e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002760:	4b0c      	ldr	r3, [pc, #48]	; (8002794 <MX_USART1_UART_Init+0x4c>)
 8002762:	2200      	movs	r2, #0
 8002764:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002766:	4b0b      	ldr	r3, [pc, #44]	; (8002794 <MX_USART1_UART_Init+0x4c>)
 8002768:	2200      	movs	r2, #0
 800276a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800276c:	4b09      	ldr	r3, [pc, #36]	; (8002794 <MX_USART1_UART_Init+0x4c>)
 800276e:	220c      	movs	r2, #12
 8002770:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002772:	4b08      	ldr	r3, [pc, #32]	; (8002794 <MX_USART1_UART_Init+0x4c>)
 8002774:	2200      	movs	r2, #0
 8002776:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002778:	4b06      	ldr	r3, [pc, #24]	; (8002794 <MX_USART1_UART_Init+0x4c>)
 800277a:	2200      	movs	r2, #0
 800277c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800277e:	4805      	ldr	r0, [pc, #20]	; (8002794 <MX_USART1_UART_Init+0x4c>)
 8002780:	f001 fe5e 	bl	8004440 <HAL_UART_Init>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d001      	beq.n	800278e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800278a:	f7fe f9d6 	bl	8000b3a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800278e:	bf00      	nop
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	20000278 	.word	0x20000278
 8002798:	40013800 	.word	0x40013800

0800279c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b088      	sub	sp, #32
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027a4:	f107 0310 	add.w	r3, r7, #16
 80027a8:	2200      	movs	r2, #0
 80027aa:	601a      	str	r2, [r3, #0]
 80027ac:	605a      	str	r2, [r3, #4]
 80027ae:	609a      	str	r2, [r3, #8]
 80027b0:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4a1c      	ldr	r2, [pc, #112]	; (8002828 <HAL_UART_MspInit+0x8c>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d131      	bne.n	8002820 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80027bc:	4b1b      	ldr	r3, [pc, #108]	; (800282c <HAL_UART_MspInit+0x90>)
 80027be:	699b      	ldr	r3, [r3, #24]
 80027c0:	4a1a      	ldr	r2, [pc, #104]	; (800282c <HAL_UART_MspInit+0x90>)
 80027c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027c6:	6193      	str	r3, [r2, #24]
 80027c8:	4b18      	ldr	r3, [pc, #96]	; (800282c <HAL_UART_MspInit+0x90>)
 80027ca:	699b      	ldr	r3, [r3, #24]
 80027cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027d0:	60fb      	str	r3, [r7, #12]
 80027d2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027d4:	4b15      	ldr	r3, [pc, #84]	; (800282c <HAL_UART_MspInit+0x90>)
 80027d6:	699b      	ldr	r3, [r3, #24]
 80027d8:	4a14      	ldr	r2, [pc, #80]	; (800282c <HAL_UART_MspInit+0x90>)
 80027da:	f043 0304 	orr.w	r3, r3, #4
 80027de:	6193      	str	r3, [r2, #24]
 80027e0:	4b12      	ldr	r3, [pc, #72]	; (800282c <HAL_UART_MspInit+0x90>)
 80027e2:	699b      	ldr	r3, [r3, #24]
 80027e4:	f003 0304 	and.w	r3, r3, #4
 80027e8:	60bb      	str	r3, [r7, #8]
 80027ea:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80027ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80027f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027f2:	2302      	movs	r3, #2
 80027f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027f6:	2303      	movs	r3, #3
 80027f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027fa:	f107 0310 	add.w	r3, r7, #16
 80027fe:	4619      	mov	r1, r3
 8002800:	480b      	ldr	r0, [pc, #44]	; (8002830 <HAL_UART_MspInit+0x94>)
 8002802:	f000 f9d1 	bl	8002ba8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002806:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800280a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800280c:	2300      	movs	r3, #0
 800280e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002810:	2300      	movs	r3, #0
 8002812:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002814:	f107 0310 	add.w	r3, r7, #16
 8002818:	4619      	mov	r1, r3
 800281a:	4805      	ldr	r0, [pc, #20]	; (8002830 <HAL_UART_MspInit+0x94>)
 800281c:	f000 f9c4 	bl	8002ba8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002820:	bf00      	nop
 8002822:	3720      	adds	r7, #32
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}
 8002828:	40013800 	.word	0x40013800
 800282c:	40021000 	.word	0x40021000
 8002830:	40010800 	.word	0x40010800

08002834 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002834:	480c      	ldr	r0, [pc, #48]	; (8002868 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002836:	490d      	ldr	r1, [pc, #52]	; (800286c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002838:	4a0d      	ldr	r2, [pc, #52]	; (8002870 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800283a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800283c:	e002      	b.n	8002844 <LoopCopyDataInit>

0800283e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800283e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002840:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002842:	3304      	adds	r3, #4

08002844 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002844:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002846:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002848:	d3f9      	bcc.n	800283e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800284a:	4a0a      	ldr	r2, [pc, #40]	; (8002874 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800284c:	4c0a      	ldr	r4, [pc, #40]	; (8002878 <LoopFillZerobss+0x22>)
  movs r3, #0
 800284e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002850:	e001      	b.n	8002856 <LoopFillZerobss>

08002852 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002852:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002854:	3204      	adds	r2, #4

08002856 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002856:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002858:	d3fb      	bcc.n	8002852 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800285a:	f7ff fd05 	bl	8002268 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800285e:	f002 f927 	bl	8004ab0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002862:	f7fe f8d5 	bl	8000a10 <main>
  bx lr
 8002866:	4770      	bx	lr
  ldr r0, =_sdata
 8002868:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800286c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8002870:	08005138 	.word	0x08005138
  ldr r2, =_sbss
 8002874:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8002878:	200002c0 	.word	0x200002c0

0800287c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800287c:	e7fe      	b.n	800287c <ADC1_2_IRQHandler>
	...

08002880 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002884:	4b08      	ldr	r3, [pc, #32]	; (80028a8 <HAL_Init+0x28>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a07      	ldr	r2, [pc, #28]	; (80028a8 <HAL_Init+0x28>)
 800288a:	f043 0310 	orr.w	r3, r3, #16
 800288e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002890:	2003      	movs	r0, #3
 8002892:	f000 f947 	bl	8002b24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002896:	200f      	movs	r0, #15
 8002898:	f000 f808 	bl	80028ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800289c:	f7ff fc5c 	bl	8002158 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028a0:	2300      	movs	r3, #0
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	bf00      	nop
 80028a8:	40022000 	.word	0x40022000

080028ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b082      	sub	sp, #8
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028b4:	4b12      	ldr	r3, [pc, #72]	; (8002900 <HAL_InitTick+0x54>)
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	4b12      	ldr	r3, [pc, #72]	; (8002904 <HAL_InitTick+0x58>)
 80028ba:	781b      	ldrb	r3, [r3, #0]
 80028bc:	4619      	mov	r1, r3
 80028be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80028c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80028c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80028ca:	4618      	mov	r0, r3
 80028cc:	f000 f95f 	bl	8002b8e <HAL_SYSTICK_Config>
 80028d0:	4603      	mov	r3, r0
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d001      	beq.n	80028da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80028d6:	2301      	movs	r3, #1
 80028d8:	e00e      	b.n	80028f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2b0f      	cmp	r3, #15
 80028de:	d80a      	bhi.n	80028f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028e0:	2200      	movs	r2, #0
 80028e2:	6879      	ldr	r1, [r7, #4]
 80028e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80028e8:	f000 f927 	bl	8002b3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80028ec:	4a06      	ldr	r2, [pc, #24]	; (8002908 <HAL_InitTick+0x5c>)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80028f2:	2300      	movs	r3, #0
 80028f4:	e000      	b.n	80028f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	3708      	adds	r7, #8
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}
 8002900:	20000000 	.word	0x20000000
 8002904:	20000008 	.word	0x20000008
 8002908:	20000004 	.word	0x20000004

0800290c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800290c:	b480      	push	{r7}
 800290e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002910:	4b05      	ldr	r3, [pc, #20]	; (8002928 <HAL_IncTick+0x1c>)
 8002912:	781b      	ldrb	r3, [r3, #0]
 8002914:	461a      	mov	r2, r3
 8002916:	4b05      	ldr	r3, [pc, #20]	; (800292c <HAL_IncTick+0x20>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4413      	add	r3, r2
 800291c:	4a03      	ldr	r2, [pc, #12]	; (800292c <HAL_IncTick+0x20>)
 800291e:	6013      	str	r3, [r2, #0]
}
 8002920:	bf00      	nop
 8002922:	46bd      	mov	sp, r7
 8002924:	bc80      	pop	{r7}
 8002926:	4770      	bx	lr
 8002928:	20000008 	.word	0x20000008
 800292c:	200002bc 	.word	0x200002bc

08002930 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002930:	b480      	push	{r7}
 8002932:	af00      	add	r7, sp, #0
  return uwTick;
 8002934:	4b02      	ldr	r3, [pc, #8]	; (8002940 <HAL_GetTick+0x10>)
 8002936:	681b      	ldr	r3, [r3, #0]
}
 8002938:	4618      	mov	r0, r3
 800293a:	46bd      	mov	sp, r7
 800293c:	bc80      	pop	{r7}
 800293e:	4770      	bx	lr
 8002940:	200002bc 	.word	0x200002bc

08002944 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800294c:	f7ff fff0 	bl	8002930 <HAL_GetTick>
 8002950:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800295c:	d005      	beq.n	800296a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800295e:	4b0a      	ldr	r3, [pc, #40]	; (8002988 <HAL_Delay+0x44>)
 8002960:	781b      	ldrb	r3, [r3, #0]
 8002962:	461a      	mov	r2, r3
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	4413      	add	r3, r2
 8002968:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800296a:	bf00      	nop
 800296c:	f7ff ffe0 	bl	8002930 <HAL_GetTick>
 8002970:	4602      	mov	r2, r0
 8002972:	68bb      	ldr	r3, [r7, #8]
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	68fa      	ldr	r2, [r7, #12]
 8002978:	429a      	cmp	r2, r3
 800297a:	d8f7      	bhi.n	800296c <HAL_Delay+0x28>
  {
  }
}
 800297c:	bf00      	nop
 800297e:	bf00      	nop
 8002980:	3710      	adds	r7, #16
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	20000008 	.word	0x20000008

0800298c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800298c:	b480      	push	{r7}
 800298e:	b085      	sub	sp, #20
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	f003 0307 	and.w	r3, r3, #7
 800299a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800299c:	4b0c      	ldr	r3, [pc, #48]	; (80029d0 <__NVIC_SetPriorityGrouping+0x44>)
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029a2:	68ba      	ldr	r2, [r7, #8]
 80029a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80029a8:	4013      	ands	r3, r2
 80029aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80029b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029be:	4a04      	ldr	r2, [pc, #16]	; (80029d0 <__NVIC_SetPriorityGrouping+0x44>)
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	60d3      	str	r3, [r2, #12]
}
 80029c4:	bf00      	nop
 80029c6:	3714      	adds	r7, #20
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bc80      	pop	{r7}
 80029cc:	4770      	bx	lr
 80029ce:	bf00      	nop
 80029d0:	e000ed00 	.word	0xe000ed00

080029d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029d4:	b480      	push	{r7}
 80029d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029d8:	4b04      	ldr	r3, [pc, #16]	; (80029ec <__NVIC_GetPriorityGrouping+0x18>)
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	0a1b      	lsrs	r3, r3, #8
 80029de:	f003 0307 	and.w	r3, r3, #7
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bc80      	pop	{r7}
 80029e8:	4770      	bx	lr
 80029ea:	bf00      	nop
 80029ec:	e000ed00 	.word	0xe000ed00

080029f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b083      	sub	sp, #12
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	4603      	mov	r3, r0
 80029f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	db0b      	blt.n	8002a1a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a02:	79fb      	ldrb	r3, [r7, #7]
 8002a04:	f003 021f 	and.w	r2, r3, #31
 8002a08:	4906      	ldr	r1, [pc, #24]	; (8002a24 <__NVIC_EnableIRQ+0x34>)
 8002a0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a0e:	095b      	lsrs	r3, r3, #5
 8002a10:	2001      	movs	r0, #1
 8002a12:	fa00 f202 	lsl.w	r2, r0, r2
 8002a16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a1a:	bf00      	nop
 8002a1c:	370c      	adds	r7, #12
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bc80      	pop	{r7}
 8002a22:	4770      	bx	lr
 8002a24:	e000e100 	.word	0xe000e100

08002a28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b083      	sub	sp, #12
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	4603      	mov	r3, r0
 8002a30:	6039      	str	r1, [r7, #0]
 8002a32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	db0a      	blt.n	8002a52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	b2da      	uxtb	r2, r3
 8002a40:	490c      	ldr	r1, [pc, #48]	; (8002a74 <__NVIC_SetPriority+0x4c>)
 8002a42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a46:	0112      	lsls	r2, r2, #4
 8002a48:	b2d2      	uxtb	r2, r2
 8002a4a:	440b      	add	r3, r1
 8002a4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a50:	e00a      	b.n	8002a68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	b2da      	uxtb	r2, r3
 8002a56:	4908      	ldr	r1, [pc, #32]	; (8002a78 <__NVIC_SetPriority+0x50>)
 8002a58:	79fb      	ldrb	r3, [r7, #7]
 8002a5a:	f003 030f 	and.w	r3, r3, #15
 8002a5e:	3b04      	subs	r3, #4
 8002a60:	0112      	lsls	r2, r2, #4
 8002a62:	b2d2      	uxtb	r2, r2
 8002a64:	440b      	add	r3, r1
 8002a66:	761a      	strb	r2, [r3, #24]
}
 8002a68:	bf00      	nop
 8002a6a:	370c      	adds	r7, #12
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bc80      	pop	{r7}
 8002a70:	4770      	bx	lr
 8002a72:	bf00      	nop
 8002a74:	e000e100 	.word	0xe000e100
 8002a78:	e000ed00 	.word	0xe000ed00

08002a7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b089      	sub	sp, #36	; 0x24
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	60f8      	str	r0, [r7, #12]
 8002a84:	60b9      	str	r1, [r7, #8]
 8002a86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	f003 0307 	and.w	r3, r3, #7
 8002a8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a90:	69fb      	ldr	r3, [r7, #28]
 8002a92:	f1c3 0307 	rsb	r3, r3, #7
 8002a96:	2b04      	cmp	r3, #4
 8002a98:	bf28      	it	cs
 8002a9a:	2304      	movcs	r3, #4
 8002a9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a9e:	69fb      	ldr	r3, [r7, #28]
 8002aa0:	3304      	adds	r3, #4
 8002aa2:	2b06      	cmp	r3, #6
 8002aa4:	d902      	bls.n	8002aac <NVIC_EncodePriority+0x30>
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	3b03      	subs	r3, #3
 8002aaa:	e000      	b.n	8002aae <NVIC_EncodePriority+0x32>
 8002aac:	2300      	movs	r3, #0
 8002aae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ab0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002ab4:	69bb      	ldr	r3, [r7, #24]
 8002ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aba:	43da      	mvns	r2, r3
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	401a      	ands	r2, r3
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ac4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	fa01 f303 	lsl.w	r3, r1, r3
 8002ace:	43d9      	mvns	r1, r3
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ad4:	4313      	orrs	r3, r2
         );
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3724      	adds	r7, #36	; 0x24
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bc80      	pop	{r7}
 8002ade:	4770      	bx	lr

08002ae0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b082      	sub	sp, #8
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	3b01      	subs	r3, #1
 8002aec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002af0:	d301      	bcc.n	8002af6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002af2:	2301      	movs	r3, #1
 8002af4:	e00f      	b.n	8002b16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002af6:	4a0a      	ldr	r2, [pc, #40]	; (8002b20 <SysTick_Config+0x40>)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	3b01      	subs	r3, #1
 8002afc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002afe:	210f      	movs	r1, #15
 8002b00:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002b04:	f7ff ff90 	bl	8002a28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b08:	4b05      	ldr	r3, [pc, #20]	; (8002b20 <SysTick_Config+0x40>)
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b0e:	4b04      	ldr	r3, [pc, #16]	; (8002b20 <SysTick_Config+0x40>)
 8002b10:	2207      	movs	r2, #7
 8002b12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b14:	2300      	movs	r3, #0
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	3708      	adds	r7, #8
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	e000e010 	.word	0xe000e010

08002b24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b082      	sub	sp, #8
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b2c:	6878      	ldr	r0, [r7, #4]
 8002b2e:	f7ff ff2d 	bl	800298c <__NVIC_SetPriorityGrouping>
}
 8002b32:	bf00      	nop
 8002b34:	3708      	adds	r7, #8
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}

08002b3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b3a:	b580      	push	{r7, lr}
 8002b3c:	b086      	sub	sp, #24
 8002b3e:	af00      	add	r7, sp, #0
 8002b40:	4603      	mov	r3, r0
 8002b42:	60b9      	str	r1, [r7, #8]
 8002b44:	607a      	str	r2, [r7, #4]
 8002b46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b4c:	f7ff ff42 	bl	80029d4 <__NVIC_GetPriorityGrouping>
 8002b50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b52:	687a      	ldr	r2, [r7, #4]
 8002b54:	68b9      	ldr	r1, [r7, #8]
 8002b56:	6978      	ldr	r0, [r7, #20]
 8002b58:	f7ff ff90 	bl	8002a7c <NVIC_EncodePriority>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b62:	4611      	mov	r1, r2
 8002b64:	4618      	mov	r0, r3
 8002b66:	f7ff ff5f 	bl	8002a28 <__NVIC_SetPriority>
}
 8002b6a:	bf00      	nop
 8002b6c:	3718      	adds	r7, #24
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}

08002b72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b72:	b580      	push	{r7, lr}
 8002b74:	b082      	sub	sp, #8
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	4603      	mov	r3, r0
 8002b7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b80:	4618      	mov	r0, r3
 8002b82:	f7ff ff35 	bl	80029f0 <__NVIC_EnableIRQ>
}
 8002b86:	bf00      	nop
 8002b88:	3708      	adds	r7, #8
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}

08002b8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b8e:	b580      	push	{r7, lr}
 8002b90:	b082      	sub	sp, #8
 8002b92:	af00      	add	r7, sp, #0
 8002b94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b96:	6878      	ldr	r0, [r7, #4]
 8002b98:	f7ff ffa2 	bl	8002ae0 <SysTick_Config>
 8002b9c:	4603      	mov	r3, r0
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	3708      	adds	r7, #8
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}
	...

08002ba8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b08b      	sub	sp, #44	; 0x2c
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
 8002bb0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bba:	e179      	b.n	8002eb0 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	69fa      	ldr	r2, [r7, #28]
 8002bcc:	4013      	ands	r3, r2
 8002bce:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002bd0:	69ba      	ldr	r2, [r7, #24]
 8002bd2:	69fb      	ldr	r3, [r7, #28]
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	f040 8168 	bne.w	8002eaa <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	4a96      	ldr	r2, [pc, #600]	; (8002e38 <HAL_GPIO_Init+0x290>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d05e      	beq.n	8002ca2 <HAL_GPIO_Init+0xfa>
 8002be4:	4a94      	ldr	r2, [pc, #592]	; (8002e38 <HAL_GPIO_Init+0x290>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d875      	bhi.n	8002cd6 <HAL_GPIO_Init+0x12e>
 8002bea:	4a94      	ldr	r2, [pc, #592]	; (8002e3c <HAL_GPIO_Init+0x294>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d058      	beq.n	8002ca2 <HAL_GPIO_Init+0xfa>
 8002bf0:	4a92      	ldr	r2, [pc, #584]	; (8002e3c <HAL_GPIO_Init+0x294>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d86f      	bhi.n	8002cd6 <HAL_GPIO_Init+0x12e>
 8002bf6:	4a92      	ldr	r2, [pc, #584]	; (8002e40 <HAL_GPIO_Init+0x298>)
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d052      	beq.n	8002ca2 <HAL_GPIO_Init+0xfa>
 8002bfc:	4a90      	ldr	r2, [pc, #576]	; (8002e40 <HAL_GPIO_Init+0x298>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d869      	bhi.n	8002cd6 <HAL_GPIO_Init+0x12e>
 8002c02:	4a90      	ldr	r2, [pc, #576]	; (8002e44 <HAL_GPIO_Init+0x29c>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d04c      	beq.n	8002ca2 <HAL_GPIO_Init+0xfa>
 8002c08:	4a8e      	ldr	r2, [pc, #568]	; (8002e44 <HAL_GPIO_Init+0x29c>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d863      	bhi.n	8002cd6 <HAL_GPIO_Init+0x12e>
 8002c0e:	4a8e      	ldr	r2, [pc, #568]	; (8002e48 <HAL_GPIO_Init+0x2a0>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d046      	beq.n	8002ca2 <HAL_GPIO_Init+0xfa>
 8002c14:	4a8c      	ldr	r2, [pc, #560]	; (8002e48 <HAL_GPIO_Init+0x2a0>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d85d      	bhi.n	8002cd6 <HAL_GPIO_Init+0x12e>
 8002c1a:	2b12      	cmp	r3, #18
 8002c1c:	d82a      	bhi.n	8002c74 <HAL_GPIO_Init+0xcc>
 8002c1e:	2b12      	cmp	r3, #18
 8002c20:	d859      	bhi.n	8002cd6 <HAL_GPIO_Init+0x12e>
 8002c22:	a201      	add	r2, pc, #4	; (adr r2, 8002c28 <HAL_GPIO_Init+0x80>)
 8002c24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c28:	08002ca3 	.word	0x08002ca3
 8002c2c:	08002c7d 	.word	0x08002c7d
 8002c30:	08002c8f 	.word	0x08002c8f
 8002c34:	08002cd1 	.word	0x08002cd1
 8002c38:	08002cd7 	.word	0x08002cd7
 8002c3c:	08002cd7 	.word	0x08002cd7
 8002c40:	08002cd7 	.word	0x08002cd7
 8002c44:	08002cd7 	.word	0x08002cd7
 8002c48:	08002cd7 	.word	0x08002cd7
 8002c4c:	08002cd7 	.word	0x08002cd7
 8002c50:	08002cd7 	.word	0x08002cd7
 8002c54:	08002cd7 	.word	0x08002cd7
 8002c58:	08002cd7 	.word	0x08002cd7
 8002c5c:	08002cd7 	.word	0x08002cd7
 8002c60:	08002cd7 	.word	0x08002cd7
 8002c64:	08002cd7 	.word	0x08002cd7
 8002c68:	08002cd7 	.word	0x08002cd7
 8002c6c:	08002c85 	.word	0x08002c85
 8002c70:	08002c99 	.word	0x08002c99
 8002c74:	4a75      	ldr	r2, [pc, #468]	; (8002e4c <HAL_GPIO_Init+0x2a4>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d013      	beq.n	8002ca2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002c7a:	e02c      	b.n	8002cd6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	68db      	ldr	r3, [r3, #12]
 8002c80:	623b      	str	r3, [r7, #32]
          break;
 8002c82:	e029      	b.n	8002cd8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	68db      	ldr	r3, [r3, #12]
 8002c88:	3304      	adds	r3, #4
 8002c8a:	623b      	str	r3, [r7, #32]
          break;
 8002c8c:	e024      	b.n	8002cd8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	68db      	ldr	r3, [r3, #12]
 8002c92:	3308      	adds	r3, #8
 8002c94:	623b      	str	r3, [r7, #32]
          break;
 8002c96:	e01f      	b.n	8002cd8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	68db      	ldr	r3, [r3, #12]
 8002c9c:	330c      	adds	r3, #12
 8002c9e:	623b      	str	r3, [r7, #32]
          break;
 8002ca0:	e01a      	b.n	8002cd8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d102      	bne.n	8002cb0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002caa:	2304      	movs	r3, #4
 8002cac:	623b      	str	r3, [r7, #32]
          break;
 8002cae:	e013      	b.n	8002cd8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	2b01      	cmp	r3, #1
 8002cb6:	d105      	bne.n	8002cc4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002cb8:	2308      	movs	r3, #8
 8002cba:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	69fa      	ldr	r2, [r7, #28]
 8002cc0:	611a      	str	r2, [r3, #16]
          break;
 8002cc2:	e009      	b.n	8002cd8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002cc4:	2308      	movs	r3, #8
 8002cc6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	69fa      	ldr	r2, [r7, #28]
 8002ccc:	615a      	str	r2, [r3, #20]
          break;
 8002cce:	e003      	b.n	8002cd8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	623b      	str	r3, [r7, #32]
          break;
 8002cd4:	e000      	b.n	8002cd8 <HAL_GPIO_Init+0x130>
          break;
 8002cd6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002cd8:	69bb      	ldr	r3, [r7, #24]
 8002cda:	2bff      	cmp	r3, #255	; 0xff
 8002cdc:	d801      	bhi.n	8002ce2 <HAL_GPIO_Init+0x13a>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	e001      	b.n	8002ce6 <HAL_GPIO_Init+0x13e>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	3304      	adds	r3, #4
 8002ce6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002ce8:	69bb      	ldr	r3, [r7, #24]
 8002cea:	2bff      	cmp	r3, #255	; 0xff
 8002cec:	d802      	bhi.n	8002cf4 <HAL_GPIO_Init+0x14c>
 8002cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf0:	009b      	lsls	r3, r3, #2
 8002cf2:	e002      	b.n	8002cfa <HAL_GPIO_Init+0x152>
 8002cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf6:	3b08      	subs	r3, #8
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	210f      	movs	r1, #15
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	fa01 f303 	lsl.w	r3, r1, r3
 8002d08:	43db      	mvns	r3, r3
 8002d0a:	401a      	ands	r2, r3
 8002d0c:	6a39      	ldr	r1, [r7, #32]
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	fa01 f303 	lsl.w	r3, r1, r3
 8002d14:	431a      	orrs	r2, r3
 8002d16:	697b      	ldr	r3, [r7, #20]
 8002d18:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	f000 80c1 	beq.w	8002eaa <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002d28:	4b49      	ldr	r3, [pc, #292]	; (8002e50 <HAL_GPIO_Init+0x2a8>)
 8002d2a:	699b      	ldr	r3, [r3, #24]
 8002d2c:	4a48      	ldr	r2, [pc, #288]	; (8002e50 <HAL_GPIO_Init+0x2a8>)
 8002d2e:	f043 0301 	orr.w	r3, r3, #1
 8002d32:	6193      	str	r3, [r2, #24]
 8002d34:	4b46      	ldr	r3, [pc, #280]	; (8002e50 <HAL_GPIO_Init+0x2a8>)
 8002d36:	699b      	ldr	r3, [r3, #24]
 8002d38:	f003 0301 	and.w	r3, r3, #1
 8002d3c:	60bb      	str	r3, [r7, #8]
 8002d3e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002d40:	4a44      	ldr	r2, [pc, #272]	; (8002e54 <HAL_GPIO_Init+0x2ac>)
 8002d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d44:	089b      	lsrs	r3, r3, #2
 8002d46:	3302      	adds	r3, #2
 8002d48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d4c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d50:	f003 0303 	and.w	r3, r3, #3
 8002d54:	009b      	lsls	r3, r3, #2
 8002d56:	220f      	movs	r2, #15
 8002d58:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5c:	43db      	mvns	r3, r3
 8002d5e:	68fa      	ldr	r2, [r7, #12]
 8002d60:	4013      	ands	r3, r2
 8002d62:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	4a3c      	ldr	r2, [pc, #240]	; (8002e58 <HAL_GPIO_Init+0x2b0>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d01f      	beq.n	8002dac <HAL_GPIO_Init+0x204>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	4a3b      	ldr	r2, [pc, #236]	; (8002e5c <HAL_GPIO_Init+0x2b4>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d019      	beq.n	8002da8 <HAL_GPIO_Init+0x200>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	4a3a      	ldr	r2, [pc, #232]	; (8002e60 <HAL_GPIO_Init+0x2b8>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d013      	beq.n	8002da4 <HAL_GPIO_Init+0x1fc>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	4a39      	ldr	r2, [pc, #228]	; (8002e64 <HAL_GPIO_Init+0x2bc>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d00d      	beq.n	8002da0 <HAL_GPIO_Init+0x1f8>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	4a38      	ldr	r2, [pc, #224]	; (8002e68 <HAL_GPIO_Init+0x2c0>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d007      	beq.n	8002d9c <HAL_GPIO_Init+0x1f4>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	4a37      	ldr	r2, [pc, #220]	; (8002e6c <HAL_GPIO_Init+0x2c4>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d101      	bne.n	8002d98 <HAL_GPIO_Init+0x1f0>
 8002d94:	2305      	movs	r3, #5
 8002d96:	e00a      	b.n	8002dae <HAL_GPIO_Init+0x206>
 8002d98:	2306      	movs	r3, #6
 8002d9a:	e008      	b.n	8002dae <HAL_GPIO_Init+0x206>
 8002d9c:	2304      	movs	r3, #4
 8002d9e:	e006      	b.n	8002dae <HAL_GPIO_Init+0x206>
 8002da0:	2303      	movs	r3, #3
 8002da2:	e004      	b.n	8002dae <HAL_GPIO_Init+0x206>
 8002da4:	2302      	movs	r3, #2
 8002da6:	e002      	b.n	8002dae <HAL_GPIO_Init+0x206>
 8002da8:	2301      	movs	r3, #1
 8002daa:	e000      	b.n	8002dae <HAL_GPIO_Init+0x206>
 8002dac:	2300      	movs	r3, #0
 8002dae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002db0:	f002 0203 	and.w	r2, r2, #3
 8002db4:	0092      	lsls	r2, r2, #2
 8002db6:	4093      	lsls	r3, r2
 8002db8:	68fa      	ldr	r2, [r7, #12]
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002dbe:	4925      	ldr	r1, [pc, #148]	; (8002e54 <HAL_GPIO_Init+0x2ac>)
 8002dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc2:	089b      	lsrs	r3, r3, #2
 8002dc4:	3302      	adds	r3, #2
 8002dc6:	68fa      	ldr	r2, [r7, #12]
 8002dc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d006      	beq.n	8002de6 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002dd8:	4b25      	ldr	r3, [pc, #148]	; (8002e70 <HAL_GPIO_Init+0x2c8>)
 8002dda:	681a      	ldr	r2, [r3, #0]
 8002ddc:	4924      	ldr	r1, [pc, #144]	; (8002e70 <HAL_GPIO_Init+0x2c8>)
 8002dde:	69bb      	ldr	r3, [r7, #24]
 8002de0:	4313      	orrs	r3, r2
 8002de2:	600b      	str	r3, [r1, #0]
 8002de4:	e006      	b.n	8002df4 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002de6:	4b22      	ldr	r3, [pc, #136]	; (8002e70 <HAL_GPIO_Init+0x2c8>)
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	69bb      	ldr	r3, [r7, #24]
 8002dec:	43db      	mvns	r3, r3
 8002dee:	4920      	ldr	r1, [pc, #128]	; (8002e70 <HAL_GPIO_Init+0x2c8>)
 8002df0:	4013      	ands	r3, r2
 8002df2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d006      	beq.n	8002e0e <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002e00:	4b1b      	ldr	r3, [pc, #108]	; (8002e70 <HAL_GPIO_Init+0x2c8>)
 8002e02:	685a      	ldr	r2, [r3, #4]
 8002e04:	491a      	ldr	r1, [pc, #104]	; (8002e70 <HAL_GPIO_Init+0x2c8>)
 8002e06:	69bb      	ldr	r3, [r7, #24]
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	604b      	str	r3, [r1, #4]
 8002e0c:	e006      	b.n	8002e1c <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002e0e:	4b18      	ldr	r3, [pc, #96]	; (8002e70 <HAL_GPIO_Init+0x2c8>)
 8002e10:	685a      	ldr	r2, [r3, #4]
 8002e12:	69bb      	ldr	r3, [r7, #24]
 8002e14:	43db      	mvns	r3, r3
 8002e16:	4916      	ldr	r1, [pc, #88]	; (8002e70 <HAL_GPIO_Init+0x2c8>)
 8002e18:	4013      	ands	r3, r2
 8002e1a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d025      	beq.n	8002e74 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002e28:	4b11      	ldr	r3, [pc, #68]	; (8002e70 <HAL_GPIO_Init+0x2c8>)
 8002e2a:	689a      	ldr	r2, [r3, #8]
 8002e2c:	4910      	ldr	r1, [pc, #64]	; (8002e70 <HAL_GPIO_Init+0x2c8>)
 8002e2e:	69bb      	ldr	r3, [r7, #24]
 8002e30:	4313      	orrs	r3, r2
 8002e32:	608b      	str	r3, [r1, #8]
 8002e34:	e025      	b.n	8002e82 <HAL_GPIO_Init+0x2da>
 8002e36:	bf00      	nop
 8002e38:	10320000 	.word	0x10320000
 8002e3c:	10310000 	.word	0x10310000
 8002e40:	10220000 	.word	0x10220000
 8002e44:	10210000 	.word	0x10210000
 8002e48:	10120000 	.word	0x10120000
 8002e4c:	10110000 	.word	0x10110000
 8002e50:	40021000 	.word	0x40021000
 8002e54:	40010000 	.word	0x40010000
 8002e58:	40010800 	.word	0x40010800
 8002e5c:	40010c00 	.word	0x40010c00
 8002e60:	40011000 	.word	0x40011000
 8002e64:	40011400 	.word	0x40011400
 8002e68:	40011800 	.word	0x40011800
 8002e6c:	40011c00 	.word	0x40011c00
 8002e70:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002e74:	4b15      	ldr	r3, [pc, #84]	; (8002ecc <HAL_GPIO_Init+0x324>)
 8002e76:	689a      	ldr	r2, [r3, #8]
 8002e78:	69bb      	ldr	r3, [r7, #24]
 8002e7a:	43db      	mvns	r3, r3
 8002e7c:	4913      	ldr	r1, [pc, #76]	; (8002ecc <HAL_GPIO_Init+0x324>)
 8002e7e:	4013      	ands	r3, r2
 8002e80:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d006      	beq.n	8002e9c <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002e8e:	4b0f      	ldr	r3, [pc, #60]	; (8002ecc <HAL_GPIO_Init+0x324>)
 8002e90:	68da      	ldr	r2, [r3, #12]
 8002e92:	490e      	ldr	r1, [pc, #56]	; (8002ecc <HAL_GPIO_Init+0x324>)
 8002e94:	69bb      	ldr	r3, [r7, #24]
 8002e96:	4313      	orrs	r3, r2
 8002e98:	60cb      	str	r3, [r1, #12]
 8002e9a:	e006      	b.n	8002eaa <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002e9c:	4b0b      	ldr	r3, [pc, #44]	; (8002ecc <HAL_GPIO_Init+0x324>)
 8002e9e:	68da      	ldr	r2, [r3, #12]
 8002ea0:	69bb      	ldr	r3, [r7, #24]
 8002ea2:	43db      	mvns	r3, r3
 8002ea4:	4909      	ldr	r1, [pc, #36]	; (8002ecc <HAL_GPIO_Init+0x324>)
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eac:	3301      	adds	r3, #1
 8002eae:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb6:	fa22 f303 	lsr.w	r3, r2, r3
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	f47f ae7e 	bne.w	8002bbc <HAL_GPIO_Init+0x14>
  }
}
 8002ec0:	bf00      	nop
 8002ec2:	bf00      	nop
 8002ec4:	372c      	adds	r7, #44	; 0x2c
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bc80      	pop	{r7}
 8002eca:	4770      	bx	lr
 8002ecc:	40010400 	.word	0x40010400

08002ed0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b083      	sub	sp, #12
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
 8002ed8:	460b      	mov	r3, r1
 8002eda:	807b      	strh	r3, [r7, #2]
 8002edc:	4613      	mov	r3, r2
 8002ede:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ee0:	787b      	ldrb	r3, [r7, #1]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d003      	beq.n	8002eee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ee6:	887a      	ldrh	r2, [r7, #2]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002eec:	e003      	b.n	8002ef6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002eee:	887b      	ldrh	r3, [r7, #2]
 8002ef0:	041a      	lsls	r2, r3, #16
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	611a      	str	r2, [r3, #16]
}
 8002ef6:	bf00      	nop
 8002ef8:	370c      	adds	r7, #12
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bc80      	pop	{r7}
 8002efe:	4770      	bx	lr

08002f00 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b083      	sub	sp, #12
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	4603      	mov	r3, r0
 8002f08:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002f0a:	bf00      	nop
 8002f0c:	370c      	adds	r7, #12
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bc80      	pop	{r7}
 8002f12:	4770      	bx	lr

08002f14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b086      	sub	sp, #24
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d101      	bne.n	8002f26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e272      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 0301 	and.w	r3, r3, #1
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	f000 8087 	beq.w	8003042 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f34:	4b92      	ldr	r3, [pc, #584]	; (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f003 030c 	and.w	r3, r3, #12
 8002f3c:	2b04      	cmp	r3, #4
 8002f3e:	d00c      	beq.n	8002f5a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002f40:	4b8f      	ldr	r3, [pc, #572]	; (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	f003 030c 	and.w	r3, r3, #12
 8002f48:	2b08      	cmp	r3, #8
 8002f4a:	d112      	bne.n	8002f72 <HAL_RCC_OscConfig+0x5e>
 8002f4c:	4b8c      	ldr	r3, [pc, #560]	; (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f58:	d10b      	bne.n	8002f72 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f5a:	4b89      	ldr	r3, [pc, #548]	; (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d06c      	beq.n	8003040 <HAL_RCC_OscConfig+0x12c>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d168      	bne.n	8003040 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e24c      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f7a:	d106      	bne.n	8002f8a <HAL_RCC_OscConfig+0x76>
 8002f7c:	4b80      	ldr	r3, [pc, #512]	; (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a7f      	ldr	r2, [pc, #508]	; (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002f82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f86:	6013      	str	r3, [r2, #0]
 8002f88:	e02e      	b.n	8002fe8 <HAL_RCC_OscConfig+0xd4>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d10c      	bne.n	8002fac <HAL_RCC_OscConfig+0x98>
 8002f92:	4b7b      	ldr	r3, [pc, #492]	; (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a7a      	ldr	r2, [pc, #488]	; (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002f98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f9c:	6013      	str	r3, [r2, #0]
 8002f9e:	4b78      	ldr	r3, [pc, #480]	; (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a77      	ldr	r2, [pc, #476]	; (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002fa4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002fa8:	6013      	str	r3, [r2, #0]
 8002faa:	e01d      	b.n	8002fe8 <HAL_RCC_OscConfig+0xd4>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002fb4:	d10c      	bne.n	8002fd0 <HAL_RCC_OscConfig+0xbc>
 8002fb6:	4b72      	ldr	r3, [pc, #456]	; (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a71      	ldr	r2, [pc, #452]	; (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002fbc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002fc0:	6013      	str	r3, [r2, #0]
 8002fc2:	4b6f      	ldr	r3, [pc, #444]	; (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a6e      	ldr	r2, [pc, #440]	; (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002fc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fcc:	6013      	str	r3, [r2, #0]
 8002fce:	e00b      	b.n	8002fe8 <HAL_RCC_OscConfig+0xd4>
 8002fd0:	4b6b      	ldr	r3, [pc, #428]	; (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a6a      	ldr	r2, [pc, #424]	; (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002fd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fda:	6013      	str	r3, [r2, #0]
 8002fdc:	4b68      	ldr	r3, [pc, #416]	; (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a67      	ldr	r2, [pc, #412]	; (8003180 <HAL_RCC_OscConfig+0x26c>)
 8002fe2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002fe6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d013      	beq.n	8003018 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ff0:	f7ff fc9e 	bl	8002930 <HAL_GetTick>
 8002ff4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ff6:	e008      	b.n	800300a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ff8:	f7ff fc9a 	bl	8002930 <HAL_GetTick>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	1ad3      	subs	r3, r2, r3
 8003002:	2b64      	cmp	r3, #100	; 0x64
 8003004:	d901      	bls.n	800300a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003006:	2303      	movs	r3, #3
 8003008:	e200      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800300a:	4b5d      	ldr	r3, [pc, #372]	; (8003180 <HAL_RCC_OscConfig+0x26c>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003012:	2b00      	cmp	r3, #0
 8003014:	d0f0      	beq.n	8002ff8 <HAL_RCC_OscConfig+0xe4>
 8003016:	e014      	b.n	8003042 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003018:	f7ff fc8a 	bl	8002930 <HAL_GetTick>
 800301c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800301e:	e008      	b.n	8003032 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003020:	f7ff fc86 	bl	8002930 <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	2b64      	cmp	r3, #100	; 0x64
 800302c:	d901      	bls.n	8003032 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800302e:	2303      	movs	r3, #3
 8003030:	e1ec      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003032:	4b53      	ldr	r3, [pc, #332]	; (8003180 <HAL_RCC_OscConfig+0x26c>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d1f0      	bne.n	8003020 <HAL_RCC_OscConfig+0x10c>
 800303e:	e000      	b.n	8003042 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003040:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0302 	and.w	r3, r3, #2
 800304a:	2b00      	cmp	r3, #0
 800304c:	d063      	beq.n	8003116 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800304e:	4b4c      	ldr	r3, [pc, #304]	; (8003180 <HAL_RCC_OscConfig+0x26c>)
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	f003 030c 	and.w	r3, r3, #12
 8003056:	2b00      	cmp	r3, #0
 8003058:	d00b      	beq.n	8003072 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800305a:	4b49      	ldr	r3, [pc, #292]	; (8003180 <HAL_RCC_OscConfig+0x26c>)
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	f003 030c 	and.w	r3, r3, #12
 8003062:	2b08      	cmp	r3, #8
 8003064:	d11c      	bne.n	80030a0 <HAL_RCC_OscConfig+0x18c>
 8003066:	4b46      	ldr	r3, [pc, #280]	; (8003180 <HAL_RCC_OscConfig+0x26c>)
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800306e:	2b00      	cmp	r3, #0
 8003070:	d116      	bne.n	80030a0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003072:	4b43      	ldr	r3, [pc, #268]	; (8003180 <HAL_RCC_OscConfig+0x26c>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 0302 	and.w	r3, r3, #2
 800307a:	2b00      	cmp	r3, #0
 800307c:	d005      	beq.n	800308a <HAL_RCC_OscConfig+0x176>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	691b      	ldr	r3, [r3, #16]
 8003082:	2b01      	cmp	r3, #1
 8003084:	d001      	beq.n	800308a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e1c0      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800308a:	4b3d      	ldr	r3, [pc, #244]	; (8003180 <HAL_RCC_OscConfig+0x26c>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	695b      	ldr	r3, [r3, #20]
 8003096:	00db      	lsls	r3, r3, #3
 8003098:	4939      	ldr	r1, [pc, #228]	; (8003180 <HAL_RCC_OscConfig+0x26c>)
 800309a:	4313      	orrs	r3, r2
 800309c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800309e:	e03a      	b.n	8003116 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	691b      	ldr	r3, [r3, #16]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d020      	beq.n	80030ea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030a8:	4b36      	ldr	r3, [pc, #216]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 80030aa:	2201      	movs	r2, #1
 80030ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ae:	f7ff fc3f 	bl	8002930 <HAL_GetTick>
 80030b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030b4:	e008      	b.n	80030c8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030b6:	f7ff fc3b 	bl	8002930 <HAL_GetTick>
 80030ba:	4602      	mov	r2, r0
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	1ad3      	subs	r3, r2, r3
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d901      	bls.n	80030c8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80030c4:	2303      	movs	r3, #3
 80030c6:	e1a1      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030c8:	4b2d      	ldr	r3, [pc, #180]	; (8003180 <HAL_RCC_OscConfig+0x26c>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f003 0302 	and.w	r3, r3, #2
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d0f0      	beq.n	80030b6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030d4:	4b2a      	ldr	r3, [pc, #168]	; (8003180 <HAL_RCC_OscConfig+0x26c>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	695b      	ldr	r3, [r3, #20]
 80030e0:	00db      	lsls	r3, r3, #3
 80030e2:	4927      	ldr	r1, [pc, #156]	; (8003180 <HAL_RCC_OscConfig+0x26c>)
 80030e4:	4313      	orrs	r3, r2
 80030e6:	600b      	str	r3, [r1, #0]
 80030e8:	e015      	b.n	8003116 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030ea:	4b26      	ldr	r3, [pc, #152]	; (8003184 <HAL_RCC_OscConfig+0x270>)
 80030ec:	2200      	movs	r2, #0
 80030ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030f0:	f7ff fc1e 	bl	8002930 <HAL_GetTick>
 80030f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030f6:	e008      	b.n	800310a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030f8:	f7ff fc1a 	bl	8002930 <HAL_GetTick>
 80030fc:	4602      	mov	r2, r0
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	1ad3      	subs	r3, r2, r3
 8003102:	2b02      	cmp	r3, #2
 8003104:	d901      	bls.n	800310a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003106:	2303      	movs	r3, #3
 8003108:	e180      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800310a:	4b1d      	ldr	r3, [pc, #116]	; (8003180 <HAL_RCC_OscConfig+0x26c>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f003 0302 	and.w	r3, r3, #2
 8003112:	2b00      	cmp	r3, #0
 8003114:	d1f0      	bne.n	80030f8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0308 	and.w	r3, r3, #8
 800311e:	2b00      	cmp	r3, #0
 8003120:	d03a      	beq.n	8003198 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	699b      	ldr	r3, [r3, #24]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d019      	beq.n	800315e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800312a:	4b17      	ldr	r3, [pc, #92]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 800312c:	2201      	movs	r2, #1
 800312e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003130:	f7ff fbfe 	bl	8002930 <HAL_GetTick>
 8003134:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003136:	e008      	b.n	800314a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003138:	f7ff fbfa 	bl	8002930 <HAL_GetTick>
 800313c:	4602      	mov	r2, r0
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	1ad3      	subs	r3, r2, r3
 8003142:	2b02      	cmp	r3, #2
 8003144:	d901      	bls.n	800314a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003146:	2303      	movs	r3, #3
 8003148:	e160      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800314a:	4b0d      	ldr	r3, [pc, #52]	; (8003180 <HAL_RCC_OscConfig+0x26c>)
 800314c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800314e:	f003 0302 	and.w	r3, r3, #2
 8003152:	2b00      	cmp	r3, #0
 8003154:	d0f0      	beq.n	8003138 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003156:	2001      	movs	r0, #1
 8003158:	f000 fad8 	bl	800370c <RCC_Delay>
 800315c:	e01c      	b.n	8003198 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800315e:	4b0a      	ldr	r3, [pc, #40]	; (8003188 <HAL_RCC_OscConfig+0x274>)
 8003160:	2200      	movs	r2, #0
 8003162:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003164:	f7ff fbe4 	bl	8002930 <HAL_GetTick>
 8003168:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800316a:	e00f      	b.n	800318c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800316c:	f7ff fbe0 	bl	8002930 <HAL_GetTick>
 8003170:	4602      	mov	r2, r0
 8003172:	693b      	ldr	r3, [r7, #16]
 8003174:	1ad3      	subs	r3, r2, r3
 8003176:	2b02      	cmp	r3, #2
 8003178:	d908      	bls.n	800318c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800317a:	2303      	movs	r3, #3
 800317c:	e146      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>
 800317e:	bf00      	nop
 8003180:	40021000 	.word	0x40021000
 8003184:	42420000 	.word	0x42420000
 8003188:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800318c:	4b92      	ldr	r3, [pc, #584]	; (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 800318e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003190:	f003 0302 	and.w	r3, r3, #2
 8003194:	2b00      	cmp	r3, #0
 8003196:	d1e9      	bne.n	800316c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f003 0304 	and.w	r3, r3, #4
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	f000 80a6 	beq.w	80032f2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031a6:	2300      	movs	r3, #0
 80031a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031aa:	4b8b      	ldr	r3, [pc, #556]	; (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 80031ac:	69db      	ldr	r3, [r3, #28]
 80031ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d10d      	bne.n	80031d2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031b6:	4b88      	ldr	r3, [pc, #544]	; (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 80031b8:	69db      	ldr	r3, [r3, #28]
 80031ba:	4a87      	ldr	r2, [pc, #540]	; (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 80031bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031c0:	61d3      	str	r3, [r2, #28]
 80031c2:	4b85      	ldr	r3, [pc, #532]	; (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 80031c4:	69db      	ldr	r3, [r3, #28]
 80031c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031ca:	60bb      	str	r3, [r7, #8]
 80031cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031ce:	2301      	movs	r3, #1
 80031d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031d2:	4b82      	ldr	r3, [pc, #520]	; (80033dc <HAL_RCC_OscConfig+0x4c8>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d118      	bne.n	8003210 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031de:	4b7f      	ldr	r3, [pc, #508]	; (80033dc <HAL_RCC_OscConfig+0x4c8>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a7e      	ldr	r2, [pc, #504]	; (80033dc <HAL_RCC_OscConfig+0x4c8>)
 80031e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031ea:	f7ff fba1 	bl	8002930 <HAL_GetTick>
 80031ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031f0:	e008      	b.n	8003204 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031f2:	f7ff fb9d 	bl	8002930 <HAL_GetTick>
 80031f6:	4602      	mov	r2, r0
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	1ad3      	subs	r3, r2, r3
 80031fc:	2b64      	cmp	r3, #100	; 0x64
 80031fe:	d901      	bls.n	8003204 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003200:	2303      	movs	r3, #3
 8003202:	e103      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003204:	4b75      	ldr	r3, [pc, #468]	; (80033dc <HAL_RCC_OscConfig+0x4c8>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800320c:	2b00      	cmp	r3, #0
 800320e:	d0f0      	beq.n	80031f2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	68db      	ldr	r3, [r3, #12]
 8003214:	2b01      	cmp	r3, #1
 8003216:	d106      	bne.n	8003226 <HAL_RCC_OscConfig+0x312>
 8003218:	4b6f      	ldr	r3, [pc, #444]	; (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 800321a:	6a1b      	ldr	r3, [r3, #32]
 800321c:	4a6e      	ldr	r2, [pc, #440]	; (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 800321e:	f043 0301 	orr.w	r3, r3, #1
 8003222:	6213      	str	r3, [r2, #32]
 8003224:	e02d      	b.n	8003282 <HAL_RCC_OscConfig+0x36e>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	68db      	ldr	r3, [r3, #12]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d10c      	bne.n	8003248 <HAL_RCC_OscConfig+0x334>
 800322e:	4b6a      	ldr	r3, [pc, #424]	; (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 8003230:	6a1b      	ldr	r3, [r3, #32]
 8003232:	4a69      	ldr	r2, [pc, #420]	; (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 8003234:	f023 0301 	bic.w	r3, r3, #1
 8003238:	6213      	str	r3, [r2, #32]
 800323a:	4b67      	ldr	r3, [pc, #412]	; (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 800323c:	6a1b      	ldr	r3, [r3, #32]
 800323e:	4a66      	ldr	r2, [pc, #408]	; (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 8003240:	f023 0304 	bic.w	r3, r3, #4
 8003244:	6213      	str	r3, [r2, #32]
 8003246:	e01c      	b.n	8003282 <HAL_RCC_OscConfig+0x36e>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	68db      	ldr	r3, [r3, #12]
 800324c:	2b05      	cmp	r3, #5
 800324e:	d10c      	bne.n	800326a <HAL_RCC_OscConfig+0x356>
 8003250:	4b61      	ldr	r3, [pc, #388]	; (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 8003252:	6a1b      	ldr	r3, [r3, #32]
 8003254:	4a60      	ldr	r2, [pc, #384]	; (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 8003256:	f043 0304 	orr.w	r3, r3, #4
 800325a:	6213      	str	r3, [r2, #32]
 800325c:	4b5e      	ldr	r3, [pc, #376]	; (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 800325e:	6a1b      	ldr	r3, [r3, #32]
 8003260:	4a5d      	ldr	r2, [pc, #372]	; (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 8003262:	f043 0301 	orr.w	r3, r3, #1
 8003266:	6213      	str	r3, [r2, #32]
 8003268:	e00b      	b.n	8003282 <HAL_RCC_OscConfig+0x36e>
 800326a:	4b5b      	ldr	r3, [pc, #364]	; (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 800326c:	6a1b      	ldr	r3, [r3, #32]
 800326e:	4a5a      	ldr	r2, [pc, #360]	; (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 8003270:	f023 0301 	bic.w	r3, r3, #1
 8003274:	6213      	str	r3, [r2, #32]
 8003276:	4b58      	ldr	r3, [pc, #352]	; (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 8003278:	6a1b      	ldr	r3, [r3, #32]
 800327a:	4a57      	ldr	r2, [pc, #348]	; (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 800327c:	f023 0304 	bic.w	r3, r3, #4
 8003280:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	68db      	ldr	r3, [r3, #12]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d015      	beq.n	80032b6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800328a:	f7ff fb51 	bl	8002930 <HAL_GetTick>
 800328e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003290:	e00a      	b.n	80032a8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003292:	f7ff fb4d 	bl	8002930 <HAL_GetTick>
 8003296:	4602      	mov	r2, r0
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	f241 3288 	movw	r2, #5000	; 0x1388
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d901      	bls.n	80032a8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80032a4:	2303      	movs	r3, #3
 80032a6:	e0b1      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032a8:	4b4b      	ldr	r3, [pc, #300]	; (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 80032aa:	6a1b      	ldr	r3, [r3, #32]
 80032ac:	f003 0302 	and.w	r3, r3, #2
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d0ee      	beq.n	8003292 <HAL_RCC_OscConfig+0x37e>
 80032b4:	e014      	b.n	80032e0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032b6:	f7ff fb3b 	bl	8002930 <HAL_GetTick>
 80032ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032bc:	e00a      	b.n	80032d4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032be:	f7ff fb37 	bl	8002930 <HAL_GetTick>
 80032c2:	4602      	mov	r2, r0
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	1ad3      	subs	r3, r2, r3
 80032c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d901      	bls.n	80032d4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80032d0:	2303      	movs	r3, #3
 80032d2:	e09b      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032d4:	4b40      	ldr	r3, [pc, #256]	; (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 80032d6:	6a1b      	ldr	r3, [r3, #32]
 80032d8:	f003 0302 	and.w	r3, r3, #2
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d1ee      	bne.n	80032be <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80032e0:	7dfb      	ldrb	r3, [r7, #23]
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d105      	bne.n	80032f2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032e6:	4b3c      	ldr	r3, [pc, #240]	; (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 80032e8:	69db      	ldr	r3, [r3, #28]
 80032ea:	4a3b      	ldr	r2, [pc, #236]	; (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 80032ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032f0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	69db      	ldr	r3, [r3, #28]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	f000 8087 	beq.w	800340a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032fc:	4b36      	ldr	r3, [pc, #216]	; (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	f003 030c 	and.w	r3, r3, #12
 8003304:	2b08      	cmp	r3, #8
 8003306:	d061      	beq.n	80033cc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	69db      	ldr	r3, [r3, #28]
 800330c:	2b02      	cmp	r3, #2
 800330e:	d146      	bne.n	800339e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003310:	4b33      	ldr	r3, [pc, #204]	; (80033e0 <HAL_RCC_OscConfig+0x4cc>)
 8003312:	2200      	movs	r2, #0
 8003314:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003316:	f7ff fb0b 	bl	8002930 <HAL_GetTick>
 800331a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800331c:	e008      	b.n	8003330 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800331e:	f7ff fb07 	bl	8002930 <HAL_GetTick>
 8003322:	4602      	mov	r2, r0
 8003324:	693b      	ldr	r3, [r7, #16]
 8003326:	1ad3      	subs	r3, r2, r3
 8003328:	2b02      	cmp	r3, #2
 800332a:	d901      	bls.n	8003330 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800332c:	2303      	movs	r3, #3
 800332e:	e06d      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003330:	4b29      	ldr	r3, [pc, #164]	; (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003338:	2b00      	cmp	r3, #0
 800333a:	d1f0      	bne.n	800331e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6a1b      	ldr	r3, [r3, #32]
 8003340:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003344:	d108      	bne.n	8003358 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003346:	4b24      	ldr	r3, [pc, #144]	; (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	4921      	ldr	r1, [pc, #132]	; (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 8003354:	4313      	orrs	r3, r2
 8003356:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003358:	4b1f      	ldr	r3, [pc, #124]	; (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6a19      	ldr	r1, [r3, #32]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003368:	430b      	orrs	r3, r1
 800336a:	491b      	ldr	r1, [pc, #108]	; (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 800336c:	4313      	orrs	r3, r2
 800336e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003370:	4b1b      	ldr	r3, [pc, #108]	; (80033e0 <HAL_RCC_OscConfig+0x4cc>)
 8003372:	2201      	movs	r2, #1
 8003374:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003376:	f7ff fadb 	bl	8002930 <HAL_GetTick>
 800337a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800337c:	e008      	b.n	8003390 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800337e:	f7ff fad7 	bl	8002930 <HAL_GetTick>
 8003382:	4602      	mov	r2, r0
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	1ad3      	subs	r3, r2, r3
 8003388:	2b02      	cmp	r3, #2
 800338a:	d901      	bls.n	8003390 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800338c:	2303      	movs	r3, #3
 800338e:	e03d      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003390:	4b11      	ldr	r3, [pc, #68]	; (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003398:	2b00      	cmp	r3, #0
 800339a:	d0f0      	beq.n	800337e <HAL_RCC_OscConfig+0x46a>
 800339c:	e035      	b.n	800340a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800339e:	4b10      	ldr	r3, [pc, #64]	; (80033e0 <HAL_RCC_OscConfig+0x4cc>)
 80033a0:	2200      	movs	r2, #0
 80033a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033a4:	f7ff fac4 	bl	8002930 <HAL_GetTick>
 80033a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033aa:	e008      	b.n	80033be <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033ac:	f7ff fac0 	bl	8002930 <HAL_GetTick>
 80033b0:	4602      	mov	r2, r0
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	1ad3      	subs	r3, r2, r3
 80033b6:	2b02      	cmp	r3, #2
 80033b8:	d901      	bls.n	80033be <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80033ba:	2303      	movs	r3, #3
 80033bc:	e026      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033be:	4b06      	ldr	r3, [pc, #24]	; (80033d8 <HAL_RCC_OscConfig+0x4c4>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d1f0      	bne.n	80033ac <HAL_RCC_OscConfig+0x498>
 80033ca:	e01e      	b.n	800340a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	69db      	ldr	r3, [r3, #28]
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d107      	bne.n	80033e4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	e019      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>
 80033d8:	40021000 	.word	0x40021000
 80033dc:	40007000 	.word	0x40007000
 80033e0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80033e4:	4b0b      	ldr	r3, [pc, #44]	; (8003414 <HAL_RCC_OscConfig+0x500>)
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6a1b      	ldr	r3, [r3, #32]
 80033f4:	429a      	cmp	r2, r3
 80033f6:	d106      	bne.n	8003406 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003402:	429a      	cmp	r2, r3
 8003404:	d001      	beq.n	800340a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e000      	b.n	800340c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800340a:	2300      	movs	r3, #0
}
 800340c:	4618      	mov	r0, r3
 800340e:	3718      	adds	r7, #24
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}
 8003414:	40021000 	.word	0x40021000

08003418 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b084      	sub	sp, #16
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
 8003420:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d101      	bne.n	800342c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	e0d0      	b.n	80035ce <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800342c:	4b6a      	ldr	r3, [pc, #424]	; (80035d8 <HAL_RCC_ClockConfig+0x1c0>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f003 0307 	and.w	r3, r3, #7
 8003434:	683a      	ldr	r2, [r7, #0]
 8003436:	429a      	cmp	r2, r3
 8003438:	d910      	bls.n	800345c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800343a:	4b67      	ldr	r3, [pc, #412]	; (80035d8 <HAL_RCC_ClockConfig+0x1c0>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f023 0207 	bic.w	r2, r3, #7
 8003442:	4965      	ldr	r1, [pc, #404]	; (80035d8 <HAL_RCC_ClockConfig+0x1c0>)
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	4313      	orrs	r3, r2
 8003448:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800344a:	4b63      	ldr	r3, [pc, #396]	; (80035d8 <HAL_RCC_ClockConfig+0x1c0>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f003 0307 	and.w	r3, r3, #7
 8003452:	683a      	ldr	r2, [r7, #0]
 8003454:	429a      	cmp	r2, r3
 8003456:	d001      	beq.n	800345c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	e0b8      	b.n	80035ce <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f003 0302 	and.w	r3, r3, #2
 8003464:	2b00      	cmp	r3, #0
 8003466:	d020      	beq.n	80034aa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f003 0304 	and.w	r3, r3, #4
 8003470:	2b00      	cmp	r3, #0
 8003472:	d005      	beq.n	8003480 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003474:	4b59      	ldr	r3, [pc, #356]	; (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	4a58      	ldr	r2, [pc, #352]	; (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 800347a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800347e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f003 0308 	and.w	r3, r3, #8
 8003488:	2b00      	cmp	r3, #0
 800348a:	d005      	beq.n	8003498 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800348c:	4b53      	ldr	r3, [pc, #332]	; (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	4a52      	ldr	r2, [pc, #328]	; (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 8003492:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003496:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003498:	4b50      	ldr	r3, [pc, #320]	; (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	494d      	ldr	r1, [pc, #308]	; (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 80034a6:	4313      	orrs	r3, r2
 80034a8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 0301 	and.w	r3, r3, #1
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d040      	beq.n	8003538 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	2b01      	cmp	r3, #1
 80034bc:	d107      	bne.n	80034ce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034be:	4b47      	ldr	r3, [pc, #284]	; (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d115      	bne.n	80034f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e07f      	b.n	80035ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	2b02      	cmp	r3, #2
 80034d4:	d107      	bne.n	80034e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034d6:	4b41      	ldr	r3, [pc, #260]	; (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d109      	bne.n	80034f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	e073      	b.n	80035ce <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034e6:	4b3d      	ldr	r3, [pc, #244]	; (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 0302 	and.w	r3, r3, #2
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d101      	bne.n	80034f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	e06b      	b.n	80035ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034f6:	4b39      	ldr	r3, [pc, #228]	; (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	f023 0203 	bic.w	r2, r3, #3
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	4936      	ldr	r1, [pc, #216]	; (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 8003504:	4313      	orrs	r3, r2
 8003506:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003508:	f7ff fa12 	bl	8002930 <HAL_GetTick>
 800350c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800350e:	e00a      	b.n	8003526 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003510:	f7ff fa0e 	bl	8002930 <HAL_GetTick>
 8003514:	4602      	mov	r2, r0
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	1ad3      	subs	r3, r2, r3
 800351a:	f241 3288 	movw	r2, #5000	; 0x1388
 800351e:	4293      	cmp	r3, r2
 8003520:	d901      	bls.n	8003526 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	e053      	b.n	80035ce <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003526:	4b2d      	ldr	r3, [pc, #180]	; (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	f003 020c 	and.w	r2, r3, #12
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	429a      	cmp	r2, r3
 8003536:	d1eb      	bne.n	8003510 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003538:	4b27      	ldr	r3, [pc, #156]	; (80035d8 <HAL_RCC_ClockConfig+0x1c0>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 0307 	and.w	r3, r3, #7
 8003540:	683a      	ldr	r2, [r7, #0]
 8003542:	429a      	cmp	r2, r3
 8003544:	d210      	bcs.n	8003568 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003546:	4b24      	ldr	r3, [pc, #144]	; (80035d8 <HAL_RCC_ClockConfig+0x1c0>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f023 0207 	bic.w	r2, r3, #7
 800354e:	4922      	ldr	r1, [pc, #136]	; (80035d8 <HAL_RCC_ClockConfig+0x1c0>)
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	4313      	orrs	r3, r2
 8003554:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003556:	4b20      	ldr	r3, [pc, #128]	; (80035d8 <HAL_RCC_ClockConfig+0x1c0>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f003 0307 	and.w	r3, r3, #7
 800355e:	683a      	ldr	r2, [r7, #0]
 8003560:	429a      	cmp	r2, r3
 8003562:	d001      	beq.n	8003568 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003564:	2301      	movs	r3, #1
 8003566:	e032      	b.n	80035ce <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f003 0304 	and.w	r3, r3, #4
 8003570:	2b00      	cmp	r3, #0
 8003572:	d008      	beq.n	8003586 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003574:	4b19      	ldr	r3, [pc, #100]	; (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	68db      	ldr	r3, [r3, #12]
 8003580:	4916      	ldr	r1, [pc, #88]	; (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 8003582:	4313      	orrs	r3, r2
 8003584:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f003 0308 	and.w	r3, r3, #8
 800358e:	2b00      	cmp	r3, #0
 8003590:	d009      	beq.n	80035a6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003592:	4b12      	ldr	r3, [pc, #72]	; (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	691b      	ldr	r3, [r3, #16]
 800359e:	00db      	lsls	r3, r3, #3
 80035a0:	490e      	ldr	r1, [pc, #56]	; (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 80035a2:	4313      	orrs	r3, r2
 80035a4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80035a6:	f000 f821 	bl	80035ec <HAL_RCC_GetSysClockFreq>
 80035aa:	4602      	mov	r2, r0
 80035ac:	4b0b      	ldr	r3, [pc, #44]	; (80035dc <HAL_RCC_ClockConfig+0x1c4>)
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	091b      	lsrs	r3, r3, #4
 80035b2:	f003 030f 	and.w	r3, r3, #15
 80035b6:	490a      	ldr	r1, [pc, #40]	; (80035e0 <HAL_RCC_ClockConfig+0x1c8>)
 80035b8:	5ccb      	ldrb	r3, [r1, r3]
 80035ba:	fa22 f303 	lsr.w	r3, r2, r3
 80035be:	4a09      	ldr	r2, [pc, #36]	; (80035e4 <HAL_RCC_ClockConfig+0x1cc>)
 80035c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80035c2:	4b09      	ldr	r3, [pc, #36]	; (80035e8 <HAL_RCC_ClockConfig+0x1d0>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4618      	mov	r0, r3
 80035c8:	f7ff f970 	bl	80028ac <HAL_InitTick>

  return HAL_OK;
 80035cc:	2300      	movs	r3, #0
}
 80035ce:	4618      	mov	r0, r3
 80035d0:	3710      	adds	r7, #16
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	bf00      	nop
 80035d8:	40022000 	.word	0x40022000
 80035dc:	40021000 	.word	0x40021000
 80035e0:	08005118 	.word	0x08005118
 80035e4:	20000000 	.word	0x20000000
 80035e8:	20000004 	.word	0x20000004

080035ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035ec:	b490      	push	{r4, r7}
 80035ee:	b08a      	sub	sp, #40	; 0x28
 80035f0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80035f2:	4b29      	ldr	r3, [pc, #164]	; (8003698 <HAL_RCC_GetSysClockFreq+0xac>)
 80035f4:	1d3c      	adds	r4, r7, #4
 80035f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80035f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80035fc:	f240 2301 	movw	r3, #513	; 0x201
 8003600:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003602:	2300      	movs	r3, #0
 8003604:	61fb      	str	r3, [r7, #28]
 8003606:	2300      	movs	r3, #0
 8003608:	61bb      	str	r3, [r7, #24]
 800360a:	2300      	movs	r3, #0
 800360c:	627b      	str	r3, [r7, #36]	; 0x24
 800360e:	2300      	movs	r3, #0
 8003610:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003612:	2300      	movs	r3, #0
 8003614:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003616:	4b21      	ldr	r3, [pc, #132]	; (800369c <HAL_RCC_GetSysClockFreq+0xb0>)
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800361c:	69fb      	ldr	r3, [r7, #28]
 800361e:	f003 030c 	and.w	r3, r3, #12
 8003622:	2b04      	cmp	r3, #4
 8003624:	d002      	beq.n	800362c <HAL_RCC_GetSysClockFreq+0x40>
 8003626:	2b08      	cmp	r3, #8
 8003628:	d003      	beq.n	8003632 <HAL_RCC_GetSysClockFreq+0x46>
 800362a:	e02b      	b.n	8003684 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800362c:	4b1c      	ldr	r3, [pc, #112]	; (80036a0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800362e:	623b      	str	r3, [r7, #32]
      break;
 8003630:	e02b      	b.n	800368a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003632:	69fb      	ldr	r3, [r7, #28]
 8003634:	0c9b      	lsrs	r3, r3, #18
 8003636:	f003 030f 	and.w	r3, r3, #15
 800363a:	3328      	adds	r3, #40	; 0x28
 800363c:	443b      	add	r3, r7
 800363e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003642:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003644:	69fb      	ldr	r3, [r7, #28]
 8003646:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800364a:	2b00      	cmp	r3, #0
 800364c:	d012      	beq.n	8003674 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800364e:	4b13      	ldr	r3, [pc, #76]	; (800369c <HAL_RCC_GetSysClockFreq+0xb0>)
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	0c5b      	lsrs	r3, r3, #17
 8003654:	f003 0301 	and.w	r3, r3, #1
 8003658:	3328      	adds	r3, #40	; 0x28
 800365a:	443b      	add	r3, r7
 800365c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003660:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	4a0e      	ldr	r2, [pc, #56]	; (80036a0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003666:	fb03 f202 	mul.w	r2, r3, r2
 800366a:	69bb      	ldr	r3, [r7, #24]
 800366c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003670:	627b      	str	r3, [r7, #36]	; 0x24
 8003672:	e004      	b.n	800367e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	4a0b      	ldr	r2, [pc, #44]	; (80036a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003678:	fb02 f303 	mul.w	r3, r2, r3
 800367c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800367e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003680:	623b      	str	r3, [r7, #32]
      break;
 8003682:	e002      	b.n	800368a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003684:	4b06      	ldr	r3, [pc, #24]	; (80036a0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003686:	623b      	str	r3, [r7, #32]
      break;
 8003688:	bf00      	nop
    }
  }
  return sysclockfreq;
 800368a:	6a3b      	ldr	r3, [r7, #32]
}
 800368c:	4618      	mov	r0, r3
 800368e:	3728      	adds	r7, #40	; 0x28
 8003690:	46bd      	mov	sp, r7
 8003692:	bc90      	pop	{r4, r7}
 8003694:	4770      	bx	lr
 8003696:	bf00      	nop
 8003698:	08004b18 	.word	0x08004b18
 800369c:	40021000 	.word	0x40021000
 80036a0:	007a1200 	.word	0x007a1200
 80036a4:	003d0900 	.word	0x003d0900

080036a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036a8:	b480      	push	{r7}
 80036aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036ac:	4b02      	ldr	r3, [pc, #8]	; (80036b8 <HAL_RCC_GetHCLKFreq+0x10>)
 80036ae:	681b      	ldr	r3, [r3, #0]
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bc80      	pop	{r7}
 80036b6:	4770      	bx	lr
 80036b8:	20000000 	.word	0x20000000

080036bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80036c0:	f7ff fff2 	bl	80036a8 <HAL_RCC_GetHCLKFreq>
 80036c4:	4602      	mov	r2, r0
 80036c6:	4b05      	ldr	r3, [pc, #20]	; (80036dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	0a1b      	lsrs	r3, r3, #8
 80036cc:	f003 0307 	and.w	r3, r3, #7
 80036d0:	4903      	ldr	r1, [pc, #12]	; (80036e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80036d2:	5ccb      	ldrb	r3, [r1, r3]
 80036d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036d8:	4618      	mov	r0, r3
 80036da:	bd80      	pop	{r7, pc}
 80036dc:	40021000 	.word	0x40021000
 80036e0:	08005128 	.word	0x08005128

080036e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80036e8:	f7ff ffde 	bl	80036a8 <HAL_RCC_GetHCLKFreq>
 80036ec:	4602      	mov	r2, r0
 80036ee:	4b05      	ldr	r3, [pc, #20]	; (8003704 <HAL_RCC_GetPCLK2Freq+0x20>)
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	0adb      	lsrs	r3, r3, #11
 80036f4:	f003 0307 	and.w	r3, r3, #7
 80036f8:	4903      	ldr	r1, [pc, #12]	; (8003708 <HAL_RCC_GetPCLK2Freq+0x24>)
 80036fa:	5ccb      	ldrb	r3, [r1, r3]
 80036fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003700:	4618      	mov	r0, r3
 8003702:	bd80      	pop	{r7, pc}
 8003704:	40021000 	.word	0x40021000
 8003708:	08005128 	.word	0x08005128

0800370c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800370c:	b480      	push	{r7}
 800370e:	b085      	sub	sp, #20
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003714:	4b0a      	ldr	r3, [pc, #40]	; (8003740 <RCC_Delay+0x34>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a0a      	ldr	r2, [pc, #40]	; (8003744 <RCC_Delay+0x38>)
 800371a:	fba2 2303 	umull	r2, r3, r2, r3
 800371e:	0a5b      	lsrs	r3, r3, #9
 8003720:	687a      	ldr	r2, [r7, #4]
 8003722:	fb02 f303 	mul.w	r3, r2, r3
 8003726:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003728:	bf00      	nop
  }
  while (Delay --);
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	1e5a      	subs	r2, r3, #1
 800372e:	60fa      	str	r2, [r7, #12]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d1f9      	bne.n	8003728 <RCC_Delay+0x1c>
}
 8003734:	bf00      	nop
 8003736:	bf00      	nop
 8003738:	3714      	adds	r7, #20
 800373a:	46bd      	mov	sp, r7
 800373c:	bc80      	pop	{r7}
 800373e:	4770      	bx	lr
 8003740:	20000000 	.word	0x20000000
 8003744:	10624dd3 	.word	0x10624dd3

08003748 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b084      	sub	sp, #16
 800374c:	af00      	add	r7, sp, #0
 800374e:	60f8      	str	r0, [r7, #12]
 8003750:	60b9      	str	r1, [r7, #8]
 8003752:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d004      	beq.n	8003764 <HAL_SRAM_Init+0x1c>
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	699b      	ldr	r3, [r3, #24]
 800375e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003762:	d101      	bne.n	8003768 <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	e038      	b.n	80037da <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800376e:	b2db      	uxtb	r3, r3
 8003770:	2b00      	cmp	r3, #0
 8003772:	d106      	bne.n	8003782 <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2200      	movs	r2, #0
 8003778:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800377c:	68f8      	ldr	r0, [r7, #12]
 800377e:	f7fc fdf9 	bl	8000374 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681a      	ldr	r2, [r3, #0]
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	3308      	adds	r3, #8
 800378a:	4619      	mov	r1, r3
 800378c:	4610      	mov	r0, r2
 800378e:	f001 f8b1 	bl	80048f4 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	6818      	ldr	r0, [r3, #0]
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	461a      	mov	r2, r3
 800379c:	68b9      	ldr	r1, [r7, #8]
 800379e:	f001 f913 	bl	80049c8 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	6858      	ldr	r0, [r3, #4]
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	689a      	ldr	r2, [r3, #8]
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037ae:	6879      	ldr	r1, [r7, #4]
 80037b0:	f001 f93e 	bl	8004a30 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	68fa      	ldr	r2, [r7, #12]
 80037ba:	6892      	ldr	r2, [r2, #8]
 80037bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	68fa      	ldr	r2, [r7, #12]
 80037c6:	6892      	ldr	r2, [r2, #8]
 80037c8:	f041 0101 	orr.w	r1, r1, #1
 80037cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2201      	movs	r2, #1
 80037d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80037d8:	2300      	movs	r3, #0
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3710      	adds	r7, #16
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}

080037e2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80037e2:	b580      	push	{r7, lr}
 80037e4:	b082      	sub	sp, #8
 80037e6:	af00      	add	r7, sp, #0
 80037e8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d101      	bne.n	80037f4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80037f0:	2301      	movs	r3, #1
 80037f2:	e041      	b.n	8003878 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d106      	bne.n	800380e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2200      	movs	r2, #0
 8003804:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003808:	6878      	ldr	r0, [r7, #4]
 800380a:	f7fe fecf 	bl	80025ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2202      	movs	r2, #2
 8003812:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	3304      	adds	r3, #4
 800381e:	4619      	mov	r1, r3
 8003820:	4610      	mov	r0, r2
 8003822:	f000 fac1 	bl	8003da8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2201      	movs	r2, #1
 800382a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2201      	movs	r2, #1
 8003832:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2201      	movs	r2, #1
 800383a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2201      	movs	r2, #1
 8003842:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2201      	movs	r2, #1
 800384a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2201      	movs	r2, #1
 8003852:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2201      	movs	r2, #1
 800385a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2201      	movs	r2, #1
 8003862:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2201      	movs	r2, #1
 800386a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2201      	movs	r2, #1
 8003872:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003876:	2300      	movs	r3, #0
}
 8003878:	4618      	mov	r0, r3
 800387a:	3708      	adds	r7, #8
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}

08003880 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b082      	sub	sp, #8
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d101      	bne.n	8003892 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	e041      	b.n	8003916 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003898:	b2db      	uxtb	r3, r3
 800389a:	2b00      	cmp	r3, #0
 800389c:	d106      	bne.n	80038ac <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2200      	movs	r2, #0
 80038a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f000 f839 	bl	800391e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2202      	movs	r2, #2
 80038b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	3304      	adds	r3, #4
 80038bc:	4619      	mov	r1, r3
 80038be:	4610      	mov	r0, r2
 80038c0:	f000 fa72 	bl	8003da8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2201      	movs	r2, #1
 80038c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2201      	movs	r2, #1
 80038d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2201      	movs	r2, #1
 80038d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2201      	movs	r2, #1
 80038e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2201      	movs	r2, #1
 80038e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2201      	movs	r2, #1
 80038f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2201      	movs	r2, #1
 80038f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2201      	movs	r2, #1
 8003900:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2201      	movs	r2, #1
 8003908:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2201      	movs	r2, #1
 8003910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003914:	2300      	movs	r3, #0
}
 8003916:	4618      	mov	r0, r3
 8003918:	3708      	adds	r7, #8
 800391a:	46bd      	mov	sp, r7
 800391c:	bd80      	pop	{r7, pc}

0800391e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800391e:	b480      	push	{r7}
 8003920:	b083      	sub	sp, #12
 8003922:	af00      	add	r7, sp, #0
 8003924:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003926:	bf00      	nop
 8003928:	370c      	adds	r7, #12
 800392a:	46bd      	mov	sp, r7
 800392c:	bc80      	pop	{r7}
 800392e:	4770      	bx	lr

08003930 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b084      	sub	sp, #16
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
 8003938:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d109      	bne.n	8003954 <HAL_TIM_PWM_Start+0x24>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003946:	b2db      	uxtb	r3, r3
 8003948:	2b01      	cmp	r3, #1
 800394a:	bf14      	ite	ne
 800394c:	2301      	movne	r3, #1
 800394e:	2300      	moveq	r3, #0
 8003950:	b2db      	uxtb	r3, r3
 8003952:	e022      	b.n	800399a <HAL_TIM_PWM_Start+0x6a>
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	2b04      	cmp	r3, #4
 8003958:	d109      	bne.n	800396e <HAL_TIM_PWM_Start+0x3e>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003960:	b2db      	uxtb	r3, r3
 8003962:	2b01      	cmp	r3, #1
 8003964:	bf14      	ite	ne
 8003966:	2301      	movne	r3, #1
 8003968:	2300      	moveq	r3, #0
 800396a:	b2db      	uxtb	r3, r3
 800396c:	e015      	b.n	800399a <HAL_TIM_PWM_Start+0x6a>
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	2b08      	cmp	r3, #8
 8003972:	d109      	bne.n	8003988 <HAL_TIM_PWM_Start+0x58>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800397a:	b2db      	uxtb	r3, r3
 800397c:	2b01      	cmp	r3, #1
 800397e:	bf14      	ite	ne
 8003980:	2301      	movne	r3, #1
 8003982:	2300      	moveq	r3, #0
 8003984:	b2db      	uxtb	r3, r3
 8003986:	e008      	b.n	800399a <HAL_TIM_PWM_Start+0x6a>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800398e:	b2db      	uxtb	r3, r3
 8003990:	2b01      	cmp	r3, #1
 8003992:	bf14      	ite	ne
 8003994:	2301      	movne	r3, #1
 8003996:	2300      	moveq	r3, #0
 8003998:	b2db      	uxtb	r3, r3
 800399a:	2b00      	cmp	r3, #0
 800399c:	d001      	beq.n	80039a2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e072      	b.n	8003a88 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d104      	bne.n	80039b2 <HAL_TIM_PWM_Start+0x82>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2202      	movs	r2, #2
 80039ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80039b0:	e013      	b.n	80039da <HAL_TIM_PWM_Start+0xaa>
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	2b04      	cmp	r3, #4
 80039b6:	d104      	bne.n	80039c2 <HAL_TIM_PWM_Start+0x92>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2202      	movs	r2, #2
 80039bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80039c0:	e00b      	b.n	80039da <HAL_TIM_PWM_Start+0xaa>
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	2b08      	cmp	r3, #8
 80039c6:	d104      	bne.n	80039d2 <HAL_TIM_PWM_Start+0xa2>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2202      	movs	r2, #2
 80039cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80039d0:	e003      	b.n	80039da <HAL_TIM_PWM_Start+0xaa>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2202      	movs	r2, #2
 80039d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	2201      	movs	r2, #1
 80039e0:	6839      	ldr	r1, [r7, #0]
 80039e2:	4618      	mov	r0, r3
 80039e4:	f000 fc9c 	bl	8004320 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a28      	ldr	r2, [pc, #160]	; (8003a90 <HAL_TIM_PWM_Start+0x160>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d004      	beq.n	80039fc <HAL_TIM_PWM_Start+0xcc>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a27      	ldr	r2, [pc, #156]	; (8003a94 <HAL_TIM_PWM_Start+0x164>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d101      	bne.n	8003a00 <HAL_TIM_PWM_Start+0xd0>
 80039fc:	2301      	movs	r3, #1
 80039fe:	e000      	b.n	8003a02 <HAL_TIM_PWM_Start+0xd2>
 8003a00:	2300      	movs	r3, #0
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d007      	beq.n	8003a16 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003a14:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a1d      	ldr	r2, [pc, #116]	; (8003a90 <HAL_TIM_PWM_Start+0x160>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d018      	beq.n	8003a52 <HAL_TIM_PWM_Start+0x122>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a1b      	ldr	r2, [pc, #108]	; (8003a94 <HAL_TIM_PWM_Start+0x164>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d013      	beq.n	8003a52 <HAL_TIM_PWM_Start+0x122>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a32:	d00e      	beq.n	8003a52 <HAL_TIM_PWM_Start+0x122>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a17      	ldr	r2, [pc, #92]	; (8003a98 <HAL_TIM_PWM_Start+0x168>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d009      	beq.n	8003a52 <HAL_TIM_PWM_Start+0x122>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a16      	ldr	r2, [pc, #88]	; (8003a9c <HAL_TIM_PWM_Start+0x16c>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d004      	beq.n	8003a52 <HAL_TIM_PWM_Start+0x122>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a14      	ldr	r2, [pc, #80]	; (8003aa0 <HAL_TIM_PWM_Start+0x170>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d111      	bne.n	8003a76 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	f003 0307 	and.w	r3, r3, #7
 8003a5c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2b06      	cmp	r3, #6
 8003a62:	d010      	beq.n	8003a86 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f042 0201 	orr.w	r2, r2, #1
 8003a72:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a74:	e007      	b.n	8003a86 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f042 0201 	orr.w	r2, r2, #1
 8003a84:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a86:	2300      	movs	r3, #0
}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	3710      	adds	r7, #16
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}
 8003a90:	40012c00 	.word	0x40012c00
 8003a94:	40013400 	.word	0x40013400
 8003a98:	40000400 	.word	0x40000400
 8003a9c:	40000800 	.word	0x40000800
 8003aa0:	40000c00 	.word	0x40000c00

08003aa4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b084      	sub	sp, #16
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	60f8      	str	r0, [r7, #12]
 8003aac:	60b9      	str	r1, [r7, #8]
 8003aae:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d101      	bne.n	8003abe <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003aba:	2302      	movs	r3, #2
 8003abc:	e0ac      	b.n	8003c18 <HAL_TIM_PWM_ConfigChannel+0x174>
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	2201      	movs	r2, #1
 8003ac2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2b0c      	cmp	r3, #12
 8003aca:	f200 809f 	bhi.w	8003c0c <HAL_TIM_PWM_ConfigChannel+0x168>
 8003ace:	a201      	add	r2, pc, #4	; (adr r2, 8003ad4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8003ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ad4:	08003b09 	.word	0x08003b09
 8003ad8:	08003c0d 	.word	0x08003c0d
 8003adc:	08003c0d 	.word	0x08003c0d
 8003ae0:	08003c0d 	.word	0x08003c0d
 8003ae4:	08003b49 	.word	0x08003b49
 8003ae8:	08003c0d 	.word	0x08003c0d
 8003aec:	08003c0d 	.word	0x08003c0d
 8003af0:	08003c0d 	.word	0x08003c0d
 8003af4:	08003b8b 	.word	0x08003b8b
 8003af8:	08003c0d 	.word	0x08003c0d
 8003afc:	08003c0d 	.word	0x08003c0d
 8003b00:	08003c0d 	.word	0x08003c0d
 8003b04:	08003bcb 	.word	0x08003bcb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	68b9      	ldr	r1, [r7, #8]
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f000 f9c4 	bl	8003e9c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	699a      	ldr	r2, [r3, #24]
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f042 0208 	orr.w	r2, r2, #8
 8003b22:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	699a      	ldr	r2, [r3, #24]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f022 0204 	bic.w	r2, r2, #4
 8003b32:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	6999      	ldr	r1, [r3, #24]
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	691a      	ldr	r2, [r3, #16]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	430a      	orrs	r2, r1
 8003b44:	619a      	str	r2, [r3, #24]
      break;
 8003b46:	e062      	b.n	8003c0e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	68b9      	ldr	r1, [r7, #8]
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f000 fa14 	bl	8003f7c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	699a      	ldr	r2, [r3, #24]
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	699a      	ldr	r2, [r3, #24]
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	6999      	ldr	r1, [r3, #24]
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	691b      	ldr	r3, [r3, #16]
 8003b7e:	021a      	lsls	r2, r3, #8
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	430a      	orrs	r2, r1
 8003b86:	619a      	str	r2, [r3, #24]
      break;
 8003b88:	e041      	b.n	8003c0e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	68b9      	ldr	r1, [r7, #8]
 8003b90:	4618      	mov	r0, r3
 8003b92:	f000 fa67 	bl	8004064 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	69da      	ldr	r2, [r3, #28]
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f042 0208 	orr.w	r2, r2, #8
 8003ba4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	69da      	ldr	r2, [r3, #28]
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f022 0204 	bic.w	r2, r2, #4
 8003bb4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	69d9      	ldr	r1, [r3, #28]
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	691a      	ldr	r2, [r3, #16]
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	430a      	orrs	r2, r1
 8003bc6:	61da      	str	r2, [r3, #28]
      break;
 8003bc8:	e021      	b.n	8003c0e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	68b9      	ldr	r1, [r7, #8]
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	f000 fabb 	bl	800414c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	69da      	ldr	r2, [r3, #28]
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003be4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	69da      	ldr	r2, [r3, #28]
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bf4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	69d9      	ldr	r1, [r3, #28]
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	691b      	ldr	r3, [r3, #16]
 8003c00:	021a      	lsls	r2, r3, #8
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	430a      	orrs	r2, r1
 8003c08:	61da      	str	r2, [r3, #28]
      break;
 8003c0a:	e000      	b.n	8003c0e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8003c0c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2200      	movs	r2, #0
 8003c12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003c16:	2300      	movs	r3, #0
}
 8003c18:	4618      	mov	r0, r3
 8003c1a:	3710      	adds	r7, #16
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	bd80      	pop	{r7, pc}

08003c20 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b084      	sub	sp, #16
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
 8003c28:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c30:	2b01      	cmp	r3, #1
 8003c32:	d101      	bne.n	8003c38 <HAL_TIM_ConfigClockSource+0x18>
 8003c34:	2302      	movs	r3, #2
 8003c36:	e0b3      	b.n	8003da0 <HAL_TIM_ConfigClockSource+0x180>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2202      	movs	r2, #2
 8003c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	689b      	ldr	r3, [r3, #8]
 8003c4e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003c56:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003c5e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	68fa      	ldr	r2, [r7, #12]
 8003c66:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c70:	d03e      	beq.n	8003cf0 <HAL_TIM_ConfigClockSource+0xd0>
 8003c72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c76:	f200 8087 	bhi.w	8003d88 <HAL_TIM_ConfigClockSource+0x168>
 8003c7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c7e:	f000 8085 	beq.w	8003d8c <HAL_TIM_ConfigClockSource+0x16c>
 8003c82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c86:	d87f      	bhi.n	8003d88 <HAL_TIM_ConfigClockSource+0x168>
 8003c88:	2b70      	cmp	r3, #112	; 0x70
 8003c8a:	d01a      	beq.n	8003cc2 <HAL_TIM_ConfigClockSource+0xa2>
 8003c8c:	2b70      	cmp	r3, #112	; 0x70
 8003c8e:	d87b      	bhi.n	8003d88 <HAL_TIM_ConfigClockSource+0x168>
 8003c90:	2b60      	cmp	r3, #96	; 0x60
 8003c92:	d050      	beq.n	8003d36 <HAL_TIM_ConfigClockSource+0x116>
 8003c94:	2b60      	cmp	r3, #96	; 0x60
 8003c96:	d877      	bhi.n	8003d88 <HAL_TIM_ConfigClockSource+0x168>
 8003c98:	2b50      	cmp	r3, #80	; 0x50
 8003c9a:	d03c      	beq.n	8003d16 <HAL_TIM_ConfigClockSource+0xf6>
 8003c9c:	2b50      	cmp	r3, #80	; 0x50
 8003c9e:	d873      	bhi.n	8003d88 <HAL_TIM_ConfigClockSource+0x168>
 8003ca0:	2b40      	cmp	r3, #64	; 0x40
 8003ca2:	d058      	beq.n	8003d56 <HAL_TIM_ConfigClockSource+0x136>
 8003ca4:	2b40      	cmp	r3, #64	; 0x40
 8003ca6:	d86f      	bhi.n	8003d88 <HAL_TIM_ConfigClockSource+0x168>
 8003ca8:	2b30      	cmp	r3, #48	; 0x30
 8003caa:	d064      	beq.n	8003d76 <HAL_TIM_ConfigClockSource+0x156>
 8003cac:	2b30      	cmp	r3, #48	; 0x30
 8003cae:	d86b      	bhi.n	8003d88 <HAL_TIM_ConfigClockSource+0x168>
 8003cb0:	2b20      	cmp	r3, #32
 8003cb2:	d060      	beq.n	8003d76 <HAL_TIM_ConfigClockSource+0x156>
 8003cb4:	2b20      	cmp	r3, #32
 8003cb6:	d867      	bhi.n	8003d88 <HAL_TIM_ConfigClockSource+0x168>
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d05c      	beq.n	8003d76 <HAL_TIM_ConfigClockSource+0x156>
 8003cbc:	2b10      	cmp	r3, #16
 8003cbe:	d05a      	beq.n	8003d76 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003cc0:	e062      	b.n	8003d88 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6818      	ldr	r0, [r3, #0]
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	6899      	ldr	r1, [r3, #8]
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	685a      	ldr	r2, [r3, #4]
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	68db      	ldr	r3, [r3, #12]
 8003cd2:	f000 fb06 	bl	80042e2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003ce4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	68fa      	ldr	r2, [r7, #12]
 8003cec:	609a      	str	r2, [r3, #8]
      break;
 8003cee:	e04e      	b.n	8003d8e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6818      	ldr	r0, [r3, #0]
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	6899      	ldr	r1, [r3, #8]
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	685a      	ldr	r2, [r3, #4]
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	68db      	ldr	r3, [r3, #12]
 8003d00:	f000 faef 	bl	80042e2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	689a      	ldr	r2, [r3, #8]
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d12:	609a      	str	r2, [r3, #8]
      break;
 8003d14:	e03b      	b.n	8003d8e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6818      	ldr	r0, [r3, #0]
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	6859      	ldr	r1, [r3, #4]
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	68db      	ldr	r3, [r3, #12]
 8003d22:	461a      	mov	r2, r3
 8003d24:	f000 fa66 	bl	80041f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	2150      	movs	r1, #80	; 0x50
 8003d2e:	4618      	mov	r0, r3
 8003d30:	f000 fabd 	bl	80042ae <TIM_ITRx_SetConfig>
      break;
 8003d34:	e02b      	b.n	8003d8e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6818      	ldr	r0, [r3, #0]
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	6859      	ldr	r1, [r3, #4]
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	68db      	ldr	r3, [r3, #12]
 8003d42:	461a      	mov	r2, r3
 8003d44:	f000 fa84 	bl	8004250 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	2160      	movs	r1, #96	; 0x60
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f000 faad 	bl	80042ae <TIM_ITRx_SetConfig>
      break;
 8003d54:	e01b      	b.n	8003d8e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6818      	ldr	r0, [r3, #0]
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	6859      	ldr	r1, [r3, #4]
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	68db      	ldr	r3, [r3, #12]
 8003d62:	461a      	mov	r2, r3
 8003d64:	f000 fa46 	bl	80041f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	2140      	movs	r1, #64	; 0x40
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f000 fa9d 	bl	80042ae <TIM_ITRx_SetConfig>
      break;
 8003d74:	e00b      	b.n	8003d8e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681a      	ldr	r2, [r3, #0]
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4619      	mov	r1, r3
 8003d80:	4610      	mov	r0, r2
 8003d82:	f000 fa94 	bl	80042ae <TIM_ITRx_SetConfig>
        break;
 8003d86:	e002      	b.n	8003d8e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003d88:	bf00      	nop
 8003d8a:	e000      	b.n	8003d8e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003d8c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2201      	movs	r2, #1
 8003d92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003d9e:	2300      	movs	r3, #0
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	3710      	adds	r7, #16
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}

08003da8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b085      	sub	sp, #20
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
 8003db0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	4a33      	ldr	r2, [pc, #204]	; (8003e88 <TIM_Base_SetConfig+0xe0>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d013      	beq.n	8003de8 <TIM_Base_SetConfig+0x40>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	4a32      	ldr	r2, [pc, #200]	; (8003e8c <TIM_Base_SetConfig+0xe4>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d00f      	beq.n	8003de8 <TIM_Base_SetConfig+0x40>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dce:	d00b      	beq.n	8003de8 <TIM_Base_SetConfig+0x40>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	4a2f      	ldr	r2, [pc, #188]	; (8003e90 <TIM_Base_SetConfig+0xe8>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d007      	beq.n	8003de8 <TIM_Base_SetConfig+0x40>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	4a2e      	ldr	r2, [pc, #184]	; (8003e94 <TIM_Base_SetConfig+0xec>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d003      	beq.n	8003de8 <TIM_Base_SetConfig+0x40>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	4a2d      	ldr	r2, [pc, #180]	; (8003e98 <TIM_Base_SetConfig+0xf0>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d108      	bne.n	8003dfa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	68fa      	ldr	r2, [r7, #12]
 8003df6:	4313      	orrs	r3, r2
 8003df8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	4a22      	ldr	r2, [pc, #136]	; (8003e88 <TIM_Base_SetConfig+0xe0>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d013      	beq.n	8003e2a <TIM_Base_SetConfig+0x82>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	4a21      	ldr	r2, [pc, #132]	; (8003e8c <TIM_Base_SetConfig+0xe4>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d00f      	beq.n	8003e2a <TIM_Base_SetConfig+0x82>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e10:	d00b      	beq.n	8003e2a <TIM_Base_SetConfig+0x82>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	4a1e      	ldr	r2, [pc, #120]	; (8003e90 <TIM_Base_SetConfig+0xe8>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d007      	beq.n	8003e2a <TIM_Base_SetConfig+0x82>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	4a1d      	ldr	r2, [pc, #116]	; (8003e94 <TIM_Base_SetConfig+0xec>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d003      	beq.n	8003e2a <TIM_Base_SetConfig+0x82>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	4a1c      	ldr	r2, [pc, #112]	; (8003e98 <TIM_Base_SetConfig+0xf0>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d108      	bne.n	8003e3c <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	68db      	ldr	r3, [r3, #12]
 8003e36:	68fa      	ldr	r2, [r7, #12]
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	695b      	ldr	r3, [r3, #20]
 8003e46:	4313      	orrs	r3, r2
 8003e48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	68fa      	ldr	r2, [r7, #12]
 8003e4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	689a      	ldr	r2, [r3, #8]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	681a      	ldr	r2, [r3, #0]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	4a09      	ldr	r2, [pc, #36]	; (8003e88 <TIM_Base_SetConfig+0xe0>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d003      	beq.n	8003e70 <TIM_Base_SetConfig+0xc8>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	4a08      	ldr	r2, [pc, #32]	; (8003e8c <TIM_Base_SetConfig+0xe4>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d103      	bne.n	8003e78 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	691a      	ldr	r2, [r3, #16]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	615a      	str	r2, [r3, #20]
}
 8003e7e:	bf00      	nop
 8003e80:	3714      	adds	r7, #20
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bc80      	pop	{r7}
 8003e86:	4770      	bx	lr
 8003e88:	40012c00 	.word	0x40012c00
 8003e8c:	40013400 	.word	0x40013400
 8003e90:	40000400 	.word	0x40000400
 8003e94:	40000800 	.word	0x40000800
 8003e98:	40000c00 	.word	0x40000c00

08003e9c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b087      	sub	sp, #28
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
 8003ea4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6a1b      	ldr	r3, [r3, #32]
 8003eaa:	f023 0201 	bic.w	r2, r3, #1
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6a1b      	ldr	r3, [r3, #32]
 8003eb6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	699b      	ldr	r3, [r3, #24]
 8003ec2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003eca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	f023 0303 	bic.w	r3, r3, #3
 8003ed2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	68fa      	ldr	r2, [r7, #12]
 8003eda:	4313      	orrs	r3, r2
 8003edc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003ede:	697b      	ldr	r3, [r7, #20]
 8003ee0:	f023 0302 	bic.w	r3, r3, #2
 8003ee4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	697a      	ldr	r2, [r7, #20]
 8003eec:	4313      	orrs	r3, r2
 8003eee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	4a20      	ldr	r2, [pc, #128]	; (8003f74 <TIM_OC1_SetConfig+0xd8>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d003      	beq.n	8003f00 <TIM_OC1_SetConfig+0x64>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	4a1f      	ldr	r2, [pc, #124]	; (8003f78 <TIM_OC1_SetConfig+0xdc>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d10c      	bne.n	8003f1a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	f023 0308 	bic.w	r3, r3, #8
 8003f06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	68db      	ldr	r3, [r3, #12]
 8003f0c:	697a      	ldr	r2, [r7, #20]
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	f023 0304 	bic.w	r3, r3, #4
 8003f18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	4a15      	ldr	r2, [pc, #84]	; (8003f74 <TIM_OC1_SetConfig+0xd8>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d003      	beq.n	8003f2a <TIM_OC1_SetConfig+0x8e>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	4a14      	ldr	r2, [pc, #80]	; (8003f78 <TIM_OC1_SetConfig+0xdc>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d111      	bne.n	8003f4e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003f30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003f38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	695b      	ldr	r3, [r3, #20]
 8003f3e:	693a      	ldr	r2, [r7, #16]
 8003f40:	4313      	orrs	r3, r2
 8003f42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	699b      	ldr	r3, [r3, #24]
 8003f48:	693a      	ldr	r2, [r7, #16]
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	693a      	ldr	r2, [r7, #16]
 8003f52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	68fa      	ldr	r2, [r7, #12]
 8003f58:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	685a      	ldr	r2, [r3, #4]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	697a      	ldr	r2, [r7, #20]
 8003f66:	621a      	str	r2, [r3, #32]
}
 8003f68:	bf00      	nop
 8003f6a:	371c      	adds	r7, #28
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bc80      	pop	{r7}
 8003f70:	4770      	bx	lr
 8003f72:	bf00      	nop
 8003f74:	40012c00 	.word	0x40012c00
 8003f78:	40013400 	.word	0x40013400

08003f7c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b087      	sub	sp, #28
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
 8003f84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6a1b      	ldr	r3, [r3, #32]
 8003f8a:	f023 0210 	bic.w	r2, r3, #16
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6a1b      	ldr	r3, [r3, #32]
 8003f96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	699b      	ldr	r3, [r3, #24]
 8003fa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003faa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fb2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	021b      	lsls	r3, r3, #8
 8003fba:	68fa      	ldr	r2, [r7, #12]
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	f023 0320 	bic.w	r3, r3, #32
 8003fc6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	689b      	ldr	r3, [r3, #8]
 8003fcc:	011b      	lsls	r3, r3, #4
 8003fce:	697a      	ldr	r2, [r7, #20]
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	4a21      	ldr	r2, [pc, #132]	; (800405c <TIM_OC2_SetConfig+0xe0>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d003      	beq.n	8003fe4 <TIM_OC2_SetConfig+0x68>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	4a20      	ldr	r2, [pc, #128]	; (8004060 <TIM_OC2_SetConfig+0xe4>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d10d      	bne.n	8004000 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003fea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	68db      	ldr	r3, [r3, #12]
 8003ff0:	011b      	lsls	r3, r3, #4
 8003ff2:	697a      	ldr	r2, [r7, #20]
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003ff8:	697b      	ldr	r3, [r7, #20]
 8003ffa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ffe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	4a16      	ldr	r2, [pc, #88]	; (800405c <TIM_OC2_SetConfig+0xe0>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d003      	beq.n	8004010 <TIM_OC2_SetConfig+0x94>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	4a15      	ldr	r2, [pc, #84]	; (8004060 <TIM_OC2_SetConfig+0xe4>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d113      	bne.n	8004038 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004016:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800401e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	695b      	ldr	r3, [r3, #20]
 8004024:	009b      	lsls	r3, r3, #2
 8004026:	693a      	ldr	r2, [r7, #16]
 8004028:	4313      	orrs	r3, r2
 800402a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	699b      	ldr	r3, [r3, #24]
 8004030:	009b      	lsls	r3, r3, #2
 8004032:	693a      	ldr	r2, [r7, #16]
 8004034:	4313      	orrs	r3, r2
 8004036:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	693a      	ldr	r2, [r7, #16]
 800403c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	68fa      	ldr	r2, [r7, #12]
 8004042:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	685a      	ldr	r2, [r3, #4]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	697a      	ldr	r2, [r7, #20]
 8004050:	621a      	str	r2, [r3, #32]
}
 8004052:	bf00      	nop
 8004054:	371c      	adds	r7, #28
 8004056:	46bd      	mov	sp, r7
 8004058:	bc80      	pop	{r7}
 800405a:	4770      	bx	lr
 800405c:	40012c00 	.word	0x40012c00
 8004060:	40013400 	.word	0x40013400

08004064 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004064:	b480      	push	{r7}
 8004066:	b087      	sub	sp, #28
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
 800406c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6a1b      	ldr	r3, [r3, #32]
 8004072:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6a1b      	ldr	r3, [r3, #32]
 800407e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	69db      	ldr	r3, [r3, #28]
 800408a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004092:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	f023 0303 	bic.w	r3, r3, #3
 800409a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	68fa      	ldr	r2, [r7, #12]
 80040a2:	4313      	orrs	r3, r2
 80040a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80040ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	689b      	ldr	r3, [r3, #8]
 80040b2:	021b      	lsls	r3, r3, #8
 80040b4:	697a      	ldr	r2, [r7, #20]
 80040b6:	4313      	orrs	r3, r2
 80040b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	4a21      	ldr	r2, [pc, #132]	; (8004144 <TIM_OC3_SetConfig+0xe0>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d003      	beq.n	80040ca <TIM_OC3_SetConfig+0x66>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	4a20      	ldr	r2, [pc, #128]	; (8004148 <TIM_OC3_SetConfig+0xe4>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d10d      	bne.n	80040e6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80040d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	68db      	ldr	r3, [r3, #12]
 80040d6:	021b      	lsls	r3, r3, #8
 80040d8:	697a      	ldr	r2, [r7, #20]
 80040da:	4313      	orrs	r3, r2
 80040dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80040e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	4a16      	ldr	r2, [pc, #88]	; (8004144 <TIM_OC3_SetConfig+0xe0>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d003      	beq.n	80040f6 <TIM_OC3_SetConfig+0x92>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	4a15      	ldr	r2, [pc, #84]	; (8004148 <TIM_OC3_SetConfig+0xe4>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d113      	bne.n	800411e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80040f6:	693b      	ldr	r3, [r7, #16]
 80040f8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80040fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004104:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	695b      	ldr	r3, [r3, #20]
 800410a:	011b      	lsls	r3, r3, #4
 800410c:	693a      	ldr	r2, [r7, #16]
 800410e:	4313      	orrs	r3, r2
 8004110:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	699b      	ldr	r3, [r3, #24]
 8004116:	011b      	lsls	r3, r3, #4
 8004118:	693a      	ldr	r2, [r7, #16]
 800411a:	4313      	orrs	r3, r2
 800411c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	693a      	ldr	r2, [r7, #16]
 8004122:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	68fa      	ldr	r2, [r7, #12]
 8004128:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	685a      	ldr	r2, [r3, #4]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	697a      	ldr	r2, [r7, #20]
 8004136:	621a      	str	r2, [r3, #32]
}
 8004138:	bf00      	nop
 800413a:	371c      	adds	r7, #28
 800413c:	46bd      	mov	sp, r7
 800413e:	bc80      	pop	{r7}
 8004140:	4770      	bx	lr
 8004142:	bf00      	nop
 8004144:	40012c00 	.word	0x40012c00
 8004148:	40013400 	.word	0x40013400

0800414c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800414c:	b480      	push	{r7}
 800414e:	b087      	sub	sp, #28
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
 8004154:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6a1b      	ldr	r3, [r3, #32]
 800415a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6a1b      	ldr	r3, [r3, #32]
 8004166:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	69db      	ldr	r3, [r3, #28]
 8004172:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800417a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004182:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	021b      	lsls	r3, r3, #8
 800418a:	68fa      	ldr	r2, [r7, #12]
 800418c:	4313      	orrs	r3, r2
 800418e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004190:	693b      	ldr	r3, [r7, #16]
 8004192:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004196:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	031b      	lsls	r3, r3, #12
 800419e:	693a      	ldr	r2, [r7, #16]
 80041a0:	4313      	orrs	r3, r2
 80041a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	4a11      	ldr	r2, [pc, #68]	; (80041ec <TIM_OC4_SetConfig+0xa0>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d003      	beq.n	80041b4 <TIM_OC4_SetConfig+0x68>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	4a10      	ldr	r2, [pc, #64]	; (80041f0 <TIM_OC4_SetConfig+0xa4>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d109      	bne.n	80041c8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80041ba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	695b      	ldr	r3, [r3, #20]
 80041c0:	019b      	lsls	r3, r3, #6
 80041c2:	697a      	ldr	r2, [r7, #20]
 80041c4:	4313      	orrs	r3, r2
 80041c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	697a      	ldr	r2, [r7, #20]
 80041cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	68fa      	ldr	r2, [r7, #12]
 80041d2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	685a      	ldr	r2, [r3, #4]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	693a      	ldr	r2, [r7, #16]
 80041e0:	621a      	str	r2, [r3, #32]
}
 80041e2:	bf00      	nop
 80041e4:	371c      	adds	r7, #28
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bc80      	pop	{r7}
 80041ea:	4770      	bx	lr
 80041ec:	40012c00 	.word	0x40012c00
 80041f0:	40013400 	.word	0x40013400

080041f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b087      	sub	sp, #28
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	60f8      	str	r0, [r7, #12]
 80041fc:	60b9      	str	r1, [r7, #8]
 80041fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	6a1b      	ldr	r3, [r3, #32]
 8004204:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	6a1b      	ldr	r3, [r3, #32]
 800420a:	f023 0201 	bic.w	r2, r3, #1
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	699b      	ldr	r3, [r3, #24]
 8004216:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800421e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	011b      	lsls	r3, r3, #4
 8004224:	693a      	ldr	r2, [r7, #16]
 8004226:	4313      	orrs	r3, r2
 8004228:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	f023 030a 	bic.w	r3, r3, #10
 8004230:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004232:	697a      	ldr	r2, [r7, #20]
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	4313      	orrs	r3, r2
 8004238:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	693a      	ldr	r2, [r7, #16]
 800423e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	697a      	ldr	r2, [r7, #20]
 8004244:	621a      	str	r2, [r3, #32]
}
 8004246:	bf00      	nop
 8004248:	371c      	adds	r7, #28
 800424a:	46bd      	mov	sp, r7
 800424c:	bc80      	pop	{r7}
 800424e:	4770      	bx	lr

08004250 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004250:	b480      	push	{r7}
 8004252:	b087      	sub	sp, #28
 8004254:	af00      	add	r7, sp, #0
 8004256:	60f8      	str	r0, [r7, #12]
 8004258:	60b9      	str	r1, [r7, #8]
 800425a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	6a1b      	ldr	r3, [r3, #32]
 8004260:	f023 0210 	bic.w	r2, r3, #16
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	699b      	ldr	r3, [r3, #24]
 800426c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	6a1b      	ldr	r3, [r3, #32]
 8004272:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800427a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	031b      	lsls	r3, r3, #12
 8004280:	697a      	ldr	r2, [r7, #20]
 8004282:	4313      	orrs	r3, r2
 8004284:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800428c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	011b      	lsls	r3, r3, #4
 8004292:	693a      	ldr	r2, [r7, #16]
 8004294:	4313      	orrs	r3, r2
 8004296:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	697a      	ldr	r2, [r7, #20]
 800429c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	693a      	ldr	r2, [r7, #16]
 80042a2:	621a      	str	r2, [r3, #32]
}
 80042a4:	bf00      	nop
 80042a6:	371c      	adds	r7, #28
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bc80      	pop	{r7}
 80042ac:	4770      	bx	lr

080042ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80042ae:	b480      	push	{r7}
 80042b0:	b085      	sub	sp, #20
 80042b2:	af00      	add	r7, sp, #0
 80042b4:	6078      	str	r0, [r7, #4]
 80042b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80042c6:	683a      	ldr	r2, [r7, #0]
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	4313      	orrs	r3, r2
 80042cc:	f043 0307 	orr.w	r3, r3, #7
 80042d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	68fa      	ldr	r2, [r7, #12]
 80042d6:	609a      	str	r2, [r3, #8]
}
 80042d8:	bf00      	nop
 80042da:	3714      	adds	r7, #20
 80042dc:	46bd      	mov	sp, r7
 80042de:	bc80      	pop	{r7}
 80042e0:	4770      	bx	lr

080042e2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80042e2:	b480      	push	{r7}
 80042e4:	b087      	sub	sp, #28
 80042e6:	af00      	add	r7, sp, #0
 80042e8:	60f8      	str	r0, [r7, #12]
 80042ea:	60b9      	str	r1, [r7, #8]
 80042ec:	607a      	str	r2, [r7, #4]
 80042ee:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80042fc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	021a      	lsls	r2, r3, #8
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	431a      	orrs	r2, r3
 8004306:	68bb      	ldr	r3, [r7, #8]
 8004308:	4313      	orrs	r3, r2
 800430a:	697a      	ldr	r2, [r7, #20]
 800430c:	4313      	orrs	r3, r2
 800430e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	697a      	ldr	r2, [r7, #20]
 8004314:	609a      	str	r2, [r3, #8]
}
 8004316:	bf00      	nop
 8004318:	371c      	adds	r7, #28
 800431a:	46bd      	mov	sp, r7
 800431c:	bc80      	pop	{r7}
 800431e:	4770      	bx	lr

08004320 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004320:	b480      	push	{r7}
 8004322:	b087      	sub	sp, #28
 8004324:	af00      	add	r7, sp, #0
 8004326:	60f8      	str	r0, [r7, #12]
 8004328:	60b9      	str	r1, [r7, #8]
 800432a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	f003 031f 	and.w	r3, r3, #31
 8004332:	2201      	movs	r2, #1
 8004334:	fa02 f303 	lsl.w	r3, r2, r3
 8004338:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	6a1a      	ldr	r2, [r3, #32]
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	43db      	mvns	r3, r3
 8004342:	401a      	ands	r2, r3
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	6a1a      	ldr	r2, [r3, #32]
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	f003 031f 	and.w	r3, r3, #31
 8004352:	6879      	ldr	r1, [r7, #4]
 8004354:	fa01 f303 	lsl.w	r3, r1, r3
 8004358:	431a      	orrs	r2, r3
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	621a      	str	r2, [r3, #32]
}
 800435e:	bf00      	nop
 8004360:	371c      	adds	r7, #28
 8004362:	46bd      	mov	sp, r7
 8004364:	bc80      	pop	{r7}
 8004366:	4770      	bx	lr

08004368 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004368:	b480      	push	{r7}
 800436a:	b085      	sub	sp, #20
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
 8004370:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004378:	2b01      	cmp	r3, #1
 800437a:	d101      	bne.n	8004380 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800437c:	2302      	movs	r3, #2
 800437e:	e050      	b.n	8004422 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2201      	movs	r2, #1
 8004384:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2202      	movs	r2, #2
 800438c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	68fa      	ldr	r2, [r7, #12]
 80043ae:	4313      	orrs	r3, r2
 80043b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	68fa      	ldr	r2, [r7, #12]
 80043b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a1b      	ldr	r2, [pc, #108]	; (800442c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d018      	beq.n	80043f6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4a19      	ldr	r2, [pc, #100]	; (8004430 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d013      	beq.n	80043f6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043d6:	d00e      	beq.n	80043f6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a15      	ldr	r2, [pc, #84]	; (8004434 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d009      	beq.n	80043f6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a14      	ldr	r2, [pc, #80]	; (8004438 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d004      	beq.n	80043f6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a12      	ldr	r2, [pc, #72]	; (800443c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d10c      	bne.n	8004410 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80043fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	68ba      	ldr	r2, [r7, #8]
 8004404:	4313      	orrs	r3, r2
 8004406:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	68ba      	ldr	r2, [r7, #8]
 800440e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2201      	movs	r2, #1
 8004414:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2200      	movs	r2, #0
 800441c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004420:	2300      	movs	r3, #0
}
 8004422:	4618      	mov	r0, r3
 8004424:	3714      	adds	r7, #20
 8004426:	46bd      	mov	sp, r7
 8004428:	bc80      	pop	{r7}
 800442a:	4770      	bx	lr
 800442c:	40012c00 	.word	0x40012c00
 8004430:	40013400 	.word	0x40013400
 8004434:	40000400 	.word	0x40000400
 8004438:	40000800 	.word	0x40000800
 800443c:	40000c00 	.word	0x40000c00

08004440 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b082      	sub	sp, #8
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d101      	bne.n	8004452 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	e03f      	b.n	80044d2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004458:	b2db      	uxtb	r3, r3
 800445a:	2b00      	cmp	r3, #0
 800445c:	d106      	bne.n	800446c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004466:	6878      	ldr	r0, [r7, #4]
 8004468:	f7fe f998 	bl	800279c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2224      	movs	r2, #36	; 0x24
 8004470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	68da      	ldr	r2, [r3, #12]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004482:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004484:	6878      	ldr	r0, [r7, #4]
 8004486:	f000 f9a7 	bl	80047d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	691a      	ldr	r2, [r3, #16]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004498:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	695a      	ldr	r2, [r3, #20]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80044a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	68da      	ldr	r2, [r3, #12]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80044b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2200      	movs	r2, #0
 80044be:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2220      	movs	r2, #32
 80044c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2220      	movs	r2, #32
 80044cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80044d0:	2300      	movs	r3, #0
}
 80044d2:	4618      	mov	r0, r3
 80044d4:	3708      	adds	r7, #8
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}

080044da <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044da:	b580      	push	{r7, lr}
 80044dc:	b08a      	sub	sp, #40	; 0x28
 80044de:	af02      	add	r7, sp, #8
 80044e0:	60f8      	str	r0, [r7, #12]
 80044e2:	60b9      	str	r1, [r7, #8]
 80044e4:	603b      	str	r3, [r7, #0]
 80044e6:	4613      	mov	r3, r2
 80044e8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80044ea:	2300      	movs	r3, #0
 80044ec:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	2b20      	cmp	r3, #32
 80044f8:	d17c      	bne.n	80045f4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d002      	beq.n	8004506 <HAL_UART_Transmit+0x2c>
 8004500:	88fb      	ldrh	r3, [r7, #6]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d101      	bne.n	800450a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	e075      	b.n	80045f6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004510:	2b01      	cmp	r3, #1
 8004512:	d101      	bne.n	8004518 <HAL_UART_Transmit+0x3e>
 8004514:	2302      	movs	r3, #2
 8004516:	e06e      	b.n	80045f6 <HAL_UART_Transmit+0x11c>
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2201      	movs	r2, #1
 800451c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	2200      	movs	r2, #0
 8004524:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	2221      	movs	r2, #33	; 0x21
 800452a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800452e:	f7fe f9ff 	bl	8002930 <HAL_GetTick>
 8004532:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	88fa      	ldrh	r2, [r7, #6]
 8004538:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	88fa      	ldrh	r2, [r7, #6]
 800453e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004548:	d108      	bne.n	800455c <HAL_UART_Transmit+0x82>
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	691b      	ldr	r3, [r3, #16]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d104      	bne.n	800455c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004552:	2300      	movs	r3, #0
 8004554:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	61bb      	str	r3, [r7, #24]
 800455a:	e003      	b.n	8004564 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004560:	2300      	movs	r3, #0
 8004562:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	2200      	movs	r2, #0
 8004568:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800456c:	e02a      	b.n	80045c4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	9300      	str	r3, [sp, #0]
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	2200      	movs	r2, #0
 8004576:	2180      	movs	r1, #128	; 0x80
 8004578:	68f8      	ldr	r0, [r7, #12]
 800457a:	f000 f8e2 	bl	8004742 <UART_WaitOnFlagUntilTimeout>
 800457e:	4603      	mov	r3, r0
 8004580:	2b00      	cmp	r3, #0
 8004582:	d001      	beq.n	8004588 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004584:	2303      	movs	r3, #3
 8004586:	e036      	b.n	80045f6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004588:	69fb      	ldr	r3, [r7, #28]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d10b      	bne.n	80045a6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800458e:	69bb      	ldr	r3, [r7, #24]
 8004590:	881b      	ldrh	r3, [r3, #0]
 8004592:	461a      	mov	r2, r3
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800459c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800459e:	69bb      	ldr	r3, [r7, #24]
 80045a0:	3302      	adds	r3, #2
 80045a2:	61bb      	str	r3, [r7, #24]
 80045a4:	e007      	b.n	80045b6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80045a6:	69fb      	ldr	r3, [r7, #28]
 80045a8:	781a      	ldrb	r2, [r3, #0]
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80045b0:	69fb      	ldr	r3, [r7, #28]
 80045b2:	3301      	adds	r3, #1
 80045b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80045ba:	b29b      	uxth	r3, r3
 80045bc:	3b01      	subs	r3, #1
 80045be:	b29a      	uxth	r2, r3
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80045c8:	b29b      	uxth	r3, r3
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d1cf      	bne.n	800456e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	9300      	str	r3, [sp, #0]
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	2200      	movs	r2, #0
 80045d6:	2140      	movs	r1, #64	; 0x40
 80045d8:	68f8      	ldr	r0, [r7, #12]
 80045da:	f000 f8b2 	bl	8004742 <UART_WaitOnFlagUntilTimeout>
 80045de:	4603      	mov	r3, r0
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d001      	beq.n	80045e8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80045e4:	2303      	movs	r3, #3
 80045e6:	e006      	b.n	80045f6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2220      	movs	r2, #32
 80045ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80045f0:	2300      	movs	r3, #0
 80045f2:	e000      	b.n	80045f6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80045f4:	2302      	movs	r3, #2
  }
}
 80045f6:	4618      	mov	r0, r3
 80045f8:	3720      	adds	r7, #32
 80045fa:	46bd      	mov	sp, r7
 80045fc:	bd80      	pop	{r7, pc}

080045fe <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045fe:	b580      	push	{r7, lr}
 8004600:	b08a      	sub	sp, #40	; 0x28
 8004602:	af02      	add	r7, sp, #8
 8004604:	60f8      	str	r0, [r7, #12]
 8004606:	60b9      	str	r1, [r7, #8]
 8004608:	603b      	str	r3, [r7, #0]
 800460a:	4613      	mov	r3, r2
 800460c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800460e:	2300      	movs	r3, #0
 8004610:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004618:	b2db      	uxtb	r3, r3
 800461a:	2b20      	cmp	r3, #32
 800461c:	f040 808c 	bne.w	8004738 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d002      	beq.n	800462c <HAL_UART_Receive+0x2e>
 8004626:	88fb      	ldrh	r3, [r7, #6]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d101      	bne.n	8004630 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	e084      	b.n	800473a <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004636:	2b01      	cmp	r3, #1
 8004638:	d101      	bne.n	800463e <HAL_UART_Receive+0x40>
 800463a:	2302      	movs	r3, #2
 800463c:	e07d      	b.n	800473a <HAL_UART_Receive+0x13c>
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	2201      	movs	r2, #1
 8004642:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	2200      	movs	r2, #0
 800464a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2222      	movs	r2, #34	; 0x22
 8004650:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	2200      	movs	r2, #0
 8004658:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800465a:	f7fe f969 	bl	8002930 <HAL_GetTick>
 800465e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	88fa      	ldrh	r2, [r7, #6]
 8004664:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	88fa      	ldrh	r2, [r7, #6]
 800466a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004674:	d108      	bne.n	8004688 <HAL_UART_Receive+0x8a>
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	691b      	ldr	r3, [r3, #16]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d104      	bne.n	8004688 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 800467e:	2300      	movs	r3, #0
 8004680:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	61bb      	str	r3, [r7, #24]
 8004686:	e003      	b.n	8004690 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800468c:	2300      	movs	r3, #0
 800468e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2200      	movs	r2, #0
 8004694:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8004698:	e043      	b.n	8004722 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	9300      	str	r3, [sp, #0]
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	2200      	movs	r2, #0
 80046a2:	2120      	movs	r1, #32
 80046a4:	68f8      	ldr	r0, [r7, #12]
 80046a6:	f000 f84c 	bl	8004742 <UART_WaitOnFlagUntilTimeout>
 80046aa:	4603      	mov	r3, r0
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d001      	beq.n	80046b4 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80046b0:	2303      	movs	r3, #3
 80046b2:	e042      	b.n	800473a <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80046b4:	69fb      	ldr	r3, [r7, #28]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d10c      	bne.n	80046d4 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046c6:	b29a      	uxth	r2, r3
 80046c8:	69bb      	ldr	r3, [r7, #24]
 80046ca:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80046cc:	69bb      	ldr	r3, [r7, #24]
 80046ce:	3302      	adds	r3, #2
 80046d0:	61bb      	str	r3, [r7, #24]
 80046d2:	e01f      	b.n	8004714 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046dc:	d007      	beq.n	80046ee <HAL_UART_Receive+0xf0>
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d10a      	bne.n	80046fc <HAL_UART_Receive+0xfe>
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	691b      	ldr	r3, [r3, #16]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d106      	bne.n	80046fc <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	b2da      	uxtb	r2, r3
 80046f6:	69fb      	ldr	r3, [r7, #28]
 80046f8:	701a      	strb	r2, [r3, #0]
 80046fa:	e008      	b.n	800470e <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	b2db      	uxtb	r3, r3
 8004704:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004708:	b2da      	uxtb	r2, r3
 800470a:	69fb      	ldr	r3, [r7, #28]
 800470c:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800470e:	69fb      	ldr	r3, [r7, #28]
 8004710:	3301      	adds	r3, #1
 8004712:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004718:	b29b      	uxth	r3, r3
 800471a:	3b01      	subs	r3, #1
 800471c:	b29a      	uxth	r2, r3
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004726:	b29b      	uxth	r3, r3
 8004728:	2b00      	cmp	r3, #0
 800472a:	d1b6      	bne.n	800469a <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2220      	movs	r2, #32
 8004730:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8004734:	2300      	movs	r3, #0
 8004736:	e000      	b.n	800473a <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8004738:	2302      	movs	r3, #2
  }
}
 800473a:	4618      	mov	r0, r3
 800473c:	3720      	adds	r7, #32
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}

08004742 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004742:	b580      	push	{r7, lr}
 8004744:	b084      	sub	sp, #16
 8004746:	af00      	add	r7, sp, #0
 8004748:	60f8      	str	r0, [r7, #12]
 800474a:	60b9      	str	r1, [r7, #8]
 800474c:	603b      	str	r3, [r7, #0]
 800474e:	4613      	mov	r3, r2
 8004750:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004752:	e02c      	b.n	80047ae <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004754:	69bb      	ldr	r3, [r7, #24]
 8004756:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800475a:	d028      	beq.n	80047ae <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800475c:	69bb      	ldr	r3, [r7, #24]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d007      	beq.n	8004772 <UART_WaitOnFlagUntilTimeout+0x30>
 8004762:	f7fe f8e5 	bl	8002930 <HAL_GetTick>
 8004766:	4602      	mov	r2, r0
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	1ad3      	subs	r3, r2, r3
 800476c:	69ba      	ldr	r2, [r7, #24]
 800476e:	429a      	cmp	r2, r3
 8004770:	d21d      	bcs.n	80047ae <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	68da      	ldr	r2, [r3, #12]
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004780:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	695a      	ldr	r2, [r3, #20]
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f022 0201 	bic.w	r2, r2, #1
 8004790:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	2220      	movs	r2, #32
 8004796:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	2220      	movs	r2, #32
 800479e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2200      	movs	r2, #0
 80047a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80047aa:	2303      	movs	r3, #3
 80047ac:	e00f      	b.n	80047ce <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	4013      	ands	r3, r2
 80047b8:	68ba      	ldr	r2, [r7, #8]
 80047ba:	429a      	cmp	r2, r3
 80047bc:	bf0c      	ite	eq
 80047be:	2301      	moveq	r3, #1
 80047c0:	2300      	movne	r3, #0
 80047c2:	b2db      	uxtb	r3, r3
 80047c4:	461a      	mov	r2, r3
 80047c6:	79fb      	ldrb	r3, [r7, #7]
 80047c8:	429a      	cmp	r2, r3
 80047ca:	d0c3      	beq.n	8004754 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80047cc:	2300      	movs	r3, #0
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	3710      	adds	r7, #16
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}
	...

080047d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b084      	sub	sp, #16
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	691b      	ldr	r3, [r3, #16]
 80047e6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	68da      	ldr	r2, [r3, #12]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	430a      	orrs	r2, r1
 80047f4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	689a      	ldr	r2, [r3, #8]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	691b      	ldr	r3, [r3, #16]
 80047fe:	431a      	orrs	r2, r3
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	695b      	ldr	r3, [r3, #20]
 8004804:	4313      	orrs	r3, r2
 8004806:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	68db      	ldr	r3, [r3, #12]
 800480e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004812:	f023 030c 	bic.w	r3, r3, #12
 8004816:	687a      	ldr	r2, [r7, #4]
 8004818:	6812      	ldr	r2, [r2, #0]
 800481a:	68b9      	ldr	r1, [r7, #8]
 800481c:	430b      	orrs	r3, r1
 800481e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	695b      	ldr	r3, [r3, #20]
 8004826:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	699a      	ldr	r2, [r3, #24]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	430a      	orrs	r2, r1
 8004834:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4a2c      	ldr	r2, [pc, #176]	; (80048ec <UART_SetConfig+0x114>)
 800483c:	4293      	cmp	r3, r2
 800483e:	d103      	bne.n	8004848 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004840:	f7fe ff50 	bl	80036e4 <HAL_RCC_GetPCLK2Freq>
 8004844:	60f8      	str	r0, [r7, #12]
 8004846:	e002      	b.n	800484e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004848:	f7fe ff38 	bl	80036bc <HAL_RCC_GetPCLK1Freq>
 800484c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800484e:	68fa      	ldr	r2, [r7, #12]
 8004850:	4613      	mov	r3, r2
 8004852:	009b      	lsls	r3, r3, #2
 8004854:	4413      	add	r3, r2
 8004856:	009a      	lsls	r2, r3, #2
 8004858:	441a      	add	r2, r3
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	009b      	lsls	r3, r3, #2
 8004860:	fbb2 f3f3 	udiv	r3, r2, r3
 8004864:	4a22      	ldr	r2, [pc, #136]	; (80048f0 <UART_SetConfig+0x118>)
 8004866:	fba2 2303 	umull	r2, r3, r2, r3
 800486a:	095b      	lsrs	r3, r3, #5
 800486c:	0119      	lsls	r1, r3, #4
 800486e:	68fa      	ldr	r2, [r7, #12]
 8004870:	4613      	mov	r3, r2
 8004872:	009b      	lsls	r3, r3, #2
 8004874:	4413      	add	r3, r2
 8004876:	009a      	lsls	r2, r3, #2
 8004878:	441a      	add	r2, r3
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	009b      	lsls	r3, r3, #2
 8004880:	fbb2 f2f3 	udiv	r2, r2, r3
 8004884:	4b1a      	ldr	r3, [pc, #104]	; (80048f0 <UART_SetConfig+0x118>)
 8004886:	fba3 0302 	umull	r0, r3, r3, r2
 800488a:	095b      	lsrs	r3, r3, #5
 800488c:	2064      	movs	r0, #100	; 0x64
 800488e:	fb00 f303 	mul.w	r3, r0, r3
 8004892:	1ad3      	subs	r3, r2, r3
 8004894:	011b      	lsls	r3, r3, #4
 8004896:	3332      	adds	r3, #50	; 0x32
 8004898:	4a15      	ldr	r2, [pc, #84]	; (80048f0 <UART_SetConfig+0x118>)
 800489a:	fba2 2303 	umull	r2, r3, r2, r3
 800489e:	095b      	lsrs	r3, r3, #5
 80048a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80048a4:	4419      	add	r1, r3
 80048a6:	68fa      	ldr	r2, [r7, #12]
 80048a8:	4613      	mov	r3, r2
 80048aa:	009b      	lsls	r3, r3, #2
 80048ac:	4413      	add	r3, r2
 80048ae:	009a      	lsls	r2, r3, #2
 80048b0:	441a      	add	r2, r3
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	009b      	lsls	r3, r3, #2
 80048b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80048bc:	4b0c      	ldr	r3, [pc, #48]	; (80048f0 <UART_SetConfig+0x118>)
 80048be:	fba3 0302 	umull	r0, r3, r3, r2
 80048c2:	095b      	lsrs	r3, r3, #5
 80048c4:	2064      	movs	r0, #100	; 0x64
 80048c6:	fb00 f303 	mul.w	r3, r0, r3
 80048ca:	1ad3      	subs	r3, r2, r3
 80048cc:	011b      	lsls	r3, r3, #4
 80048ce:	3332      	adds	r3, #50	; 0x32
 80048d0:	4a07      	ldr	r2, [pc, #28]	; (80048f0 <UART_SetConfig+0x118>)
 80048d2:	fba2 2303 	umull	r2, r3, r2, r3
 80048d6:	095b      	lsrs	r3, r3, #5
 80048d8:	f003 020f 	and.w	r2, r3, #15
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	440a      	add	r2, r1
 80048e2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80048e4:	bf00      	nop
 80048e6:	3710      	adds	r7, #16
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bd80      	pop	{r7, pc}
 80048ec:	40013800 	.word	0x40013800
 80048f0:	51eb851f 	.word	0x51eb851f

080048f4 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b087      	sub	sp, #28
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
 80048fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004908:	683a      	ldr	r2, [r7, #0]
 800490a:	6812      	ldr	r2, [r2, #0]
 800490c:	f023 0101 	bic.w	r1, r3, #1
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	689b      	ldr	r3, [r3, #8]
 800491a:	2b08      	cmp	r3, #8
 800491c:	d102      	bne.n	8004924 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800491e:	2340      	movs	r3, #64	; 0x40
 8004920:	617b      	str	r3, [r7, #20]
 8004922:	e001      	b.n	8004928 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8004924:	2300      	movs	r3, #0
 8004926:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8004934:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 800493a:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8004940:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8004946:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 800494c:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8004952:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 8004958:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 800495e:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 8004964:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 800496a:	4313      	orrs	r3, r2
 800496c:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	699b      	ldr	r3, [r3, #24]
 8004972:	693a      	ldr	r2, [r7, #16]
 8004974:	4313      	orrs	r3, r2
 8004976:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800497c:	693a      	ldr	r2, [r7, #16]
 800497e:	4313      	orrs	r3, r2
 8004980:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCRx_MBKEN                |
 8004982:	4b10      	ldr	r3, [pc, #64]	; (80049c4 <FSMC_NORSRAM_Init+0xd0>)
 8004984:	60fb      	str	r3, [r7, #12]
          FSMC_BCRx_WAITEN               |
          FSMC_BCRx_EXTMOD               |
          FSMC_BCRx_ASYNCWAIT            |
          FSMC_BCRx_CBURSTRW);

  mask |= FSMC_BCRx_WRAPMOD;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800498c:	60fb      	str	r3, [r7, #12]
  mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8004994:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	43db      	mvns	r3, r3
 80049a4:	ea02 0103 	and.w	r1, r2, r3
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	693b      	ldr	r3, [r7, #16]
 80049ae:	4319      	orrs	r1, r3
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 80049b6:	2300      	movs	r3, #0
}
 80049b8:	4618      	mov	r0, r3
 80049ba:	371c      	adds	r7, #28
 80049bc:	46bd      	mov	sp, r7
 80049be:	bc80      	pop	{r7}
 80049c0:	4770      	bx	lr
 80049c2:	bf00      	nop
 80049c4:	0008fb7f 	.word	0x0008fb7f

080049c8 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80049c8:	b480      	push	{r7}
 80049ca:	b085      	sub	sp, #20
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	60f8      	str	r0, [r7, #12]
 80049d0:	60b9      	str	r1, [r7, #8]
 80049d2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	1c5a      	adds	r2, r3, #1
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80049de:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	681a      	ldr	r2, [r3, #0]
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	011b      	lsls	r3, r3, #4
 80049ec:	431a      	orrs	r2, r3
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	021b      	lsls	r3, r3, #8
 80049f4:	431a      	orrs	r2, r3
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	68db      	ldr	r3, [r3, #12]
 80049fa:	041b      	lsls	r3, r3, #16
 80049fc:	431a      	orrs	r2, r3
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	691b      	ldr	r3, [r3, #16]
 8004a02:	3b01      	subs	r3, #1
 8004a04:	051b      	lsls	r3, r3, #20
 8004a06:	431a      	orrs	r2, r3
 8004a08:	68bb      	ldr	r3, [r7, #8]
 8004a0a:	695b      	ldr	r3, [r3, #20]
 8004a0c:	3b02      	subs	r3, #2
 8004a0e:	061b      	lsls	r3, r3, #24
 8004a10:	431a      	orrs	r2, r3
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	699b      	ldr	r3, [r3, #24]
 8004a16:	4313      	orrs	r3, r2
 8004a18:	687a      	ldr	r2, [r7, #4]
 8004a1a:	3201      	adds	r2, #1
 8004a1c:	4319      	orrs	r1, r3
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos) |
                                                       (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  return HAL_OK;
 8004a24:	2300      	movs	r3, #0
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	3714      	adds	r7, #20
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bc80      	pop	{r7}
 8004a2e:	4770      	bx	lr

08004a30 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b085      	sub	sp, #20
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	60f8      	str	r0, [r7, #12]
 8004a38:	60b9      	str	r1, [r7, #8]
 8004a3a:	607a      	str	r2, [r7, #4]
 8004a3c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004a44:	d11d      	bne.n	8004a82 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FSMC_BWTRx_BUSTURN)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	687a      	ldr	r2, [r7, #4]
 8004a4a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004a4e:	4b13      	ldr	r3, [pc, #76]	; (8004a9c <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8004a50:	4013      	ands	r3, r2
 8004a52:	68ba      	ldr	r2, [r7, #8]
 8004a54:	6811      	ldr	r1, [r2, #0]
 8004a56:	68ba      	ldr	r2, [r7, #8]
 8004a58:	6852      	ldr	r2, [r2, #4]
 8004a5a:	0112      	lsls	r2, r2, #4
 8004a5c:	4311      	orrs	r1, r2
 8004a5e:	68ba      	ldr	r2, [r7, #8]
 8004a60:	6892      	ldr	r2, [r2, #8]
 8004a62:	0212      	lsls	r2, r2, #8
 8004a64:	4311      	orrs	r1, r2
 8004a66:	68ba      	ldr	r2, [r7, #8]
 8004a68:	6992      	ldr	r2, [r2, #24]
 8004a6a:	4311      	orrs	r1, r2
 8004a6c:	68ba      	ldr	r2, [r7, #8]
 8004a6e:	68d2      	ldr	r2, [r2, #12]
 8004a70:	0412      	lsls	r2, r2, #16
 8004a72:	430a      	orrs	r2, r1
 8004a74:	ea43 0102 	orr.w	r1, r3, r2
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	687a      	ldr	r2, [r7, #4]
 8004a7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8004a80:	e005      	b.n	8004a8e <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     (((Timing->DataLatency) - 2U)     << FSMC_BWTRx_DATLAT_Pos)));
#endif /* FSMC_BWTRx_BUSTURN */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	687a      	ldr	r2, [r7, #4]
 8004a86:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8004a8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8004a8e:	2300      	movs	r3, #0
}
 8004a90:	4618      	mov	r0, r3
 8004a92:	3714      	adds	r7, #20
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bc80      	pop	{r7}
 8004a98:	4770      	bx	lr
 8004a9a:	bf00      	nop
 8004a9c:	cff00000 	.word	0xcff00000

08004aa0 <memset>:
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	4402      	add	r2, r0
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d100      	bne.n	8004aaa <memset+0xa>
 8004aa8:	4770      	bx	lr
 8004aaa:	f803 1b01 	strb.w	r1, [r3], #1
 8004aae:	e7f9      	b.n	8004aa4 <memset+0x4>

08004ab0 <__libc_init_array>:
 8004ab0:	b570      	push	{r4, r5, r6, lr}
 8004ab2:	2600      	movs	r6, #0
 8004ab4:	4d0c      	ldr	r5, [pc, #48]	; (8004ae8 <__libc_init_array+0x38>)
 8004ab6:	4c0d      	ldr	r4, [pc, #52]	; (8004aec <__libc_init_array+0x3c>)
 8004ab8:	1b64      	subs	r4, r4, r5
 8004aba:	10a4      	asrs	r4, r4, #2
 8004abc:	42a6      	cmp	r6, r4
 8004abe:	d109      	bne.n	8004ad4 <__libc_init_array+0x24>
 8004ac0:	f000 f81a 	bl	8004af8 <_init>
 8004ac4:	2600      	movs	r6, #0
 8004ac6:	4d0a      	ldr	r5, [pc, #40]	; (8004af0 <__libc_init_array+0x40>)
 8004ac8:	4c0a      	ldr	r4, [pc, #40]	; (8004af4 <__libc_init_array+0x44>)
 8004aca:	1b64      	subs	r4, r4, r5
 8004acc:	10a4      	asrs	r4, r4, #2
 8004ace:	42a6      	cmp	r6, r4
 8004ad0:	d105      	bne.n	8004ade <__libc_init_array+0x2e>
 8004ad2:	bd70      	pop	{r4, r5, r6, pc}
 8004ad4:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ad8:	4798      	blx	r3
 8004ada:	3601      	adds	r6, #1
 8004adc:	e7ee      	b.n	8004abc <__libc_init_array+0xc>
 8004ade:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ae2:	4798      	blx	r3
 8004ae4:	3601      	adds	r6, #1
 8004ae6:	e7f2      	b.n	8004ace <__libc_init_array+0x1e>
 8004ae8:	08005130 	.word	0x08005130
 8004aec:	08005130 	.word	0x08005130
 8004af0:	08005130 	.word	0x08005130
 8004af4:	08005134 	.word	0x08005134

08004af8 <_init>:
 8004af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004afa:	bf00      	nop
 8004afc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004afe:	bc08      	pop	{r3}
 8004b00:	469e      	mov	lr, r3
 8004b02:	4770      	bx	lr

08004b04 <_fini>:
 8004b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b06:	bf00      	nop
 8004b08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b0a:	bc08      	pop	{r3}
 8004b0c:	469e      	mov	lr, r3
 8004b0e:	4770      	bx	lr
