
<html><head><title>Conclusion</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2019-09-16" />
<meta name="CreateTime" content="1568626969" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Digital-centric Mixed-signal Verification methodology that enables top-level verification at digital speed." />
<meta name="DocTitle" content="Verilog-AMS Real Valued Modeling Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Conclusion" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2" />
<meta name="Keyword" content="wreal" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2019-09-16" />
<meta name="ModifiedTime" content="1568626969" />
<meta name="NextFile" content="appA.html" />
<meta name="Group" content="Analog Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification" />
<meta name="PrevFile" content="Chap3new.html" />
<meta name="Product" content="Xcelium" />
<meta name="ProductFamily" content="Xcelium" />
<meta name="ProductVersion" content="19.09" />
<meta name="RightsManagement" content="Copyright 2012-2019 Cadence Design Systems Inc." />
<meta name="Title" content="Verilog-AMS Real Valued Modeling Guide -- Conclusion" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="product_feature" content="" />
<meta name="product_subfeature" content="" />
<meta name="Version" content="19.09" />
<meta name="SpaceKey" content="wreal1909" />
<meta name="webflare-version" content="1.4" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="wrealTOC.html">Contents</a></li><li><a class="prev" href="Chap3new.html" title="Modeling with Wreal">Modeling with Wreal</a></li><li style="float: right;"><a class="viewPrint" href="wreal.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="appA.html" title="Appendix A: Advanced Digital Verification Methodology">Appendix A: Advanced Digital V ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Verilog-AMS Real Valued Modeling Guide<br />Product Version 19.09, September 2019</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;">

<h1>5
<a id="pgfId-1035481"></a></h1>
<h1>
<a id="pgfId-1035250"></a><hr />
<a id="44786"></a>Conclusion<hr />
</h1>

<p>
<a id="pgfId-1035489"></a>This book introduced some of the Real Valued Modeling technologies provided in the IES 8.2 release, and an example of how they can be applied to a real-world modeling problem.</p>
<p>
<a id="pgfId-1035490"></a>The full-chip SoC simulations now require much more accuracy than what digital Verilog/VHDL alone can offer. Real value models are being used more often to discretely model the analog portions of the design. The real value models are easily portable between design and verification environments. Real models work in Virtuoso&#174; and XceliumTM environments and can be used as the hand-off between analog and digital designers. Overall, this methodology can provide you significant simulation speed improvements, while enabling you to perform top-level verification of your mixed-signal SoCs.</p>
<p>
<a id="pgfId-1035486"></a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="Chap3new.html" id="prev" title="Modeling with Wreal">Modeling with Wreal</a></em></b><b><em><a href="appA.html" id="nex" title="Appendix A: Advanced Digital Verification Methodology">Appendix A: Advanced Digital V ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2019, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>