--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml r_file.twx r_file.ncd -o r_file.twr r_file.pcf -ucf
r_file.ucf

Design file:              r_file.ncd
Physical constraint file: r_file.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
input<0>    |    1.208(R)|      SLOW  |   -0.281(R)|      SLOW  |clk_BUFGP         |   0.000|
input<1>    |    1.629(R)|      SLOW  |   -0.664(R)|      SLOW  |clk_BUFGP         |   0.000|
input<2>    |    1.643(R)|      SLOW  |   -0.657(R)|      SLOW  |clk_BUFGP         |   0.000|
input<3>    |    1.426(R)|      SLOW  |   -0.439(R)|      SLOW  |clk_BUFGP         |   0.000|
input<4>    |    0.982(R)|      FAST  |   -0.096(R)|      SLOW  |clk_BUFGP         |   0.000|
input<5>    |    1.121(R)|      SLOW  |   -0.182(R)|      SLOW  |clk_BUFGP         |   0.000|
input<6>    |    1.113(R)|      SLOW  |   -0.197(R)|      SLOW  |clk_BUFGP         |   0.000|
input<7>    |    0.872(R)|      FAST  |    0.030(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |    4.045(R)|      SLOW  |   -1.968(R)|      FAST  |clk_BUFGP         |   0.000|
we          |    4.709(R)|      SLOW  |   -2.177(R)|      FAST  |clk_BUFGP         |   0.000|
wr<0>       |    3.101(R)|      SLOW  |   -1.030(R)|      SLOW  |clk_BUFGP         |   0.000|
wr<1>       |    3.003(R)|      SLOW  |   -0.926(R)|      SLOW  |clk_BUFGP         |   0.000|
wr<2>       |    4.519(R)|      SLOW  |   -1.923(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
out1<0>     |         9.149(R)|      SLOW  |         4.631(R)|      FAST  |clk_BUFGP         |   0.000|
out1<1>     |         8.929(R)|      SLOW  |         4.554(R)|      FAST  |clk_BUFGP         |   0.000|
out1<2>     |         9.375(R)|      SLOW  |         4.874(R)|      FAST  |clk_BUFGP         |   0.000|
out1<3>     |         9.197(R)|      SLOW  |         4.722(R)|      FAST  |clk_BUFGP         |   0.000|
out1<4>     |         8.873(R)|      SLOW  |         4.533(R)|      FAST  |clk_BUFGP         |   0.000|
out1<5>     |         8.888(R)|      SLOW  |         4.451(R)|      FAST  |clk_BUFGP         |   0.000|
out1<6>     |         8.676(R)|      SLOW  |         4.344(R)|      FAST  |clk_BUFGP         |   0.000|
out1<7>     |         8.636(R)|      SLOW  |         4.246(R)|      FAST  |clk_BUFGP         |   0.000|
out2<0>     |         8.823(R)|      SLOW  |         4.348(R)|      FAST  |clk_BUFGP         |   0.000|
out2<1>     |         8.731(R)|      SLOW  |         4.261(R)|      FAST  |clk_BUFGP         |   0.000|
out2<2>     |         8.926(R)|      SLOW  |         4.392(R)|      FAST  |clk_BUFGP         |   0.000|
out2<3>     |         8.982(R)|      SLOW  |         4.452(R)|      FAST  |clk_BUFGP         |   0.000|
out2<4>     |         9.305(R)|      SLOW  |         4.579(R)|      FAST  |clk_BUFGP         |   0.000|
out2<5>     |         9.446(R)|      SLOW  |         4.659(R)|      FAST  |clk_BUFGP         |   0.000|
out2<6>     |         9.231(R)|      SLOW  |         4.472(R)|      FAST  |clk_BUFGP         |   0.000|
out2<7>     |         9.020(R)|      SLOW  |         4.560(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
rd1<0>         |out1<0>        |    9.155|
rd1<0>         |out1<1>        |    8.884|
rd1<0>         |out1<2>        |    8.799|
rd1<0>         |out1<3>        |    9.605|
rd1<0>         |out1<4>        |    8.667|
rd1<0>         |out1<5>        |    8.417|
rd1<0>         |out1<6>        |    8.457|
rd1<0>         |out1<7>        |    8.688|
rd1<1>         |out1<0>        |    8.935|
rd1<1>         |out1<1>        |    9.054|
rd1<1>         |out1<2>        |    8.755|
rd1<1>         |out1<3>        |    9.109|
rd1<1>         |out1<4>        |    8.804|
rd1<1>         |out1<5>        |    8.292|
rd1<1>         |out1<6>        |    8.656|
rd1<1>         |out1<7>        |    9.086|
rd1<2>         |out1<0>        |   10.782|
rd1<2>         |out1<1>        |   10.547|
rd1<2>         |out1<2>        |   11.093|
rd1<2>         |out1<3>        |   10.993|
rd1<2>         |out1<4>        |   10.907|
rd1<2>         |out1<5>        |   10.345|
rd1<2>         |out1<6>        |   10.586|
rd1<2>         |out1<7>        |   10.651|
rd2<0>         |out2<0>        |    9.081|
rd2<0>         |out2<1>        |    8.517|
rd2<0>         |out2<2>        |    8.375|
rd2<0>         |out2<3>        |    8.795|
rd2<0>         |out2<4>        |    9.198|
rd2<0>         |out2<5>        |    9.099|
rd2<0>         |out2<6>        |    8.973|
rd2<0>         |out2<7>        |    9.315|
rd2<1>         |out2<0>        |    9.048|
rd2<1>         |out2<1>        |    9.198|
rd2<1>         |out2<2>        |    9.162|
rd2<1>         |out2<3>        |    9.251|
rd2<1>         |out2<4>        |    9.557|
rd2<1>         |out2<5>        |    9.382|
rd2<1>         |out2<6>        |    9.011|
rd2<1>         |out2<7>        |    9.624|
rd2<2>         |out2<0>        |   11.511|
rd2<2>         |out2<1>        |   10.889|
rd2<2>         |out2<2>        |   11.139|
rd2<2>         |out2<3>        |   10.884|
rd2<2>         |out2<4>        |   12.526|
rd2<2>         |out2<5>        |   12.018|
rd2<2>         |out2<6>        |   11.287|
rd2<2>         |out2<7>        |   12.271|
---------------+---------------+---------+


Analysis completed Thu Feb 15 19:53:32 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 389 MB



