
---------- Begin Simulation Statistics ----------
final_tick                               1840796430000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 747603                       # Simulator instruction rate (inst/s)
host_mem_usage                                 681288                       # Number of bytes of host memory used
host_op_rate                                  1253422                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1210.89                       # Real time elapsed on the host
host_tick_rate                             1520204188                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   905262718                       # Number of instructions simulated
sim_ops                                    1517753478                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.840796                       # Number of seconds simulated
sim_ticks                                1840796430000                       # Number of ticks simulated
system.cpu.Branches                         133162248                       # Number of branches fetched
system.cpu.committedInsts                   905262718                       # Number of instructions committed
system.cpu.committedOps                    1517753478                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                   266260446                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            13                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                   106531288                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             9                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                  1118292421                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            48                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                       3681592860                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               3681592859.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads            506040325                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           319600531                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     79909995                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   2071                       # Number of float alu accesses
system.cpu.num_fp_insts                          2071                       # number of float instructions
system.cpu.num_fp_register_reads                 3981                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1590                       # number of times the floating registers were written
system.cpu.num_func_calls                    53242312                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1517748588                       # Number of integer alu accesses
system.cpu.num_int_insts                   1517748588                       # number of integer instructions
system.cpu.num_int_register_reads          3461272198                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1278055138                       # number of times the integer registers were written
system.cpu.num_load_insts                   266260426                       # Number of load instructions
system.cpu.num_mem_refs                     372791708                       # number of memory refs
system.cpu.num_store_insts                  106531282                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                   114      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                1144960560     75.44%     75.44% # Class of executed instruction
system.cpu.op_class::IntMult                       12      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::IntDiv                        28      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatAdd                      14      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdAlu                       92      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdCvt                      132      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdMisc                     258      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::MemRead                266260352     17.54%     92.98% # Class of executed instruction
system.cpu.op_class::MemWrite               106530865      7.02%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  74      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                417      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1517753478                       # Class of executed instruction
system.cpu.workload.numSyscalls                  3265                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6269197                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12538650                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1840796430000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6249441                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        26519                       # Transaction distribution
system.membus.trans_dist::WritebackClean        21491                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6221187                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20012                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20012                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21619                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6227822                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        64729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        64729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port     18743374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total     18743374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18808103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       689760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       689760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    100389648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    100389648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               101079408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6269453                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6269453    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6269453                       # Request fanout histogram
system.membus.reqLayer2.occupancy         12586664000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           43847500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        14200482000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1840796430000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         345904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       99965344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          100311248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       345904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        345904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       424304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          424304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           21619                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         6247834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6269453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        26519                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              26519                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            187910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          54305486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              54493396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       187910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           187910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         230500                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               230500                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         230500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           187910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         54305486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             54723896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   6234833.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      3.681181052750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           92                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           92                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12994560                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1394                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6269453                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48010                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6269453                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    48010                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  32546                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 46498                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            195169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1484567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          4532073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              140                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  37037062250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                31184535000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            153979068500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5938.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24688.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5565811                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1232                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4               6269453                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                48010                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6236904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       671340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    594.714476                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   486.340515                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   326.216801                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26794      3.99%      3.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        60483      9.01%     13.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        56840      8.47%     21.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       241746     36.01%     57.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        39379      5.87%     63.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8644      1.29%     64.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10168      1.51%     66.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        22867      3.41%     69.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       204419     30.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       671340                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           92                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean   67792.130435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.795311                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  649727.464091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-262143           91     98.91%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6.02931e+06-6.29146e+06            1      1.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            92                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           92                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.108696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.102749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.455890                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               87     94.57%     94.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5      5.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            92                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              399162048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2082944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   94848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               100311248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               768160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       216.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     54.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1840796427000                       # Total gap between requests
system.mem_ctrls.avgGap                     291382.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     99757328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        23712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 18026.979767665023                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 54192482.326793737710                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 12881.380914021003                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        21619                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      6247834                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        48010                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     53496500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 153925572000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31296433610250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      2474.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24636.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 651873226.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3064016760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1628552145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         32531382240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            4343040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     145310730240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     783968528880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      46681804800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1013189358105                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        550.408150                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 112500830000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  61468160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1666827440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1729393680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            919183155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12000133740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            3393000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     145310730240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     799959244470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      33215939040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       993138017325                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        539.515397                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  79910231000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  61468160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1699418039000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1840796430000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1840796430000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1118270802                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1118270802                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1118270802                       # number of overall hits
system.cpu.icache.overall_hits::total      1118270802                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21619                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21619                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21619                       # number of overall misses
system.cpu.icache.overall_misses::total         21619                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    550650500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    550650500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    550650500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    550650500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1118292421                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1118292421                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1118292421                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1118292421                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25470.673944                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25470.673944                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25470.673944                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25470.673944                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        21491                       # number of writebacks
system.cpu.icache.writebacks::total             21491                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        21619                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21619                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21619                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21619                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    529031500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    529031500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    529031500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    529031500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24470.673944                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24470.673944                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24470.673944                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24470.673944                       # average overall mshr miss latency
system.cpu.icache.replacements                  21491                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1118270802                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1118270802                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21619                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21619                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    550650500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    550650500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1118292421                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1118292421                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25470.673944                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25470.673944                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21619                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21619                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    529031500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    529031500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24470.673944                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24470.673944                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1840796430000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.999440                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1118292421                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21619                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          51727.296406                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.999440                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999996                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2236606461                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2236606461                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1840796430000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1840796430000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1840796430000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1840796430000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1840796430000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1840796430000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1840796430000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    366543900                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        366543900                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    366543900                       # number of overall hits
system.cpu.dcache.overall_hits::total       366543900                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6247834                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6247834                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6247834                       # number of overall misses
system.cpu.dcache.overall_misses::total       6247834                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 355431276500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 355431276500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 355431276500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 355431276500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    372791734                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    372791734                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    372791734                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    372791734                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016760                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016760                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016760                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016760                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56888.719595                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56888.719595                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56888.719595                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56888.719595                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        26519                       # number of writebacks
system.cpu.dcache.writebacks::total             26519                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      6247834                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6247834                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      6247834                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6247834                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 349183442500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 349183442500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 349183442500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 349183442500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016760                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016760                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016760                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016760                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55888.719595                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55888.719595                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55888.719595                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55888.719595                       # average overall mshr miss latency
system.cpu.dcache.replacements                6247706                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    260032624                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       260032624                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6227822                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6227822                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 354522304500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 354522304500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    266260446                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    266260446                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023390                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023390                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56925.567959                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56925.567959                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      6227822                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6227822                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 348294482500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 348294482500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023390                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023390                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55925.567959                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55925.567959                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    106511276                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      106511276                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        20012                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20012                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    908972000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    908972000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    106531288                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    106531288                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000188                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000188                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45421.347192                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45421.347192                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        20012                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20012                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    888960000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    888960000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000188                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000188                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 44421.347192                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44421.347192                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1840796430000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.999319                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           372791734                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6247834                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.667356                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            144000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.999319                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2988581706                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2988581706                       # Number of data accesses

---------- End Simulation Statistics   ----------
