
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[03/29] arm64: mm: Allocate ASIDs in pairs - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [03/29] arm64: mm: Allocate ASIDs in pairs</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=81471">Alex Shi</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Feb. 28, 2018, 3:56 a.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;1519790211-16582-4-git-send-email-alex.shi@linaro.org&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/10246659/mbox/"
   >mbox</a>
|
   <a href="/patch/10246659/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/10246659/">/patch/10246659/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	52F5660365 for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed, 28 Feb 2018 03:57:58 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 43814285D2
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed, 28 Feb 2018 03:57:58 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id 362FF285F0; Wed, 28 Feb 2018 03:57:58 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-7.0 required=2.0 tests=BAYES_00,DKIM_SIGNED,
	DKIM_VALID, DKIM_VALID_AU,
	RCVD_IN_DNSWL_HI autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 8DAEF285D3
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed, 28 Feb 2018 03:57:57 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1751974AbeB1D5y (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Tue, 27 Feb 2018 22:57:54 -0500
Received: from mail-pg0-f67.google.com ([74.125.83.67]:33262 &quot;EHLO
	mail-pg0-f67.google.com&quot; rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1751942AbeB1D5v (ORCPT
	&lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Tue, 27 Feb 2018 22:57:51 -0500
Received: by mail-pg0-f67.google.com with SMTP id g12so488888pgs.0
	for &lt;linux-kernel@vger.kernel.org&gt;;
	Tue, 27 Feb 2018 19:57:51 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=from:to:cc:subject:date:message-id:in-reply-to:references;
	bh=ei8K/u/Kw0usIbJStlCx/X9r89lOl79D4a+wZXmBbiM=;
	b=CZzvQxfGCOfcVKhg6pOWxmK47Ud0F1tSf+xrA5i8+vKVVK/iB8PxIybac2G9IC3+/H
	s5Twa2tpfLCaY5kOJezW1ZenNaxqMW772gswWBWGf0B7ICIetliL4yPe/lfH7nbMR+JP
	YK6gVh2+8kyh/Ds57Us4sh6KDtkpTvDAQunmw=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to
	:references;
	bh=ei8K/u/Kw0usIbJStlCx/X9r89lOl79D4a+wZXmBbiM=;
	b=FxksF6Xd/xesEODLmFKIDfvZGp/yToDnclpllIv9GZWZ8wdDxIZcYgUh8iPIwDYj09
	GN6FuOgiZ7+CXz88cZsI1PoX1xiGbMPIGIwFYoRKGtzWow3wJnz4XfjKFP0jIRFV/842
	OxysxDYdn/27bAZH9IRgH8Wt43gs7gyk89kPXLLXq6Bjk1qONIqjlioSqnK/v5++6qEh
	310EFV051yTZ7BN32A1gJ0UakJ0UXCM24//nJjbaCbafkApzy8SZ9L3MqqQ7ur+HAuYV
	REssWAN3W58eY+xF84+JY1g/8KGiaf1RvwRTHUl8e+Yabq1QBuNK+LNAcCm/TO84tjY2
	EQiQ==
X-Gm-Message-State: APf1xPD0hzpx0JGTz5YmOhcOrdRL6pDddNXuLMO/rEn7YIaj3grTy4Kw
	3WRnLS4XNs7SYlQiqJ5e7xBiDQ==
X-Google-Smtp-Source: AH8x225/NZ7mzysgfeYj3kn1hWAbvofRNbXpE6bobCK+GVWXabT+4n2gYu8+o9CImYu42riJWcoATA==
X-Received: by 10.101.81.204 with SMTP id i12mr13054782pgq.206.1519790270814;
	Tue, 27 Feb 2018 19:57:50 -0800 (PST)
Received: from localhost.localdomain (176.122.172.82.16clouds.com.
	[176.122.172.82]) by smtp.gmail.com with ESMTPSA id
	q17sm739911pgt.7.2018.02.27.19.57.43
	(version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128);
	Tue, 27 Feb 2018 19:57:50 -0800 (PST)
From: Alex Shi &lt;alex.shi@linaro.org&gt;
To: Marc Zyngier &lt;marc.zyngier@arm.com&gt;, Will Deacon &lt;will.deacon@arm.com&gt;,
	Ard Biesheuvel &lt;ard.biesheuvel@linaro.org&gt;,
	Catalin Marinas &lt;catalin.marinas@arm.com&gt;,
	stable@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
	linux-kernel@vger.kernel.org
Cc: Alex Shi &lt;alex.shi@linaro.org&gt;
Subject: [PATCH 03/29] arm64: mm: Allocate ASIDs in pairs
Date: Wed, 28 Feb 2018 11:56:25 +0800
Message-Id: &lt;1519790211-16582-4-git-send-email-alex.shi@linaro.org&gt;
X-Mailer: git-send-email 2.7.4
In-Reply-To: &lt;1519790211-16582-1-git-send-email-alex.shi@linaro.org&gt;
References: &lt;1519790211-16582-1-git-send-email-alex.shi@linaro.org&gt;
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=81471">Alex Shi</a> - Feb. 28, 2018, 3:56 a.m.</div>
<pre class="content">
<span class="from">From: Will Deacon &lt;will.deacon@arm.com&gt;</span>

commit 0c8ea531b774 upstream.

In preparation for separate kernel/user ASIDs, allocate them in pairs
for each mm_struct. The bottom bit distinguishes the two: if it is set,
then the ASID will map only userspace.
<span class="reviewed-by">
Reviewed-by: Mark Rutland &lt;mark.rutland@arm.com&gt;</span>
<span class="tested-by">Tested-by: Laura Abbott &lt;labbott@redhat.com&gt;</span>
<span class="tested-by">Tested-by: Shanker Donthineni &lt;shankerd@codeaurora.org&gt;</span>
<span class="signed-off-by">Signed-off-by: Will Deacon &lt;will.deacon@arm.com&gt;</span>
<span class="signed-off-by">Signed-off-by: Alex Shi &lt;alex.shi@linaro.org&gt;</span>

Conflicts:
	no MMCF_AARCH32 in arch/arm64/include/asm/mmu.h
---
 arch/arm64/include/asm/mmu.h |  2 ++
 arch/arm64/mm/context.c      | 25 +++++++++++++++++--------
 2 files changed, 19 insertions(+), 8 deletions(-)
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/arm64/include/asm/mmu.h b/arch/arm64/include/asm/mmu.h</span>
<span class="p_header">index 8d9fce0..49924e5 100644</span>
<span class="p_header">--- a/arch/arm64/include/asm/mmu.h</span>
<span class="p_header">+++ b/arch/arm64/include/asm/mmu.h</span>
<span class="p_chunk">@@ -16,6 +16,8 @@</span> <span class="p_context"></span>
 #ifndef __ASM_MMU_H
 #define __ASM_MMU_H
 
<span class="p_add">+#define USER_ASID_FLAG	(UL(1) &lt;&lt; 48)</span>
<span class="p_add">+</span>
 typedef struct {
 	atomic64_t	id;
 	void		*vdso;
<span class="p_header">diff --git a/arch/arm64/mm/context.c b/arch/arm64/mm/context.c</span>
<span class="p_header">index efcf1f7..f00f5ee 100644</span>
<span class="p_header">--- a/arch/arm64/mm/context.c</span>
<span class="p_header">+++ b/arch/arm64/mm/context.c</span>
<span class="p_chunk">@@ -39,7 +39,16 @@</span> <span class="p_context"> static cpumask_t tlb_flush_pending;</span>
 
 #define ASID_MASK		(~GENMASK(asid_bits - 1, 0))
 #define ASID_FIRST_VERSION	(1UL &lt;&lt; asid_bits)
<span class="p_del">-#define NUM_USER_ASIDS		ASID_FIRST_VERSION</span>
<span class="p_add">+</span>
<span class="p_add">+#ifdef CONFIG_UNMAP_KERNEL_AT_EL0</span>
<span class="p_add">+#define NUM_USER_ASIDS		(ASID_FIRST_VERSION &gt;&gt; 1)</span>
<span class="p_add">+#define asid2idx(asid)		(((asid) &amp; ~ASID_MASK) &gt;&gt; 1)</span>
<span class="p_add">+#define idx2asid(idx)		(((idx) &lt;&lt; 1) &amp; ~ASID_MASK)</span>
<span class="p_add">+#else</span>
<span class="p_add">+#define NUM_USER_ASIDS		(ASID_FIRST_VERSION)</span>
<span class="p_add">+#define asid2idx(asid)		((asid) &amp; ~ASID_MASK)</span>
<span class="p_add">+#define idx2asid(idx)		asid2idx(idx)</span>
<span class="p_add">+#endif</span>
 
 /* Get the ASIDBits supported by the current CPU */
 static u32 get_cpu_asid_bits(void)
<span class="p_chunk">@@ -104,7 +113,7 @@</span> <span class="p_context"> static void flush_context(unsigned int cpu)</span>
 		 */
 		if (asid == 0)
 			asid = per_cpu(reserved_asids, i);
<span class="p_del">-		__set_bit(asid &amp; ~ASID_MASK, asid_map);</span>
<span class="p_add">+		__set_bit(asid2idx(asid), asid_map);</span>
 		per_cpu(reserved_asids, i) = asid;
 	}
 
<span class="p_chunk">@@ -159,16 +168,16 @@</span> <span class="p_context"> static u64 new_context(struct mm_struct *mm, unsigned int cpu)</span>
 		 * We had a valid ASID in a previous life, so try to re-use
 		 * it if possible.
 		 */
<span class="p_del">-		asid &amp;= ~ASID_MASK;</span>
<span class="p_del">-		if (!__test_and_set_bit(asid, asid_map))</span>
<span class="p_add">+		if (!__test_and_set_bit(asid2idx(asid), asid_map))</span>
 			return newasid;
 	}
 
 	/*
 	 * Allocate a free ASID. If we can&#39;t find one, take a note of the
<span class="p_del">-	 * currently active ASIDs and mark the TLBs as requiring flushes.</span>
<span class="p_del">-	 * We always count from ASID #1, as we use ASID #0 when setting a</span>
<span class="p_del">-	 * reserved TTBR0 for the init_mm.</span>
<span class="p_add">+	 * currently active ASIDs and mark the TLBs as requiring flushes.  We</span>
<span class="p_add">+	 * always count from ASID #2 (index 1), as we use ASID #0 when setting</span>
<span class="p_add">+	 * a reserved TTBR0 for the init_mm and we allocate ASIDs in even/odd</span>
<span class="p_add">+	 * pairs.</span>
 	 */
 	asid = find_next_zero_bit(asid_map, NUM_USER_ASIDS, cur_idx);
 	if (asid != NUM_USER_ASIDS)
<span class="p_chunk">@@ -185,7 +194,7 @@</span> <span class="p_context"> static u64 new_context(struct mm_struct *mm, unsigned int cpu)</span>
 set_asid:
 	__set_bit(asid, asid_map);
 	cur_idx = asid;
<span class="p_del">-	return asid | generation;</span>
<span class="p_add">+	return idx2asid(asid) | generation;</span>
 }
 
 void check_and_switch_context(struct mm_struct *mm, unsigned int cpu)

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



