<strong>verilog-mode-map</strong> is a variable defined in `<code>verilog-mode.el</code>'.<br/>
Its value is shown below.<br/>
<br/>
  This variable may be risky if used as a file-local variable.<br/>
<br/>
Documentation:<br/>
Keymap used in Verilog mode.<br/>
<br/>
Value: (keymap<br/>
 (menu-bar keymap<br/>
	   (Statements menu-item "Statements"<br/>
		       (keymap "Statements"<br/>
			       (Header menu-item "Header" verilog-sk-header :help "Insert a header block at the top of file")<br/>
			       (Comment menu-item "Comment" verilog-sk-comment :help "Insert a comment block")<br/>
			       (nil menu-item "----")<br/>
			       (Module menu-item "Module" verilog-sk-module :help "Insert a module .. (/*AUTOARG*/);.. endmodule block")<br/>
			       (OVM\ Class menu-item "OVM Class" verilog-sk-ovm-class :help "Insert an OVM class block")<br/>
			       (UVM\ Class menu-item "UVM Class" verilog-sk-uvm-class :help "Insert an UVM class block")<br/>
			       (Primitive menu-item "Primitive" verilog-sk-primitive :help "Insert a primitive .. (.. );.. endprimitive block")<br/>
			       (nil-7 menu-item "----")<br/>
			       (Input menu-item "Input" verilog-sk-input :help "Insert an input declaration")<br/>
			       (Output menu-item "Output" verilog-sk-output :help "Insert an output declaration")<br/>
			       (Inout menu-item "Inout" verilog-sk-inout :help "Insert an inout declaration")<br/>
			       (Wire menu-item "Wire" verilog-sk-wire :help "Insert a wire declaration")<br/>
			       (Reg menu-item "Reg" verilog-sk-reg :help "Insert a register declaration")<br/>
			       (Define\ thing\ under\ point\ as\ a\ register menu-item "Define thing under point as a register" verilog-sk-define-signal :help "Define signal under point as a register at the top of the module")<br/>
			       (nil-14 menu-item "----")<br/>
			       (Initial menu-item "Initial" verilog-sk-initial :help "Insert an initial begin .. end block")<br/>
			       (Always menu-item "Always" verilog-sk-always :help "Insert an always @(AS) begin .. end block")<br/>
			       (Function menu-item "Function" verilog-sk-function :help "Insert a function .. begin .. end endfunction block")<br/>
			       (Task menu-item "Task" verilog-sk-task :help "Insert a task .. begin .. end endtask block")<br/>
			       (Specify menu-item "Specify" verilog-sk-specify :help "Insert a specify .. endspecify block")<br/>
			       (Generate menu-item "Generate" verilog-sk-generate :help "Insert a generate .. endgenerate block")<br/>
			       (nil-21 menu-item "----")<br/>
			       (Begin menu-item "Begin" verilog-sk-begin :help "Insert a begin .. end block")<br/>
			       (If menu-item "If" verilog-sk-if :help "Insert an if (..) begin .. end block")<br/>
			       (\(if\)\ else menu-item "(if) else" verilog-sk-else-if :help "Insert an else if (..) begin .. end block")<br/>
			       (For menu-item "For" verilog-sk-for :help "Insert a for (...) begin .. end block")<br/>
			       (While menu-item "While" verilog-sk-while :help "Insert a while (...) begin .. end block")<br/>
			       (Fork menu-item "Fork" verilog-sk-fork :help "Insert a fork begin .. end .. join block")<br/>
			       (Repeat menu-item "Repeat" verilog-sk-repeat :help "Insert a repeat (..) begin .. end block")<br/>
			       (Case menu-item "Case" verilog-sk-case :help "Insert a case block, prompting for details")<br/>
			       (Casex menu-item "Casex" verilog-sk-casex :help "Insert a casex (...) item: begin.. end endcase block")<br/>
			       (Casez menu-item "Casez" verilog-sk-casez :help "Insert a casez (...) item: begin.. end endcase block")))<br/>
	   (Verilog menu-item "Verilog"<br/>
		    (keymap "Verilog"<br/>
			    (Choose\ Compilation\ Action menu-item "Choose Compilation Action"<br/>
							 (keymap "Choose Compilation Action"<br/>
								 (None menu-item "None" menu-function-0 :key-sequence nil :button<br/>
								       (:radio equal verilog-tool nil)<br/>
								       :help "When invoking compilation, use compile-command")<br/>
								 (Lint menu-item "Lint" menu-function-1 :key-sequence nil :button<br/>
								       (:radio equal verilog-tool `verilog-linter)<br/>
								       :help "When invoking compilation, use lint checker")<br/>
								 (Coverage menu-item "Coverage" menu-function-2 :key-sequence nil :button<br/>
									   (:radio equal verilog-tool `verilog-coverage)<br/>
									   :help "When invoking compilation, annotate for coverage")<br/>
								 (Simulator menu-item "Simulator" menu-function-3 :key-sequence nil :button<br/>
									    (:radio equal verilog-tool `verilog-simulator)<br/>
									    :help "When invoking compilation, interpret Verilog source")<br/>
								 (Compiler menu-item "Compiler" menu-function-4 :key-sequence nil :button<br/>
									   (:radio equal verilog-tool `verilog-compiler)<br/>
									   :help "When invoking compilation, compile Verilog source")<br/>
								 (Preprocessor menu-item "Preprocessor" menu-function-5 :key-sequence nil :button<br/>
									       (:radio equal verilog-tool `verilog-preprocessor)<br/>
									       :help "When invoking compilation, preprocess Verilog source, see also `verilog-preprocess'")))<br/>
			    (Move menu-item "Move"<br/>
				  (keymap "Move"<br/>
					  (Beginning\ of\ function menu-item "Beginning of function" verilog-beg-of-defun :keys "C-M-a" :help "Move backward to the beginning of the current function or procedure")<br/>
					  (End\ of\ function menu-item "End of function" verilog-end-of-defun :keys "C-M-e" :help "Move forward to the end of the current function or procedure")<br/>
					  (Mark\ function menu-item "Mark function" verilog-mark-defun :keys "C-M-h" :help "Mark the current Verilog function or procedure")<br/>
					  (Goto\ function/module menu-item "Goto function/module" verilog-goto-defun :help "Move to specified Verilog module/task/function")<br/>
					  (Move\ to\ beginning\ of\ block menu-item "Move to beginning of block" electric-verilog-backward-sexp :help "Move backward over one balanced expression")<br/>
					  (Move\ to\ end\ of\ block menu-item "Move to end of block" electric-verilog-forward-sexp :help "Move forward over one balanced expression")))<br/>
			    (Comments menu-item "Comments"<br/>
				      (keymap "Comments"<br/>
					      (Comment\ Region menu-item "Comment Region" verilog-comment-region :help "Put marked area into a comment")<br/>
					      (UnComment\ Region menu-item "UnComment Region" verilog-uncomment-region :help "Uncomment an area commented with Comment Region")<br/>
					      (Multi-line\ comment\ insert menu-item "Multi-line comment insert" verilog-star-comment :help "Insert Verilog /* */ comment at point")<br/>
					      (Lint\ error\ to\ comment menu-item "Lint error to comment" verilog-lint-off :help "Convert a Verilog linter warning line into a disable statement")))<br/>
			    (nil menu-item "----")<br/>
			    (Compile menu-item "Compile" compile :help "Perform compilation-action (above) on the current buffer")<br/>
			    (AUTO\,\ Save\,\ Compile menu-item "AUTO, Save, Compile" verilog-auto-save-compile :help "Recompute AUTOs, save buffer, and compile")<br/>
			    (Next\ Compile\ Error menu-item "Next Compile Error" next-error :help "Visit next compilation error message and corresponding source code")<br/>
			    (Ignore\ Lint\ Warning\ at\ point menu-item "Ignore Lint Warning at point" verilog-lint-off :help "Convert a Verilog linter warning line into a disable statement")<br/>
			    (nil-8 menu-item "----")<br/>
			    (Line\ up\ declarations\ around\ point menu-item "Line up declarations around point" verilog-pretty-declarations :help "Line up declarations around point")<br/>
			    (Line\ up\ equations\ around\ point menu-item "Line up equations around point" verilog-pretty-expr :help "Line up expressions around point")<br/>
			    (Redo/insert\ comments\ on\ every\ end menu-item "Redo/insert comments on every end" verilog-label-be :help "Label matching begin ... end statements")<br/>
			    (Expand\ \[x:y\]\ vector\ line menu-item "Expand [x:y] vector line" verilog-expand-vector :help "Take a signal vector on the current line and expand it to multiple lines")<br/>
			    (Insert\ begin-end\ block menu-item "Insert begin-end block" verilog-insert-block :help "Insert begin ... end")<br/>
			    (Complete\ word menu-item "Complete word" verilog-complete-word :help "Complete word at point")<br/>
			    (nil-15 menu-item "----")<br/>
			    (Recompute\ AUTOs menu-item "Recompute AUTOs" verilog-auto :help "Expand AUTO meta-comment statements")<br/>
			    (Kill\ AUTOs menu-item "Kill AUTOs" verilog-delete-auto :help "Remove AUTO expansions")<br/>
			    (Diff\ AUTOs menu-item "Diff AUTOs" verilog-diff-auto :help "Show differences in AUTO expansions")<br/>
			    (Inject\ AUTOs menu-item "Inject AUTOs" verilog-inject-auto :help "Inject AUTOs into legacy non-AUTO buffer")<br/>
			    (AUTO\ Help\.\.\. menu-item "AUTO Help..."<br/>
					      (keymap "AUTO Help..."<br/>
						      (AUTO\ General menu-item "AUTO General" menu-function-6 :key-sequence nil :help "Help introduction on AUTOs")<br/>
						      (AUTO\ Library\ Flags menu-item "AUTO Library Flags" menu-function-7 :key-sequence nil :help "Help on verilog-library-flags")<br/>
						      (AUTO\ Library\ Path menu-item "AUTO Library Path" menu-function-8 :key-sequence nil :help "Help on verilog-library-directories")<br/>
						      (AUTO\ Library\ Files menu-item "AUTO Library Files" menu-function-9 :key-sequence nil :help "Help on verilog-library-files")<br/>
						      (AUTO\ Library\ Extensions menu-item "AUTO Library Extensions" menu-function-10 :key-sequence nil :help "Help on verilog-library-extensions")<br/>
						      (AUTO\ \`define\ Reading menu-item "AUTO `define Reading" menu-function-11 :key-sequence nil :help "Help on reading `defines")<br/>
						      (AUTO\ \`include\ Reading menu-item "AUTO `include Reading" menu-function-12 :key-sequence nil :help "Help on parsing `includes")<br/>
						      (AUTOARG menu-item "AUTOARG" menu-function-13 :key-sequence nil :help "Help on AUTOARG - declaring module port list")<br/>
						      (AUTOASCIIENUM menu-item "AUTOASCIIENUM" menu-function-14 :key-sequence nil :help "Help on AUTOASCIIENUM - creating ASCII for enumerations")<br/>
						      (AUTOASSIGNMODPORT menu-item "AUTOASSIGNMODPORT" menu-function-15 :key-sequence nil :help "Help on AUTOASSIGNMODPORT - creating assignments to/from modports")<br/>
						      (AUTOINOUTCOMP menu-item "AUTOINOUTCOMP" menu-function-16 :key-sequence nil :help "Help on AUTOINOUTCOMP - copying complemented i/o from another file")<br/>
						      (AUTOINOUTIN menu-item "AUTOINOUTIN" menu-function-17 :key-sequence nil :help "Help on AUTOINOUTIN - copying i/o from another file as all inputs")<br/>
						      (AUTOINOUTMODPORT menu-item "AUTOINOUTMODPORT" menu-function-18 :key-sequence nil :help "Help on AUTOINOUTMODPORT - copying i/o from an interface modport")<br/>
						      (AUTOINOUTMODULE menu-item "AUTOINOUTMODULE" menu-function-19 :key-sequence nil :help "Help on AUTOINOUTMODULE - copying i/o from another file")<br/>
						      (AUTOINOUTPARAM menu-item "AUTOINOUTPARAM" menu-function-20 :key-sequence nil :help "Help on AUTOINOUTPARAM - copying parameters from another file")<br/>
						      (AUTOINSERTLISP menu-item "AUTOINSERTLISP" menu-function-21 :key-sequence nil :help "Help on AUTOINSERTLISP - insert text from a lisp function")<br/>
						      (AUTOINOUT menu-item "AUTOINOUT" menu-function-22 :key-sequence nil :help "Help on AUTOINOUT - adding inouts from cells")<br/>
						      (AUTOINPUT menu-item "AUTOINPUT" menu-function-23 :key-sequence nil :help "Help on AUTOINPUT - adding inputs from cells")<br/>
						      (AUTOINST menu-item "AUTOINST" menu-function-24 :key-sequence nil :help "Help on AUTOINST - adding pins for cells")<br/>
						      (AUTOINST\ \(\.*\) menu-item "AUTOINST (.*)" menu-function-25 :key-sequence nil :help "Help on expanding Verilog-2001 .* pins")<br/>
						      (AUTOINSTPARAM menu-item "AUTOINSTPARAM" menu-function-26 :key-sequence nil :help "Help on AUTOINSTPARAM - adding parameter pins to cells")<br/>
						      (AUTOLOGIC menu-item "AUTOLOGIC" menu-function-27 :key-sequence nil :help "Help on AUTOLOGIC - declaring logic signals")<br/>
						      (AUTOOUTPUT menu-item "AUTOOUTPUT" menu-function-28 :key-sequence nil :help "Help on AUTOOUTPUT - adding outputs from cells")<br/>
						      (AUTOOUTPUTEVERY menu-item "AUTOOUTPUTEVERY" menu-function-29 :key-sequence nil :help "Help on AUTOOUTPUTEVERY - adding outputs of all signals")<br/>
						      (AUTOREG menu-item "AUTOREG" menu-function-30 :key-sequence nil :help "Help on AUTOREG - declaring registers for non-wires")<br/>
						      (AUTOREGINPUT menu-item "AUTOREGINPUT" menu-function-31 :key-sequence nil :help "Help on AUTOREGINPUT - declaring inputs for non-wires")<br/>
						      (AUTORESET menu-item "AUTORESET" menu-function-32 :key-sequence nil :help "Help on AUTORESET - resetting always blocks")<br/>
						      (AUTOSENSE menu-item "AUTOSENSE" menu-function-33 :key-sequence nil :help "Help on AUTOSENSE - sensitivity lists for always blocks")<br/>
						      (AUTOTIEOFF menu-item "AUTOTIEOFF" menu-function-34 :key-sequence nil :help "Help on AUTOTIEOFF - tying off unused outputs")<br/>
						      (AUTOUNDEF menu-item "AUTOUNDEF" menu-function-35 :key-sequence nil :help "Help on AUTOUNDEF - undefine all local defines")<br/>
						      (AUTOUNUSED menu-item "AUTOUNUSED" menu-function-36 :key-sequence nil :help "Help on AUTOUNUSED - terminating unused inputs")<br/>
						      (AUTOWIRE menu-item "AUTOWIRE" menu-function-37 :key-sequence nil :help "Help on AUTOWIRE - declaring wires for cells")))<br/>
			    (nil-21 menu-item "----")<br/>
			    (Submit\ bug\ report menu-item "Submit bug report" verilog-submit-bug-report :help "Submit via mail a bug report on verilog-mode.el")<br/>
			    (Version\ and\ FAQ menu-item "Version and FAQ" verilog-faq :help "Show the current version, and where to get the FAQ etc")<br/>
			    (Customize\ Verilog\ Mode\.\.\. menu-item "Customize Verilog Mode..." verilog-customize :help "Customize variables and other settings used by Verilog-Mode")<br/>
			    (Customize\ Verilog\ Fonts\ &\ Colors menu-item "Customize Verilog Fonts & Colors" verilog-font-customize :help "Customize fonts used by Verilog-Mode."))))<br/>
 (3 keymap<br/>
    (20 keymap<br/>
	(68 . verilog-sk-define-signal)<br/>
	(82 . verilog-sk-reg)<br/>
	(87 . verilog-sk-wire)<br/>
	(61 . verilog-sk-inout)<br/>
	(83 . verilog-sk-state-machine)<br/>
	(79 . verilog-sk-output)<br/>
	(73 . verilog-sk-input)<br/>
	(70 . verilog-sk-function)<br/>
	(65 . verilog-sk-assign)<br/>
	(47 . verilog-sk-comment)<br/>
	(58 . verilog-sk-else-if)<br/>
	(63 . verilog-sk-if)<br/>
	(122 . verilog-sk-casez)<br/>
	(120 . verilog-sk-casex)<br/>
	(119 . verilog-sk-while)<br/>
	(117 . verilog-sk-uvm-class)<br/>
	(116 . verilog-sk-task)<br/>
	(115 . verilog-sk-specify)<br/>
	(114 . verilog-sk-repeat)<br/>
	(112 . verilog-sk-primitive)<br/>
	(111 . verilog-sk-ovm-class)<br/>
	(109 . verilog-sk-module)<br/>
	(106 . verilog-sk-fork)<br/>
	(105 . verilog-sk-initial)<br/>
	(104 . verilog-sk-header)<br/>
	(103 . verilog-sk-generate)<br/>
	(102 . verilog-sk-for)<br/>
	(99 . verilog-sk-case)<br/>
	(98 . verilog-sk-begin)<br/>
	(97 . verilog-sk-always))<br/>
    (8 . verilog-header)<br/>
    (5 . verilog-expand-vector)<br/>
    (26 . verilog-inject-auto)<br/>
    (16 . verilog-preprocess)<br/>
    (19 . verilog-auto-save-compile)<br/>
    (1 . verilog-auto)<br/>
    (11 . verilog-delete-auto)<br/>
    (4 . verilog-goto-defun)<br/>
    (21 . verilog-uncomment-region)<br/>
    (3 . verilog-comment-region)<br/>
    (2 . verilog-submit-bug-report)<br/>
    (61 . verilog-pretty-expr)<br/>
    (9 . verilog-pretty-declarations)<br/>
    (18 . verilog-label-be)<br/>
    (63 . verilog-diff-auto)<br/>
    (42 . verilog-delete-auto-star-implicit)<br/>
    (96 . verilog-lint-off))<br/>
 (27 keymap<br/>
     (42 . verilog-star-comment)<br/>
     (63 . verilog-show-completions)<br/>
     (9 . verilog-complete-word)<br/>
     (13 . electric-verilog-terminate-and-indent)<br/>
     (6 . electric-verilog-forward-sexp)<br/>
     (2 . electric-verilog-backward-sexp))<br/>
 (M-delete . kill-word)<br/>
 (delete . delete-char)<br/>
 (backspace . backward-delete-char-untabify)<br/>
 (13 . electric-verilog-terminate-line)<br/>
 (9 . electric-verilog-tab)<br/>
 (96 . electric-verilog-tick)<br/>
 (58 . electric-verilog-colon)<br/>
 (67108923 . electric-verilog-semi-with-comment)<br/>
 (59 . electric-verilog-semi))<br/>
<br/>
