<html><body><samp><pre>
<!@TC:1559400679>
# Sat Jun  1 16:51:18 2019

<a name=mapperReport8></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1559400679> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1559400679> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/letrend/workspace/roboy_control/src/roboy_plexus/roboy_de10_nano_soc/ip/roboy_fpga_code/lighthouse_tracking/DarkRoom.v:48:8:48:19:@N:MO111:@XP_MSG">DarkRoom.v(48)</a><!@TM:1559400679> | Tristate driver waitrequest (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) on net waitrequest (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/letrend/workspace/roboy_control/src/roboy_plexus/roboy_de10_nano_soc/ip/roboy_fpga_code/lighthouse_tracking/DarkRoom.v:47:22:47:30:@N:MO111:@XP_MSG">DarkRoom.v(47)</a><!@TM:1559400679> | Tristate driver readdata_1 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) on net readdata_1 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/letrend/workspace/roboy_control/src/roboy_plexus/roboy_de10_nano_soc/ip/roboy_fpga_code/lighthouse_tracking/DarkRoom.v:47:22:47:30:@N:MO111:@XP_MSG">DarkRoom.v(47)</a><!@TM:1559400679> | Tristate driver readdata_2 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) on net readdata_2 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/letrend/workspace/roboy_control/src/roboy_plexus/roboy_de10_nano_soc/ip/roboy_fpga_code/lighthouse_tracking/DarkRoom.v:47:22:47:30:@N:MO111:@XP_MSG">DarkRoom.v(47)</a><!@TM:1559400679> | Tristate driver readdata_3 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) on net readdata_3 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/letrend/workspace/roboy_control/src/roboy_plexus/roboy_de10_nano_soc/ip/roboy_fpga_code/lighthouse_tracking/DarkRoom.v:47:22:47:30:@N:MO111:@XP_MSG">DarkRoom.v(47)</a><!@TM:1559400679> | Tristate driver readdata_4 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) on net readdata_4 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/letrend/workspace/roboy_control/src/roboy_plexus/roboy_de10_nano_soc/ip/roboy_fpga_code/lighthouse_tracking/DarkRoom.v:47:22:47:30:@N:MO111:@XP_MSG">DarkRoom.v(47)</a><!@TM:1559400679> | Tristate driver readdata_5 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) on net readdata_5 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/letrend/workspace/roboy_control/src/roboy_plexus/roboy_de10_nano_soc/ip/roboy_fpga_code/lighthouse_tracking/DarkRoom.v:47:22:47:30:@N:MO111:@XP_MSG">DarkRoom.v(47)</a><!@TM:1559400679> | Tristate driver readdata_6 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) on net readdata_6 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/letrend/workspace/roboy_control/src/roboy_plexus/roboy_de10_nano_soc/ip/roboy_fpga_code/lighthouse_tracking/DarkRoom.v:47:22:47:30:@N:MO111:@XP_MSG">DarkRoom.v(47)</a><!@TM:1559400679> | Tristate driver readdata_7 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) on net readdata_7 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/letrend/workspace/roboy_control/src/roboy_plexus/roboy_de10_nano_soc/ip/roboy_fpga_code/lighthouse_tracking/DarkRoom.v:47:22:47:30:@N:MO111:@XP_MSG">DarkRoom.v(47)</a><!@TM:1559400679> | Tristate driver readdata_8 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) on net readdata_8 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/letrend/workspace/roboy_control/src/roboy_plexus/roboy_de10_nano_soc/ip/roboy_fpga_code/lighthouse_tracking/DarkRoom.v:47:22:47:30:@N:MO111:@XP_MSG">DarkRoom.v(47)</a><!@TM:1559400679> | Tristate driver readdata_9 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) on net readdata_9 (in view: work.DarkRoom_0s_1s_8s_16000000s_1s(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/letrend/workspace/TinyFPGA-BX/icecube2_template/verilog/TinyFPGA_B.v:54:31:54:39:@N:BN115:@XP_MSG">TinyFPGA_B.v(54)</a><!@TM:1559400679> | Removing instance darkroom (in view: work.TinyFPGA_B(verilog)) of type view:work.DarkRoom_0s_1s_8s_16000000s_1s(verilog) because it does not drive other instances.
@N:<a href="@N:MT204:@XP_HELP">MT204</a> : <!@TM:1559400679> | Auto Constrain mode is disabled because clocks are defined in the SDC file 

            pin3_clk_16mhz


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)



@S |Clock Optimization Summary


<a name=clockReport9></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 136MB)

Writing Analyst data base /home/letrend/workspace/TinyFPGA-BX/icecube2_template/template_Implmnt/synwork/template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1559400679> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1559400679> | Synopsys Constraint File capacitance units using default value of 1pF  
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1559400679> | Writing EDF file: /home/letrend/workspace/TinyFPGA-BX/icecube2_template/template_Implmnt/template.edf 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)

@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1559400679> | Found clock pin3_clk_16mhz with period 62.50ns  


<a name=timingReport10></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Sat Jun  1 16:51:19 2019
#


Top view:               TinyFPGA_B
Requested Frequency:    16.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/letrend/workspace/TinyFPGA-BX/icecube2_template/constraints/clk.sdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1559400679> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1559400679> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary11></a>Performance Summary</a>
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
pin3_clk_16mhz     16.0 MHz      NA            62.500        NA            NA        declared     default_clkgroup
==================================================================================================================
@N:<a href="@N:MT582:@XP_HELP">MT582</a> : <!@TM:1559400679> | Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack 





<a name=clockRelationships12></a>Clock Relationships</a>
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo13></a>Interface Information </a>
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)

---------------------------------------
<a name=resourceUsage14></a>Resource Usage Report for TinyFPGA_B </a>

Mapping to part: ice40lp8kcm81
I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun  1 16:51:19 2019

###########################################################]

</pre></samp></body></html>
