PLL_Name	fpga_mem:u1|fpga_mem_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_mem_mem_if_ddr3_emif_0_pll0:pll0|pll1_phy~PLL_OUTPUT_COUNTER
PLLJITTER	NA
PLLSPEmax	NA
PLLSPEmin	NA

PLL_Name	fpga_mem:u1|fpga_mem_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_mem_mem_if_ddr3_emif_0_pll0:pll0|pll1~FRACTIONAL_PLL
PLLJITTER	58
PLLSPEmax	50
PLLSPEmin	-50

PLL_Name	fpga_mem:u1|fpga_mem_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_mem_mem_if_ddr3_emif_0_pll0:pll0|pll1~PLL_OUTPUT_COUNTER
PLLJITTER	NA
PLLSPEmax	NA
PLLSPEmin	NA

PLL_Name	fpga_mem:u1|fpga_mem_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_mem_mem_if_ddr3_emif_0_pll0:pll0|pll2_phy~PLL_OUTPUT_COUNTER
PLLJITTER	NA
PLLSPEmax	NA
PLLSPEmin	NA

PLL_Name	fpga_mem:u1|fpga_mem_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_mem_mem_if_ddr3_emif_0_pll0:pll0|pll3~PLL_OUTPUT_COUNTER
PLLJITTER	NA
PLLSPEmax	NA
PLLSPEmin	NA

PLL_Name	fpga_mem:u1|fpga_mem_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_mem_mem_if_ddr3_emif_0_pll0:pll0|pll4~PLL_OUTPUT_COUNTER
PLLJITTER	NA
PLLSPEmax	NA
PLLSPEmin	NA

PLL_Name	fpga_mem:u1|fpga_mem_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_mem_mem_if_ddr3_emif_0_pll0:pll0|pll6~PLL_OUTPUT_COUNTER
PLLJITTER	NA
PLLSPEmax	NA
PLLSPEmin	NA

PLL_Name	fpga_mem:u1|fpga_mem_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_mem_mem_if_ddr3_emif_0_pll0:pll0|pll7~PLL_OUTPUT_COUNTER
PLLJITTER	NA
PLLSPEmax	NA
PLLSPEmin	NA

PLL_Name	fpga_mem:u1|fpga_mem_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_mem_mem_if_ddr3_emif_0_pll0:pll0|pll11~PLL_OUTPUT_COUNTER
PLLJITTER	NA
PLLSPEmax	NA
PLLSPEmin	NA

PLL_Name	pll:c_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
PLLJITTER	58
PLLSPEmax	50
PLLSPEmin	-50

PLL_Name	pll:c_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER
PLLJITTER	NA
PLLSPEmax	NA
PLLSPEmin	NA

PLL_Name	pll:c_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER
PLLJITTER	NA
PLLSPEmax	NA
PLLSPEmin	NA

