{"vcs1":{"timestamp_begin":1678602064.939665817, "rt":0.32, "ut":0.10, "st":0.10}}
{"vcselab":{"timestamp_begin":1678602065.292323726, "rt":0.34, "ut":0.20, "st":0.07}}
{"link":{"timestamp_begin":1678602065.649315274, "rt":0.18, "ut":0.05, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678602064.680314142}
{"VCS_COMP_START_TIME": 1678602064.680314142}
{"VCS_COMP_END_TIME": 1678602065.866122261}
{"VCS_USER_OPTIONS": "-sverilog -nc hw5prob2.sv hw5prob2_handout.sv -debug"}
{"vcs1": {"peak_mem": 337548}}
{"stitch_vcselab": {"peak_mem": 222600}}
