Analysis & Synthesis report for vga
Fri Apr 19 14:13:08 2024
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |MEF|state
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Parameter Settings for User Entity Instance: vga:vGA|vgaController:vgaCont
 13. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:lHoriz"
 14. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:wHoriz"
 15. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:iL3"
 16. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:iL2R"
 17. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:iL2"
 18. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:iL"
 19. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:boatP21"
 20. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:boatP16"
 21. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:boatP11"
 22. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:boatP6"
 23. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:boatP5"
 24. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:boatP4"
 25. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:boatP3"
 26. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:boatP2"
 27. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:boatP1"
 28. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:shotPC21"
 29. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:shotPC16"
 30. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:shotPC11"
 31. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:shotPC6"
 32. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:shotPC5"
 33. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:shotPC4"
 34. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:shotPC3"
 35. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:shotPC2"
 36. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:shotPC"
 37. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:rectgen16"
 38. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:rectgen15"
 39. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:rectgen14"
 40. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:rectgen13"
 41. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:rectgen12"
 42. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:rectgen11"
 43. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:rectgen10"
 44. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:rectgen9"
 45. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:rectgen8"
 46. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:rectgen7"
 47. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:rectgen6"
 48. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:rectgen5"
 49. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:rectgen4"
 50. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:rectgen3"
 51. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:rectgen2"
 52. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:rectgen1"
 53. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|RandomGen:random"
 54. Port Connectivity Checks: "vga:vGA|videoGen:videoGen|slowClock:sc"
 55. Port Connectivity Checks: "vga:vGA|videoGen:videoGen"
 56. Port Connectivity Checks: "vga:vGA"
 57. Port Connectivity Checks: "registroBarcos:regBarcosPC"
 58. Port Connectivity Checks: "registroBarcos:regBarcosJ"
 59. Post-Synthesis Netlist Statistics for Top Partition
 60. Elapsed Time Per Partition
 61. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Apr 19 14:13:08 2024          ;
; Quartus Prime Version           ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                   ; vga                                            ;
; Top-level Entity Name           ; MEF                                            ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 0                                              ;
; Total pins                      ; 23                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; MEF                ; vga                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                              ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                    ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------+---------+
; verifDisparo.sv                  ; yes             ; User SystemVerilog HDL File        ; C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/verifDisparo.sv    ;         ;
; MEF.sv                           ; yes             ; User SystemVerilog HDL File        ; C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv             ;         ;
; clkCounter.sv                    ; yes             ; User SystemVerilog HDL File        ; C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/clkCounter.sv      ;         ;
; slowClock.sv                     ; yes             ; User SystemVerilog HDL File        ; C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/slowClock.sv       ;         ;
; registroBarcos.sv                ; yes             ; User SystemVerilog HDL File        ; C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/registroBarcos.sv  ;         ;
; rectgen.sv                       ; yes             ; User SystemVerilog HDL File        ; C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/rectgen.sv         ;         ;
; vga.sv                           ; yes             ; User SystemVerilog HDL File        ; C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/vga.sv             ;         ;
; videoGen.sv                      ; yes             ; User SystemVerilog HDL File        ; C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv        ;         ;
; RandomGen.sv                     ; yes             ; User SystemVerilog HDL File        ; C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/RandomGen.sv       ;         ;
; vgaController.sv                 ; yes             ; User SystemVerilog HDL File        ; C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/vgaController.sv   ;         ;
; pll.sv                           ; yes             ; User SystemVerilog HDL File        ; C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/pll.sv             ;         ;
; vidaBarco.sv                     ; yes             ; User SystemVerilog HDL File        ; C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/vidaBarco.sv       ;         ;
; registrobarcos2.sv               ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/registrobarcos2.sv ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 23    ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; m     ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 23    ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |MEF                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 23   ; 0            ; |MEF                ; MEF         ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |MEF|state                                                                                ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; state.111 ; state.110 ; state.101 ; state.100 ; state.011 ; state.010 ; state.001 ; state.000 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; state.000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; state.001 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; state.010 ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; state.011 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; state.100 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; state.101 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; state.110 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; state.111 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


+-------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                              ;
+--------------------------------------------------------+----------------------------------------+
; Register name                                          ; Reason for Removal                     ;
+--------------------------------------------------------+----------------------------------------+
; vidaBarco:vdaBrcJ|lp                                   ; Stuck at VCC due to stuck port data_in ;
; vidaBarco:vdaJgdr|lp                                   ; Stuck at VCC due to stuck port data_in ;
; state~4                                                ; Lost fanout                            ;
; state~5                                                ; Lost fanout                            ;
; state~6                                                ; Lost fanout                            ;
; clkCounter:counter|t0                                  ; Lost fanout                            ;
; clkCounter:counter|slowClock:slow_clock|clk_1Hz        ; Lost fanout                            ;
; clkCounter:counter|cycles[0..7]                        ; Lost fanout                            ;
; clkCounter:counter|slowClock:slow_clock|counter[0..27] ; Lost fanout                            ;
; state.000                                              ; Lost fanout                            ;
; state.001                                              ; Lost fanout                            ;
; state.010                                              ; Lost fanout                            ;
; state.011                                              ; Lost fanout                            ;
; state.100                                              ; Lost fanout                            ;
; state.101                                              ; Lost fanout                            ;
; state.110                                              ; Lost fanout                            ;
; state.111                                              ; Lost fanout                            ;
; Total Number of Removed Registers = 51                 ;                                        ;
+--------------------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                               ;
+-----------------------------------------------------+---------------------------+-------------------------------------------------------------------------+
; Register name                                       ; Reason for Removal        ; Registers Removed due to This Register                                  ;
+-----------------------------------------------------+---------------------------+-------------------------------------------------------------------------+
; clkCounter:counter|slowClock:slow_clock|counter[19] ; Lost Fanouts              ; clkCounter:counter|slowClock:slow_clock|counter[18],                    ;
;                                                     ;                           ; clkCounter:counter|slowClock:slow_clock|counter[17],                    ;
;                                                     ;                           ; clkCounter:counter|slowClock:slow_clock|counter[16],                    ;
;                                                     ;                           ; clkCounter:counter|slowClock:slow_clock|counter[15],                    ;
;                                                     ;                           ; clkCounter:counter|slowClock:slow_clock|counter[14],                    ;
;                                                     ;                           ; clkCounter:counter|slowClock:slow_clock|counter[13],                    ;
;                                                     ;                           ; clkCounter:counter|slowClock:slow_clock|counter[12],                    ;
;                                                     ;                           ; clkCounter:counter|slowClock:slow_clock|counter[11],                    ;
;                                                     ;                           ; clkCounter:counter|slowClock:slow_clock|counter[10],                    ;
;                                                     ;                           ; clkCounter:counter|slowClock:slow_clock|counter[9],                     ;
;                                                     ;                           ; clkCounter:counter|slowClock:slow_clock|counter[8],                     ;
;                                                     ;                           ; clkCounter:counter|slowClock:slow_clock|counter[7],                     ;
;                                                     ;                           ; clkCounter:counter|slowClock:slow_clock|counter[6],                     ;
;                                                     ;                           ; clkCounter:counter|slowClock:slow_clock|counter[5],                     ;
;                                                     ;                           ; clkCounter:counter|slowClock:slow_clock|counter[4],                     ;
;                                                     ;                           ; clkCounter:counter|slowClock:slow_clock|counter[3],                     ;
;                                                     ;                           ; clkCounter:counter|slowClock:slow_clock|counter[2],                     ;
;                                                     ;                           ; clkCounter:counter|slowClock:slow_clock|counter[1]                      ;
; vidaBarco:vdaJgdr|lp                                ; Stuck at VCC              ; clkCounter:counter|t0, clkCounter:counter|slowClock:slow_clock|clk_1Hz, ;
;                                                     ; due to stuck port data_in ; clkCounter:counter|slowClock:slow_clock|counter[0],                     ;
;                                                     ;                           ; clkCounter:counter|slowClock:slow_clock|counter[27],                    ;
;                                                     ;                           ; clkCounter:counter|slowClock:slow_clock|counter[26],                    ;
;                                                     ;                           ; clkCounter:counter|slowClock:slow_clock|counter[25],                    ;
;                                                     ;                           ; clkCounter:counter|slowClock:slow_clock|counter[24],                    ;
;                                                     ;                           ; clkCounter:counter|slowClock:slow_clock|counter[23],                    ;
;                                                     ;                           ; clkCounter:counter|slowClock:slow_clock|counter[22],                    ;
;                                                     ;                           ; clkCounter:counter|slowClock:slow_clock|counter[21],                    ;
;                                                     ;                           ; clkCounter:counter|slowClock:slow_clock|counter[20]                     ;
; state~4                                             ; Lost Fanouts              ; state.000, state.001, state.010, state.100, state.101, state.111        ;
; state~5                                             ; Lost Fanouts              ; state.011, state.110                                                    ;
+-----------------------------------------------------+---------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vGA|vgaController:vgaCont ;
+----------------+------------+----------------------------------------------+
; Parameter Name ; Value      ; Type                                         ;
+----------------+------------+----------------------------------------------+
; HACTIVE        ; 1010000000 ; Unsigned Binary                              ;
; HFP            ; 0000010000 ; Unsigned Binary                              ;
; HSYN           ; 0001100000 ; Unsigned Binary                              ;
; HBP            ; 0000110000 ; Unsigned Binary                              ;
; HMAX           ; 1100100000 ; Unsigned Binary                              ;
; VBP            ; 0000100001 ; Unsigned Binary                              ;
; VACTIVE        ; 0111100000 ; Unsigned Binary                              ;
; VFP            ; 0000001010 ; Unsigned Binary                              ;
; VSYN           ; 0000000010 ; Unsigned Binary                              ;
; VMAX           ; 1000001101 ; Unsigned Binary                              ;
+----------------+------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:lHoriz" ;
+-------------+-------+----------+-------------------------------------+
; Port        ; Type  ; Severity ; Details                             ;
+-------------+-------+----------+-------------------------------------+
; left[5..3]  ; Input ; Info     ; Stuck at VCC                        ;
; left[7..6]  ; Input ; Info     ; Stuck at GND                        ;
; left[2..1]  ; Input ; Info     ; Stuck at GND                        ;
; left[9]     ; Input ; Info     ; Stuck at GND                        ;
; left[8]     ; Input ; Info     ; Stuck at VCC                        ;
; left[0]     ; Input ; Info     ; Stuck at VCC                        ;
; right[5..3] ; Input ; Info     ; Stuck at GND                        ;
; right[9]    ; Input ; Info     ; Stuck at GND                        ;
; right[8]    ; Input ; Info     ; Stuck at VCC                        ;
; right[7]    ; Input ; Info     ; Stuck at GND                        ;
; right[6]    ; Input ; Info     ; Stuck at VCC                        ;
; right[2]    ; Input ; Info     ; Stuck at VCC                        ;
; right[1]    ; Input ; Info     ; Stuck at GND                        ;
; right[0]    ; Input ; Info     ; Stuck at VCC                        ;
; top[8..6]   ; Input ; Info     ; Stuck at VCC                        ;
; top[5..4]   ; Input ; Info     ; Stuck at GND                        ;
; top[2..1]   ; Input ; Info     ; Stuck at GND                        ;
; top[9]      ; Input ; Info     ; Stuck at GND                        ;
; top[3]      ; Input ; Info     ; Stuck at VCC                        ;
; top[0]      ; Input ; Info     ; Stuck at VCC                        ;
; bot[8..6]   ; Input ; Info     ; Stuck at VCC                        ;
; bot[1..0]   ; Input ; Info     ; Stuck at VCC                        ;
; bot[5..4]   ; Input ; Info     ; Stuck at GND                        ;
; bot[9]      ; Input ; Info     ; Stuck at GND                        ;
; bot[3]      ; Input ; Info     ; Stuck at VCC                        ;
; bot[2]      ; Input ; Info     ; Stuck at GND                        ;
+-------------+-------+----------+-------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:wHoriz" ;
+-------------+-------+----------+-------------------------------------+
; Port        ; Type  ; Severity ; Details                             ;
+-------------+-------+----------+-------------------------------------+
; left[3..2]  ; Input ; Info     ; Stuck at VCC                        ;
; left[7..6]  ; Input ; Info     ; Stuck at GND                        ;
; left[1..0]  ; Input ; Info     ; Stuck at GND                        ;
; left[9]     ; Input ; Info     ; Stuck at GND                        ;
; left[8]     ; Input ; Info     ; Stuck at VCC                        ;
; left[5]     ; Input ; Info     ; Stuck at VCC                        ;
; left[4]     ; Input ; Info     ; Stuck at GND                        ;
; right[5..3] ; Input ; Info     ; Stuck at GND                        ;
; right[9]    ; Input ; Info     ; Stuck at GND                        ;
; right[8]    ; Input ; Info     ; Stuck at VCC                        ;
; right[7]    ; Input ; Info     ; Stuck at GND                        ;
; right[6]    ; Input ; Info     ; Stuck at VCC                        ;
; right[2]    ; Input ; Info     ; Stuck at VCC                        ;
; right[1]    ; Input ; Info     ; Stuck at GND                        ;
; right[0]    ; Input ; Info     ; Stuck at VCC                        ;
; top[8..6]   ; Input ; Info     ; Stuck at VCC                        ;
; top[5..4]   ; Input ; Info     ; Stuck at GND                        ;
; top[2..1]   ; Input ; Info     ; Stuck at GND                        ;
; top[9]      ; Input ; Info     ; Stuck at GND                        ;
; top[3]      ; Input ; Info     ; Stuck at VCC                        ;
; top[0]      ; Input ; Info     ; Stuck at VCC                        ;
; bot[8..6]   ; Input ; Info     ; Stuck at VCC                        ;
; bot[1..0]   ; Input ; Info     ; Stuck at VCC                        ;
; bot[5..4]   ; Input ; Info     ; Stuck at GND                        ;
; bot[9]      ; Input ; Info     ; Stuck at GND                        ;
; bot[3]      ; Input ; Info     ; Stuck at VCC                        ;
; bot[2]      ; Input ; Info     ; Stuck at GND                        ;
+-------------+-------+----------+-------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:iL3" ;
+-------------+-------+----------+----------------------------------+
; Port        ; Type  ; Severity ; Details                          ;
+-------------+-------+----------+----------------------------------+
; left[1..0]  ; Input ; Info     ; Stuck at VCC                     ;
; left[5..2]  ; Input ; Info     ; Stuck at GND                     ;
; left[9]     ; Input ; Info     ; Stuck at GND                     ;
; left[8]     ; Input ; Info     ; Stuck at VCC                     ;
; left[7]     ; Input ; Info     ; Stuck at GND                     ;
; left[6]     ; Input ; Info     ; Stuck at VCC                     ;
; right[5..3] ; Input ; Info     ; Stuck at GND                     ;
; right[9]    ; Input ; Info     ; Stuck at GND                     ;
; right[8]    ; Input ; Info     ; Stuck at VCC                     ;
; right[7]    ; Input ; Info     ; Stuck at GND                     ;
; right[6]    ; Input ; Info     ; Stuck at VCC                     ;
; right[2]    ; Input ; Info     ; Stuck at VCC                     ;
; right[1]    ; Input ; Info     ; Stuck at GND                     ;
; right[0]    ; Input ; Info     ; Stuck at VCC                     ;
; top[8..7]   ; Input ; Info     ; Stuck at VCC                     ;
; top[3..2]   ; Input ; Info     ; Stuck at VCC                     ;
; top[9]      ; Input ; Info     ; Stuck at GND                     ;
; top[6]      ; Input ; Info     ; Stuck at GND                     ;
; top[5]      ; Input ; Info     ; Stuck at VCC                     ;
; top[4]      ; Input ; Info     ; Stuck at GND                     ;
; top[1]      ; Input ; Info     ; Stuck at GND                     ;
; top[0]      ; Input ; Info     ; Stuck at VCC                     ;
; bot[8..6]   ; Input ; Info     ; Stuck at VCC                     ;
; bot[1..0]   ; Input ; Info     ; Stuck at VCC                     ;
; bot[5..4]   ; Input ; Info     ; Stuck at GND                     ;
; bot[9]      ; Input ; Info     ; Stuck at GND                     ;
; bot[3]      ; Input ; Info     ; Stuck at VCC                     ;
; bot[2]      ; Input ; Info     ; Stuck at GND                     ;
+-------------+-------+----------+----------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:iL2R" ;
+-------------+-------+----------+-----------------------------------+
; Port        ; Type  ; Severity ; Details                           ;
+-------------+-------+----------+-----------------------------------+
; left[5..4]  ; Input ; Info     ; Stuck at VCC                      ;
; left[2..0]  ; Input ; Info     ; Stuck at VCC                      ;
; left[7..6]  ; Input ; Info     ; Stuck at GND                      ;
; left[9]     ; Input ; Info     ; Stuck at GND                      ;
; left[8]     ; Input ; Info     ; Stuck at VCC                      ;
; left[3]     ; Input ; Info     ; Stuck at GND                      ;
; right[5..3] ; Input ; Info     ; Stuck at VCC                      ;
; right[7..6] ; Input ; Info     ; Stuck at GND                      ;
; right[2..1] ; Input ; Info     ; Stuck at GND                      ;
; right[9]    ; Input ; Info     ; Stuck at GND                      ;
; right[8]    ; Input ; Info     ; Stuck at VCC                      ;
; right[0]    ; Input ; Info     ; Stuck at VCC                      ;
; top[8..7]   ; Input ; Info     ; Stuck at VCC                      ;
; top[3..2]   ; Input ; Info     ; Stuck at VCC                      ;
; top[9]      ; Input ; Info     ; Stuck at GND                      ;
; top[6]      ; Input ; Info     ; Stuck at GND                      ;
; top[5]      ; Input ; Info     ; Stuck at VCC                      ;
; top[4]      ; Input ; Info     ; Stuck at GND                      ;
; top[1]      ; Input ; Info     ; Stuck at GND                      ;
; top[0]      ; Input ; Info     ; Stuck at VCC                      ;
; bot[8..6]   ; Input ; Info     ; Stuck at VCC                      ;
; bot[1..0]   ; Input ; Info     ; Stuck at VCC                      ;
; bot[5..4]   ; Input ; Info     ; Stuck at GND                      ;
; bot[9]      ; Input ; Info     ; Stuck at GND                      ;
; bot[3]      ; Input ; Info     ; Stuck at VCC                      ;
; bot[2]      ; Input ; Info     ; Stuck at GND                      ;
+-------------+-------+----------+-----------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:iL2" ;
+-------------+-------+----------+----------------------------------+
; Port        ; Type  ; Severity ; Details                          ;
+-------------+-------+----------+----------------------------------+
; left[5..4]  ; Input ; Info     ; Stuck at VCC                     ;
; left[2..0]  ; Input ; Info     ; Stuck at VCC                     ;
; left[7..6]  ; Input ; Info     ; Stuck at GND                     ;
; left[9]     ; Input ; Info     ; Stuck at GND                     ;
; left[8]     ; Input ; Info     ; Stuck at VCC                     ;
; left[3]     ; Input ; Info     ; Stuck at GND                     ;
; right[5..3] ; Input ; Info     ; Stuck at VCC                     ;
; right[7..6] ; Input ; Info     ; Stuck at GND                     ;
; right[2..1] ; Input ; Info     ; Stuck at GND                     ;
; right[9]    ; Input ; Info     ; Stuck at GND                     ;
; right[8]    ; Input ; Info     ; Stuck at VCC                     ;
; right[0]    ; Input ; Info     ; Stuck at VCC                     ;
; top[8..7]   ; Input ; Info     ; Stuck at VCC                     ;
; top[3..2]   ; Input ; Info     ; Stuck at VCC                     ;
; top[9]      ; Input ; Info     ; Stuck at GND                     ;
; top[6]      ; Input ; Info     ; Stuck at GND                     ;
; top[5]      ; Input ; Info     ; Stuck at VCC                     ;
; top[4]      ; Input ; Info     ; Stuck at GND                     ;
; top[1]      ; Input ; Info     ; Stuck at GND                     ;
; top[0]      ; Input ; Info     ; Stuck at VCC                     ;
; bot[8..6]   ; Input ; Info     ; Stuck at VCC                     ;
; bot[1..0]   ; Input ; Info     ; Stuck at VCC                     ;
; bot[5..4]   ; Input ; Info     ; Stuck at GND                     ;
; bot[9]      ; Input ; Info     ; Stuck at GND                     ;
; bot[3]      ; Input ; Info     ; Stuck at VCC                     ;
; bot[2]      ; Input ; Info     ; Stuck at GND                     ;
+-------------+-------+----------+----------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:iL" ;
+-------------+-------+----------+---------------------------------+
; Port        ; Type  ; Severity ; Details                         ;
+-------------+-------+----------+---------------------------------+
; left[3..2]  ; Input ; Info     ; Stuck at VCC                    ;
; left[7..6]  ; Input ; Info     ; Stuck at GND                    ;
; left[1..0]  ; Input ; Info     ; Stuck at GND                    ;
; left[9]     ; Input ; Info     ; Stuck at GND                    ;
; left[8]     ; Input ; Info     ; Stuck at VCC                    ;
; left[5]     ; Input ; Info     ; Stuck at VCC                    ;
; left[4]     ; Input ; Info     ; Stuck at GND                    ;
; right[3..1] ; Input ; Info     ; Stuck at VCC                    ;
; right[7..6] ; Input ; Info     ; Stuck at GND                    ;
; right[9]    ; Input ; Info     ; Stuck at GND                    ;
; right[8]    ; Input ; Info     ; Stuck at VCC                    ;
; right[5]    ; Input ; Info     ; Stuck at VCC                    ;
; right[4]    ; Input ; Info     ; Stuck at GND                    ;
; right[0]    ; Input ; Info     ; Stuck at GND                    ;
; top[8..7]   ; Input ; Info     ; Stuck at VCC                    ;
; top[3..2]   ; Input ; Info     ; Stuck at VCC                    ;
; top[9]      ; Input ; Info     ; Stuck at GND                    ;
; top[6]      ; Input ; Info     ; Stuck at GND                    ;
; top[5]      ; Input ; Info     ; Stuck at VCC                    ;
; top[4]      ; Input ; Info     ; Stuck at GND                    ;
; top[1]      ; Input ; Info     ; Stuck at GND                    ;
; top[0]      ; Input ; Info     ; Stuck at VCC                    ;
; bot[8..6]   ; Input ; Info     ; Stuck at VCC                    ;
; bot[1..0]   ; Input ; Info     ; Stuck at VCC                    ;
; bot[5..4]   ; Input ; Info     ; Stuck at GND                    ;
; bot[9]      ; Input ; Info     ; Stuck at GND                    ;
; bot[3]      ; Input ; Info     ; Stuck at VCC                    ;
; bot[2]      ; Input ; Info     ; Stuck at GND                    ;
+-------------+-------+----------+---------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:boatP21" ;
+---------+-------+----------+------------------------------------------+
; Port    ; Type  ; Severity ; Details                                  ;
+---------+-------+----------+------------------------------------------+
; left[0] ; Input ; Info     ; Stuck at VCC                             ;
+---------+-------+----------+------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:boatP16" ;
+---------+-------+----------+------------------------------------------+
; Port    ; Type  ; Severity ; Details                                  ;
+---------+-------+----------+------------------------------------------+
; left[0] ; Input ; Info     ; Stuck at VCC                             ;
+---------+-------+----------+------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:boatP11" ;
+---------+-------+----------+------------------------------------------+
; Port    ; Type  ; Severity ; Details                                  ;
+---------+-------+----------+------------------------------------------+
; left[0] ; Input ; Info     ; Stuck at VCC                             ;
+---------+-------+----------+------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:boatP6" ;
+---------+-------+----------+-----------------------------------------+
; Port    ; Type  ; Severity ; Details                                 ;
+---------+-------+----------+-----------------------------------------+
; left[0] ; Input ; Info     ; Stuck at VCC                            ;
+---------+-------+----------+-----------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:boatP5" ;
+-----------+-------+----------+---------------------------------------+
; Port      ; Type  ; Severity ; Details                               ;
+-----------+-------+----------+---------------------------------------+
; top[3..2] ; Input ; Info     ; Stuck at VCC                          ;
; top[9..7] ; Input ; Info     ; Stuck at GND                          ;
; top[5..4] ; Input ; Info     ; Stuck at GND                          ;
; top[1..0] ; Input ; Info     ; Stuck at GND                          ;
; top[6]    ; Input ; Info     ; Stuck at VCC                          ;
; bot[6..1] ; Input ; Info     ; Stuck at VCC                          ;
; bot[9..7] ; Input ; Info     ; Stuck at GND                          ;
; bot[0]    ; Input ; Info     ; Stuck at GND                          ;
+-----------+-------+----------+---------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:boatP4" ;
+-----------+-------+----------+---------------------------------------+
; Port      ; Type  ; Severity ; Details                               ;
+-----------+-------+----------+---------------------------------------+
; top[3..2] ; Input ; Info     ; Stuck at VCC                          ;
; top[9..7] ; Input ; Info     ; Stuck at GND                          ;
; top[5..4] ; Input ; Info     ; Stuck at GND                          ;
; top[1..0] ; Input ; Info     ; Stuck at GND                          ;
; top[6]    ; Input ; Info     ; Stuck at VCC                          ;
; bot[6..1] ; Input ; Info     ; Stuck at VCC                          ;
; bot[9..7] ; Input ; Info     ; Stuck at GND                          ;
; bot[0]    ; Input ; Info     ; Stuck at GND                          ;
+-----------+-------+----------+---------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:boatP3" ;
+-----------+-------+----------+---------------------------------------+
; Port      ; Type  ; Severity ; Details                               ;
+-----------+-------+----------+---------------------------------------+
; top[3..2] ; Input ; Info     ; Stuck at VCC                          ;
; top[9..7] ; Input ; Info     ; Stuck at GND                          ;
; top[5..4] ; Input ; Info     ; Stuck at GND                          ;
; top[1..0] ; Input ; Info     ; Stuck at GND                          ;
; top[6]    ; Input ; Info     ; Stuck at VCC                          ;
; bot[6..1] ; Input ; Info     ; Stuck at VCC                          ;
; bot[9..7] ; Input ; Info     ; Stuck at GND                          ;
; bot[0]    ; Input ; Info     ; Stuck at GND                          ;
+-----------+-------+----------+---------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:boatP2" ;
+-----------+-------+----------+---------------------------------------+
; Port      ; Type  ; Severity ; Details                               ;
+-----------+-------+----------+---------------------------------------+
; top[3..2] ; Input ; Info     ; Stuck at VCC                          ;
; top[9..7] ; Input ; Info     ; Stuck at GND                          ;
; top[5..4] ; Input ; Info     ; Stuck at GND                          ;
; top[1..0] ; Input ; Info     ; Stuck at GND                          ;
; top[6]    ; Input ; Info     ; Stuck at VCC                          ;
; bot[6..1] ; Input ; Info     ; Stuck at VCC                          ;
; bot[9..7] ; Input ; Info     ; Stuck at GND                          ;
; bot[0]    ; Input ; Info     ; Stuck at GND                          ;
+-----------+-------+----------+---------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:boatP1" ;
+-----------+-------+----------+---------------------------------------+
; Port      ; Type  ; Severity ; Details                               ;
+-----------+-------+----------+---------------------------------------+
; left[0]   ; Input ; Info     ; Stuck at VCC                          ;
; top[3..2] ; Input ; Info     ; Stuck at VCC                          ;
; top[9..7] ; Input ; Info     ; Stuck at GND                          ;
; top[5..4] ; Input ; Info     ; Stuck at GND                          ;
; top[1..0] ; Input ; Info     ; Stuck at GND                          ;
; top[6]    ; Input ; Info     ; Stuck at VCC                          ;
; bot[6..1] ; Input ; Info     ; Stuck at VCC                          ;
; bot[9..7] ; Input ; Info     ; Stuck at GND                          ;
; bot[0]    ; Input ; Info     ; Stuck at GND                          ;
+-----------+-------+----------+---------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:shotPC21" ;
+-------------+-------+----------+---------------------------------------+
; Port        ; Type  ; Severity ; Details                               ;
+-------------+-------+----------+---------------------------------------+
; left[1..0]  ; Input ; Info     ; Stuck at VCC                          ;
; left[9..5]  ; Input ; Info     ; Stuck at GND                          ;
; left[3..2]  ; Input ; Info     ; Stuck at GND                          ;
; left[4]     ; Input ; Info     ; Stuck at VCC                          ;
; right[2..1] ; Input ; Info     ; Stuck at VCC                          ;
; right[9..7] ; Input ; Info     ; Stuck at GND                          ;
; right[5..3] ; Input ; Info     ; Stuck at GND                          ;
; right[6]    ; Input ; Info     ; Stuck at VCC                          ;
; right[0]    ; Input ; Info     ; Stuck at GND                          ;
+-------------+-------+----------+---------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:shotPC16" ;
+-------------+-------+----------+---------------------------------------+
; Port        ; Type  ; Severity ; Details                               ;
+-------------+-------+----------+---------------------------------------+
; left[1..0]  ; Input ; Info     ; Stuck at VCC                          ;
; left[9..5]  ; Input ; Info     ; Stuck at GND                          ;
; left[3..2]  ; Input ; Info     ; Stuck at GND                          ;
; left[4]     ; Input ; Info     ; Stuck at VCC                          ;
; right[2..1] ; Input ; Info     ; Stuck at VCC                          ;
; right[9..7] ; Input ; Info     ; Stuck at GND                          ;
; right[5..3] ; Input ; Info     ; Stuck at GND                          ;
; right[6]    ; Input ; Info     ; Stuck at VCC                          ;
; right[0]    ; Input ; Info     ; Stuck at GND                          ;
+-------------+-------+----------+---------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:shotPC11" ;
+-------------+-------+----------+---------------------------------------+
; Port        ; Type  ; Severity ; Details                               ;
+-------------+-------+----------+---------------------------------------+
; left[1..0]  ; Input ; Info     ; Stuck at VCC                          ;
; left[9..5]  ; Input ; Info     ; Stuck at GND                          ;
; left[3..2]  ; Input ; Info     ; Stuck at GND                          ;
; left[4]     ; Input ; Info     ; Stuck at VCC                          ;
; right[2..1] ; Input ; Info     ; Stuck at VCC                          ;
; right[9..7] ; Input ; Info     ; Stuck at GND                          ;
; right[5..3] ; Input ; Info     ; Stuck at GND                          ;
; right[6]    ; Input ; Info     ; Stuck at VCC                          ;
; right[0]    ; Input ; Info     ; Stuck at GND                          ;
+-------------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:shotPC6" ;
+-------------+-------+----------+--------------------------------------+
; Port        ; Type  ; Severity ; Details                              ;
+-------------+-------+----------+--------------------------------------+
; left[1..0]  ; Input ; Info     ; Stuck at VCC                         ;
; left[9..5]  ; Input ; Info     ; Stuck at GND                         ;
; left[3..2]  ; Input ; Info     ; Stuck at GND                         ;
; left[4]     ; Input ; Info     ; Stuck at VCC                         ;
; right[2..1] ; Input ; Info     ; Stuck at VCC                         ;
; right[9..7] ; Input ; Info     ; Stuck at GND                         ;
; right[5..3] ; Input ; Info     ; Stuck at GND                         ;
; right[6]    ; Input ; Info     ; Stuck at VCC                         ;
; right[0]    ; Input ; Info     ; Stuck at GND                         ;
+-------------+-------+----------+--------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:shotPC5" ;
+-----------+-------+----------+----------------------------------------+
; Port      ; Type  ; Severity ; Details                                ;
+-----------+-------+----------+----------------------------------------+
; top[3..2] ; Input ; Info     ; Stuck at VCC                           ;
; top[9..7] ; Input ; Info     ; Stuck at GND                           ;
; top[5..4] ; Input ; Info     ; Stuck at GND                           ;
; top[1..0] ; Input ; Info     ; Stuck at GND                           ;
; top[6]    ; Input ; Info     ; Stuck at VCC                           ;
; bot[6..1] ; Input ; Info     ; Stuck at VCC                           ;
; bot[9..7] ; Input ; Info     ; Stuck at GND                           ;
; bot[0]    ; Input ; Info     ; Stuck at GND                           ;
+-----------+-------+----------+----------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:shotPC4" ;
+-----------+-------+----------+----------------------------------------+
; Port      ; Type  ; Severity ; Details                                ;
+-----------+-------+----------+----------------------------------------+
; top[3..2] ; Input ; Info     ; Stuck at VCC                           ;
; top[9..7] ; Input ; Info     ; Stuck at GND                           ;
; top[5..4] ; Input ; Info     ; Stuck at GND                           ;
; top[1..0] ; Input ; Info     ; Stuck at GND                           ;
; top[6]    ; Input ; Info     ; Stuck at VCC                           ;
; bot[6..1] ; Input ; Info     ; Stuck at VCC                           ;
; bot[9..7] ; Input ; Info     ; Stuck at GND                           ;
; bot[0]    ; Input ; Info     ; Stuck at GND                           ;
+-----------+-------+----------+----------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:shotPC3" ;
+-----------+-------+----------+----------------------------------------+
; Port      ; Type  ; Severity ; Details                                ;
+-----------+-------+----------+----------------------------------------+
; top[3..2] ; Input ; Info     ; Stuck at VCC                           ;
; top[9..7] ; Input ; Info     ; Stuck at GND                           ;
; top[5..4] ; Input ; Info     ; Stuck at GND                           ;
; top[1..0] ; Input ; Info     ; Stuck at GND                           ;
; top[6]    ; Input ; Info     ; Stuck at VCC                           ;
; bot[6..1] ; Input ; Info     ; Stuck at VCC                           ;
; bot[9..7] ; Input ; Info     ; Stuck at GND                           ;
; bot[0]    ; Input ; Info     ; Stuck at GND                           ;
+-----------+-------+----------+----------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:shotPC2" ;
+-----------+-------+----------+----------------------------------------+
; Port      ; Type  ; Severity ; Details                                ;
+-----------+-------+----------+----------------------------------------+
; top[3..2] ; Input ; Info     ; Stuck at VCC                           ;
; top[9..7] ; Input ; Info     ; Stuck at GND                           ;
; top[5..4] ; Input ; Info     ; Stuck at GND                           ;
; top[1..0] ; Input ; Info     ; Stuck at GND                           ;
; top[6]    ; Input ; Info     ; Stuck at VCC                           ;
; bot[6..1] ; Input ; Info     ; Stuck at VCC                           ;
; bot[9..7] ; Input ; Info     ; Stuck at GND                           ;
; bot[0]    ; Input ; Info     ; Stuck at GND                           ;
+-----------+-------+----------+----------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:shotPC" ;
+-------------+-------+----------+-------------------------------------+
; Port        ; Type  ; Severity ; Details                             ;
+-------------+-------+----------+-------------------------------------+
; left[1..0]  ; Input ; Info     ; Stuck at VCC                        ;
; left[9..5]  ; Input ; Info     ; Stuck at GND                        ;
; left[3..2]  ; Input ; Info     ; Stuck at GND                        ;
; left[4]     ; Input ; Info     ; Stuck at VCC                        ;
; right[2..1] ; Input ; Info     ; Stuck at VCC                        ;
; right[9..7] ; Input ; Info     ; Stuck at GND                        ;
; right[5..3] ; Input ; Info     ; Stuck at GND                        ;
; right[6]    ; Input ; Info     ; Stuck at VCC                        ;
; right[0]    ; Input ; Info     ; Stuck at GND                        ;
; top[3..2]   ; Input ; Info     ; Stuck at VCC                        ;
; top[9..7]   ; Input ; Info     ; Stuck at GND                        ;
; top[5..4]   ; Input ; Info     ; Stuck at GND                        ;
; top[1..0]   ; Input ; Info     ; Stuck at GND                        ;
; top[6]      ; Input ; Info     ; Stuck at VCC                        ;
; bot[6..1]   ; Input ; Info     ; Stuck at VCC                        ;
; bot[9..7]   ; Input ; Info     ; Stuck at GND                        ;
; bot[0]      ; Input ; Info     ; Stuck at GND                        ;
+-------------+-------+----------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:rectgen16"                                                                                                                                             ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[5..3]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[8..6]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[9]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[2]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[1]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[0]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[5..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[8..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[9]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[3..2]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[9..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[5..4]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[1..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[3..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[8]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:rectgen15"                                                                                                                                             ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[8..3]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[9]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[2]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[0]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[8..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[9]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[3..2]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[9..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[5..4]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[1..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[3..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[8]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:rectgen14"                                                                                                                                             ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[8..6]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[3..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[9]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[5]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[4]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[8..6] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[1..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[9]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[5]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[3..2]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[9..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[5..4]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[1..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[3..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[8]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:rectgen13"                                                                                                                                             ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[8..7]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[4..3]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[1..0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[6..5]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[9]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[2]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[8..7] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[4..1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[6..5] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[9]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[3..2]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[9..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[5..4]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[1..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[3..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[8]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:rectgen12"                                                                                                                                             ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[6..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[9]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[8]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[7]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[3..2]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[8]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[0]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[8]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[3]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[2]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[0]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:rectgen11"                                                                                                                                             ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[6..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[9]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[8]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[7]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[4..2]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[7..5]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[8]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[1]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[0]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[7..6]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[4..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[8]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[5]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:rectgen10"                                                                                                                                             ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[6..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[9]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[8]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[7]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[7..5]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[9..8]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[2..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[4]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[3]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[7..5]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[1..0]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[9..8]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[4]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[3]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[2]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:rectgen9"                                                                                                                                              ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[6..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[9]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[8]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[7]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[5..4]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[1..0]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[9..8]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[3..2]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[6]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[5..4]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[2..1]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[9..8]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[6]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[3]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[0]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:rectgen8"                                                                                                                                              ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[6..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[9]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[8]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[7]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[6..1]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[9..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[0]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[9..8]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[6..1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[0]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:rectgen7"                                                                                                                                              ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[4..3]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[7..5]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[9]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[8]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[2]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[1]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[0]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[4..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[7..5] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[9]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[8]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[3..2]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[9..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[5..4]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[1..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[3..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[8]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:rectgen6"                                                                                                                                              ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[7..5]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[9..8]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[4..3]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[2]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[0]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[7..5] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[9..8] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[3..2]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[9..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[5..4]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[1..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[3..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[8]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:rectgen5"                                                                                                                                              ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[5..4]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[9..8]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[3..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[7]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[6]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[5..4] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[1..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[9..8] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[7]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[6]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[3..2]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[9..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[5..4]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[1..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[3..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[8]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:rectgen4"                                                                                                                                              ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[6..3]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[1..0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[9..7]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[2]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[6..1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[9..7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[3..2]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[9..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[5..4]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[1..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[3..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[8]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:rectgen3"                                                                                                                                              ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[2..1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[9..7]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[5..3]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[6]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[0]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[9..7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[5..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[6]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[3..2]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[9..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[5..4]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[1..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[3..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[8]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:rectgen2"                                                                                                                                              ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[6..5]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[2..1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[9]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[8]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[7]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[4]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[3]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[0]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[6..5] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[3..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[8..7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[9]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[3..2]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[9..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[5..4]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[1..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[3..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[8]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|rectgen:rectgen1"                                                                                                                                              ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[9..5]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[1..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[4]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; left[3]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; left[2]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[2..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[7..5] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[9]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; right[8]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; right[3]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[3..2]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; top[9..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[5..4]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[1..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; top[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[3..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[8]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; bot[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bot[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|RandomGen:random"                                                                     ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; seed[24..8] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; seed[4..3]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; seed[7]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; seed[6]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; seed[5]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; seed[2]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; seed[1]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; seed[0]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; rand_out    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen|slowClock:sc"                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; clk_1Hz ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA|videoGen:videoGen"                                                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; finished ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "finished[2..1]" will be connected to GND. ;
; win      ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "win[2..1]" will be connected to GND.      ;
; lose     ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "lose[2..1]" will be connected to GND.     ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vGA"                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; moveX   ; Input  ; Warning  ; Input port expression (3 bits) is wider than the input port (1 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bcs     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "bcs[2..1]" will be connected to GND.                                      ;
; vgaclk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; hsync   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; vsync   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; sync_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; blank_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; r       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; g       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registroBarcos:regBarcosPC"                                                                                                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; new_position      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "new_position[24..1]" will be connected to GND. ;
; updated_positions ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registroBarcos:regBarcosJ"                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; updated_positions ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
; boundary_port         ; 23                          ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Fri Apr 19 14:12:59 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_driver.sv
    Info (12023): Found entity 1: vga_driver File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/vga_driver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verifdisparos_tb.sv
    Info (12023): Found entity 1: verifDisparos_tb File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/verifDisparos_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verifdisparo.sv
    Info (12023): Found entity 1: verifDisparo File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/verifDisparo.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mef.sv
    Info (12023): Found entity 1: MEF File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clkcounter.sv
    Info (12023): Found entity 1: clkCounter File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/clkCounter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file slowclock.sv
    Info (12023): Found entity 1: slowClock File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/slowClock.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file videogen_tb.sv
    Info (12023): Found entity 1: videoGen_tb File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registrobarcos_tb.sv
    Info (12023): Found entity 1: registroBarcos_tb File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/registroBarcos_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registrobarcos.sv
    Info (12023): Found entity 1: registroBarcos File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/registroBarcos.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rectgen.sv
    Info (12023): Found entity 1: rectgen File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/rectgen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga.sv
    Info (12023): Found entity 1: vga File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/vga.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file videogen.sv
    Info (12023): Found entity 1: videoGen File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file randomgen_tb.sv
    Info (12023): Found entity 1: RandomGen_tb File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/RandomGen_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file randomgen.sv
    Info (12023): Found entity 1: RandomGen File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/RandomGen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file chargenrom.sv
    Info (12023): Found entity 1: chargenrom File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/chargenrom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vgacontroller.sv
    Info (12023): Found entity 1: vgaController File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/vgaController.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll.sv
    Info (12023): Found entity 1: pll File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/pll.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_tb.sv
    Info (12023): Found entity 1: vga_tb File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/vga_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registrobarcosjugador.sv
    Info (12023): Found entity 1: registroBarcosJugador File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/registroBarcosJugador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vidabarco.sv
    Info (12023): Found entity 1: vidaBarco File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/vidaBarco.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at MEF.sv(13): created implicit net for "nw_pst_pc" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv Line: 13
Warning (10236): Verilog HDL Implicit Net warning at videoGen.sv(175): created implicit net for "iR2R" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 175
Info (12127): Elaborating entity "MEF" for the top level hierarchy
Warning (10034): Output port "estado" at MEF.sv(3) has no driver File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv Line: 3
Info (12128): Elaborating entity "registroBarcos" for hierarchy "registroBarcos:regBarcosJ" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv Line: 10
Warning (10036): Verilog HDL or VHDL warning at registroBarcos.sv(9): object "end_bit" assigned a value but never read File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/registroBarcos.sv Line: 9
Warning (10764): Verilog HDL warning at registroBarcos.sv(40): converting signed shift amount to unsigned File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/registroBarcos.sv Line: 40
Warning (10230): Verilog HDL assignment warning at registroBarcos.sv(40): truncated value with size 32 to match size of target (25) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/registroBarcos.sv Line: 40
Warning (10230): Verilog HDL assignment warning at registroBarcos.sv(68): truncated value with size 32 to match size of target (3) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/registroBarcos.sv Line: 68
Info (12128): Elaborating entity "clkCounter" for hierarchy "clkCounter:counter" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv Line: 11
Warning (10230): Verilog HDL assignment warning at clkCounter.sv(16): truncated value with size 32 to match size of target (8) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/clkCounter.sv Line: 16
Info (12128): Elaborating entity "slowClock" for hierarchy "clkCounter:counter|slowClock:slow_clock" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/clkCounter.sv Line: 7
Warning (10230): Verilog HDL assignment warning at slowClock.sv(15): truncated value with size 32 to match size of target (28) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/slowClock.sv Line: 15
Info (12128): Elaborating entity "verifDisparo" for hierarchy "verifDisparo:verifBarcoJgdr" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv Line: 12
Info (12128): Elaborating entity "vidaBarco" for hierarchy "vidaBarco:vdaJgdr" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv Line: 15
Info (12128): Elaborating entity "vga" for hierarchy "vga:vGA" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv Line: 17
Info (12128): Elaborating entity "pll" for hierarchy "vga:vGA|pll:vgapll" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/vga.sv Line: 11
Info (12128): Elaborating entity "vgaController" for hierarchy "vga:vGA|vgaController:vgaCont" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/vga.sv Line: 14
Info (12128): Elaborating entity "videoGen" for hierarchy "vga:vGA|videoGen:videoGen" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/vga.sv Line: 17
Warning (10036): Verilog HDL or VHDL warning at videoGen.sv(51): object "t1Status" assigned a value but never read File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 51
Warning (10036): Verilog HDL or VHDL warning at videoGen.sv(66): object "offset" assigned a value but never read File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 66
Warning (10036): Verilog HDL or VHDL warning at videoGen.sv(67): object "done" assigned a value but never read File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 67
Warning (10230): Verilog HDL assignment warning at videoGen.sv(226): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 226
Warning (10230): Verilog HDL assignment warning at videoGen.sv(227): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 227
Warning (10230): Verilog HDL assignment warning at videoGen.sv(231): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 231
Warning (10230): Verilog HDL assignment warning at videoGen.sv(232): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 232
Warning (10230): Verilog HDL assignment warning at videoGen.sv(236): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 236
Warning (10230): Verilog HDL assignment warning at videoGen.sv(237): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 237
Warning (10230): Verilog HDL assignment warning at videoGen.sv(241): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 241
Warning (10230): Verilog HDL assignment warning at videoGen.sv(242): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 242
Warning (10230): Verilog HDL assignment warning at videoGen.sv(248): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 248
Warning (10230): Verilog HDL assignment warning at videoGen.sv(249): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 249
Warning (10230): Verilog HDL assignment warning at videoGen.sv(251): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 251
Warning (10230): Verilog HDL assignment warning at videoGen.sv(252): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 252
Warning (10230): Verilog HDL assignment warning at videoGen.sv(253): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 253
Warning (10230): Verilog HDL assignment warning at videoGen.sv(254): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 254
Warning (10230): Verilog HDL assignment warning at videoGen.sv(256): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 256
Warning (10230): Verilog HDL assignment warning at videoGen.sv(257): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 257
Warning (10230): Verilog HDL assignment warning at videoGen.sv(258): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 258
Warning (10230): Verilog HDL assignment warning at videoGen.sv(259): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 259
Warning (10230): Verilog HDL assignment warning at videoGen.sv(261): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 261
Warning (10230): Verilog HDL assignment warning at videoGen.sv(262): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 262
Warning (10230): Verilog HDL assignment warning at videoGen.sv(263): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 263
Warning (10230): Verilog HDL assignment warning at videoGen.sv(264): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 264
Warning (10230): Verilog HDL assignment warning at videoGen.sv(266): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 266
Warning (10230): Verilog HDL assignment warning at videoGen.sv(267): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 267
Warning (10230): Verilog HDL assignment warning at videoGen.sv(268): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 268
Warning (10230): Verilog HDL assignment warning at videoGen.sv(269): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 269
Warning (10230): Verilog HDL assignment warning at videoGen.sv(273): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 273
Warning (10230): Verilog HDL assignment warning at videoGen.sv(274): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 274
Warning (10230): Verilog HDL assignment warning at videoGen.sv(276): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 276
Warning (10230): Verilog HDL assignment warning at videoGen.sv(277): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 277
Warning (10230): Verilog HDL assignment warning at videoGen.sv(278): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 278
Warning (10230): Verilog HDL assignment warning at videoGen.sv(279): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 279
Warning (10230): Verilog HDL assignment warning at videoGen.sv(281): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 281
Warning (10230): Verilog HDL assignment warning at videoGen.sv(282): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 282
Warning (10230): Verilog HDL assignment warning at videoGen.sv(283): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 283
Warning (10230): Verilog HDL assignment warning at videoGen.sv(284): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 284
Warning (10230): Verilog HDL assignment warning at videoGen.sv(286): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 286
Warning (10230): Verilog HDL assignment warning at videoGen.sv(287): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 287
Warning (10230): Verilog HDL assignment warning at videoGen.sv(288): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 288
Warning (10230): Verilog HDL assignment warning at videoGen.sv(289): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 289
Warning (10230): Verilog HDL assignment warning at videoGen.sv(291): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 291
Warning (10230): Verilog HDL assignment warning at videoGen.sv(292): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 292
Warning (10230): Verilog HDL assignment warning at videoGen.sv(293): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 293
Warning (10230): Verilog HDL assignment warning at videoGen.sv(294): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 294
Warning (10230): Verilog HDL assignment warning at videoGen.sv(298): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 298
Warning (10230): Verilog HDL assignment warning at videoGen.sv(299): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 299
Warning (10230): Verilog HDL assignment warning at videoGen.sv(301): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 301
Warning (10230): Verilog HDL assignment warning at videoGen.sv(302): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 302
Warning (10230): Verilog HDL assignment warning at videoGen.sv(303): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 303
Warning (10230): Verilog HDL assignment warning at videoGen.sv(304): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 304
Warning (10230): Verilog HDL assignment warning at videoGen.sv(306): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 306
Warning (10230): Verilog HDL assignment warning at videoGen.sv(307): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 307
Warning (10230): Verilog HDL assignment warning at videoGen.sv(308): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 308
Warning (10230): Verilog HDL assignment warning at videoGen.sv(309): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 309
Warning (10230): Verilog HDL assignment warning at videoGen.sv(311): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 311
Warning (10230): Verilog HDL assignment warning at videoGen.sv(312): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 312
Warning (10230): Verilog HDL assignment warning at videoGen.sv(313): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 313
Warning (10230): Verilog HDL assignment warning at videoGen.sv(314): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 314
Warning (10230): Verilog HDL assignment warning at videoGen.sv(316): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 316
Warning (10230): Verilog HDL assignment warning at videoGen.sv(317): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 317
Warning (10230): Verilog HDL assignment warning at videoGen.sv(318): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 318
Warning (10230): Verilog HDL assignment warning at videoGen.sv(319): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 319
Warning (10230): Verilog HDL assignment warning at videoGen.sv(323): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 323
Warning (10230): Verilog HDL assignment warning at videoGen.sv(324): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 324
Warning (10230): Verilog HDL assignment warning at videoGen.sv(326): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 326
Warning (10230): Verilog HDL assignment warning at videoGen.sv(327): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 327
Warning (10230): Verilog HDL assignment warning at videoGen.sv(328): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 328
Warning (10230): Verilog HDL assignment warning at videoGen.sv(329): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 329
Warning (10230): Verilog HDL assignment warning at videoGen.sv(331): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 331
Warning (10230): Verilog HDL assignment warning at videoGen.sv(332): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 332
Warning (10230): Verilog HDL assignment warning at videoGen.sv(333): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 333
Warning (10230): Verilog HDL assignment warning at videoGen.sv(334): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 334
Warning (10230): Verilog HDL assignment warning at videoGen.sv(336): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 336
Warning (10230): Verilog HDL assignment warning at videoGen.sv(337): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 337
Warning (10230): Verilog HDL assignment warning at videoGen.sv(338): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 338
Warning (10230): Verilog HDL assignment warning at videoGen.sv(339): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 339
Warning (10230): Verilog HDL assignment warning at videoGen.sv(341): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 341
Warning (10230): Verilog HDL assignment warning at videoGen.sv(342): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 342
Warning (10230): Verilog HDL assignment warning at videoGen.sv(343): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 343
Warning (10230): Verilog HDL assignment warning at videoGen.sv(344): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 344
Warning (10230): Verilog HDL assignment warning at videoGen.sv(374): truncated value with size 32 to match size of target (3) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 374
Warning (10230): Verilog HDL assignment warning at videoGen.sv(391): truncated value with size 32 to match size of target (7) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 391
Warning (10230): Verilog HDL assignment warning at videoGen.sv(393): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 393
Warning (10230): Verilog HDL assignment warning at videoGen.sv(394): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 394
Warning (10230): Verilog HDL assignment warning at videoGen.sv(397): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 397
Warning (10230): Verilog HDL assignment warning at videoGen.sv(398): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 398
Warning (10230): Verilog HDL assignment warning at videoGen.sv(412): truncated value with size 32 to match size of target (7) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 412
Warning (10230): Verilog HDL assignment warning at videoGen.sv(414): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 414
Warning (10230): Verilog HDL assignment warning at videoGen.sv(415): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 415
Warning (10230): Verilog HDL assignment warning at videoGen.sv(418): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 418
Warning (10230): Verilog HDL assignment warning at videoGen.sv(419): truncated value with size 32 to match size of target (10) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 419
Warning (10030): Net "boats[25..1]" at videoGen.sv(10) has no driver or initial value, using a default initial value '0' File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 10
Info (12128): Elaborating entity "RandomGen" for hierarchy "vga:vGA|videoGen:videoGen|RandomGen:random" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 29
Warning (10855): Verilog HDL warning at RandomGen.sv(13): initial value for variable lfsr should be constant File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/RandomGen.sv Line: 13
Warning (10230): Verilog HDL assignment warning at RandomGen.sv(24): truncated value with size 32 to match size of target (5) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/RandomGen.sv Line: 24
Warning (10230): Verilog HDL assignment warning at RandomGen.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/RandomGen.sv Line: 38
Warning (12125): Using design file registrobarcos2.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: registroBarcos2 File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/registrobarcos2.sv Line: 1
Info (12128): Elaborating entity "registroBarcos2" for hierarchy "vga:vGA|videoGen:videoGen|registroBarcos2:barcosPl" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 35
Warning (10036): Verilog HDL or VHDL warning at registrobarcos2.sv(9): object "end_bit" assigned a value but never read File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/registrobarcos2.sv Line: 9
Warning (10764): Verilog HDL warning at registrobarcos2.sv(35): converting signed shift amount to unsigned File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/registrobarcos2.sv Line: 35
Warning (10230): Verilog HDL assignment warning at registrobarcos2.sv(35): truncated value with size 32 to match size of target (25) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/registrobarcos2.sv Line: 35
Info (12128): Elaborating entity "rectgen" for hierarchy "vga:vGA|videoGen:videoGen|rectgen:rectgen1" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/videoGen.sv Line: 72
Warning (10230): Verilog HDL assignment warning at rectgen.sv(3): truncated value with size 32 to match size of target (1) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/rectgen.sv Line: 3
Warning (12241): 20 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "estado[0]" is stuck at GND File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv Line: 3
    Warning (13410): Pin "estado[1]" is stuck at GND File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv Line: 3
    Warning (13410): Pin "estado[2]" is stuck at GND File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv Line: 3
    Warning (13410): Pin "estado[3]" is stuck at GND File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv Line: 3
    Warning (13410): Pin "estado[4]" is stuck at GND File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv Line: 3
    Warning (13410): Pin "estado[5]" is stuck at GND File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv Line: 3
    Warning (13410): Pin "estado[6]" is stuck at GND File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv Line: 3
    Warning (13410): Pin "estado[7]" is stuck at GND File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv Line: 3
Info (17049): 49 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "m" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv Line: 1
    Warning (15610): No output dependent on input pin "moveX" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv Line: 1
    Warning (15610): No output dependent on input pin "moveY" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv Line: 1
    Warning (15610): No output dependent on input pin "dirX" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv Line: 1
    Warning (15610): No output dependent on input pin "dirY" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv Line: 1
    Warning (15610): No output dependent on input pin "shoot" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv Line: 1
    Warning (15610): No output dependent on input pin "win" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv Line: 1
    Warning (15610): No output dependent on input pin "lose" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv Line: 1
    Warning (15610): No output dependent on input pin "finished" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv Line: 1
    Warning (15610): No output dependent on input pin "bcs[0]" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv Line: 2
    Warning (15610): No output dependent on input pin "bcs[1]" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv Line: 2
    Warning (15610): No output dependent on input pin "bcs[2]" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv Line: 2
    Warning (15610): No output dependent on input pin "btn_nxt" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv Line: 1
    Warning (15610): No output dependent on input pin "clk" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv Line: 1
    Warning (15610): No output dependent on input pin "rst" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Laboratorio_3/MEF.sv Line: 1
Info (21057): Implemented 23 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 8 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 139 warnings
    Info: Peak virtual memory: 4822 megabytes
    Info: Processing ended: Fri Apr 19 14:13:08 2024
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


