 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : fp_mac
Scenario(s): mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
Version: V-2023.12-SP5-3
Date   : Sun Aug 17 15:48:54 2025
****************************************


  Startpoint: sign_wd_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sign_fp_tmp_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  sign_wd_reg/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  sign_wd_reg/Q (C8T28SOI_LR_DFPRQX4_P0)          0.11       0.11 f    0.90
  sign_fp_tmp_reg/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.11 f    0.90
  data arrival time                                          0.11      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  sign_fp_tmp_reg/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.11      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.14      


  Startpoint: vld_d_reg_7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_d_reg_8_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  vld_d_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  vld_d_reg_7_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  vld_d_reg_8_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.11 f    0.90
  data arrival time                                        0.11      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.11      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: vld_d_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_d_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  vld_d_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  vld_d_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  vld_d_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.11 f    0.90
  data arrival time                                        0.11      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.11      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: vld_d_reg_6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_d_reg_7_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  vld_d_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  vld_d_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  vld_d_reg_7_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.11 f    0.90
  data arrival time                                        0.11      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.11      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: exp_fp_tmp_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: exp_fp_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                              Incr       Path      Voltage
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.00       0.00      
  exp_fp_tmp_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  exp_fp_tmp_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  exp_fp_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.11 f    0.90
  data arrival time                                             0.11      

  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.20       0.20      
  exp_fp_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                  0.05       0.25      
  data required time                                            0.25      
  -------------------------------------------------------------------------------
  data required time                                            0.25      
  data arrival time                                            -0.11      
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.14      


  Startpoint: vld_d_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_d_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  vld_d_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  vld_d_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  vld_d_reg_4_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.11 f    0.90
  data arrival time                                        0.11      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.11      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: vld_d_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_d_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  vld_d_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  vld_d_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  vld_d_reg_6_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.11 f    0.90
  data arrival time                                        0.11      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.11      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: exp_fp_tmp_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: exp_fp_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                              Incr       Path      Voltage
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.00       0.00      
  exp_fp_tmp_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  exp_fp_tmp_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  exp_fp_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.11 f    0.90
  data arrival time                                             0.11      

  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.20       0.20      
  exp_fp_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                  0.05       0.25      
  data required time                                            0.25      
  -------------------------------------------------------------------------------
  data required time                                            0.25      
  data arrival time                                            -0.11      
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.14      


  Startpoint: mts_w_tmp_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_w_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  mts_w_tmp_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_w_tmp_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  mts_w_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.11 f    0.90
  data arrival time                                            0.11      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  mts_w_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.11      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.14      


  Startpoint: mts_d_tmp_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_d_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  mts_d_tmp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_d_tmp_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  mts_d_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.11 f    0.90
  data arrival time                                            0.11      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  mts_d_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.11      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.14      


  Startpoint: exp_fp_tmp_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: exp_fp_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                              Incr       Path      Voltage
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.00       0.00      
  exp_fp_tmp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  exp_fp_tmp_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  exp_fp_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.11 f    0.90
  data arrival time                                             0.11      

  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.20       0.20      
  exp_fp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                  0.05       0.25      
  data required time                                            0.25      
  -------------------------------------------------------------------------------
  data required time                                            0.25      
  data arrival time                                            -0.11      
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.14      


  Startpoint: sign_fp_tmp_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sign_fp_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  sign_fp_tmp_reg/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  sign_fp_tmp_reg/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  sign_fp_reg/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.12 f    0.90
  data arrival time                                           0.12      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  sign_fp_reg/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.12      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.13      


  Startpoint: vld_d_reg_8_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_d_reg_9_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  vld_d_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  vld_d_reg_8_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  vld_d_reg_9_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.12 f    0.90
  data arrival time                                        0.12      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_9_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.12      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.13      


  Startpoint: vld_d_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_d_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  vld_d_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  vld_d_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  vld_d_reg_5_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.12 f    0.90
  data arrival time                                        0.12      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.12      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.13      


  Startpoint: mts_d_tmp_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_d_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  mts_d_tmp_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_d_tmp_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  mts_d_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.12 f    0.90
  data arrival time                                            0.12      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  mts_d_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.12      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.13      


  Startpoint: mts_d_tmp_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_d_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  mts_d_tmp_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_d_tmp_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  mts_d_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.12 f    0.90
  data arrival time                                            0.12      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  mts_d_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.12      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.13      


  Startpoint: mts_w_tmp_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_w_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  mts_w_tmp_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_w_tmp_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  mts_w_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.12 f    0.90
  data arrival time                                            0.12      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  mts_w_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.12      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.13      


  Startpoint: exp_fp_tmp_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: exp_fp_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                              Incr       Path      Voltage
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.00       0.00      
  exp_fp_tmp_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  exp_fp_tmp_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  exp_fp_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.12 f    0.90
  data arrival time                                             0.12      

  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.20       0.20      
  exp_fp_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                  0.05       0.25      
  data required time                                            0.25      
  -------------------------------------------------------------------------------
  data required time                                            0.25      
  data arrival time                                            -0.12      
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.13      


  Startpoint: vld_d_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_d_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  vld_d_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  vld_d_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  vld_d_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.12 f    0.90
  data arrival time                                        0.12      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.12      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.13      


  Startpoint: exp_fp_tmp_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: exp_fp_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                              Incr       Path      Voltage
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.00       0.00      
  exp_fp_tmp_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  exp_fp_tmp_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  exp_fp_reg_4_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.12 f    0.90
  data arrival time                                             0.12      

  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.20       0.20      
  exp_fp_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                  0.05       0.25      
  data required time                                            0.25      
  -------------------------------------------------------------------------------
  data required time                                            0.25      
  data arrival time                                            -0.12      
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.13      


  Startpoint: acc_reg_35_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_35_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_35_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_35_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.11       0.11 r    0.90
  U1307/Z (C8T28SOI_LR_AOI12X3_P0)                0.01 *     0.13 f    0.90
  acc_mag_reg_35_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 f    0.90
  data arrival time                                          0.13      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_35_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.13      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.13      


  Startpoint: acc_reg_5_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.11       0.11 r    0.90
  U1395/Z (C8T28SOI_LR_AOI12X3_P0)               0.02 *     0.13 f    0.90
  acc_mag_reg_5_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 f    0.90
  data arrival time                                         0.13      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_mag_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.13      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.12      


  Startpoint: acc_reg_25_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_25_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_25_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_25_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.11       0.11 r    0.90
  U1338/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.13 f    0.90
  acc_mag_reg_25_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 f    0.90
  data arrival time                                          0.13      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_25_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.13      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.12      


  Startpoint: mts_w_tmp_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_w_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  mts_w_tmp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_w_tmp_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  mts_w_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.12 f    0.90
  data arrival time                                            0.12      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  mts_w_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.12      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.12      


  Startpoint: acc_reg_11_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_11_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_11_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_11_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.12       0.12 r    0.90
  U1380/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.13 f    0.90
  acc_mag_reg_11_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 f    0.90
  data arrival time                                          0.13      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_11_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.13      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.12      


  Startpoint: acc_reg_3_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.11       0.11 r    0.90
  U1398/Z (C8T28SOI_LR_AOI12X3_P0)               0.02 *     0.13 f    0.90
  acc_mag_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 f    0.90
  data arrival time                                         0.13      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_mag_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.13      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.12      


  Startpoint: acc_reg_9_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_9_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_reg_9_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_9_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.12       0.12 r    0.90
  U1386/Z (C8T28SOI_LR_AOI12X3_P0)               0.02 *     0.14 f    0.90
  acc_mag_reg_9_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 f    0.90
  data arrival time                                         0.14      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_mag_reg_9_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.14      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.11      


  Startpoint: acc_reg_17_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_17_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_17_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_17_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.12       0.12 r    0.90
  U1362/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.14 f    0.90
  acc_mag_reg_17_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 f    0.90
  data arrival time                                          0.14      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_17_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.14      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.11      


  Startpoint: vld_d_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_d_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  vld_d_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  vld_d_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  vld_d_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.13 f    0.90
  data arrival time                                        0.13      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                             0.04       0.24      
  data required time                                       0.24      
  --------------------------------------------------------------------------
  data required time                                       0.24      
  data arrival time                                       -0.13      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.11      


  Startpoint: acc_reg_29_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_29_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_29_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_29_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.12       0.12 r    0.90
  U1326/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.14 f    0.90
  acc_mag_reg_29_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 f    0.90
  data arrival time                                          0.14      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_29_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.14      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.11      


  Startpoint: mts_tmp_reg_39_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_r_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  mts_tmp_reg_39_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_tmp_reg_39_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U863/Z (C8T28SOI_LR_NOR3BCX4_P0)                 0.03 *     0.14 f    0.90
  mts_r_reg_4_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.14 f    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_r_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.11      


  Startpoint: acc_reg_13_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_13_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_13_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_13_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.12       0.12 r    0.90
  U1374/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.14 f    0.90
  acc_mag_reg_13_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 f    0.90
  data arrival time                                          0.14      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_13_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.14      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.11      


  Startpoint: acc_reg_19_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_19_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_19_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_19_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.12       0.12 r    0.90
  U1356/Z (C8T28SOI_LR_AOI12X3_P0)                0.03 *     0.14 f    0.90
  acc_mag_reg_19_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 f    0.90
  data arrival time                                          0.14      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_19_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.14      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.11      


  Startpoint: acc_reg_23_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_23_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_23_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_23_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.11       0.11 r    0.90
  U1344/Z (C8T28SOI_LR_AOI12X3_P0)                0.03 *     0.14 f    0.90
  acc_mag_reg_23_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 f    0.90
  data arrival time                                          0.14      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_23_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.14      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.11      


  Startpoint: acc_reg_21_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_21_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_21_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_21_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.12       0.12 r    0.90
  U1350/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.14 f    0.90
  acc_mag_reg_21_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 f    0.90
  data arrival time                                          0.14      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_21_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.14      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.11      


  Startpoint: acc_reg_33_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_33_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_33_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_33_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U1313/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.15 f    0.90
  acc_mag_reg_33_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 f    0.90
  data arrival time                                          0.15      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_33_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.15      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.11      


  Startpoint: acc_reg_27_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_27_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_27_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_27_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.12       0.12 r    0.90
  U1332/Z (C8T28SOI_LR_AOI12X3_P0)                0.03 *     0.14 f    0.90
  acc_mag_reg_27_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 f    0.90
  data arrival time                                          0.14      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_27_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.14      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.11      


  Startpoint: counter_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: counter_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  counter_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  counter_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 r    0.90
  U643/Z (C8T28SOI_LR_CNNOR2X8_P16)               0.02 *     0.15 f    0.90
  counter_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.15 f    0.90
  data arrival time                                          0.15      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  counter_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.15      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.10      


  Startpoint: acc_reg_31_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_31_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_31_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_31_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.11       0.11 r    0.90
  U1320/Z (C8T28SOI_LR_AOI12X3_P0)                0.03 *     0.14 f    0.90
  acc_mag_reg_31_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 f    0.90
  data arrival time                                          0.14      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_31_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.14      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.10      


  Startpoint: acc_reg_37_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_37_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_37_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_37_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.12       0.12 r    0.90
  U1301/Z (C8T28SOI_LR_AOI12X3_P0)                0.03 *     0.15 f    0.90
  acc_mag_reg_37_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 f    0.90
  data arrival time                                          0.15      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_37_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.15      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.10      


  Startpoint: sign_r_reg (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_rc_reg_7_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  sign_r_reg/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  sign_r_reg/Q (C8T28SOI_LR_DFPRQX4_P0)         0.11       0.11 f    0.90
  U654/Z (C8T28SOI_LR_CNNOR2AX9_P16)            0.05 *     0.16 f    0.90
  acc_rc_reg_7_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                        0.16      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  acc_rc_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.16      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.10      


  Startpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_7_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_7_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U1392/Z (C8T28SOI_LR_AOI12X3_P0)               0.02 *     0.15 f    0.90
  acc_mag_reg_7_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 f    0.90
  data arrival time                                         0.15      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_mag_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.15      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.10      


  Startpoint: counter_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: counter_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  counter_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  counter_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U648/Z (C8T28SOI_LR_NAND3X3_P0)                 0.03 *     0.14 r    0.90
  U1399/Z (C8T28SOI_LR_AOI12X3_P0)                0.01 *     0.16 f    0.90
  counter_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.16 f    0.90
  data arrival time                                          0.16      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  counter_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.16      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.10      


  Startpoint: acc_mag_reg_11_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_zc_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  acc_mag_reg_11_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.00 r    0.90
  acc_mag_reg_11_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.12       0.12 f    0.90
  U762/Z (C8T28SOI_LR_AND2X5_P0)                    0.04 *     0.16 f    0.90
  acc_mag_zc_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                            0.16      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  acc_mag_zc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.16      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.09      


  Startpoint: acc_mag_reg_25_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_zc_reg_14_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                              Incr       Path      Voltage
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.00       0.00      
  acc_mag_reg_25_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  acc_mag_reg_25_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.12       0.12 f    0.90
  U763/Z (C8T28SOI_LR_AND2X5_P0)                     0.04 *     0.16 f    0.90
  acc_mag_zc_reg_14_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                             0.16      

  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.20       0.20      
  acc_mag_zc_reg_14_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                  0.05       0.25      
  data required time                                            0.25      
  -------------------------------------------------------------------------------
  data required time                                            0.25      
  data arrival time                                            -0.16      
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.09      


  Startpoint: acc_mag_reg_15_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_zc_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  acc_mag_reg_15_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.00 r    0.90
  acc_mag_reg_15_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.12       0.12 f    0.90
  U765/Z (C8T28SOI_LR_AND2X5_P0)                    0.04 *     0.16 f    0.90
  acc_mag_zc_reg_4_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                            0.16      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  acc_mag_zc_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.16      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.09      


  Startpoint: acc_reg_38_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_39_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_38_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_38_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.10       0.10 r    0.90
  U1027/Z (C8T28SOI_LR_CNIVX4_P16)                0.03 *     0.13 f    0.90
  U1074/Z (C8T28SOI_LR_NOR3BCX4_P0)               0.03 *     0.17 f    0.90
  acc_mag_reg_39_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                          0.17      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_39_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.17      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.09      


  Startpoint: acc_mag_reg_20_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_zc_reg_9_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  acc_mag_reg_20_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.00 r    0.90
  acc_mag_reg_20_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.12       0.12 f    0.90
  U767/Z (C8T28SOI_LR_AND2X5_P0)                    0.04 *     0.17 f    0.90
  acc_mag_zc_reg_9_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                            0.17      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  acc_mag_zc_reg_9_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.17      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.09      


  Startpoint: acc_mag_reg_12_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_zc_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  acc_mag_reg_12_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.00 r    0.90
  acc_mag_reg_12_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.12       0.12 f    0.90
  U766/Z (C8T28SOI_LR_AND2X5_P0)                    0.04 *     0.17 f    0.90
  acc_mag_zc_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                            0.17      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  acc_mag_zc_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.17      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.09      


  Startpoint: acc_reg_15_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_15_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_15_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_15_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U1368/Z (C8T28SOI_LR_AOI12X3_P0)                0.03 *     0.17 f    0.90
  acc_mag_reg_15_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                          0.17      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_15_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.17      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.08      


  Startpoint: acc_mag_reg_24_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_zc_reg_13_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                              Incr       Path      Voltage
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.00       0.00      
  acc_mag_reg_24_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  acc_mag_reg_24_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.13       0.13 f    0.90
  U774/Z (C8T28SOI_LR_AND2X5_P0)                     0.04 *     0.17 f    0.90
  acc_mag_zc_reg_13_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                             0.17      

  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.20       0.20      
  acc_mag_zc_reg_13_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                  0.05       0.25      
  data required time                                            0.25      
  -------------------------------------------------------------------------------
  data required time                                            0.25      
  data arrival time                                            -0.17      
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.08      


  Startpoint: acc_mag_reg_18_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_zc_reg_7_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  acc_mag_reg_18_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.00 r    0.90
  acc_mag_reg_18_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.13       0.13 f    0.90
  U770/Z (C8T28SOI_LR_AND2X5_P0)                    0.04 *     0.17 f    0.90
  acc_mag_zc_reg_7_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                            0.17      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  acc_mag_zc_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.17      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.08      


  Startpoint: zc_tmp_reg (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: zc_i_reg (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  zc_tmp_reg/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  zc_tmp_reg/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  U669/Z (C8T28SOI_LR_CNNOR2AX9_P16)          0.06 *     0.17 f    0.90
  zc_i_reg/D (C8T28SOI_LR_DFPRQX4_P0)         0.00 *     0.17 f    0.90
  data arrival time                                      0.17      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  zc_i_reg/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.20 r    
  library hold time                           0.05       0.25      
  data required time                                     0.25      
  ------------------------------------------------------------------------
  data required time                                     0.25      
  data arrival time                                     -0.17      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.08      


  Startpoint: mts_r_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_rc_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  mts_r_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_r_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.10       0.10 r    0.90
  U754/Z (C8T28SOI_LR_AOI22X2_P0)               0.01 *     0.12 f    0.90
  U755/Z (C8T28SOI_LR_NAND2X4_P0)               0.04 *     0.15 r    0.90
  acc_rc_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 r    0.90
  data arrival time                                        0.15      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  acc_rc_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.03       0.23      
  data required time                                       0.23      
  --------------------------------------------------------------------------
  data required time                                       0.23      
  data arrival time                                       -0.15      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.08      


  Startpoint: acc_mag_reg_19_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_zc_reg_8_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  acc_mag_reg_19_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.00 r    0.90
  acc_mag_reg_19_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.13       0.13 f    0.90
  U772/Z (C8T28SOI_LR_AND2X5_P0)                    0.04 *     0.17 f    0.90
  acc_mag_zc_reg_8_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                            0.17      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  acc_mag_zc_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.17      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.08      


  Startpoint: acc_mag_reg_23_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_zc_reg_12_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                              Incr       Path      Voltage
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.00       0.00      
  acc_mag_reg_23_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  acc_mag_reg_23_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.13       0.13 f    0.90
  U769/Z (C8T28SOI_LR_AND2X5_P0)                     0.05 *     0.17 f    0.90
  acc_mag_zc_reg_12_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                             0.17      

  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.20       0.20      
  acc_mag_zc_reg_12_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                  0.05       0.25      
  data required time                                            0.25      
  -------------------------------------------------------------------------------
  data required time                                            0.25      
  data arrival time                                            -0.17      
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.08      


  Startpoint: counter_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: counter_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  counter_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  counter_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U649/Z (C8T28SOI_LR_OA112X4_P0)                 0.06 *     0.17 f    0.90
  counter_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.17 f    0.90
  data arrival time                                          0.17      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  counter_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.17      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.08      


  Startpoint: counter_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_rdy_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  counter_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  counter_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 r    0.90
  U1182/Z (C8T28SOI_LR_OAI12X3_P0)                0.01 *     0.12 f    0.90
  U1183/Z (C8T28SOI_LR_OAI12X3_P0)                0.03 *     0.15 r    0.90
  U1185/Z (C8T28SOI_LR_AOI112X3_P0)               0.02 *     0.17 f    0.90
  acc_rdy_reg/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.17 f    0.90
  data arrival time                                          0.17      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_rdy_reg/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.17      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.08      


  Startpoint: mts_d_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_fp_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  mts_d_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_d_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U630/Z (C8T28SOI_LR_AND2X5_P0)                0.05 *     0.17 f    0.90
  mts_fp_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                        0.17      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_fp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.17      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.08      


  Startpoint: acc_mag_reg_16_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_zc_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  acc_mag_reg_16_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.00 r    0.90
  acc_mag_reg_16_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.13       0.13 f    0.90
  U775/Z (C8T28SOI_LR_AND2X5_P0)                    0.05 *     0.18 f    0.90
  acc_mag_zc_reg_5_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.18 f    0.90
  data arrival time                                            0.18      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  acc_mag_zc_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.18      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.08      


  Startpoint: acc_mag_reg_17_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_zc_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  acc_mag_reg_17_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.00 r    0.90
  acc_mag_reg_17_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.13       0.13 f    0.90
  U773/Z (C8T28SOI_LR_AND2X5_P0)                    0.05 *     0.18 f    0.90
  acc_mag_zc_reg_6_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.18 f    0.90
  data arrival time                                            0.18      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  acc_mag_zc_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.18      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.08      


  Startpoint: acc_mag_reg_22_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_zc_reg_11_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                              Incr       Path      Voltage
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.00       0.00      
  acc_mag_reg_22_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  acc_mag_reg_22_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.13       0.13 f    0.90
  U768/Z (C8T28SOI_LR_AND2X5_P0)                     0.05 *     0.18 f    0.90
  acc_mag_zc_reg_11_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.18 f    0.90
  data arrival time                                             0.18      

  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.20       0.20      
  acc_mag_zc_reg_11_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                  0.05       0.25      
  data required time                                            0.25      
  -------------------------------------------------------------------------------
  data required time                                            0.25      
  data arrival time                                            -0.18      
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.07      


  Startpoint: exp_w_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: exp_fp_tmp_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  exp_w_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.00 r    0.90
  exp_w_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)           0.12       0.12 f    0.90
  U731/Z (C8T28SOI_LR_CNNOR2X8_P16)                 0.04 *     0.16 r    0.90
  U733/Z (C8T28SOI_LR_CNNOR2X8_P16)                 0.02 *     0.18 f    0.90
  exp_fp_tmp_reg_4_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.18 f    0.90
  data arrival time                                            0.18      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  exp_fp_tmp_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.18      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.07      


  Startpoint: mts_r_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_rc_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  mts_r_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_r_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 r    0.90
  U756/Z (C8T28SOI_LR_AOI22X2_P0)               0.02 *     0.12 f    0.90
  U757/Z (C8T28SOI_LR_NAND2X4_P0)               0.04 *     0.16 r    0.90
  acc_rc_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 r    0.90
  data arrival time                                        0.16      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  acc_rc_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.03       0.23      
  data required time                                       0.23      
  --------------------------------------------------------------------------
  data required time                                       0.23      
  data arrival time                                       -0.16      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.07      


  Startpoint: exp_r_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_rc_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  exp_r_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  exp_r_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U726/Z (C8T28SOI_LR_OAI12X3_P0)               0.04 *     0.16 r    0.90
  U727/Z (C8T28SOI_LR_OAI12X3_P0)               0.02 *     0.18 f    0.90
  acc_rc_reg_5_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.18 f    0.90
  data arrival time                                        0.18      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  acc_rc_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.18      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.07      


  Startpoint: mts_r_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_rc_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  mts_r_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_r_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.10       0.10 r    0.90
  U758/Z (C8T28SOI_LR_AOI22X2_P0)               0.02 *     0.12 f    0.90
  U759/Z (C8T28SOI_LR_OAI211X3_P0)              0.04 *     0.16 r    0.90
  acc_rc_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 r    0.90
  data arrival time                                        0.16      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  acc_rc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.03       0.23      
  data required time                                       0.23      
  --------------------------------------------------------------------------
  data required time                                       0.23      
  data arrival time                                       -0.16      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.07      


  Startpoint: acc_mag_reg_24_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_tmp_reg_39_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  acc_mag_reg_24_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_mag_reg_24_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  U944/Z (C8T28SOI_LR_NAND2X4_P0)                  0.03 *     0.15 r    0.90
  U945/Z (C8T28SOI_LR_OAI211X3_P0)                 0.02 *     0.18 f    0.90
  mts_tmp_reg_39_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.18 f    0.90
  data arrival time                                           0.18      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_39_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.18      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.07      


  Startpoint: mts_tmp_reg_38_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_r_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  mts_tmp_reg_38_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_tmp_reg_38_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U864/Z (C8T28SOI_LR_OA112X4_P0)                  0.06 *     0.18 f    0.90
  mts_r_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.18 f    0.90
  data arrival time                                           0.18      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_r_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.18      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.07      


  Startpoint: acc_mag_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_tmp_reg_16_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_mag_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_mag_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1260/Z (C8T28SOI_LR_NAND2X4_P0)                0.04 *     0.16 r    0.90
  U1293/Z (C8T28SOI_LR_OAI22AX3_P0)               0.02 *     0.18 f    0.90
  mts_tmp_reg_16_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.18 f    0.90
  data arrival time                                          0.18      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_tmp_reg_16_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.18      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.07      


  Startpoint: mts_tmp_reg_36_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_r_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  mts_tmp_reg_36_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_tmp_reg_36_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U834/Z (C8T28SOI_LR_CNNAND2X8_P16)               0.04 *     0.16 r    0.90
  U1192/Z (C8T28SOI_LR_AOI112X3_P0)                0.02 *     0.18 f    0.90
  mts_r_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.18 f    0.90
  data arrival time                                           0.18      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_r_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.18      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.07      


  Startpoint: acc_mag_reg_21_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_zc_reg_10_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                              Incr       Path      Voltage
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.00       0.00      
  acc_mag_reg_21_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  acc_mag_reg_21_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.13       0.13 f    0.90
  U771/Z (C8T28SOI_LR_AND2X5_P0)                     0.05 *     0.18 f    0.90
  acc_mag_zc_reg_10_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.18 f    0.90
  data arrival time                                             0.18      

  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.20       0.20      
  acc_mag_zc_reg_10_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                  0.05       0.25      
  data required time                                            0.25      
  -------------------------------------------------------------------------------
  data required time                                            0.25      
  data arrival time                                            -0.18      
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.07      


  Startpoint: counter_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: counter_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  counter_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  counter_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U645/Z (C8T28SOI_LR_CNIVX4_P16)                 0.05 *     0.16 r    0.90
  U1180/Z (C8T28SOI_LR_AOI112X3_P0)               0.02 *     0.18 f    0.90
  counter_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.18 f    0.90
  data arrival time                                          0.18      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  counter_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.18      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.07      


  Startpoint: mts_tmp_reg_36_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_r_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  mts_tmp_reg_36_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_tmp_reg_36_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U865/Z (C8T28SOI_LR_OA112X4_P0)                  0.06 *     0.18 f    0.90
  mts_r_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.18 f    0.90
  data arrival time                                           0.18      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_r_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.18      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.07      


  Startpoint: acc_reg_38_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_38_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_38_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_38_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.10       0.10 r    0.90
  U1027/Z (C8T28SOI_LR_CNIVX4_P16)                0.03 *     0.13 f    0.90
  U1297/Z (C8T28SOI_LR_OAI12X3_P0)                0.04 *     0.17 r    0.90
  U1298/Z (C8T28SOI_LR_AOI12X3_P0)                0.01 *     0.18 f    0.90
  acc_mag_reg_38_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.18 f    0.90
  data arrival time                                          0.18      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_38_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.18      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.07      


  Startpoint: mts_tmp_reg_39_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_r_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  mts_tmp_reg_39_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_tmp_reg_39_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 r    0.90
  U837/Z (C8T28SOI_LR_CNXOR2X9_P16)                0.06 *     0.17 r    0.90
  U838/Z (C8T28SOI_LR_CNNOR2X8_P16)                0.01 *     0.19 f    0.90
  mts_r_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.19 f    0.90
  data arrival time                                           0.19      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_r_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.19      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.07      


  Startpoint: exp_r_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_rc_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  exp_r_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  exp_r_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 r    0.90
  U1219/Z (C8T28SOI_LR_AOI22AX2_P0)             0.05 *     0.17 f    0.90
  acc_rc_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                        0.17      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  acc_rc_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.04       0.24      
  data required time                                       0.24      
  --------------------------------------------------------------------------
  data required time                                       0.24      
  data arrival time                                       -0.17      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.07      


  Startpoint: acc_mag_reg_22_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_tmp_reg_37_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  acc_mag_reg_22_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_mag_reg_22_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  U960/Z (C8T28SOI_LR_NAND2X4_P0)                  0.03 *     0.16 r    0.90
  U961/Z (C8T28SOI_LR_OAI211X3_P0)                 0.03 *     0.18 f    0.90
  mts_tmp_reg_37_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.18 f    0.90
  data arrival time                                           0.18      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_37_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.18      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.06      


  Startpoint: acc_reg_36_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_36_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_36_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_36_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.11       0.11 f    0.90
  U1170/Z (C8T28SOI_LR_CNIVX4_P16)                0.06 *     0.18 r    0.90
  U1304/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.19 f    0.90
  acc_mag_reg_36_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.19 f    0.90
  data arrival time                                          0.19      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_36_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.19      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: vld_d_reg_9_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_o_tmp_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  vld_d_reg_9_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  vld_d_reg_9_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  U653/Z (C8T28SOI_LR_NAND3X3_P0)               0.04 *     0.15 r    0.90
  U696/Z (C8T28SOI_LR_CNIVX4_P16)               0.03 *     0.19 f    0.90
  vld_o_tmp_reg/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.19 f    0.90
  data arrival time                                        0.19      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_o_tmp_reg/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.19      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.06      


  Startpoint: mts_d_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_fp_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  mts_d_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_d_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U777/Z (C8T28SOI_LR_CNNAND2X8_P16)            0.04 *     0.16 r    0.90
  U1214/Z (C8T28SOI_LR_AOI12X3_P0)              0.03 *     0.19 f    0.90
  mts_fp_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.19 f    0.90
  data arrival time                                        0.19      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_fp_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.19      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.06      


  Startpoint: acc_mag_reg_14_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_zc_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  acc_mag_reg_14_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.00 r    0.90
  acc_mag_reg_14_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.13       0.13 f    0.90
  U687/Z (C8T28SOI_LR_CNIVX4_P16)                   0.05 *     0.18 r    0.90
  U688/Z (C8T28SOI_LR_CNNOR2X8_P16)                 0.02 *     0.20 f    0.90
  acc_mag_zc_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.20 f    0.90
  data arrival time                                            0.20      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  acc_mag_zc_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.20      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.06      


  Startpoint: acc_reg_26_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_26_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_26_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_26_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.12       0.12 f    0.90
  U1158/Z (C8T28SOI_LR_CNIVX4_P16)                0.06 *     0.18 r    0.90
  U1335/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.20 f    0.90
  acc_mag_reg_26_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_26_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: acc_mag_reg_13_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_zc_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  acc_mag_reg_13_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.00 r    0.90
  acc_mag_reg_13_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.13       0.13 f    0.90
  U689/Z (C8T28SOI_LR_CNIVX4_P16)                   0.05 *     0.18 r    0.90
  U690/Z (C8T28SOI_LR_CNNOR2X8_P16)                 0.02 *     0.20 f    0.90
  acc_mag_zc_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.20 f    0.90
  data arrival time                                            0.20      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  acc_mag_zc_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.20      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.05      


  Startpoint: acc_mag_reg_23_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_tmp_reg_38_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  acc_mag_reg_23_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_mag_reg_23_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  U976/Z (C8T28SOI_LR_NAND2X4_P0)                  0.03 *     0.15 r    0.90
  U977/Z (C8T28SOI_LR_OAI211X3_P0)                 0.04 *     0.19 f    0.90
  mts_tmp_reg_38_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.19 f    0.90
  data arrival time                                           0.19      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_38_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                                0.04       0.24      
  data required time                                          0.24      
  -----------------------------------------------------------------------------
  data required time                                          0.24      
  data arrival time                                          -0.19      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.05      


  Startpoint: acc_reg_28_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_28_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_28_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_28_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.12       0.12 f    0.90
  U1162/Z (C8T28SOI_LR_CNIVX4_P16)                0.07 *     0.18 r    0.90
  U1329/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.20 f    0.90
  acc_mag_reg_28_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_28_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: acc_mag_reg_21_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_tmp_reg_36_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  acc_mag_reg_21_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_mag_reg_21_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  U980/Z (C8T28SOI_LR_NAND2X4_P0)                  0.03 *     0.16 r    0.90
  U981/Z (C8T28SOI_LR_OAI211X3_P0)                 0.03 *     0.19 f    0.90
  mts_tmp_reg_36_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.19 f    0.90
  data arrival time                                           0.19      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_36_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                                0.04       0.24      
  data required time                                          0.24      
  -----------------------------------------------------------------------------
  data required time                                          0.24      
  data arrival time                                          -0.19      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.05      


  Startpoint: acc_reg_24_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_24_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_24_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_24_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.12       0.12 f    0.90
  U1153/Z (C8T28SOI_LR_CNIVX4_P16)                0.07 *     0.18 r    0.90
  U1341/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.20 f    0.90
  acc_mag_reg_24_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_24_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: mts_w_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_fp_reg_7_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  mts_w_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_w_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  U1177/Z (C8T28SOI_LR_CNNAND2X8_P16)           0.04 *     0.17 r    0.90
  U1191/Z (C8T28SOI_LR_OAI12AX3_P0)             0.03 *     0.20 f    0.90
  mts_fp_reg_7_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.20 f    0.90
  data arrival time                                        0.20      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_fp_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.20      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.05      


  Startpoint: acc_reg_8_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_8_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_8_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.12       0.12 f    0.90
  U1120/Z (C8T28SOI_LR_CNIVX4_P16)               0.07 *     0.18 r    0.90
  U1389/Z (C8T28SOI_LR_AOI12X3_P0)               0.02 *     0.20 f    0.90
  acc_mag_reg_8_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.20 f    0.90
  data arrival time                                         0.20      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_mag_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.20      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.05      


  Startpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  acc_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_7_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 r    0.90
  U1199/Z (C8T28SOI_LRS_XNOR2X3_P0)           0.05 *     0.19 r    0.90
  U1201/Z (C8T28SOI_LR_AOI112X3_P0)           0.02 *     0.21 f    0.90
  acc_reg_7_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.21 f    0.90
  data arrival time                                      0.21      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  acc_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                           0.05       0.25      
  data required time                                     0.25      
  ------------------------------------------------------------------------
  data required time                                     0.25      
  data arrival time                                     -0.21      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.05      


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U682/Z (C8T28SOI_LR_CNIVX4_P16)             0.06 *     0.18 r    0.90
  U1186/Z (C8T28SOI_LR_AOI112X3_P0)           0.02 *     0.20 f    0.90
  acc_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.20 f    0.90
  data arrival time                                      0.20      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                           0.05       0.25      
  data required time                                     0.25      
  ------------------------------------------------------------------------
  data required time                                     0.25      
  data arrival time                                     -0.20      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.05      


  Startpoint: mts_r_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_rc_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  mts_r_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_r_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U717/Z (C8T28SOI_LR_CNNAND2X8_P16)            0.04 *     0.16 r    0.90
  U750/Z (C8T28SOI_LR_AO112X5_P0)               0.04 *     0.20 r    0.90
  U751/Z (C8T28SOI_LR_NAND2X4_P0)               0.01 *     0.21 f    0.90
  acc_rc_reg_4_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 f    0.90
  data arrival time                                        0.21      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  acc_rc_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.21      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.04      


  Startpoint: exp_r_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_rc_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  exp_r_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  exp_r_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 r    0.90
  U720/Z (C8T28SOI_LR_CNXOR2X9_P16)             0.07 *     0.19 r    0.90
  U725/Z (C8T28SOI_LR_OAI12X3_P0)               0.01 *     0.21 f    0.90
  acc_rc_reg_6_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 f    0.90
  data arrival time                                        0.21      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  acc_rc_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.21      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.04      


  Startpoint: acc_reg_16_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_16_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_16_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_16_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.12       0.12 f    0.90
  U1143/Z (C8T28SOI_LR_CNIVX4_P16)                0.07 *     0.19 r    0.90
  U1365/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.21 f    0.90
  acc_mag_reg_16_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 f    0.90
  data arrival time                                          0.21      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_16_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.21      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.04      


  Startpoint: acc_reg_18_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_18_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_18_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_18_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.12       0.12 f    0.90
  U1144/Z (C8T28SOI_LR_CNIVX4_P16)                0.07 *     0.18 r    0.90
  U1359/Z (C8T28SOI_LR_AOI12X3_P0)                0.03 *     0.21 f    0.90
  acc_mag_reg_18_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 f    0.90
  data arrival time                                          0.21      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_18_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.21      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.04      


  Startpoint: acc_reg_30_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_30_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_30_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_30_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.12       0.12 f    0.90
  U1167/Z (C8T28SOI_LR_CNIVX4_P16)                0.06 *     0.18 r    0.90
  U1323/Z (C8T28SOI_LR_AOI12X3_P0)                0.03 *     0.21 f    0.90
  acc_mag_reg_30_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 f    0.90
  data arrival time                                          0.21      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_30_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.21      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.04      


  Startpoint: acc_reg_14_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_14_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_14_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_14_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.12       0.12 f    0.90
  U1142/Z (C8T28SOI_LR_CNIVX4_P16)                0.07 *     0.19 r    0.90
  U1371/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.21 f    0.90
  acc_mag_reg_14_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 f    0.90
  data arrival time                                          0.21      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_14_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.21      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.04      


  Startpoint: acc_mag_zc_reg_13_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_tmp_reg_14_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                               Incr       Path      Voltage
  --------------------------------------------------------------------------------
  clock CLK (rise edge)                               0.00       0.00      
  clock network delay (ideal)                         0.00       0.00      
  acc_mag_zc_reg_13_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_mag_zc_reg_13_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U839/Z (C8T28SOI_LR_CNNOR2X8_P16)                   0.07 *     0.19 r    0.90
  U1295/Z (C8T28SOI_LR_NOR3X3_P0)                     0.02 *     0.21 f    0.90
  mts_tmp_reg_14_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.21 f    0.90
  data arrival time                                              0.21      

  clock CLK (rise edge)                               0.00       0.00      
  clock network delay (ideal)                         0.20       0.20      
  mts_tmp_reg_14_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                                   0.05       0.25      
  data required time                                             0.25      
  --------------------------------------------------------------------------------
  data required time                                             0.25      
  data arrival time                                             -0.21      
  --------------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.04      


  Startpoint: acc_reg_10_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_10_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_10_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_10_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.12       0.12 r    0.90
  U1132/Z (C8T28SOI_LR_CNIVX4_P16)                0.04 *     0.15 f    0.90
  U1382/Z (C8T28SOI_LR_OAI12X3_P0)                0.04 *     0.19 r    0.90
  U1383/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.21 f    0.90
  acc_mag_reg_10_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 f    0.90
  data arrival time                                          0.21      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_10_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.21      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.04      


  Startpoint: exp_w_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: exp_fp_tmp_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  exp_w_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.00 r    0.90
  exp_w_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)           0.12       0.12 f    0.90
  U659/Z (C8T28SOI_LR_CNNOR2X8_P16)                 0.04 *     0.16 r    0.90
  U732/S0 (C8T28SOI_LR_FA1X4_P0)                    0.04 *     0.20 r    0.90
  U730/Z (C8T28SOI_LR_CNIVX4_P16)                   0.01 *     0.22 f    0.90
  exp_fp_tmp_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.22 f    0.90
  data arrival time                                            0.22      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  exp_fp_tmp_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.22      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.04      


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.12       0.12 f    0.90
  U682/Z (C8T28SOI_LR_CNIVX4_P16)                0.06 *     0.18 r    0.90
  U683/Z (C8T28SOI_LR_CNNOR2X8_P16)              0.03 *     0.21 f    0.90
  acc_mag_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 f    0.90
  data arrival time                                         0.21      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_mag_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.21      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.04      


  Startpoint: acc_reg_34_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_34_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_34_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_34_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.12       0.12 f    0.90
  U1169/Z (C8T28SOI_LR_CNIVX4_P16)                0.06 *     0.18 r    0.90
  U1310/Z (C8T28SOI_LR_AOI12X3_P0)                0.03 *     0.21 f    0.90
  acc_mag_reg_34_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 f    0.90
  data arrival time                                          0.21      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_34_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.21      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.04      


  Startpoint: acc_mag_zc_reg_13_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_tmp_reg_15_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                               Incr       Path      Voltage
  --------------------------------------------------------------------------------
  clock CLK (rise edge)                               0.00       0.00      
  clock network delay (ideal)                         0.00       0.00      
  acc_mag_zc_reg_13_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_mag_zc_reg_13_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U839/Z (C8T28SOI_LR_CNNOR2X8_P16)                   0.07 *     0.19 r    0.90
  U1294/Z (C8T28SOI_LR_NOR3X3_P0)                     0.02 *     0.22 f    0.90
  mts_tmp_reg_15_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.22 f    0.90
  data arrival time                                              0.22      

  clock CLK (rise edge)                               0.00       0.00      
  clock network delay (ideal)                         0.20       0.20      
  mts_tmp_reg_15_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                                   0.05       0.25      
  data required time                                             0.25      
  --------------------------------------------------------------------------------
  data required time                                             0.25      
  data arrival time                                             -0.22      
  --------------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.04      


  Startpoint: acc_reg_12_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_12_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_12_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_12_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.12       0.12 r    0.90
  U988/Z (C8T28SOI_LR_CNIVX4_P16)                 0.04 *     0.16 f    0.90
  U1376/Z (C8T28SOI_LR_OAI12X3_P0)                0.04 *     0.20 r    0.90
  U1377/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.22 f    0.90
  acc_mag_reg_12_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.22 f    0.90
  data arrival time                                          0.22      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_12_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.22      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03      


  Startpoint: acc_reg_22_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_22_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_22_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_22_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.12       0.12 r    0.90
  U1146/Z (C8T28SOI_LR_CNIVX4_P16)                0.04 *     0.16 f    0.90
  U1346/Z (C8T28SOI_LR_OAI12X3_P0)                0.04 *     0.20 r    0.90
  U1347/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.22 f    0.90
  acc_mag_reg_22_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.22 f    0.90
  data arrival time                                          0.22      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_22_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.22      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03      


  Startpoint: acc_reg_2_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U692/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.20 r    0.90
  U693/Z (C8T28SOI_LR_CNNOR2X8_P16)              0.02 *     0.22 f    0.90
  acc_mag_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.22 f    0.90
  data arrival time                                         0.22      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_mag_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.22      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.03      


  Startpoint: acc_mag_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_tmp_reg_17_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_mag_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_mag_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1254/Z (C8T28SOI_LR_OAI211X3_P0)               0.08 *     0.20 r    0.90
  U1292/Z (C8T28SOI_LR_OAI22X3_P0)                0.02 *     0.22 f    0.90
  mts_tmp_reg_17_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.22 f    0.90
  data arrival time                                          0.22      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_tmp_reg_17_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.22      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03      


  Startpoint: vld_d_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_vld_o_tmp_reg/latch
            (gating element for clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                          Incr       Path      Voltage
  -------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                          0.00       0.00      
  clock network delay (ideal)                                    0.00       0.00      
  vld_d_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)                       0.00       0.00 r    0.90
  vld_d_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)                        0.11       0.11 r    0.90
  U652/Z (C8T28SOI_LR_NOR3X3_P0)                                 0.02 *     0.13 f    0.90
  clk_gate_vld_o_tmp_reg/latch/E (C8T28SOI_LRP_CNHLSX4_P16)      0.00 *     0.13 f    0.90
  data arrival time                                                         0.13      

  clock CLK (rise edge)                                          0.00       0.00      
  clock network delay (ideal)                                    0.20       0.20      
  clk_gate_vld_o_tmp_reg/latch/CP (C8T28SOI_LRP_CNHLSX4_P16)     0.00       0.20 r    
  clock gating hold time                                        -0.04       0.16      
  data required time                                                        0.16      
  -------------------------------------------------------------------------------------------
  data required time                                                        0.16      
  data arrival time                                                        -0.13      
  -------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -0.03      


  Startpoint: acc_reg_1_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_1_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  acc_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U793/S0 (C8T28SOI_LR_FA1X4_P0)              0.05 *     0.18 f    0.90
  U749/Z (C8T28SOI_LR_CNNOR2AX9_P16)          0.05 *     0.22 f    0.90
  acc_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.22 f    0.90
  data arrival time                                      0.22      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  acc_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                           0.05       0.25      
  data required time                                     0.25      
  ------------------------------------------------------------------------
  data required time                                     0.25      
  data arrival time                                     -0.22      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.03      


  Startpoint: acc_mag_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_tmp_reg_28_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_mag_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_mag_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1260/Z (C8T28SOI_LR_NAND2X4_P0)                0.04 *     0.16 r    0.90
  U1262/Z (C8T28SOI_LR_OAI12X3_P0)                0.02 *     0.18 f    0.90
  U1263/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.21 r    0.90
  U1264/Z (C8T28SOI_LR_OAI22AX3_P0)               0.02 *     0.22 f    0.90
  mts_tmp_reg_28_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.22 f    0.90
  data arrival time                                          0.22      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_tmp_reg_28_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.22      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03      


  Startpoint: acc_reg_1_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_2_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  acc_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 r    0.90
  U793/CO (C8T28SOI_LR_FA1X4_P0)              0.07 *     0.20 r    0.90
  U1189/Z (C8T28SOI_LR_AOI112X3_P0)           0.02 *     0.22 f    0.90
  acc_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.22 f    0.90
  data arrival time                                      0.22      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  acc_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                           0.05       0.25      
  data required time                                     0.25      
  ------------------------------------------------------------------------
  data required time                                     0.25      
  data arrival time                                     -0.22      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.03      


  Startpoint: mts_w_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_fp_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  mts_w_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_w_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U776/Z (C8T28SOI_LR_AND2X5_P0)                0.04 *     0.16 f    0.90
  intadd_2_U5/S0 (C8T28SOI_LR_FA1X4_P0)         0.06 *     0.22 f    0.90
  mts_fp_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.22 f    0.90
  data arrival time                                        0.22      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_fp_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.22      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.03      


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.12       0.12 f    0.90
  U670/Z (C8T28SOI_LR_CNNAND2X8_P16)             0.03 *     0.15 r    0.90
  U671/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.06 *     0.21 r    0.90
  U672/Z (C8T28SOI_LR_CNNOR2X8_P16)              0.02 *     0.22 f    0.90
  acc_mag_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.22 f    0.90
  data arrival time                                         0.22      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_mag_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.22      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.03      


  Startpoint: zc_i_reg (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_mts_r_reg_1/latch
            (gating element for clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                        Incr       Path      Voltage
  -----------------------------------------------------------------------------------------
  clock CLK (rise edge)                                        0.00       0.00      
  clock network delay (ideal)                                  0.00       0.00      
  zc_i_reg/CP (C8T28SOI_LR_DFPRQX4_P0)                         0.00       0.00 r    0.90
  zc_i_reg/Q (C8T28SOI_LR_DFPRQX4_P0)                          0.13       0.13 r    0.90
  U695/Z (C8T28SOI_LR_CNOR2X19_P16)                            0.05 *     0.18 r    0.90
  clk_gate_mts_r_reg_1/latch/E (C8T28SOI_LRP_CNHLSX4_P16)      0.00 *     0.18 r    0.90
  data arrival time                                                       0.18      

  clock CLK (rise edge)                                        0.00       0.00      
  clock network delay (ideal)                                  0.20       0.20      
  clk_gate_mts_r_reg_1/latch/CP (C8T28SOI_LRP_CNHLSX4_P16)     0.00       0.20 r    
  clock gating hold time                                       0.01       0.21      
  data required time                                                      0.21      
  -----------------------------------------------------------------------------------------
  data required time                                                      0.21      
  data arrival time                                                      -0.18      
  -----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.03      


  Startpoint: acc_reg_20_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_20_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_20_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_20_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.12       0.12 r    0.90
  U1145/Z (C8T28SOI_LR_CNIVX4_P16)                0.04 *     0.15 f    0.90
  U1352/Z (C8T28SOI_LR_OAI12X3_P0)                0.04 *     0.19 r    0.90
  U1353/Z (C8T28SOI_LR_AOI12X3_P0)                0.03 *     0.22 f    0.90
  acc_mag_reg_20_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.22 f    0.90
  data arrival time                                          0.22      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_20_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.22      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03      


  Startpoint: acc_reg_32_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_32_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_32_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_32_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.12       0.12 r    0.90
  U1168/Z (C8T28SOI_LR_CNIVX4_P16)                0.04 *     0.16 f    0.90
  U1315/Z (C8T28SOI_LR_OAI12X3_P0)                0.04 *     0.20 r    0.90
  U1316/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.22 f    0.90
  acc_mag_reg_32_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.22 f    0.90
  data arrival time                                          0.22      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_32_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.22      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03      


  Startpoint: exp_d_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: exp_fp_tmp_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  exp_d_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.00 r    0.90
  exp_d_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)           0.13       0.13 r    0.90
  U664/Z (C8T28SOI_LR_OA12X3_P0)                    0.05 *     0.18 r    0.90
  U1216/S0 (C8T28SOI_LR_FA1X4_P0)                   0.04 *     0.21 r    0.90
  exp_fp_tmp_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 r    0.90
  data arrival time                                            0.21      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  exp_fp_tmp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                 0.04       0.24      
  data required time                                           0.24      
  ------------------------------------------------------------------------------
  data required time                                           0.24      
  data arrival time                                           -0.21      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.02      


  Startpoint: exp_d_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_d_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  exp_d_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  exp_d_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  U635/Z (C8T28SOI_LR_CNNOR2AX9_P16)            0.09 *     0.22 r    0.90
  U636/Z (C8T28SOI_LR_CNIVX4_P16)               0.02 *     0.23 f    0.90
  mts_d_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.23 f    0.90
  data arrival time                                        0.23      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_d_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.23      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.02      


  Startpoint: exp_w_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: exp_fp_tmp_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  exp_w_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.00 r    0.90
  exp_w_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)           0.12       0.12 f    0.90
  U660/Z (C8T28SOI_LR_AOI12X3_P0)                   0.05 *     0.17 r    0.90
  U729/S0 (C8T28SOI_LR_FA1X4_P0)                    0.05 *     0.22 r    0.90
  U667/Z (C8T28SOI_LR_CNIVX4_P16)                   0.01 *     0.23 f    0.90
  exp_fp_tmp_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                            0.23      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  exp_fp_tmp_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.23      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.02      


  Startpoint: zc_i_reg (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: exp_r_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  zc_i_reg/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  zc_i_reg/Q (C8T28SOI_LR_DFPRQX4_P0)          0.12       0.12 f    0.90
  U806/Z (C8T28SOI_LR_CNNAND2X8_P16)           0.09 *     0.21 r    0.90
  U1220/Z (C8T28SOI_LR_CBI4I6X3_P0)            0.02 *     0.23 f    0.90
  exp_r_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                       0.23      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  exp_r_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.23      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.02      


  Startpoint: acc_mag_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_tmp_reg_18_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_mag_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_mag_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1248/Z (C8T28SOI_LR_AOI222X2_P0)               0.09 *     0.21 r    0.90
  U1290/Z (C8T28SOI_LR_OAI22X3_P0)                0.02 *     0.23 f    0.90
  mts_tmp_reg_18_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                          0.23      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_tmp_reg_18_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.23      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02      


  Startpoint: acc_reg_4_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U685/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.22 r    0.90
  U686/Z (C8T28SOI_LR_CNNOR2X8_P16)              0.01 *     0.23 f    0.90
  acc_mag_reg_4_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                         0.23      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_mag_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.23      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.02      


  Startpoint: acc_reg_6_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U680/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.09 *     0.22 r    0.90
  U681/Z (C8T28SOI_LR_CNNOR2X8_P16)              0.01 *     0.24 f    0.90
  acc_mag_reg_6_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.24 f    0.90
  data arrival time                                         0.24      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_mag_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.24      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.02      


  Startpoint: acc_reg_4_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_4_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  acc_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.14       0.14 r    0.90
  U1193/Z (C8T28SOI_LR_CNXOR2X9_P16)          0.08 *     0.22 r    0.90
  U1195/Z (C8T28SOI_LR_AOI112X3_P0)           0.02 *     0.24 f    0.90
  acc_reg_4_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.24 f    0.90
  data arrival time                                      0.24      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  acc_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                           0.05       0.25      
  data required time                                     0.25      
  ------------------------------------------------------------------------
  data required time                                     0.25      
  data arrival time                                     -0.24      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.02      


  Startpoint: zc_i_reg (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: exp_r_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  zc_i_reg/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  zc_i_reg/Q (C8T28SOI_LR_DFPRQX4_P0)          0.12       0.12 f    0.90
  U806/Z (C8T28SOI_LR_CNNAND2X8_P16)           0.09 *     0.21 r    0.90
  U817/Z (C8T28SOI_LR_NOR2X4_P0)               0.02 *     0.23 f    0.90
  exp_r_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                       0.23      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  exp_r_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.23      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.02      


  Startpoint: acc_mag_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_tmp_reg_20_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_mag_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_mag_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1260/Z (C8T28SOI_LR_NAND2X4_P0)                0.04 *     0.16 r    0.90
  U1276/Z (C8T28SOI_LR_CNIVX4_P16)                0.02 *     0.19 f    0.90
  U1286/Z (C8T28SOI_LR_AOI22X2_P0)                0.03 *     0.22 r    0.90
  U1287/Z (C8T28SOI_LR_OAI22X3_P0)                0.02 *     0.24 f    0.90
  mts_tmp_reg_20_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.24 f    0.90
  data arrival time                                          0.24      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_tmp_reg_20_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.24      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02      


  Startpoint: acc_reg_38_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_38_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_38_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_38_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.10       0.10 r    0.90
  U1027/Z (C8T28SOI_LR_CNIVX4_P16)             0.03 *     0.13 f    0.90
  intadd_0_U2/S0 (C8T28SOI_LR_FA1X4_P0)        0.06 *     0.19 f    0.90
  U1099/Z (C8T28SOI_LR_CNNOR2X8_P16)           0.03 *     0.22 r    0.90
  acc_reg_38_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.22 r    0.90
  data arrival time                                       0.22      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_38_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.03       0.23      
  data required time                                      0.23      
  -------------------------------------------------------------------------
  data required time                                      0.23      
  data arrival time                                      -0.22      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.02      


  Startpoint: acc_reg_6_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_6_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  acc_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.14       0.14 r    0.90
  U1196/Z (C8T28SOI_LR_CNXOR2X9_P16)          0.08 *     0.22 r    0.90
  U1198/Z (C8T28SOI_LR_AOI112X3_P0)           0.02 *     0.24 f    0.90
  acc_reg_6_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.24 f    0.90
  data arrival time                                      0.24      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  acc_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                           0.05       0.25      
  data required time                                     0.25      
  ------------------------------------------------------------------------
  data required time                                     0.25      
  data arrival time                                     -0.24      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.01      


  Startpoint: zc_i_reg (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: exp_r_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  zc_i_reg/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  zc_i_reg/Q (C8T28SOI_LR_DFPRQX4_P0)          0.12       0.12 f    0.90
  U806/Z (C8T28SOI_LR_CNNAND2X8_P16)           0.09 *     0.21 r    0.90
  U861/Z (C8T28SOI_LR_CNNOR2X8_P16)            0.03 *     0.24 f    0.90
  exp_r_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.24 f    0.90
  data arrival time                                       0.24      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  exp_r_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.24      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.01      


  Startpoint: acc_mag_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_tmp_reg_24_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_mag_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_mag_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1260/Z (C8T28SOI_LR_NAND2X4_P0)                0.04 *     0.16 r    0.90
  U1276/Z (C8T28SOI_LR_CNIVX4_P16)                0.02 *     0.19 f    0.90
  U1277/Z (C8T28SOI_LR_AOI22X2_P0)                0.03 *     0.22 r    0.90
  U1279/Z (C8T28SOI_LR_OAI12X3_P0)                0.02 *     0.24 f    0.90
  mts_tmp_reg_24_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.24 f    0.90
  data arrival time                                          0.24      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_tmp_reg_24_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.24      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01      


  Startpoint: exp_w_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_w_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  exp_w_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  exp_w_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  U632/Z (C8T28SOI_LR_CNNOR2AX9_P16)            0.08 *     0.21 r    0.90
  U633/Z (C8T28SOI_LR_CNIVX4_P16)               0.02 *     0.24 f    0.90
  mts_w_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.24 f    0.90
  data arrival time                                        0.24      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_w_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.24      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.01      


  Startpoint: acc_reg_34_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_34_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_34_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_34_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1169/Z (C8T28SOI_LR_CNIVX4_P16)             0.06 *     0.18 r    0.90
  intadd_0_U6/S0 (C8T28SOI_LR_FA1X4_P0)        0.05 *     0.23 r    0.90
  U1095/Z (C8T28SOI_LR_CNNOR2X8_P16)           0.02 *     0.24 f    0.90
  acc_reg_34_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.24 f    0.90
  data arrival time                                       0.24      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_34_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.24      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.01      


  Startpoint: acc_reg_35_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_35_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_35_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_35_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  U1040/Z (C8T28SOI_LR_CNIVX4_P16)             0.06 *     0.18 r    0.90
  intadd_0_U5/S0 (C8T28SOI_LR_FA1X4_P0)        0.05 *     0.23 r    0.90
  U1096/Z (C8T28SOI_LR_CNNOR2X8_P16)           0.02 *     0.24 f    0.90
  acc_reg_35_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.24 f    0.90
  data arrival time                                       0.24      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_35_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.24      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.01      


  Startpoint: acc_reg_36_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_36_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_36_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_36_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  U1170/Z (C8T28SOI_LR_CNIVX4_P16)             0.06 *     0.18 r    0.90
  intadd_0_U4/S0 (C8T28SOI_LR_FA1X4_P0)        0.05 *     0.23 r    0.90
  U1097/Z (C8T28SOI_LR_CNNOR2X8_P16)           0.02 *     0.24 f    0.90
  acc_reg_36_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.24 f    0.90
  data arrival time                                       0.24      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_36_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.24      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.01      


  Startpoint: acc_mag_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_tmp_reg_19_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_mag_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_mag_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1243/Z (C8T28SOI_LR_AOI22X2_P0)                0.04 *     0.16 r    0.90
  U1244/Z (C8T28SOI_LR_CNNAND2X8_P16)             0.03 *     0.20 f    0.90
  U1289/Z (C8T28SOI_LR_OAI22AX3_P0)               0.04 *     0.24 f    0.90
  mts_tmp_reg_19_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.24 f    0.90
  data arrival time                                          0.24      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_tmp_reg_19_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.24      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01      


  Startpoint: acc_reg_37_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_37_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_37_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_37_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1041/Z (C8T28SOI_LR_CNIVX4_P16)             0.07 *     0.18 r    0.90
  intadd_0_U3/S0 (C8T28SOI_LR_FA1X4_P0)        0.05 *     0.23 r    0.90
  U1098/Z (C8T28SOI_LR_CNNOR2X8_P16)           0.02 *     0.25 f    0.90
  acc_reg_37_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.25 f    0.90
  data arrival time                                       0.25      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_37_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.25      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.01      


  Startpoint: acc_mag_zc_reg_13_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_tmp_reg_32_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                               Incr       Path      Voltage
  --------------------------------------------------------------------------------
  clock CLK (rise edge)                               0.00       0.00      
  clock network delay (ideal)                         0.00       0.00      
  acc_mag_zc_reg_13_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_mag_zc_reg_13_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 r    0.90
  U839/Z (C8T28SOI_LR_CNNOR2X8_P16)                   0.04 *     0.16 f    0.90
  U922/Z (C8T28SOI_LR_AOI22X2_P0)                     0.06 *     0.22 r    0.90
  U923/Z (C8T28SOI_LR_CNNOR2X8_P16)                   0.02 *     0.24 f    0.90
  mts_tmp_reg_32_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.24 f    0.90
  data arrival time                                              0.24      

  clock CLK (rise edge)                               0.00       0.00      
  clock network delay (ideal)                         0.20       0.20      
  mts_tmp_reg_32_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                                   0.05       0.25      
  data required time                                             0.25      
  --------------------------------------------------------------------------------
  data required time                                             0.25      
  data arrival time                                             -0.24      
  --------------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.01      


  Startpoint: acc_reg_31_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_31_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_31_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_31_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  U1038/Z (C8T28SOI_LR_CNIVX4_P16)             0.06 *     0.18 r    0.90
  intadd_0_U9/S0 (C8T28SOI_LR_FA1X4_P0)        0.05 *     0.23 r    0.90
  U1092/Z (C8T28SOI_LR_CNNOR2X8_P16)           0.02 *     0.25 f    0.90
  acc_reg_31_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.25 f    0.90
  data arrival time                                       0.25      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_31_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.25      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.01      


  Startpoint: mts_w_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_fp_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  mts_w_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_w_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1205/Z (C8T28SOI_LR_CNNAND2X8_P16)           0.04 *     0.15 r    0.90
  U1212/Z (C8T28SOI_LR_AOI12X3_P0)              0.03 *     0.18 f    0.90
  intadd_2_U4/S0 (C8T28SOI_LR_FA1X4_P0)         0.06 *     0.24 f    0.90
  mts_fp_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.24 f    0.90
  data arrival time                                        0.24      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_fp_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.24      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.01      


  Startpoint: acc_reg_30_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_30_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_30_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_30_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1167/Z (C8T28SOI_LR_CNIVX4_P16)             0.06 *     0.18 r    0.90
  intadd_0_U10/S0 (C8T28SOI_LR_FA1X4_P0)       0.05 *     0.23 r    0.90
  U1091/Z (C8T28SOI_LR_CNNOR2X8_P16)           0.02 *     0.25 f    0.90
  acc_reg_30_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.25 f    0.90
  data arrival time                                       0.25      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_30_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.25      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.01      


  Startpoint: mts_w_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_fp_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  mts_w_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_w_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  U1177/Z (C8T28SOI_LR_CNNAND2X8_P16)           0.04 *     0.17 r    0.90
  U1178/Z (C8T28SOI_LR_CNNOR2X8_P16)            0.02 *     0.18 f    0.90
  U1179/Z (C8T28SOI_LR_CNXOR2X9_P16)            0.06 *     0.24 f    0.90
  mts_fp_reg_6_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.24 f    0.90
  data arrival time                                        0.24      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_fp_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.24      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.01      


  Startpoint: acc_reg_19_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_19_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_19_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_19_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1032/Z (C8T28SOI_LR_CNIVX4_P16)             0.06 *     0.18 r    0.90
  intadd_0_U21/S0 (C8T28SOI_LR_FA1X4_P0)       0.05 *     0.23 r    0.90
  U1080/Z (C8T28SOI_LR_CNNOR2X8_P16)           0.02 *     0.25 f    0.90
  acc_reg_19_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.25 f    0.90
  data arrival time                                       0.25      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_19_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.25      
  -------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)           0.00      


  Startpoint: exp_w_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: exp_fp_tmp_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  exp_w_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.00 r    0.90
  exp_w_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)           0.14       0.14 r    0.90
  U662/Z (C8T28SOI_LRS_XNOR2X3_P0)                  0.04 *     0.18 f    0.90
  U1215/Z (C8T28SOI_LR_OA12X3_P0)                   0.07 *     0.25 f    0.90
  exp_fp_tmp_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.25 f    0.90
  data arrival time                                            0.25      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  exp_fp_tmp_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.25      
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                0.00      


  Startpoint: acc_reg_23_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_23_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_23_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_23_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  U1034/Z (C8T28SOI_LR_CNIVX4_P16)             0.06 *     0.18 r    0.90
  intadd_0_U17/S0 (C8T28SOI_LR_FA1X4_P0)       0.05 *     0.23 r    0.90
  U1084/Z (C8T28SOI_LR_CNNOR2X8_P16)           0.02 *     0.25 f    0.90
  acc_reg_23_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.25 f    0.90
  data arrival time                                       0.25      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_23_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.25      
  -------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)           0.00      


  Startpoint: acc_reg_21_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_21_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_21_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_21_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1033/Z (C8T28SOI_LR_CNIVX4_P16)             0.06 *     0.18 r    0.90
  intadd_0_U19/S0 (C8T28SOI_LR_FA1X4_P0)       0.05 *     0.23 r    0.90
  U1082/Z (C8T28SOI_LR_CNNOR2X8_P16)           0.02 *     0.25 f    0.90
  acc_reg_21_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.25 f    0.90
  data arrival time                                       0.25      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_21_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.25      
  -------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)           0.00      


  Startpoint: acc_rdy_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_zc_tmp_reg/latch
            (gating element for clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                       Incr       Path      Voltage
  ----------------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.00       0.00      
  clock network delay (ideal)                                 0.00       0.00      
  acc_rdy_reg/CP (C8T28SOI_LR_DFPRQX4_P0)                     0.00       0.00 r    0.90
  acc_rdy_reg/Q (C8T28SOI_LR_DFPRQX4_P0)                      0.14       0.14 r    0.90
  U657/Z (C8T28SOI_LR_CNIVX4_P16)                             0.03 *     0.17 f    0.90
  U658/Z (C8T28SOI_LR_CNNAND2X8_P16)                          0.03 *     0.20 r    0.90
  clk_gate_zc_tmp_reg/latch/E (C8T28SOI_LRP_CNHLSX4_P16)      0.00 *     0.20 r    0.90
  data arrival time                                                      0.20      

  clock CLK (rise edge)                                       0.00       0.00      
  clock network delay (ideal)                                 0.20       0.20      
  clk_gate_zc_tmp_reg/latch/CP (C8T28SOI_LRP_CNHLSX4_P16)     0.00       0.20 r    
  clock gating hold time                                      0.01       0.21      
  data required time                                                     0.21      
  ----------------------------------------------------------------------------------------
  data required time                                                     0.21      
  data arrival time                                                     -0.20      
  ----------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                          0.00      


  Startpoint: acc_reg_20_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_20_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_20_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_20_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1145/Z (C8T28SOI_LR_CNIVX4_P16)             0.06 *     0.18 r    0.90
  intadd_0_U20/S0 (C8T28SOI_LR_FA1X4_P0)       0.05 *     0.23 r    0.90
  U1081/Z (C8T28SOI_LR_CNNOR2X8_P16)           0.02 *     0.25 f    0.90
  acc_reg_20_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.25 f    0.90
  data arrival time                                       0.25      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_20_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.25      
  -------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)           0.00      


  Startpoint: acc_reg_18_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_18_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_18_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_18_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1144/Z (C8T28SOI_LR_CNIVX4_P16)             0.07 *     0.18 r    0.90
  intadd_0_U22/S0 (C8T28SOI_LR_FA1X4_P0)       0.05 *     0.23 r    0.90
  U1077/Z (C8T28SOI_LR_CNNOR2X8_P16)           0.02 *     0.25 f    0.90
  acc_reg_18_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.25 f    0.90
  data arrival time                                       0.25      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_18_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.25      
  -------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)           0.00      


  Startpoint: acc_reg_8_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_8_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  acc_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_8_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1120/Z (C8T28SOI_LR_CNIVX4_P16)            0.07 *     0.18 r    0.90
  intadd_1_U5/S0 (C8T28SOI_LR_FA1X4_P0)       0.05 *     0.23 r    0.90
  U984/Z (C8T28SOI_LR_CNNOR2X8_P16)           0.02 *     0.25 f    0.90
  acc_reg_8_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.25 f    0.90
  data arrival time                                      0.25      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  acc_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                           0.05       0.25      
  data required time                                     0.25      
  ------------------------------------------------------------------------
  data required time                                     0.25      
  data arrival time                                     -0.25      
  ------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)          0.00      


  Startpoint: acc_reg_10_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_10_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_10_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_10_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1132/Z (C8T28SOI_LR_CNIVX4_P16)             0.07 *     0.18 r    0.90
  intadd_1_U3/S0 (C8T28SOI_LR_FA1X4_P0)        0.05 *     0.23 r    0.90
  U986/Z (C8T28SOI_LR_CNNOR2X8_P16)            0.02 *     0.25 f    0.90
  acc_reg_10_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.25 f    0.90
  data arrival time                                       0.25      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_10_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.25      
  -------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)           0.00      


  Startpoint: acc_mag_reg_15_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_tmp_reg_35_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  acc_mag_reg_15_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_mag_reg_15_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U928/Z (C8T28SOI_LR_AOI22X2_P0)                  0.05 *     0.17 r    0.90
  U929/Z (C8T28SOI_LR_CNNAND2X8_P16)               0.03 *     0.20 f    0.90
  U1227/Z (C8T28SOI_LR_AOI22X2_P0)                 0.03 *     0.24 r    0.90
  U1228/Z (C8T28SOI_LR_OAI12X3_P0)                 0.01 *     0.25 f    0.90
  mts_tmp_reg_35_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.25 f    0.90
  data arrival time                                           0.25      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_35_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.25      
  -----------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)               0.00      


  Startpoint: acc_reg_17_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_17_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_17_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_17_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1031/Z (C8T28SOI_LR_CNIVX4_P16)             0.07 *     0.18 r    0.90
  intadd_0_U23/S0 (C8T28SOI_LR_FA1X4_P0)       0.05 *     0.23 r    0.90
  U1076/Z (C8T28SOI_LR_CNNOR2X8_P16)           0.02 *     0.25 f    0.90
  acc_reg_17_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.25 f    0.90
  data arrival time                                       0.25      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_17_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.25      
  -------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)           0.00      


  Startpoint: acc_reg_26_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_26_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_26_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_26_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1158/Z (C8T28SOI_LR_CNIVX4_P16)             0.06 *     0.18 r    0.90
  intadd_0_U14/S0 (C8T28SOI_LR_FA1X4_P0)       0.05 *     0.23 r    0.90
  U1087/Z (C8T28SOI_LR_CNNOR2X8_P16)           0.02 *     0.25 f    0.90
  acc_reg_26_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.25 f    0.90
  data arrival time                                       0.25      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_26_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.25      
  -------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)           0.00      


  Startpoint: din[5] (input port clocked by CLK)
  Endpoint: exp_d_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 f    
  din[5] (in)                                  0.00       0.05 f    
  exp_d_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.05 f    0.90
  data arrival time                                       0.05      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  exp_d_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                            0.06       0.26      
  data required time                                      0.26      
  -------------------------------------------------------------------------
  data required time                                      0.26      
  data arrival time                                      -0.05      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.21      


  Startpoint: din[6] (input port clocked by CLK)
  Endpoint: exp_d_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 f    
  din[6] (in)                                  0.00       0.05 f    
  exp_d_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.05 f    0.90
  data arrival time                                       0.05      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  exp_d_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                            0.06       0.26      
  data required time                                      0.26      
  -------------------------------------------------------------------------
  data required time                                      0.26      
  data arrival time                                      -0.05      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.21      


  Startpoint: din[2] (input port clocked by CLK)
  Endpoint: mts_d_tmp_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 f    
  din[2] (in)                                      0.00       0.05 f    
  mts_d_tmp_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.05 f    0.90
  data arrival time                                           0.05      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_d_tmp_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                0.06       0.26      
  data required time                                          0.26      
  -----------------------------------------------------------------------------
  data required time                                          0.26      
  data arrival time                                          -0.05      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.21      


  Startpoint: win[1] (input port clocked by CLK)
  Endpoint: mts_w_tmp_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 f    
  win[1] (in)                                      0.00       0.05 f    
  mts_w_tmp_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.05 f    0.90
  data arrival time                                           0.05      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_w_tmp_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                0.06       0.26      
  data required time                                          0.26      
  -----------------------------------------------------------------------------
  data required time                                          0.26      
  data arrival time                                          -0.05      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.21      


  Startpoint: win[6] (input port clocked by CLK)
  Endpoint: exp_w_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 f    
  win[6] (in)                                  0.00       0.05 f    
  exp_w_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.05 f    0.90
  data arrival time                                       0.05      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  exp_w_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                            0.06       0.26      
  data required time                                      0.26      
  -------------------------------------------------------------------------
  data required time                                      0.26      
  data arrival time                                      -0.05      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.21      


  Startpoint: win[3] (input port clocked by CLK)
  Endpoint: exp_w_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 f    
  win[3] (in)                                  0.00       0.05 f    
  exp_w_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.05 f    0.90
  data arrival time                                       0.05      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  exp_w_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                            0.06       0.26      
  data required time                                      0.26      
  -------------------------------------------------------------------------
  data required time                                      0.26      
  data arrival time                                      -0.05      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.21      


  Startpoint: din[1] (input port clocked by CLK)
  Endpoint: mts_d_tmp_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 f    
  din[1] (in)                                      0.00       0.05 f    
  mts_d_tmp_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.05 f    0.90
  data arrival time                                           0.05      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_d_tmp_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                0.06       0.26      
  data required time                                          0.26      
  -----------------------------------------------------------------------------
  data required time                                          0.26      
  data arrival time                                          -0.05      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.21      


  Startpoint: win[4] (input port clocked by CLK)
  Endpoint: exp_w_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 f    
  win[4] (in)                                  0.00       0.05 f    
  exp_w_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.05 f    0.90
  data arrival time                                       0.05      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  exp_w_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                            0.06       0.26      
  data required time                                      0.26      
  -------------------------------------------------------------------------
  data required time                                      0.26      
  data arrival time                                      -0.05      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.21      


  Startpoint: win[0] (input port clocked by CLK)
  Endpoint: mts_w_tmp_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 f    
  win[0] (in)                                      0.00       0.05 f    
  mts_w_tmp_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.05 f    0.90
  data arrival time                                           0.05      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_w_tmp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                0.06       0.26      
  data required time                                          0.26      
  -----------------------------------------------------------------------------
  data required time                                          0.26      
  data arrival time                                          -0.05      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.21      


  Startpoint: win[2] (input port clocked by CLK)
  Endpoint: mts_w_tmp_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 f    
  win[2] (in)                                      0.00       0.05 f    
  mts_w_tmp_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.05 f    0.90
  data arrival time                                           0.05      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_w_tmp_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                0.06       0.26      
  data required time                                          0.26      
  -----------------------------------------------------------------------------
  data required time                                          0.26      
  data arrival time                                          -0.05      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.21      


  Startpoint: din[0] (input port clocked by CLK)
  Endpoint: mts_d_tmp_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 f    
  din[0] (in)                                      0.00       0.05 f    
  mts_d_tmp_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.05 f    0.90
  data arrival time                                           0.05      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_d_tmp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                0.06       0.26      
  data required time                                          0.26      
  -----------------------------------------------------------------------------
  data required time                                          0.26      
  data arrival time                                          -0.05      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.21      


  Startpoint: win[5] (input port clocked by CLK)
  Endpoint: exp_w_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 f    
  win[5] (in)                                  0.00       0.05 f    
  exp_w_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.05 f    0.90
  data arrival time                                       0.05      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  exp_w_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                            0.06       0.26      
  data required time                                      0.26      
  -------------------------------------------------------------------------
  data required time                                      0.26      
  data arrival time                                      -0.05      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.21      


  Startpoint: din[4] (input port clocked by CLK)
  Endpoint: exp_d_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 f    
  din[4] (in)                                  0.00       0.05 f    
  exp_d_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.05 f    0.90
  data arrival time                                       0.05      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  exp_d_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                            0.06       0.26      
  data required time                                      0.26      
  -------------------------------------------------------------------------
  data required time                                      0.26      
  data arrival time                                      -0.05      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.21      


  Startpoint: din[3] (input port clocked by CLK)
  Endpoint: exp_d_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 f    
  din[3] (in)                                  0.00       0.05 f    
  exp_d_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.05 f    0.90
  data arrival time                                       0.05      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  exp_d_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                            0.06       0.26      
  data required time                                      0.26      
  -------------------------------------------------------------------------
  data required time                                      0.26      
  data arrival time                                      -0.05      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.21      


  Startpoint: vld_i (input port clocked by CLK)
  Endpoint: vld_d_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 f    
  vld_i (in)                                   0.00       0.05 f    
  vld_d_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.05 f    0.90
  data arrival time                                       0.05      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  vld_d_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                            0.06       0.26      
  data required time                                      0.26      
  -------------------------------------------------------------------------
  data required time                                      0.26      
  data arrival time                                      -0.05      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.21      


  Startpoint: vld_i (input port clocked by CLK)
  Endpoint: clk_gate_mts_w_tmp_reg/latch
            (gating element for clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                                          Incr       Path      Voltage
  -------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                          0.00       0.00      
  clock network delay (ideal)                                    0.00       0.00      
  input external delay                                           0.05       0.05 r    
  vld_i (in)                                                     0.00       0.05 r    
  clk_gate_mts_w_tmp_reg/latch/E (C8T28SOI_LRP_CNHLSX4_P16)      0.00 *     0.05 r    0.90
  data arrival time                                                         0.05      

  clock CLK (rise edge)                                          0.00       0.00      
  clock network delay (ideal)                                    0.20       0.20      
  clk_gate_mts_w_tmp_reg/latch/CP (C8T28SOI_LRP_CNHLSX4_P16)     0.00       0.20 r    
  clock gating hold time                                         0.01       0.21      
  data required time                                                        0.21      
  -------------------------------------------------------------------------------------------
  data required time                                                        0.21      
  data arrival time                                                        -0.05      
  -------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -0.16      


  Startpoint: din[7] (input port clocked by CLK)
  Endpoint: sign_wd_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  input external delay                        0.05       0.05 f    
  din[7] (in)                                 0.00       0.05 f    
  U612/Z (C8T28SOI_LR_CNXOR2X9_P16)           0.05 *     0.10 f    0.90
  sign_wd_reg/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.10 f    0.90
  data arrival time                                      0.10      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  sign_wd_reg/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                           0.05       0.25      
  data required time                                     0.25      
  ------------------------------------------------------------------------
  data required time                                     0.25      
  data arrival time                                     -0.10      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_15_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U619/Z (C8T28SOI_LR_CNBFX23_P16)             0.07 *     0.13 r    0.90
  acc_reg_15_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                       0.13      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_15_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.13      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.15      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: exp_w_reg_0_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U619/Z (C8T28SOI_LR_CNBFX23_P16)              0.07 *     0.13 r    0.90
  exp_w_reg_0_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                        0.13      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  exp_w_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.13      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.15      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_16_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U619/Z (C8T28SOI_LR_CNBFX23_P16)             0.07 *     0.13 r    0.90
  acc_reg_16_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                       0.13      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_16_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.13      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.15      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_37_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U619/Z (C8T28SOI_LR_CNBFX23_P16)                 0.07 *     0.13 r    0.90
  acc_mag_reg_37_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                           0.13      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_37_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.13      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.15      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: exp_d_reg_2_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U619/Z (C8T28SOI_LR_CNBFX23_P16)              0.07 *     0.13 r    0.90
  exp_d_reg_2_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                        0.13      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  exp_d_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.13      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.15      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_17_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U619/Z (C8T28SOI_LR_CNBFX23_P16)             0.07 *     0.13 r    0.90
  acc_reg_17_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                       0.13      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_17_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.13      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.15      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_tmp_reg_38_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U619/Z (C8T28SOI_LR_CNBFX23_P16)                 0.07 *     0.13 r    0.90
  mts_tmp_reg_38_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                           0.13      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_38_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.13      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.15      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_d_reg_1_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U619/Z (C8T28SOI_LR_CNBFX23_P16)              0.07 *     0.13 r    0.90
  mts_d_reg_1_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                        0.13      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_d_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.13      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.15      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_13_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U619/Z (C8T28SOI_LR_CNBFX23_P16)             0.07 *     0.13 r    0.90
  acc_reg_13_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                       0.13      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_13_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.13      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.15      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_31_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U619/Z (C8T28SOI_LR_CNBFX23_P16)                 0.07 *     0.13 r    0.90
  acc_mag_reg_31_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                           0.13      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_31_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.13      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.15      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_d_reg_2_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U619/Z (C8T28SOI_LR_CNBFX23_P16)              0.07 *     0.13 r    0.90
  mts_d_reg_2_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                        0.13      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_d_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.13      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.15      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_14_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U619/Z (C8T28SOI_LR_CNBFX23_P16)             0.07 *     0.13 r    0.90
  acc_reg_14_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                       0.13      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_14_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.13      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.15      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_27_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U619/Z (C8T28SOI_LR_CNBFX23_P16)                 0.07 *     0.13 r    0.90
  acc_mag_reg_27_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                           0.13      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_27_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.13      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.15      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_32_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U619/Z (C8T28SOI_LR_CNBFX23_P16)                 0.07 *     0.13 r    0.90
  acc_mag_reg_32_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                           0.13      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_32_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.13      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.15      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_12_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U619/Z (C8T28SOI_LR_CNBFX23_P16)             0.07 *     0.13 r    0.90
  acc_reg_12_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                       0.13      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_12_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.13      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.15      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_18_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U619/Z (C8T28SOI_LR_CNBFX23_P16)             0.07 *     0.13 r    0.90
  acc_reg_18_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                       0.13      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_18_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.13      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.15      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_19_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U619/Z (C8T28SOI_LR_CNBFX23_P16)             0.07 *     0.13 r    0.90
  acc_reg_19_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                       0.13      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_19_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.13      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.15      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_34_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U619/Z (C8T28SOI_LR_CNBFX23_P16)                 0.07 *     0.13 r    0.90
  acc_mag_reg_34_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                           0.13      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_34_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.13      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.15      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_zc_reg_13_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                               Incr       Path      Voltage
  --------------------------------------------------------------------------------
  clock CLK (rise edge)                               0.00       0.00      
  clock network delay (ideal)                         0.00       0.00      
  input external delay                                0.05       0.05 r    
  rstn (in)                                           0.01       0.06 r    
  U620/Z (C8T28SOI_LR_CNBFX23_P16)                    0.07 *     0.13 r    0.90
  acc_mag_zc_reg_13_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                              0.13      

  clock CLK (rise edge)                               0.00       0.00      
  clock network delay (ideal)                         0.20       0.20      
  acc_mag_zc_reg_13_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                                0.08       0.28      
  data required time                                             0.28      
  --------------------------------------------------------------------------------
  data required time                                             0.28      
  data arrival time                                             -0.13      
  --------------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.15      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_23_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U620/Z (C8T28SOI_LR_CNBFX23_P16)             0.07 *     0.13 r    0.90
  acc_reg_23_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                       0.13      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_23_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.13      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.15      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_21_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U620/Z (C8T28SOI_LR_CNBFX23_P16)             0.07 *     0.13 r    0.90
  acc_reg_21_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                       0.13      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_21_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.13      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.15      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: exp_fp_reg_2_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  input external delay                           0.05       0.05 r    
  rstn (in)                                      0.01       0.06 r    
  U620/Z (C8T28SOI_LR_CNBFX23_P16)               0.07 *     0.13 r    0.90
  exp_fp_reg_2_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                         0.13      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  exp_fp_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                           0.08       0.28      
  data required time                                        0.28      
  ---------------------------------------------------------------------------
  data required time                                        0.28      
  data arrival time                                        -0.13      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.15      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_zc_reg_14_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                               Incr       Path      Voltage
  --------------------------------------------------------------------------------
  clock CLK (rise edge)                               0.00       0.00      
  clock network delay (ideal)                         0.00       0.00      
  input external delay                                0.05       0.05 r    
  rstn (in)                                           0.01       0.06 r    
  U620/Z (C8T28SOI_LR_CNBFX23_P16)                    0.07 *     0.13 r    0.90
  acc_mag_zc_reg_14_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                              0.13      

  clock CLK (rise edge)                               0.00       0.00      
  clock network delay (ideal)                         0.20       0.20      
  acc_mag_zc_reg_14_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                                0.08       0.28      
  data required time                                             0.28      
  --------------------------------------------------------------------------------
  data required time                                             0.28      
  data arrival time                                             -0.13      
  --------------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.15      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: exp_fp_reg_1_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  input external delay                           0.05       0.05 r    
  rstn (in)                                      0.01       0.06 r    
  U620/Z (C8T28SOI_LR_CNBFX23_P16)               0.07 *     0.13 r    0.90
  exp_fp_reg_1_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                         0.13      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  exp_fp_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                           0.08       0.28      
  data required time                                        0.28      
  ---------------------------------------------------------------------------
  data required time                                        0.28      
  data arrival time                                        -0.13      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.15      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: exp_r_reg_3_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U620/Z (C8T28SOI_LR_CNBFX23_P16)              0.07 *     0.13 r    0.90
  exp_r_reg_3_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                        0.13      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  exp_r_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.13      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.15      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_32_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U620/Z (C8T28SOI_LR_CNBFX23_P16)             0.07 *     0.13 r    0.90
  acc_reg_32_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                       0.13      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_32_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.13      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.15      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fp_reg_7_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  input external delay                           0.05       0.05 r    
  rstn (in)                                      0.01       0.06 r    
  U620/Z (C8T28SOI_LR_CNBFX23_P16)               0.07 *     0.13 r    0.90
  mts_fp_reg_7_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                         0.13      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  mts_fp_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                           0.08       0.28      
  data required time                                        0.28      
  ---------------------------------------------------------------------------
  data required time                                        0.28      
  data arrival time                                        -0.13      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.15      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_24_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U620/Z (C8T28SOI_LR_CNBFX23_P16)                 0.07 *     0.13 r    0.90
  acc_mag_reg_24_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                           0.13      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_24_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.13      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.15      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_31_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U620/Z (C8T28SOI_LR_CNBFX23_P16)             0.07 *     0.13 r    0.90
  acc_reg_31_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                       0.13      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_31_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.13      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.15      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_25_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U620/Z (C8T28SOI_LR_CNBFX23_P16)                 0.07 *     0.13 r    0.90
  acc_mag_reg_25_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                           0.13      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_25_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.13      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.15      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: exp_fp_reg_3_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  input external delay                           0.05       0.05 r    
  rstn (in)                                      0.01       0.06 r    
  U620/Z (C8T28SOI_LR_CNBFX23_P16)               0.07 *     0.13 r    0.90
  exp_fp_reg_3_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                         0.13      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  exp_fp_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                           0.08       0.28      
  data required time                                        0.28      
  ---------------------------------------------------------------------------
  data required time                                        0.28      
  data arrival time                                        -0.13      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_33_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U620/Z (C8T28SOI_LR_CNBFX23_P16)             0.07 *     0.13 r    0.90
  acc_reg_33_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                       0.13      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_33_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.13      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: exp_fp_reg_0_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  input external delay                           0.05       0.05 r    
  rstn (in)                                      0.01       0.06 r    
  U620/Z (C8T28SOI_LR_CNBFX23_P16)               0.07 *     0.13 r    0.90
  exp_fp_reg_0_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                         0.13      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  exp_fp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                           0.08       0.28      
  data required time                                        0.28      
  ---------------------------------------------------------------------------
  data required time                                        0.28      
  data arrival time                                        -0.13      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_30_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U620/Z (C8T28SOI_LR_CNBFX23_P16)             0.07 *     0.13 r    0.90
  acc_reg_30_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                       0.13      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_30_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.13      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_rc_reg_2_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  input external delay                           0.05       0.05 r    
  rstn (in)                                      0.01       0.06 r    
  U620/Z (C8T28SOI_LR_CNBFX23_P16)               0.07 *     0.13 r    0.90
  acc_rc_reg_2_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                         0.13      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_rc_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                           0.08       0.28      
  data required time                                        0.28      
  ---------------------------------------------------------------------------
  data required time                                        0.28      
  data arrival time                                        -0.13      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: exp_fp_reg_4_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  input external delay                           0.05       0.05 r    
  rstn (in)                                      0.01       0.06 r    
  U620/Z (C8T28SOI_LR_CNBFX23_P16)               0.07 *     0.13 r    0.90
  exp_fp_reg_4_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                         0.13      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  exp_fp_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                           0.08       0.28      
  data required time                                        0.28      
  ---------------------------------------------------------------------------
  data required time                                        0.28      
  data arrival time                                        -0.13      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_tmp_reg_36_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U620/Z (C8T28SOI_LR_CNBFX23_P16)                 0.07 *     0.13 r    0.90
  mts_tmp_reg_36_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                           0.13      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_36_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.13      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_tmp_reg_35_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U618/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.13 r    0.90
  mts_tmp_reg_35_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                           0.13      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_35_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.13      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_34_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U618/Z (C8T28SOI_LR_CNBFX28_P16)             0.08 *     0.13 r    0.90
  acc_reg_34_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                       0.13      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_34_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.13      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_35_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U618/Z (C8T28SOI_LR_CNBFX28_P16)             0.08 *     0.13 r    0.90
  acc_reg_35_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                       0.13      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_35_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.13      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: exp_r_reg_1_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U618/Z (C8T28SOI_LR_CNBFX28_P16)              0.08 *     0.13 r    0.90
  exp_r_reg_1_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                        0.13      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  exp_r_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.13      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: zc_tmp_reg (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  input external delay                        0.05       0.05 r    
  rstn (in)                                   0.01       0.06 r    
  U618/Z (C8T28SOI_LR_CNBFX28_P16)            0.08 *     0.13 r    0.90
  zc_tmp_reg/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                      0.13      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  zc_tmp_reg/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                        0.08       0.28      
  data required time                                     0.28      
  ------------------------------------------------------------------------
  data required time                                     0.28      
  data arrival time                                     -0.13      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fp_reg_6_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  input external delay                           0.05       0.05 r    
  rstn (in)                                      0.01       0.06 r    
  U618/Z (C8T28SOI_LR_CNBFX28_P16)               0.08 *     0.13 r    0.90
  mts_fp_reg_6_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                         0.13      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  mts_fp_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                           0.08       0.28      
  data required time                                        0.28      
  ---------------------------------------------------------------------------
  data required time                                        0.28      
  data arrival time                                        -0.13      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fp_reg_5_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  input external delay                           0.05       0.05 r    
  rstn (in)                                      0.01       0.06 r    
  U618/Z (C8T28SOI_LR_CNBFX28_P16)               0.08 *     0.13 r    0.90
  mts_fp_reg_5_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                         0.13      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  mts_fp_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                           0.08       0.28      
  data required time                                        0.28      
  ---------------------------------------------------------------------------
  data required time                                        0.28      
  data arrival time                                        -0.13      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fp_reg_4_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  input external delay                           0.05       0.05 r    
  rstn (in)                                      0.01       0.06 r    
  U618/Z (C8T28SOI_LR_CNBFX28_P16)               0.08 *     0.13 r    0.90
  mts_fp_reg_4_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                         0.13      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  mts_fp_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                           0.08       0.28      
  data required time                                        0.28      
  ---------------------------------------------------------------------------
  data required time                                        0.28      
  data arrival time                                        -0.13      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fp_reg_1_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  input external delay                           0.05       0.05 r    
  rstn (in)                                      0.01       0.06 r    
  U618/Z (C8T28SOI_LR_CNBFX28_P16)               0.08 *     0.13 r    0.90
  mts_fp_reg_1_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                         0.13      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  mts_fp_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                           0.08       0.28      
  data required time                                        0.28      
  ---------------------------------------------------------------------------
  data required time                                        0.28      
  data arrival time                                        -0.13      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: sign_fp_reg
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U618/Z (C8T28SOI_LR_CNBFX28_P16)             0.08 *     0.13 r    0.90
  sign_fp_reg/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                       0.13      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  sign_fp_reg/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.13      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_35_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U618/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.13 r    0.90
  acc_mag_reg_35_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                           0.13      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_35_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.13      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_22_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U618/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.13 r    0.90
  acc_mag_reg_22_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                           0.13      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_22_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.13      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_tmp_reg_39_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U618/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.13 r    0.90
  mts_tmp_reg_39_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                           0.13      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_39_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.13      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fp_reg_2_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  input external delay                           0.05       0.05 r    
  rstn (in)                                      0.01       0.06 r    
  U618/Z (C8T28SOI_LR_CNBFX28_P16)               0.08 *     0.13 r    0.90
  mts_fp_reg_2_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                         0.13      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  mts_fp_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                           0.08       0.28      
  data required time                                        0.28      
  ---------------------------------------------------------------------------
  data required time                                        0.28      
  data arrival time                                        -0.13      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fp_reg_0_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  input external delay                           0.05       0.05 r    
  rstn (in)                                      0.01       0.06 r    
  U618/Z (C8T28SOI_LR_CNBFX28_P16)               0.08 *     0.13 r    0.90
  mts_fp_reg_0_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                         0.13      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  mts_fp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                           0.08       0.28      
  data required time                                        0.28      
  ---------------------------------------------------------------------------
  data required time                                        0.28      
  data arrival time                                        -0.13      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_0_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.01       0.06 r    
  U618/Z (C8T28SOI_LR_CNBFX28_P16)                0.08 *     0.13 r    0.90
  acc_mag_reg_0_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                          0.13      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.13      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_23_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U618/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.13 r    0.90
  acc_mag_reg_23_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                           0.13      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_23_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.13      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_11_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U618/Z (C8T28SOI_LR_CNBFX28_P16)             0.08 *     0.13 r    0.90
  acc_reg_11_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                       0.13      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_11_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.13      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: exp_r_reg_2_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U618/Z (C8T28SOI_LR_CNBFX28_P16)              0.08 *     0.13 r    0.90
  exp_r_reg_2_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                        0.13      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  exp_r_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.13      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_r_reg_4_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U618/Z (C8T28SOI_LR_CNBFX28_P16)              0.08 *     0.13 r    0.90
  mts_r_reg_4_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 r    0.90
  data arrival time                                        0.13      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_r_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.13      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_r_reg_3_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U618/Z (C8T28SOI_LR_CNBFX28_P16)              0.08 *     0.13 r    0.90
  mts_r_reg_3_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                        0.14      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_r_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.14      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fp_reg_3_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  input external delay                           0.05       0.05 r    
  rstn (in)                                      0.01       0.06 r    
  U618/Z (C8T28SOI_LR_CNBFX28_P16)               0.08 *     0.13 r    0.90
  mts_fp_reg_3_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                         0.14      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  mts_fp_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                           0.08       0.28      
  data required time                                        0.28      
  ---------------------------------------------------------------------------
  data required time                                        0.28      
  data arrival time                                        -0.14      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_3_ (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  input external delay                        0.05       0.05 r    
  rstn (in)                                   0.01       0.06 r    
  U618/Z (C8T28SOI_LR_CNBFX28_P16)            0.08 *     0.13 r    0.90
  acc_reg_3_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                      0.14      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  acc_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                        0.08       0.28      
  data required time                                     0.28      
  ------------------------------------------------------------------------
  data required time                                     0.28      
  data arrival time                                     -0.14      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_0_ (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  input external delay                        0.05       0.05 r    
  rstn (in)                                   0.01       0.06 r    
  U618/Z (C8T28SOI_LR_CNBFX28_P16)            0.08 *     0.13 r    0.90
  acc_reg_0_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                      0.14      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                        0.08       0.28      
  data required time                                     0.28      
  ------------------------------------------------------------------------
  data required time                                     0.28      
  data arrival time                                     -0.14      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_36_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U616/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  acc_mag_reg_36_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_36_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_39_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U616/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  acc_mag_reg_39_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_39_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_rc_reg_6_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  input external delay                           0.05       0.05 r    
  rstn (in)                                      0.01       0.06 r    
  U616/Z (C8T28SOI_LR_CNBFX28_P16)               0.08 *     0.14 r    0.90
  acc_rc_reg_6_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                         0.14      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_rc_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                           0.08       0.28      
  data required time                                        0.28      
  ---------------------------------------------------------------------------
  data required time                                        0.28      
  data arrival time                                        -0.14      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_rc_reg_7_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  input external delay                           0.05       0.05 r    
  rstn (in)                                      0.01       0.06 r    
  U616/Z (C8T28SOI_LR_CNBFX28_P16)               0.08 *     0.14 r    0.90
  acc_rc_reg_7_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                         0.14      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_rc_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                           0.08       0.28      
  data required time                                        0.28      
  ---------------------------------------------------------------------------
  data required time                                        0.28      
  data arrival time                                        -0.14      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: sign_r_reg (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  input external delay                        0.05       0.05 r    
  rstn (in)                                   0.01       0.06 r    
  U616/Z (C8T28SOI_LR_CNBFX28_P16)            0.08 *     0.14 r    0.90
  sign_r_reg/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                      0.14      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  sign_r_reg/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                        0.08       0.28      
  data required time                                     0.28      
  ------------------------------------------------------------------------
  data required time                                     0.28      
  data arrival time                                     -0.14      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_38_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U616/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  acc_mag_reg_38_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_38_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_36_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U616/Z (C8T28SOI_LR_CNBFX28_P16)             0.08 *     0.14 r    0.90
  acc_reg_36_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                       0.14      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_36_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.14      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_37_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U616/Z (C8T28SOI_LR_CNBFX28_P16)             0.08 *     0.14 r    0.90
  acc_reg_37_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                       0.14      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_37_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.14      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: exp_d_reg_0_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U616/Z (C8T28SOI_LR_CNBFX28_P16)              0.08 *     0.14 r    0.90
  exp_d_reg_0_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                        0.14      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  exp_d_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.14      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_d_reg_3_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U616/Z (C8T28SOI_LR_CNBFX28_P16)              0.08 *     0.14 r    0.90
  mts_d_reg_3_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                        0.14      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_d_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.14      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_38_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U616/Z (C8T28SOI_LR_CNBFX28_P16)             0.08 *     0.14 r    0.90
  acc_reg_38_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                       0.14      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_38_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.14      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: exp_fp_tmp_reg_0_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                              Incr       Path      Voltage
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.00       0.00      
  input external delay                               0.05       0.05 r    
  rstn (in)                                          0.01       0.06 r    
  U616/Z (C8T28SOI_LR_CNBFX28_P16)                   0.08 *     0.14 r    0.90
  exp_fp_tmp_reg_0_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                             0.14      

  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.20       0.20      
  exp_fp_tmp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                               0.08       0.28      
  data required time                                            0.28      
  -------------------------------------------------------------------------------
  data required time                                            0.28      
  data arrival time                                            -0.14      
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: vld_o_tmp_reg
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  input external delay                           0.05       0.05 r    
  rstn (in)                                      0.01       0.06 r    
  U616/Z (C8T28SOI_LR_CNBFX28_P16)               0.08 *     0.14 r    0.90
  vld_o_tmp_reg/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                         0.14      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  vld_o_tmp_reg/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                           0.08       0.28      
  data required time                                        0.28      
  ---------------------------------------------------------------------------
  data required time                                        0.28      
  data arrival time                                        -0.14      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: vld_d_reg_9_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U616/Z (C8T28SOI_LR_CNBFX28_P16)              0.08 *     0.14 r    0.90
  vld_d_reg_9_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                        0.14      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_9_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.14      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: exp_fp_tmp_reg_3_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                              Incr       Path      Voltage
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.00       0.00      
  input external delay                               0.05       0.05 r    
  rstn (in)                                          0.01       0.06 r    
  U616/Z (C8T28SOI_LR_CNBFX28_P16)                   0.08 *     0.14 r    0.90
  exp_fp_tmp_reg_3_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                             0.14      

  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.20       0.20      
  exp_fp_tmp_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                               0.08       0.28      
  data required time                                            0.28      
  -------------------------------------------------------------------------------
  data required time                                            0.28      
  data arrival time                                            -0.14      
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_w_tmp_reg_2_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  input external delay                              0.05       0.05 r    
  rstn (in)                                         0.01       0.06 r    
  U616/Z (C8T28SOI_LR_CNBFX28_P16)                  0.08 *     0.14 r    0.90
  mts_w_tmp_reg_2_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                            0.14      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  mts_w_tmp_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                              0.08       0.28      
  data required time                                           0.28      
  ------------------------------------------------------------------------------
  data required time                                           0.28      
  data arrival time                                           -0.14      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: vld_d_reg_2_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U616/Z (C8T28SOI_LR_CNBFX28_P16)              0.08 *     0.14 r    0.90
  vld_d_reg_2_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                        0.14      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.14      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_39_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U616/Z (C8T28SOI_LR_CNBFX28_P16)             0.08 *     0.14 r    0.90
  acc_reg_39_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                       0.14      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_39_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.14      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: exp_fp_tmp_reg_4_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                              Incr       Path      Voltage
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.00       0.00      
  input external delay                               0.05       0.05 r    
  rstn (in)                                          0.01       0.06 r    
  U616/Z (C8T28SOI_LR_CNBFX28_P16)                   0.08 *     0.14 r    0.90
  exp_fp_tmp_reg_4_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                             0.14      

  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.20       0.20      
  exp_fp_tmp_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                               0.08       0.28      
  data required time                                            0.28      
  -------------------------------------------------------------------------------
  data required time                                            0.28      
  data arrival time                                            -0.14      
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: sign_fp_tmp_reg
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U616/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  sign_fp_tmp_reg/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  sign_fp_tmp_reg/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_d_tmp_reg_0_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  input external delay                              0.05       0.05 r    
  rstn (in)                                         0.01       0.06 r    
  U616/Z (C8T28SOI_LR_CNBFX28_P16)                  0.08 *     0.14 r    0.90
  mts_d_tmp_reg_0_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                            0.14      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  mts_d_tmp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                              0.08       0.28      
  data required time                                           0.28      
  ------------------------------------------------------------------------------
  data required time                                           0.28      
  data arrival time                                           -0.14      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: vld_d_reg_1_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U616/Z (C8T28SOI_LR_CNBFX28_P16)              0.08 *     0.14 r    0.90
  vld_d_reg_1_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                        0.14      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.14      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: vld_d_reg_7_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U616/Z (C8T28SOI_LR_CNBFX28_P16)              0.08 *     0.14 r    0.90
  vld_d_reg_7_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                        0.14      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.14      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: vld_d_reg_8_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U616/Z (C8T28SOI_LR_CNBFX28_P16)              0.08 *     0.14 r    0.90
  vld_d_reg_8_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                        0.14      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.14      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: vld_d_reg_3_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U616/Z (C8T28SOI_LR_CNBFX28_P16)              0.08 *     0.14 r    0.90
  vld_d_reg_3_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                        0.14      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.14      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: exp_w_reg_3_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U616/Z (C8T28SOI_LR_CNBFX28_P16)              0.08 *     0.14 r    0.90
  exp_w_reg_3_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                        0.14      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  exp_w_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.14      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_tmp_reg_31_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U613/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  mts_tmp_reg_31_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_31_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_26_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U613/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  acc_mag_reg_26_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_26_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_tmp_reg_25_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U613/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  mts_tmp_reg_25_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_25_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_tmp_reg_29_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U613/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  mts_tmp_reg_29_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_29_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_28_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U613/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  acc_mag_reg_28_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_28_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_20_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U613/Z (C8T28SOI_LR_CNBFX28_P16)             0.08 *     0.14 r    0.90
  acc_reg_20_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                       0.14      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_20_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.14      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_tmp_reg_27_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U613/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  mts_tmp_reg_27_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_27_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_tmp_reg_34_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U613/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  mts_tmp_reg_34_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_34_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_d_tmp_reg_1_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  input external delay                              0.05       0.05 r    
  rstn (in)                                         0.01       0.06 r    
  U613/Z (C8T28SOI_LR_CNBFX28_P16)                  0.08 *     0.14 r    0.90
  mts_d_tmp_reg_1_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                            0.14      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  mts_d_tmp_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                              0.08       0.28      
  data required time                                           0.28      
  ------------------------------------------------------------------------------
  data required time                                           0.28      
  data arrival time                                           -0.14      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: exp_d_reg_1_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U613/Z (C8T28SOI_LR_CNBFX28_P16)              0.08 *     0.14 r    0.90
  exp_d_reg_1_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                        0.14      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  exp_d_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.14      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_24_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U613/Z (C8T28SOI_LR_CNBFX28_P16)             0.08 *     0.14 r    0.90
  acc_reg_24_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                       0.14      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_24_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.14      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_rdy_reg
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U613/Z (C8T28SOI_LR_CNBFX28_P16)             0.08 *     0.14 r    0.90
  acc_rdy_reg/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                       0.14      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_rdy_reg/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.14      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_d_tmp_reg_2_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  input external delay                              0.05       0.05 r    
  rstn (in)                                         0.01       0.06 r    
  U613/Z (C8T28SOI_LR_CNBFX28_P16)                  0.08 *     0.14 r    0.90
  mts_d_tmp_reg_2_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                            0.14      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  mts_d_tmp_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                              0.08       0.28      
  data required time                                           0.28      
  ------------------------------------------------------------------------------
  data required time                                           0.28      
  data arrival time                                           -0.14      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_tmp_reg_33_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U613/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  mts_tmp_reg_33_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_33_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: counter_reg_0_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.01       0.06 r    
  U613/Z (C8T28SOI_LR_CNBFX28_P16)                0.08 *     0.14 r    0.90
  counter_reg_0_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                          0.14      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  counter_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.14      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_w_tmp_reg_0_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  input external delay                              0.05       0.05 r    
  rstn (in)                                         0.01       0.06 r    
  U613/Z (C8T28SOI_LR_CNBFX28_P16)                  0.08 *     0.14 r    0.90
  mts_w_tmp_reg_0_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                            0.14      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  mts_w_tmp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                              0.08       0.28      
  data required time                                           0.28      
  ------------------------------------------------------------------------------
  data required time                                           0.28      
  data arrival time                                           -0.14      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_22_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U613/Z (C8T28SOI_LR_CNBFX28_P16)             0.08 *     0.14 r    0.90
  acc_reg_22_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                       0.14      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_22_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.14      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_29_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U613/Z (C8T28SOI_LR_CNBFX28_P16)             0.08 *     0.14 r    0.90
  acc_reg_29_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                       0.14      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_29_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.14      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_27_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U613/Z (C8T28SOI_LR_CNBFX28_P16)             0.08 *     0.14 r    0.90
  acc_reg_27_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                       0.14      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_27_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.14      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_w_tmp_reg_1_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  input external delay                              0.05       0.05 r    
  rstn (in)                                         0.01       0.06 r    
  U613/Z (C8T28SOI_LR_CNBFX28_P16)                  0.08 *     0.14 r    0.90
  mts_w_tmp_reg_1_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                            0.14      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  mts_w_tmp_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                              0.08       0.28      
  data required time                                           0.28      
  ------------------------------------------------------------------------------
  data required time                                           0.28      
  data arrival time                                           -0.14      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: counter_reg_3_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.01       0.06 r    
  U613/Z (C8T28SOI_LR_CNBFX28_P16)                0.08 *     0.14 r    0.90
  counter_reg_3_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                          0.14      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  counter_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.14      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: zc_i_reg (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                     Incr       Path      Voltage
  ----------------------------------------------------------------------
  clock CLK (rise edge)                     0.00       0.00      
  clock network delay (ideal)               0.00       0.00      
  input external delay                      0.05       0.05 r    
  rstn (in)                                 0.01       0.06 r    
  U613/Z (C8T28SOI_LR_CNBFX28_P16)          0.08 *     0.14 r    0.90
  zc_i_reg/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                    0.14      

  clock CLK (rise edge)                     0.00       0.00      
  clock network delay (ideal)               0.20       0.20      
  zc_i_reg/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                      0.08       0.28      
  data required time                                   0.28      
  ----------------------------------------------------------------------
  data required time                                   0.28      
  data arrival time                                   -0.14      
  ----------------------------------------------------------------------
  slack (VIOLATED)                                    -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: counter_reg_1_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.01       0.06 r    
  U613/Z (C8T28SOI_LR_CNBFX28_P16)                0.08 *     0.14 r    0.90
  counter_reg_1_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                          0.14      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  counter_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.14      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_28_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U613/Z (C8T28SOI_LR_CNBFX28_P16)             0.08 *     0.14 r    0.90
  acc_reg_28_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                       0.14      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_28_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.14      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_29_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U613/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  acc_mag_reg_29_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_29_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: counter_reg_2_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.01       0.06 r    
  U613/Z (C8T28SOI_LR_CNBFX28_P16)                0.08 *     0.14 r    0.90
  counter_reg_2_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                          0.14      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  counter_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.14      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_26_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U613/Z (C8T28SOI_LR_CNBFX28_P16)             0.08 *     0.14 r    0.90
  acc_reg_26_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                       0.14      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_26_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.14      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_30_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U613/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  acc_mag_reg_30_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_30_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_tmp_reg_17_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U617/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  mts_tmp_reg_17_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_17_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_tmp_reg_16_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U617/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  mts_tmp_reg_16_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_16_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_tmp_reg_26_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U617/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  mts_tmp_reg_26_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_26_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_tmp_reg_28_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U617/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  mts_tmp_reg_28_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_28_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_tmp_reg_30_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U617/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  mts_tmp_reg_30_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_30_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_tmp_reg_24_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U617/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  mts_tmp_reg_24_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_24_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_tmp_reg_23_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U617/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  mts_tmp_reg_23_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_23_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_tmp_reg_14_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U617/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  mts_tmp_reg_14_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_14_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_tmp_reg_21_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U617/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  mts_tmp_reg_21_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_21_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_tmp_reg_20_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U617/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  mts_tmp_reg_20_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_20_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: exp_fp_tmp_reg_2_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                              Incr       Path      Voltage
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.00       0.00      
  input external delay                               0.05       0.05 r    
  rstn (in)                                          0.01       0.06 r    
  U617/Z (C8T28SOI_LR_CNBFX28_P16)                   0.08 *     0.14 r    0.90
  exp_fp_tmp_reg_2_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                             0.14      

  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.20       0.20      
  exp_fp_tmp_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                               0.08       0.28      
  data required time                                            0.28      
  -------------------------------------------------------------------------------
  data required time                                            0.28      
  data arrival time                                            -0.14      
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_tmp_reg_19_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U617/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  mts_tmp_reg_19_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_19_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_tmp_reg_32_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U617/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  mts_tmp_reg_32_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_32_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: exp_fp_tmp_reg_1_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                              Incr       Path      Voltage
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.00       0.00      
  input external delay                               0.05       0.05 r    
  rstn (in)                                          0.01       0.06 r    
  U617/Z (C8T28SOI_LR_CNBFX28_P16)                   0.08 *     0.14 r    0.90
  exp_fp_tmp_reg_1_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                             0.14      

  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.20       0.20      
  exp_fp_tmp_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                               0.08       0.28      
  data required time                                            0.28      
  -------------------------------------------------------------------------------
  data required time                                            0.28      
  data arrival time                                            -0.14      
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: exp_w_reg_2_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U617/Z (C8T28SOI_LR_CNBFX28_P16)              0.08 *     0.14 r    0.90
  exp_w_reg_2_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                        0.14      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  exp_w_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.14      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_tmp_reg_18_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U617/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  mts_tmp_reg_18_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_18_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: exp_d_reg_3_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U617/Z (C8T28SOI_LR_CNBFX28_P16)              0.08 *     0.14 r    0.90
  exp_d_reg_3_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                        0.14      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  exp_d_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.14      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_tmp_reg_15_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U617/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  mts_tmp_reg_15_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_15_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: sign_wd_reg
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U617/Z (C8T28SOI_LR_CNBFX28_P16)             0.08 *     0.14 r    0.90
  sign_wd_reg/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                       0.14      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  sign_wd_reg/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.14      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_tmp_reg_22_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U617/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  mts_tmp_reg_22_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_22_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: vld_d_reg_4_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U617/Z (C8T28SOI_LR_CNBFX28_P16)              0.08 *     0.14 r    0.90
  vld_d_reg_4_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                        0.14      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.14      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_tmp_reg_37_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U617/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  mts_tmp_reg_37_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_37_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: vld_d_reg_0_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U617/Z (C8T28SOI_LR_CNBFX28_P16)              0.08 *     0.14 r    0.90
  vld_d_reg_0_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                        0.14      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.14      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: vld_d_reg_6_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U617/Z (C8T28SOI_LR_CNBFX28_P16)              0.08 *     0.14 r    0.90
  vld_d_reg_6_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                        0.14      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.14      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_25_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U617/Z (C8T28SOI_LR_CNBFX28_P16)             0.08 *     0.14 r    0.90
  acc_reg_25_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                       0.14      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_25_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.14      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: vld_d_reg_5_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U617/Z (C8T28SOI_LR_CNBFX28_P16)              0.08 *     0.14 r    0.90
  vld_d_reg_5_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                        0.14      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.14      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_w_reg_0_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U615/Z (C8T28SOI_LR_CNBFX28_P16)              0.08 *     0.14 r    0.90
  mts_w_reg_0_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                        0.14      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_w_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.14      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_r_reg_2_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U615/Z (C8T28SOI_LR_CNBFX28_P16)              0.08 *     0.14 r    0.90
  mts_r_reg_2_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                        0.14      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_r_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.14      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_r_reg_0_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U615/Z (C8T28SOI_LR_CNBFX28_P16)              0.08 *     0.14 r    0.90
  mts_r_reg_0_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                        0.14      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_r_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.14      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_r_reg_1_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U615/Z (C8T28SOI_LR_CNBFX28_P16)              0.08 *     0.14 r    0.90
  mts_r_reg_1_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                        0.14      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_r_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.14      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_zc_reg_0_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                              Incr       Path      Voltage
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.00       0.00      
  input external delay                               0.05       0.05 r    
  rstn (in)                                          0.01       0.06 r    
  U615/Z (C8T28SOI_LR_CNBFX28_P16)                   0.08 *     0.14 r    0.90
  acc_mag_zc_reg_0_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                             0.14      

  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.20       0.20      
  acc_mag_zc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                               0.08       0.28      
  data required time                                            0.28      
  -------------------------------------------------------------------------------
  data required time                                            0.28      
  data arrival time                                            -0.14      
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_11_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U615/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  acc_mag_reg_11_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_11_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: exp_w_reg_1_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U615/Z (C8T28SOI_LR_CNBFX28_P16)              0.08 *     0.14 r    0.90
  exp_w_reg_1_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                        0.14      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  exp_w_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.14      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_1_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.01       0.06 r    
  U615/Z (C8T28SOI_LR_CNBFX28_P16)                0.08 *     0.14 r    0.90
  acc_mag_reg_1_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                          0.14      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.14      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: exp_r_reg_0_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U615/Z (C8T28SOI_LR_CNBFX28_P16)              0.08 *     0.14 r    0.90
  exp_r_reg_0_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                        0.14      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  exp_r_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.14      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_3_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.01       0.06 r    
  U615/Z (C8T28SOI_LR_CNBFX28_P16)                0.08 *     0.14 r    0.90
  acc_mag_reg_3_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                          0.14      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.14      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_5_ (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  input external delay                        0.05       0.05 r    
  rstn (in)                                   0.01       0.06 r    
  U615/Z (C8T28SOI_LR_CNBFX28_P16)            0.08 *     0.14 r    0.90
  acc_reg_5_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                      0.14      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  acc_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                        0.08       0.28      
  data required time                                     0.28      
  ------------------------------------------------------------------------
  data required time                                     0.28      
  data arrival time                                     -0.14      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_d_reg_0_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U615/Z (C8T28SOI_LR_CNBFX28_P16)              0.08 *     0.14 r    0.90
  mts_d_reg_0_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                        0.14      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_d_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.14      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_rc_reg_4_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  input external delay                           0.05       0.05 r    
  rstn (in)                                      0.01       0.06 r    
  U615/Z (C8T28SOI_LR_CNBFX28_P16)               0.08 *     0.14 r    0.90
  acc_rc_reg_4_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                         0.14      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_rc_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                           0.08       0.28      
  data required time                                        0.28      
  ---------------------------------------------------------------------------
  data required time                                        0.28      
  data arrival time                                        -0.14      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_w_reg_3_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U615/Z (C8T28SOI_LR_CNBFX28_P16)              0.08 *     0.14 r    0.90
  mts_w_reg_3_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                        0.14      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_w_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.14      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_5_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.01       0.06 r    
  U615/Z (C8T28SOI_LR_CNBFX28_P16)                0.08 *     0.14 r    0.90
  acc_mag_reg_5_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                          0.14      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.14      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_6_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.01       0.06 r    
  U615/Z (C8T28SOI_LR_CNBFX28_P16)                0.08 *     0.14 r    0.90
  acc_mag_reg_6_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                          0.14      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.14      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_w_reg_2_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U615/Z (C8T28SOI_LR_CNBFX28_P16)              0.08 *     0.14 r    0.90
  mts_w_reg_2_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                        0.14      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_w_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.14      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_9_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.01       0.06 r    
  U615/Z (C8T28SOI_LR_CNBFX28_P16)                0.08 *     0.14 r    0.90
  acc_mag_reg_9_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                          0.14      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_9_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.14      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_zc_reg_12_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                               Incr       Path      Voltage
  --------------------------------------------------------------------------------
  clock CLK (rise edge)                               0.00       0.00      
  clock network delay (ideal)                         0.00       0.00      
  input external delay                                0.05       0.05 r    
  rstn (in)                                           0.01       0.06 r    
  U615/Z (C8T28SOI_LR_CNBFX28_P16)                    0.08 *     0.14 r    0.90
  acc_mag_zc_reg_12_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                              0.14      

  clock CLK (rise edge)                               0.00       0.00      
  clock network delay (ideal)                         0.20       0.20      
  acc_mag_zc_reg_12_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                                0.08       0.28      
  data required time                                             0.28      
  --------------------------------------------------------------------------------
  data required time                                             0.28      
  data arrival time                                             -0.14      
  --------------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_20_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U615/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  acc_mag_reg_20_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_20_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_12_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U615/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  acc_mag_reg_12_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_12_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_zc_reg_9_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                              Incr       Path      Voltage
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.00       0.00      
  input external delay                               0.05       0.05 r    
  rstn (in)                                          0.01       0.06 r    
  U615/Z (C8T28SOI_LR_CNBFX28_P16)                   0.08 *     0.14 r    0.90
  acc_mag_zc_reg_9_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                             0.14      

  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.20       0.20      
  acc_mag_zc_reg_9_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                               0.08       0.28      
  data required time                                            0.28      
  -------------------------------------------------------------------------------
  data required time                                            0.28      
  data arrival time                                            -0.14      
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_9_ (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  input external delay                        0.05       0.05 r    
  rstn (in)                                   0.01       0.06 r    
  U615/Z (C8T28SOI_LR_CNBFX28_P16)            0.08 *     0.14 r    0.90
  acc_reg_9_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                      0.14      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  acc_reg_9_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                        0.08       0.28      
  data required time                                     0.28      
  ------------------------------------------------------------------------
  data required time                                     0.28      
  data arrival time                                     -0.14      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_2_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.01       0.06 r    
  U615/Z (C8T28SOI_LR_CNBFX28_P16)                0.08 *     0.14 r    0.90
  acc_mag_reg_2_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                          0.14      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.14      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_zc_reg_1_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                              Incr       Path      Voltage
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.00       0.00      
  input external delay                               0.05       0.05 r    
  rstn (in)                                          0.01       0.06 r    
  U615/Z (C8T28SOI_LR_CNBFX28_P16)                   0.08 *     0.14 r    0.90
  acc_mag_zc_reg_1_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                             0.14      

  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.20       0.20      
  acc_mag_zc_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                               0.08       0.28      
  data required time                                            0.28      
  -------------------------------------------------------------------------------
  data required time                                            0.28      
  data arrival time                                            -0.14      
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_rc_reg_5_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  input external delay                           0.05       0.05 r    
  rstn (in)                                      0.01       0.06 r    
  U615/Z (C8T28SOI_LR_CNBFX28_P16)               0.08 *     0.14 r    0.90
  acc_rc_reg_5_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                         0.14      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_rc_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                           0.08       0.28      
  data required time                                        0.28      
  ---------------------------------------------------------------------------
  data required time                                        0.28      
  data arrival time                                        -0.14      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_10_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U615/Z (C8T28SOI_LR_CNBFX28_P16)                 0.08 *     0.14 r    0.90
  acc_mag_reg_10_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_10_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_4_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.01       0.06 r    
  U615/Z (C8T28SOI_LR_CNBFX28_P16)                0.08 *     0.14 r    0.90
  acc_mag_reg_4_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                          0.14      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.14      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_zc_reg_5_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                              Incr       Path      Voltage
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.00       0.00      
  input external delay                               0.05       0.05 r    
  rstn (in)                                          0.01       0.06 r    
  U615/Z (C8T28SOI_LR_CNBFX28_P16)                   0.08 *     0.14 r    0.90
  acc_mag_zc_reg_5_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                             0.14      

  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.20       0.20      
  acc_mag_zc_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                               0.08       0.28      
  data required time                                            0.28      
  -------------------------------------------------------------------------------
  data required time                                            0.28      
  data arrival time                                            -0.14      
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_10_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.01       0.06 r    
  U614/Z (C8T28SOI_LR_CNBFX28_P16)             0.09 *     0.14 r    0.90
  acc_reg_10_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                       0.14      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_10_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.14      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_19_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                 0.09 *     0.14 r    0.90
  acc_mag_reg_19_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_19_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_w_reg_1_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.01       0.06 r    
  U614/Z (C8T28SOI_LR_CNBFX28_P16)              0.09 *     0.14 r    0.90
  mts_w_reg_1_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                        0.14      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_w_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.14      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_14_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                 0.09 *     0.14 r    0.90
  acc_mag_reg_14_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_14_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_13_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                 0.09 *     0.14 r    0.90
  acc_mag_reg_13_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_13_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_7_ (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  input external delay                        0.05       0.05 r    
  rstn (in)                                   0.01       0.06 r    
  U614/Z (C8T28SOI_LR_CNBFX28_P16)            0.09 *     0.14 r    0.90
  acc_reg_7_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                      0.14      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  acc_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                        0.08       0.28      
  data required time                                     0.28      
  ------------------------------------------------------------------------
  data required time                                     0.28      
  data arrival time                                     -0.14      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_18_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                 0.09 *     0.14 r    0.90
  acc_mag_reg_18_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_18_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_21_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                 0.09 *     0.14 r    0.90
  acc_mag_reg_21_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_21_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_16_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                 0.09 *     0.14 r    0.90
  acc_mag_reg_16_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_16_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_rc_reg_0_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  input external delay                           0.05       0.05 r    
  rstn (in)                                      0.01       0.06 r    
  U614/Z (C8T28SOI_LR_CNBFX28_P16)               0.09 *     0.14 r    0.90
  acc_rc_reg_0_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                         0.14      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_rc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                           0.08       0.28      
  data required time                                        0.28      
  ---------------------------------------------------------------------------
  data required time                                        0.28      
  data arrival time                                        -0.14      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_17_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                 0.09 *     0.14 r    0.90
  acc_mag_reg_17_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_17_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_4_ (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  input external delay                        0.05       0.05 r    
  rstn (in)                                   0.01       0.06 r    
  U614/Z (C8T28SOI_LR_CNBFX28_P16)            0.09 *     0.14 r    0.90
  acc_reg_4_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                      0.14      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  acc_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                        0.08       0.28      
  data required time                                     0.28      
  ------------------------------------------------------------------------
  data required time                                     0.28      
  data arrival time                                     -0.14      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_2_ (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  input external delay                        0.05       0.05 r    
  rstn (in)                                   0.01       0.06 r    
  U614/Z (C8T28SOI_LR_CNBFX28_P16)            0.09 *     0.14 r    0.90
  acc_reg_2_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                      0.14      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  acc_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                        0.08       0.28      
  data required time                                     0.28      
  ------------------------------------------------------------------------
  data required time                                     0.28      
  data arrival time                                     -0.14      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_8_ (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  input external delay                        0.05       0.05 r    
  rstn (in)                                   0.01       0.06 r    
  U614/Z (C8T28SOI_LR_CNBFX28_P16)            0.09 *     0.14 r    0.90
  acc_reg_8_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                      0.14      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  acc_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                        0.08       0.28      
  data required time                                     0.28      
  ------------------------------------------------------------------------
  data required time                                     0.28      
  data arrival time                                     -0.14      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_rc_reg_1_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  input external delay                           0.05       0.05 r    
  rstn (in)                                      0.01       0.06 r    
  U614/Z (C8T28SOI_LR_CNBFX28_P16)               0.09 *     0.14 r    0.90
  acc_rc_reg_1_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                         0.14      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_rc_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                           0.08       0.28      
  data required time                                        0.28      
  ---------------------------------------------------------------------------
  data required time                                        0.28      
  data arrival time                                        -0.14      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_1_ (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  input external delay                        0.05       0.05 r    
  rstn (in)                                   0.01       0.06 r    
  U614/Z (C8T28SOI_LR_CNBFX28_P16)            0.09 *     0.14 r    0.90
  acc_reg_1_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                      0.14      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  acc_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                        0.08       0.28      
  data required time                                     0.28      
  ------------------------------------------------------------------------
  data required time                                     0.28      
  data arrival time                                     -0.14      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_rc_reg_3_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  input external delay                           0.05       0.05 r    
  rstn (in)                                      0.01       0.06 r    
  U614/Z (C8T28SOI_LR_CNBFX28_P16)               0.09 *     0.14 r    0.90
  acc_rc_reg_3_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                         0.14      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_rc_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                           0.08       0.28      
  data required time                                        0.28      
  ---------------------------------------------------------------------------
  data required time                                        0.28      
  data arrival time                                        -0.14      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_33_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                 0.09 *     0.14 r    0.90
  acc_mag_reg_33_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_33_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_zc_reg_2_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                              Incr       Path      Voltage
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.00       0.00      
  input external delay                               0.05       0.05 r    
  rstn (in)                                          0.01       0.06 r    
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                   0.09 *     0.14 r    0.90
  acc_mag_zc_reg_2_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                             0.14      

  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.20       0.20      
  acc_mag_zc_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                               0.08       0.28      
  data required time                                            0.28      
  -------------------------------------------------------------------------------
  data required time                                            0.28      
  data arrival time                                            -0.14      
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_zc_reg_10_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                               Incr       Path      Voltage
  --------------------------------------------------------------------------------
  clock CLK (rise edge)                               0.00       0.00      
  clock network delay (ideal)                         0.00       0.00      
  input external delay                                0.05       0.05 r    
  rstn (in)                                           0.01       0.06 r    
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                    0.09 *     0.14 r    0.90
  acc_mag_zc_reg_10_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 r    0.90
  data arrival time                                              0.15      

  clock CLK (rise edge)                               0.00       0.00      
  clock network delay (ideal)                         0.20       0.20      
  acc_mag_zc_reg_10_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                                0.08       0.28      
  data required time                                             0.28      
  --------------------------------------------------------------------------------
  data required time                                             0.28      
  data arrival time                                             -0.15      
  --------------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_6_ (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  input external delay                        0.05       0.05 r    
  rstn (in)                                   0.01       0.06 r    
  U614/Z (C8T28SOI_LR_CNBFX28_P16)            0.09 *     0.14 r    0.90
  acc_reg_6_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 r    0.90
  data arrival time                                      0.15      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  acc_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                        0.08       0.28      
  data required time                                     0.28      
  ------------------------------------------------------------------------
  data required time                                     0.28      
  data arrival time                                     -0.15      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_zc_reg_11_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                               Incr       Path      Voltage
  --------------------------------------------------------------------------------
  clock CLK (rise edge)                               0.00       0.00      
  clock network delay (ideal)                         0.00       0.00      
  input external delay                                0.05       0.05 r    
  rstn (in)                                           0.01       0.06 r    
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                    0.09 *     0.14 r    0.90
  acc_mag_zc_reg_11_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 r    0.90
  data arrival time                                              0.15      

  clock CLK (rise edge)                               0.00       0.00      
  clock network delay (ideal)                         0.20       0.20      
  acc_mag_zc_reg_11_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                                0.08       0.28      
  data required time                                             0.28      
  --------------------------------------------------------------------------------
  data required time                                             0.28      
  data arrival time                                             -0.15      
  --------------------------------------------------------------------------------
  slack (VIOLATED)                                              -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_zc_reg_6_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                              Incr       Path      Voltage
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.00       0.00      
  input external delay                               0.05       0.05 r    
  rstn (in)                                          0.01       0.06 r    
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                   0.09 *     0.14 r    0.90
  acc_mag_zc_reg_6_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 r    0.90
  data arrival time                                             0.15      

  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.20       0.20      
  acc_mag_zc_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                               0.08       0.28      
  data required time                                            0.28      
  -------------------------------------------------------------------------------
  data required time                                            0.28      
  data arrival time                                            -0.15      
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_15_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.01       0.06 r    
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                 0.09 *     0.14 r    0.90
  acc_mag_reg_15_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 r    0.90
  data arrival time                                           0.15      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_15_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.15      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_zc_reg_3_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                              Incr       Path      Voltage
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.00       0.00      
  input external delay                               0.05       0.05 r    
  rstn (in)                                          0.01       0.06 r    
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                   0.09 *     0.14 r    0.90
  acc_mag_zc_reg_3_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 r    0.90
  data arrival time                                             0.15      

  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.20       0.20      
  acc_mag_zc_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                               0.08       0.28      
  data required time                                            0.28      
  -------------------------------------------------------------------------------
  data required time                                            0.28      
  data arrival time                                            -0.15      
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_8_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.01       0.06 r    
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                0.09 *     0.14 r    0.90
  acc_mag_reg_8_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 r    0.90
  data arrival time                                          0.15      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.15      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_zc_reg_4_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                              Incr       Path      Voltage
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.00       0.00      
  input external delay                               0.05       0.05 r    
  rstn (in)                                          0.01       0.06 r    
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                   0.09 *     0.14 r    0.90
  acc_mag_zc_reg_4_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 r    0.90
  data arrival time                                             0.15      

  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.20       0.20      
  acc_mag_zc_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                               0.08       0.28      
  data required time                                            0.28      
  -------------------------------------------------------------------------------
  data required time                                            0.28      
  data arrival time                                            -0.15      
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_7_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.01       0.06 r    
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                0.09 *     0.14 r    0.90
  acc_mag_reg_7_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 r    0.90
  data arrival time                                          0.15      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.15      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_zc_reg_8_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                              Incr       Path      Voltage
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.00       0.00      
  input external delay                               0.05       0.05 r    
  rstn (in)                                          0.01       0.06 r    
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                   0.09 *     0.14 r    0.90
  acc_mag_zc_reg_8_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 r    0.90
  data arrival time                                             0.15      

  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.20       0.20      
  acc_mag_zc_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                               0.08       0.28      
  data required time                                            0.28      
  -------------------------------------------------------------------------------
  data required time                                            0.28      
  data arrival time                                            -0.15      
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.13      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_zc_reg_7_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                              Incr       Path      Voltage
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.00       0.00      
  input external delay                               0.05       0.05 r    
  rstn (in)                                          0.01       0.06 r    
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                   0.09 *     0.14 r    0.90
  acc_mag_zc_reg_7_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 r    0.90
  data arrival time                                             0.15      

  clock CLK (rise edge)                              0.00       0.00      
  clock network delay (ideal)                        0.20       0.20      
  acc_mag_zc_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                               0.08       0.28      
  data required time                                            0.28      
  -------------------------------------------------------------------------------
  data required time                                            0.28      
  data arrival time                                            -0.15      
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.13      


  Startpoint: acc_rc_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[1] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_rc_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_rc_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 r    0.90
  acc_o[1] (out)                                 0.00 *     0.11 r    
  data arrival time                                         0.11      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  output external delay                         -0.05       0.15      
  data required time                                        0.15      
  ---------------------------------------------------------------------------
  data required time                                        0.15      
  data arrival time                                        -0.11      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.04      


  Startpoint: acc_rc_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[4] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_rc_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_rc_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 r    0.90
  acc_o[4] (out)                                 0.00 *     0.11 r    
  data arrival time                                         0.11      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  output external delay                         -0.05       0.15      
  data required time                                        0.15      
  ---------------------------------------------------------------------------
  data required time                                        0.15      
  data arrival time                                        -0.11      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.04      


  Startpoint: acc_rc_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[3] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_rc_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_rc_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 r    0.90
  acc_o[3] (out)                                 0.00 *     0.11 r    
  data arrival time                                         0.11      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  output external delay                         -0.05       0.15      
  data required time                                        0.15      
  ---------------------------------------------------------------------------
  data required time                                        0.15      
  data arrival time                                        -0.11      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.04      


  Startpoint: acc_rc_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[0] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_rc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_rc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 r    0.90
  acc_o[0] (out)                                 0.00 *     0.11 r    
  data arrival time                                         0.11      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  output external delay                         -0.05       0.15      
  data required time                                        0.15      
  ---------------------------------------------------------------------------
  data required time                                        0.15      
  data arrival time                                        -0.11      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.04      


  Startpoint: acc_rc_reg_6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[6] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_rc_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_rc_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 r    0.90
  acc_o[6] (out)                                 0.00 *     0.11 r    
  data arrival time                                         0.11      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  output external delay                         -0.05       0.15      
  data required time                                        0.15      
  ---------------------------------------------------------------------------
  data required time                                        0.15      
  data arrival time                                        -0.11      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.04      


  Startpoint: vld_o_tmp_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_o (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  vld_o_tmp_reg/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  vld_o_tmp_reg/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 r    0.90
  vld_o (out)                                    0.00 *     0.11 r    
  data arrival time                                         0.11      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  output external delay                         -0.05       0.15      
  data required time                                        0.15      
  ---------------------------------------------------------------------------
  data required time                                        0.15      
  data arrival time                                        -0.11      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.04      


  Startpoint: acc_rc_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[5] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_rc_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_rc_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  acc_o[5] (out)                                 0.00 *     0.12 f    
  data arrival time                                         0.12      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  output external delay                         -0.05       0.15      
  data required time                                        0.15      
  ---------------------------------------------------------------------------
  data required time                                        0.15      
  data arrival time                                        -0.12      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.03      


  Startpoint: acc_rc_reg_7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[7] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_rc_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_rc_reg_7_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  acc_o[7] (out)                                 0.00 *     0.12 f    
  data arrival time                                         0.12      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  output external delay                         -0.05       0.15      
  data required time                                        0.15      
  ---------------------------------------------------------------------------
  data required time                                        0.15      
  data arrival time                                        -0.12      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.03      


  Startpoint: acc_rc_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[2] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_rc_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_rc_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  acc_o[2] (out)                                 0.00 *     0.12 f    
  data arrival time                                         0.12      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  output external delay                         -0.05       0.15      
  data required time                                        0.15      
  ---------------------------------------------------------------------------
  data required time                                        0.15      
  data arrival time                                        -0.12      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.03      


    Design: fp_mac

    max_area               0.00
  - Current Area         994.00
  ------------------------------
    Slack               -994.00  (VIOLATED)


    Design: fp_mac (Scenario:mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C)

    max_leakage_power          0.00
  - Current Leakage Power      6.29
  ----------------------------------
    Slack                     -6.29  (VIOLATED)


1
