{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1613028218761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1613028218761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 10 23:23:38 2021 " "Processing started: Wed Feb 10 23:23:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1613028218761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1613028218761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPI_hello -c SPI_hello " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPI_hello -c SPI_hello" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1613028218762 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1613028219213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_hello.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_hello.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_hello-logic " "Found design unit 1: SPI_hello-logic" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1613028219669 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_hello " "Found entity 1: SPI_hello" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1613028219669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1613028219669 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPI_hello " "Elaborating entity \"SPI_hello\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1613028219700 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_hello.vhd(89) " "VHDL Process Statement warning at SPI_hello.vhd(89): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1613028219702 "|SPI_hello"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_hello.vhd(103) " "VHDL Process Statement warning at SPI_hello.vhd(103): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1613028219702 "|SPI_hello"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_hello.vhd(109) " "VHDL Process Statement warning at SPI_hello.vhd(109): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1613028219702 "|SPI_hello"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_trdy SPI_hello.vhd(115) " "VHDL Process Statement warning at SPI_hello.vhd(115): signal \"st_load_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1613028219703 "|SPI_hello"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_hello.vhd(115) " "VHDL Process Statement warning at SPI_hello.vhd(115): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1613028219703 "|SPI_hello"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_trdy SPI_hello.vhd(117) " "VHDL Process Statement warning at SPI_hello.vhd(117): signal \"st_load_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1613028219703 "|SPI_hello"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_rrdy SPI_hello.vhd(128) " "VHDL Process Statement warning at SPI_hello.vhd(128): signal \"st_load_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1613028219703 "|SPI_hello"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_hello.vhd(128) " "VHDL Process Statement warning at SPI_hello.vhd(128): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1613028219703 "|SPI_hello"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_rrdy SPI_hello.vhd(130) " "VHDL Process Statement warning at SPI_hello.vhd(130): signal \"st_load_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1613028219703 "|SPI_hello"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_roe SPI_hello.vhd(141) " "VHDL Process Statement warning at SPI_hello.vhd(141): signal \"st_load_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1613028219703 "|SPI_hello"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_hello.vhd(141) " "VHDL Process Statement warning at SPI_hello.vhd(141): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1613028219703 "|SPI_hello"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_roe SPI_hello.vhd(143) " "VHDL Process Statement warning at SPI_hello.vhd(143): signal \"st_load_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1613028219703 "|SPI_hello"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_hello.vhd(155) " "VHDL Process Statement warning at SPI_hello.vhd(155): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1613028219704 "|SPI_hello"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_hello.vhd(159) " "VHDL Process Statement warning at SPI_hello.vhd(159): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1613028219704 "|SPI_hello"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_hello.vhd(159) " "VHDL Process Statement warning at SPI_hello.vhd(159): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1613028219704 "|SPI_hello"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_hello.vhd(166) " "VHDL Process Statement warning at SPI_hello.vhd(166): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1613028219704 "|SPI_hello"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_buf SPI_hello.vhd(169) " "VHDL Process Statement warning at SPI_hello.vhd(169): signal \"rx_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1613028219704 "|SPI_hello"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_hello.vhd(173) " "VHDL Process Statement warning at SPI_hello.vhd(173): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1613028219704 "|SPI_hello"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx_load_data SPI_hello.vhd(176) " "VHDL Process Statement warning at SPI_hello.vhd(176): signal \"tx_load_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1613028219705 "|SPI_hello"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add SPI_hello.vhd(177) " "VHDL Process Statement warning at SPI_hello.vhd(177): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1613028219705 "|SPI_hello"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_hello.vhd(177) " "VHDL Process Statement warning at SPI_hello.vhd(177): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1613028219705 "|SPI_hello"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_hello.vhd(182) " "VHDL Process Statement warning at SPI_hello.vhd(182): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1613028219705 "|SPI_hello"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rx_data SPI_hello.vhd(99) " "VHDL Process Statement warning at SPI_hello.vhd(99): inferring latch(es) for signal or variable \"rx_data\", which holds its previous value in one or more paths through the process" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1613028219705 "|SPI_hello"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[0\] SPI_hello.vhd(99) " "Inferred latch for \"rx_data\[0\]\" at SPI_hello.vhd(99)" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613028219706 "|SPI_hello"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[1\] SPI_hello.vhd(99) " "Inferred latch for \"rx_data\[1\]\" at SPI_hello.vhd(99)" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613028219706 "|SPI_hello"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[2\] SPI_hello.vhd(99) " "Inferred latch for \"rx_data\[2\]\" at SPI_hello.vhd(99)" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613028219706 "|SPI_hello"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[3\] SPI_hello.vhd(99) " "Inferred latch for \"rx_data\[3\]\" at SPI_hello.vhd(99)" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613028219707 "|SPI_hello"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[4\] SPI_hello.vhd(99) " "Inferred latch for \"rx_data\[4\]\" at SPI_hello.vhd(99)" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613028219707 "|SPI_hello"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[5\] SPI_hello.vhd(99) " "Inferred latch for \"rx_data\[5\]\" at SPI_hello.vhd(99)" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613028219707 "|SPI_hello"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[6\] SPI_hello.vhd(99) " "Inferred latch for \"rx_data\[6\]\" at SPI_hello.vhd(99)" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613028219707 "|SPI_hello"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[7\] SPI_hello.vhd(99) " "Inferred latch for \"rx_data\[7\]\" at SPI_hello.vhd(99)" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613028219707 "|SPI_hello"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 92 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1613028220063 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1613028220063 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "trdy~reg0 trdy~reg0_emulated trdy~1 " "Register \"trdy~reg0\" is converted into an equivalent circuit using register \"trdy~reg0_emulated\" and latch \"trdy~1\"" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 57 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1613028220064 "|SPI_hello|trdy~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rrdy~reg0 rrdy~reg0_emulated rrdy~1 " "Register \"rrdy~reg0\" is converted into an equivalent circuit using register \"rrdy~reg0_emulated\" and latch \"rrdy~1\"" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1613028220064 "|SPI_hello|rrdy~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "roe~reg0 roe~reg0_emulated roe~1 " "Register \"roe~reg0\" is converted into an equivalent circuit using register \"roe~reg0_emulated\" and latch \"roe~1\"" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1613028220064 "|SPI_hello|roe~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[7\] tx_buf\[7\]~_emulated tx_buf\[7\]~1 " "Register \"tx_buf\[7\]\" is converted into an equivalent circuit using register \"tx_buf\[7\]~_emulated\" and latch \"tx_buf\[7\]~1\"" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 173 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1613028220064 "|SPI_hello|tx_buf[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[6\] tx_buf\[6\]~_emulated tx_buf\[6\]~6 " "Register \"tx_buf\[6\]\" is converted into an equivalent circuit using register \"tx_buf\[6\]~_emulated\" and latch \"tx_buf\[6\]~6\"" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 173 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1613028220064 "|SPI_hello|tx_buf[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[5\] tx_buf\[5\]~_emulated tx_buf\[5\]~11 " "Register \"tx_buf\[5\]\" is converted into an equivalent circuit using register \"tx_buf\[5\]~_emulated\" and latch \"tx_buf\[5\]~11\"" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 173 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1613028220064 "|SPI_hello|tx_buf[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[4\] tx_buf\[4\]~_emulated tx_buf\[4\]~16 " "Register \"tx_buf\[4\]\" is converted into an equivalent circuit using register \"tx_buf\[4\]~_emulated\" and latch \"tx_buf\[4\]~16\"" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 173 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1613028220064 "|SPI_hello|tx_buf[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[3\] tx_buf\[3\]~_emulated tx_buf\[3\]~21 " "Register \"tx_buf\[3\]\" is converted into an equivalent circuit using register \"tx_buf\[3\]~_emulated\" and latch \"tx_buf\[3\]~21\"" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 173 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1613028220064 "|SPI_hello|tx_buf[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[2\] tx_buf\[2\]~_emulated tx_buf\[2\]~26 " "Register \"tx_buf\[2\]\" is converted into an equivalent circuit using register \"tx_buf\[2\]~_emulated\" and latch \"tx_buf\[2\]~26\"" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 173 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1613028220064 "|SPI_hello|tx_buf[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[1\] tx_buf\[1\]~_emulated tx_buf\[1\]~31 " "Register \"tx_buf\[1\]\" is converted into an equivalent circuit using register \"tx_buf\[1\]~_emulated\" and latch \"tx_buf\[1\]~31\"" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 173 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1613028220064 "|SPI_hello|tx_buf[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[0\] tx_buf\[0\]~_emulated tx_buf\[0\]~36 " "Register \"tx_buf\[0\]\" is converted into an equivalent circuit using register \"tx_buf\[0\]~_emulated\" and latch \"tx_buf\[0\]~36\"" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 173 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1613028220064 "|SPI_hello|tx_buf[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1613028220064 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED0 GND " "Pin \"LED0\" is stuck at GND" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613028220093 "|SPI_hello|LED0"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3 VCC " "Pin \"LED3\" is stuck at VCC" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613028220093 "|SPI_hello|LED3"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED4 VCC " "Pin \"LED4\" is stuck at VCC" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613028220093 "|SPI_hello|LED4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED6 VCC " "Pin \"LED6\" is stuck at VCC" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613028220093 "|SPI_hello|LED6"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1613028220093 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1613028220285 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613028220285 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "143 " "Implemented 143 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1613028220313 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1613028220313 ""} { "Info" "ICUT_CUT_TM_LCELLS" "104 " "Implemented 104 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1613028220313 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1613028220313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1613028220330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 10 23:23:40 2021 " "Processing ended: Wed Feb 10 23:23:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1613028220330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1613028220330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1613028220330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1613028220330 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1613028221737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1613028221738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 10 23:23:41 2021 " "Processing started: Wed Feb 10 23:23:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1613028221738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1613028221738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SPI_hello -c SPI_hello " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SPI_hello -c SPI_hello" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1613028221738 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1613028221815 ""}
{ "Info" "0" "" "Project  = SPI_hello" {  } {  } 0 0 "Project  = SPI_hello" 0 0 "Fitter" 0 0 1613028221815 ""}
{ "Info" "0" "" "Revision = SPI_hello" {  } {  } 0 0 "Revision = SPI_hello" 0 0 "Fitter" 0 0 1613028221815 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1613028221884 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SPI_hello EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"SPI_hello\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1613028221895 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1613028221927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1613028221928 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1613028221984 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1613028221996 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1613028222193 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1613028222193 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1613028222193 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1613028222193 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1613028222195 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1613028222195 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1613028222195 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1613028222195 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "27 39 " "No exact pin location assignment(s) for 27 pins of 39 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "trdy " "Pin trdy not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { trdy } } } { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { trdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613028222220 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rrdy " "Pin rrdy not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rrdy } } } { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rrdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613028222220 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "roe " "Pin roe not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { roe } } } { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { roe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613028222220 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_data\[0\] " "Pin rx_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rx_data[0] } } } { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613028222220 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_data\[1\] " "Pin rx_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rx_data[1] } } } { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613028222220 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_data\[2\] " "Pin rx_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rx_data[2] } } } { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613028222220 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_data\[3\] " "Pin rx_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rx_data[3] } } } { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613028222220 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_data\[4\] " "Pin rx_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rx_data[4] } } } { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613028222220 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_data\[5\] " "Pin rx_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rx_data[5] } } } { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613028222220 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_data\[6\] " "Pin rx_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rx_data[6] } } } { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613028222220 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_data\[7\] " "Pin rx_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rx_data[7] } } } { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613028222220 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busy " "Pin busy not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { busy } } } { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 61 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613028222220 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_n " "Pin reset_n not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613028222220 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_req " "Pin rx_req not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rx_req } } } { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 50 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx_req } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613028222220 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "st_load_trdy " "Pin st_load_trdy not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { st_load_trdy } } } { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { st_load_trdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613028222220 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx_load_en " "Pin tx_load_en not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { tx_load_en } } } { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 55 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_load_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613028222220 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "st_load_en " "Pin st_load_en not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { st_load_en } } } { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 51 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { st_load_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613028222220 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "st_load_rrdy " "Pin st_load_rrdy not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { st_load_rrdy } } } { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { st_load_rrdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613028222220 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "st_load_roe " "Pin st_load_roe not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { st_load_roe } } } { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { st_load_roe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613028222220 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx_load_data\[7\] " "Pin tx_load_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { tx_load_data[7] } } } { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 56 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_load_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613028222220 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx_load_data\[6\] " "Pin tx_load_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { tx_load_data[6] } } } { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 56 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_load_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613028222220 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx_load_data\[5\] " "Pin tx_load_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { tx_load_data[5] } } } { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 56 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_load_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613028222220 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx_load_data\[4\] " "Pin tx_load_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { tx_load_data[4] } } } { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 56 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_load_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613028222220 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx_load_data\[3\] " "Pin tx_load_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { tx_load_data[3] } } } { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 56 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_load_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613028222220 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx_load_data\[2\] " "Pin tx_load_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { tx_load_data[2] } } } { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 56 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_load_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613028222220 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx_load_data\[1\] " "Pin tx_load_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { tx_load_data[1] } } } { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 56 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_load_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613028222220 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx_load_data\[0\] " "Pin tx_load_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { tx_load_data[0] } } } { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 56 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_load_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1613028222220 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1613028222220 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1613028222323 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SPI_hello.sdc " "Synopsys Design Constraints File file not found: 'SPI_hello.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1613028222324 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1613028222325 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1613028222328 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "process_1~0  " "Automatically promoted node process_1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1613028222336 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "process_1~3 " "Destination node process_1~3" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { process_1~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1613028222336 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1613028222336 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { process_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1613028222336 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tx_buf\[0\]~43  " "Automatically promoted node tx_buf\[0\]~43 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1613028222336 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_buf\[7\]~0 " "Destination node tx_buf\[7\]~0" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 173 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_buf[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1613028222336 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_buf\[7\]~2 " "Destination node tx_buf\[7\]~2" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 173 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_buf[7]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1613028222336 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_buf\[6\]~7 " "Destination node tx_buf\[6\]~7" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 173 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_buf[6]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1613028222336 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_buf\[5\]~12 " "Destination node tx_buf\[5\]~12" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 173 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_buf[5]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1613028222336 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_buf\[4\]~17 " "Destination node tx_buf\[4\]~17" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 173 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_buf[4]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1613028222336 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_buf\[3\]~22 " "Destination node tx_buf\[3\]~22" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 173 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_buf[3]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1613028222336 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_buf\[2\]~27 " "Destination node tx_buf\[2\]~27" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 173 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_buf[2]~27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1613028222336 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_buf\[1\]~32 " "Destination node tx_buf\[1\]~32" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 173 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_buf[1]~32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1613028222336 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_buf\[0\]~37 " "Destination node tx_buf\[0\]~37" {  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 173 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_buf[0]~37 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1613028222336 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1613028222336 ""}  } { { "SPI_hello.vhd" "" { Text "C:/Users/DataManagement/Desktop/practice_quartus/SPI/SPI_hello.vhd" 173 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_buf[0]~43 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1613028222336 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1613028222395 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1613028222395 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1613028222395 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1613028222396 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1613028222396 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1613028222397 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1613028222397 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1613028222397 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1613028222410 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1613028222411 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1613028222411 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "27 unused 3.3V 15 12 0 " "Number of I/O pins in group: 27 (unused VREF, 3.3V VCCIO, 15 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1613028222413 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1613028222413 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1613028222413 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 17 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1613028222413 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1613028222413 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1613028222413 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 12 12 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1613028222413 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1613028222413 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1613028222413 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1613028222425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1613028222819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1613028222891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1613028222900 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1613028223355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1613028223355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1613028223426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "C:/Users/DataManagement/Desktop/practice_quartus/SPI/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1613028224323 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1613028224323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1613028224522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1613028224524 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1613028224524 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.78 " "Total time spent on timing analysis during the Fitter is 0.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1613028224534 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1613028224537 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "21 " "Found 21 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "miso 0 " "Pin \"miso\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613028224543 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED0 0 " "Pin \"LED0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613028224543 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1 0 " "Pin \"LED1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613028224543 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2 0 " "Pin \"LED2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613028224543 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED3 0 " "Pin \"LED3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613028224543 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED4 0 " "Pin \"LED4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613028224543 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED5 0 " "Pin \"LED5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613028224543 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED6 0 " "Pin \"LED6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613028224543 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED7 0 " "Pin \"LED7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613028224543 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "trdy 0 " "Pin \"trdy\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613028224543 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rrdy 0 " "Pin \"rrdy\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613028224543 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "roe 0 " "Pin \"roe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613028224543 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rx_data\[0\] 0 " "Pin \"rx_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613028224543 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rx_data\[1\] 0 " "Pin \"rx_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613028224543 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rx_data\[2\] 0 " "Pin \"rx_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613028224543 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rx_data\[3\] 0 " "Pin \"rx_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613028224543 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rx_data\[4\] 0 " "Pin \"rx_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613028224543 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rx_data\[5\] 0 " "Pin \"rx_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613028224543 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rx_data\[6\] 0 " "Pin \"rx_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613028224543 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rx_data\[7\] 0 " "Pin \"rx_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613028224543 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busy 0 " "Pin \"busy\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1613028224543 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1613028224543 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1613028224629 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1613028224646 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1613028224729 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1613028224842 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1613028224868 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DataManagement/Desktop/practice_quartus/SPI/output_files/SPI_hello.fit.smsg " "Generated suppressed messages file C:/Users/DataManagement/Desktop/practice_quartus/SPI/output_files/SPI_hello.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1613028224932 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1613028225046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 10 23:23:45 2021 " "Processing ended: Wed Feb 10 23:23:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1613028225046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1613028225046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1613028225046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1613028225046 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1613028226158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1613028226158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 10 23:23:46 2021 " "Processing started: Wed Feb 10 23:23:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1613028226158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1613028226158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SPI_hello -c SPI_hello " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SPI_hello -c SPI_hello" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1613028226158 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1613028226558 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1613028226569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4544 " "Peak virtual memory: 4544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1613028226802 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 10 23:23:46 2021 " "Processing ended: Wed Feb 10 23:23:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1613028226802 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1613028226802 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1613028226802 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1613028226802 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1613028227385 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1613028228093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 10 23:23:47 2021 " "Processing started: Wed Feb 10 23:23:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1613028228093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1613028228093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SPI_hello -c SPI_hello " "Command: quartus_sta SPI_hello -c SPI_hello" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1613028228094 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1613028228168 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1613028228290 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1613028228319 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1613028228319 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1613028228371 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SPI_hello.sdc " "Synopsys Design Constraints File file not found: 'SPI_hello.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1613028228381 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1613028228381 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sclk sclk " "create_clock -period 1.000 -name sclk sclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228383 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset_n reset_n " "create_clock -period 1.000 -name reset_n reset_n" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228383 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rx_req rx_req " "create_clock -period 1.000 -name rx_req rx_req" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228383 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228383 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1613028228386 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1613028228392 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1613028228398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.386 " "Worst-case setup slack is -3.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.386       -66.998 sclk  " "   -3.386       -66.998 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.673         0.000 rx_req  " "    0.673         0.000 rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1613028228400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.378 " "Worst-case hold slack is -1.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.378       -10.410 rx_req  " "   -1.378       -10.410 rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 sclk  " "    0.499         0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1613028228402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.977 " "Worst-case recovery slack is -0.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.977       -22.761 sclk  " "   -0.977       -22.761 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247         0.000 rx_req  " "    0.247         0.000 rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585         0.000 reset_n  " "    0.585         0.000 reset_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1613028228405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.452 " "Worst-case removal slack is -1.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.452       -11.323 rx_req  " "   -1.452       -11.323 rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.428       -11.110 reset_n  " "   -1.428       -11.110 reset_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558         0.000 sclk  " "    0.558         0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1613028228407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.777 " "Worst-case minimum pulse width slack is -1.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777       -59.653 sclk  " "   -1.777       -59.653 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777        -1.777 reset_n  " "   -1.777        -1.777 reset_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777        -1.777 rx_req  " "   -1.777        -1.777 rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1613028228409 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1613028228492 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1613028228495 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1613028228511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.646 " "Worst-case setup slack is -0.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.646        -8.166 sclk  " "   -0.646        -8.166 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.705         0.000 rx_req  " "    0.705         0.000 rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1613028228516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.206 " "Worst-case hold slack is -0.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.206        -1.382 rx_req  " "   -0.206        -1.382 rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 sclk  " "    0.215         0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1613028228534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.057 " "Worst-case recovery slack is 0.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.057         0.000 sclk  " "    0.057         0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.737         0.000 rx_req  " "    0.737         0.000 rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.839         0.000 reset_n  " "    0.839         0.000 reset_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1613028228540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.744 " "Worst-case removal slack is -0.744" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.744        -5.826 reset_n  " "   -0.744        -5.826 reset_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.738        -5.775 rx_req  " "   -0.738        -5.775 rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157         0.000 sclk  " "    0.157         0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1613028228545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -40.222 sclk  " "   -1.222       -40.222 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 reset_n  " "   -1.222        -1.222 reset_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 rx_req  " "   -1.222        -1.222 rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1613028228549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1613028228549 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1613028228624 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1613028228645 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1613028228645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1613028228695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 10 23:23:48 2021 " "Processing ended: Wed Feb 10 23:23:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1613028228695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1613028228695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1613028228695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1613028228695 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Quartus II Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1613028229331 ""}
