Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Jun  1 15:41:48 2025
| Host         : RudyAsus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                                         Violations  
--------  ----------------  --------------------------------------------------  ----------  
TIMING-2  Critical Warning  Invalid primary clock source pin                    1           
TIMING-4  Critical Warning  Invalid primary clock redefinition on a clock tree  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 2 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.504        0.000                      0                28334        0.021        0.000                      0                28334        3.000        0.000                       0                  9732  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_fpga_0                         {0.000 5.000}      10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                           7.845        0.000                       0                     1  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          0.504        0.000                      0                28334        0.021        0.000                      0                28334        3.750        0.000                       0                  9727  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clk_out1_design_1_clk_wiz_0_0                                 
(none)                                                        clk_out1_design_1_clk_wiz_0_0  
(none)                         clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clkfbout_design_1_clk_wiz_0_0                                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 design_1_i/order_book_0/inst/left_price_41_reg_29105_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548_U/ram_reg_0_15_5_5/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.948ns  (logic 2.519ns (28.152%)  route 6.429ns (71.848%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.700     1.703    design_1_i/order_book_0/inst/ap_clk
    SLICE_X54Y71         FDRE                                         r  design_1_i/order_book_0/inst/left_price_41_reg_29105_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.518     2.221 r  design_1_i/order_book_0/inst/left_price_41_reg_29105_reg[2]/Q
                         net (fo=7, routed)           1.217     3.438    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/ram_reg_6[2]
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.124     3.562 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/offset_37_reg_14238[0]_i_39/O
                         net (fo=1, routed)           0.000     3.562    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/offset_37_reg_14238[0]_i_39_n_7
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.094 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/offset_37_reg_14238_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.094    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/offset_37_reg_14238_reg[0]_i_9_n_7
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.251 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/offset_37_reg_14238_reg[0]_i_3/CO[1]
                         net (fo=4, routed)           1.032     5.284    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/right_price_41_reg_29141_reg[15][0]
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.329     5.613 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/offset_37_reg_14238[0]_i_2/O
                         net (fo=12, routed)          1.409     7.022    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_520_U/ram_reg_i_6__137
    SLICE_X47Y75         LUT4 (Prop_lut4_I0_O)        0.152     7.174 f  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_520_U/ram_reg_0_15_0_0_i_14__9/O
                         net (fo=84, routed)          1.072     8.246    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548_U/ram_reg_0_15_7_7_i_1__37_2
    SLICE_X36Y75         LUT2 (Prop_lut2_I0_O)        0.352     8.598 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548_U/ram_reg_0_15_5_5_i_2__53/O
                         net (fo=1, routed)           0.762     9.360    design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/q0_reg[5]_26
    SLICE_X31Y74         LUT6 (Prop_lut6_I4_O)        0.355     9.715 r  design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/ram_reg_0_15_5_5_i_1__37/O
                         net (fo=1, routed)           0.936    10.651    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548_U/ram_reg_0_15_5_5/D
    SLICE_X36Y79         RAMS32                                       r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548_U/ram_reg_0_15_5_5/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.471    11.474    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548_U/ram_reg_0_15_5_5/WCLK
    SLICE_X36Y79         RAMS32                                       r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548_U/ram_reg_0_15_5_5/SP/CLK
                         clock pessimism              0.014    11.488    
                         clock uncertainty           -0.074    11.413    
    SLICE_X36Y79         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    11.155    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548_U/ram_reg_0_15_5_5/SP
  -------------------------------------------------------------------
                         required time                         11.155    
                         arrival time                         -10.651    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 design_1_i/order_book_0/inst/left_price_41_reg_29105_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_464_U/ram_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.687ns  (logic 2.458ns (28.295%)  route 6.229ns (71.705%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 11.515 - 10.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.700     1.703    design_1_i/order_book_0/inst/ap_clk
    SLICE_X54Y71         FDRE                                         r  design_1_i/order_book_0/inst/left_price_41_reg_29105_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.518     2.221 r  design_1_i/order_book_0/inst/left_price_41_reg_29105_reg[2]/Q
                         net (fo=7, routed)           1.217     3.438    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/ram_reg_6[2]
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.124     3.562 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/offset_37_reg_14238[0]_i_39/O
                         net (fo=1, routed)           0.000     3.562    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/offset_37_reg_14238[0]_i_39_n_7
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.094 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/offset_37_reg_14238_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.094    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/offset_37_reg_14238_reg[0]_i_9_n_7
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.251 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/offset_37_reg_14238_reg[0]_i_3/CO[1]
                         net (fo=4, routed)           1.032     5.284    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/right_price_41_reg_29141_reg[15][0]
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.329     5.613 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/offset_37_reg_14238[0]_i_2/O
                         net (fo=12, routed)          1.409     7.022    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_520_U/ram_reg_i_6__137
    SLICE_X47Y75         LUT4 (Prop_lut4_I0_O)        0.152     7.174 f  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_520_U/ram_reg_0_15_0_0_i_14__9/O
                         net (fo=84, routed)          0.995     8.168    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_520_U/offset_29_reg_14210_reg[0]
    SLICE_X49Y78         LUT4 (Prop_lut4_I3_O)        0.320     8.488 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_520_U/ram_reg_0_15_0_0_i_11__30/O
                         net (fo=2, routed)           0.449     8.938    design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/ram_reg_626
    SLICE_X49Y78         LUT6 (Prop_lut6_I5_O)        0.326     9.264 r  design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/ram_reg_i_4__75/O
                         net (fo=6, routed)           1.126    10.390    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_464_U/ram_reg_2[0]
    RAMB18_X2Y30         RAMB18E1                                     r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_464_U/ram_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.512    11.515    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_464_U/ap_clk
    RAMB18_X2Y30         RAMB18E1                                     r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_464_U/ram_reg/CLKARDCLK
                         clock pessimism              0.014    11.529    
                         clock uncertainty           -0.074    11.455    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    10.923    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_464_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.923    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 design_1_i/order_book_0/inst/right_price_36_reg_33609_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 2.310ns (25.877%)  route 6.617ns (74.123%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 11.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.730     1.733    design_1_i/order_book_0/inst/ap_clk
    SLICE_X72Y41         FDRE                                         r  design_1_i/order_book_0/inst/right_price_36_reg_33609_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y41         FDRE (Prop_fdre_C_Q)         0.456     2.189 r  design_1_i/order_book_0/inst/right_price_36_reg_33609_reg[12]/Q
                         net (fo=7, routed)           1.401     3.590    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_739_U/offset_32_reg_15286_reg[0]_i_5_0[12]
    SLICE_X70Y37         LUT6 (Prop_lut6_I1_O)        0.124     3.714 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_739_U/offset_32_reg_15286[0]_i_26/O
                         net (fo=1, routed)           0.000     3.714    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_739_U/offset_32_reg_15286[0]_i_26_n_7
    SLICE_X70Y37         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.171 f  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_739_U/offset_32_reg_15286_reg[0]_i_5/CO[1]
                         net (fo=1, routed)           0.811     4.983    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_739_U/icmp_ln138_55_fu_23932_p2
    SLICE_X69Y31         LUT2 (Prop_lut2_I1_O)        0.329     5.312 f  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_739_U/offset_32_reg_15286[0]_i_2/O
                         net (fo=13, routed)          0.804     6.115    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_740_U/and_ln138_18_fu_23940_p21652_out
    SLICE_X70Y39         LUT5 (Prop_lut5_I4_O)        0.124     6.239 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_740_U/ram_reg_0_15_0_0_i_12__26/O
                         net (fo=42, routed)          1.130     7.370    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_768_address0_local21619_out
    SLICE_X54Y32         LUT2 (Prop_lut2_I1_O)        0.116     7.486 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg_i_58__12/O
                         net (fo=1, routed)           0.845     8.331    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg_i_58__12_n_7
    SLICE_X54Y32         LUT3 (Prop_lut3_I2_O)        0.356     8.687 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg_i_28__4/O
                         net (fo=1, routed)           0.633     9.320    design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ram_reg_181
    SLICE_X51Y32         LUT4 (Prop_lut4_I1_O)        0.348     9.668 r  design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ram_reg_i_8__6/O
                         net (fo=1, routed)           0.992    10.660    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg_2[13]
    RAMB18_X2Y13         RAMB18E1                                     r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.528    11.531    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ap_clk
    RAMB18_X2Y13         RAMB18E1                                     r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg/CLKARDCLK
                         clock pessimism              0.014    11.545    
                         clock uncertainty           -0.074    11.470    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[13])
                                                     -0.241    11.229    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg
  -------------------------------------------------------------------
                         required time                         11.229    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 design_1_i/order_book_0/inst/left_price_41_reg_29105_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548_U/ram_reg_0_15_4_4/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.929ns  (logic 2.262ns (25.332%)  route 6.667ns (74.668%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.700     1.703    design_1_i/order_book_0/inst/ap_clk
    SLICE_X54Y71         FDRE                                         r  design_1_i/order_book_0/inst/left_price_41_reg_29105_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.518     2.221 r  design_1_i/order_book_0/inst/left_price_41_reg_29105_reg[2]/Q
                         net (fo=7, routed)           1.217     3.438    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/ram_reg_6[2]
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.124     3.562 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/offset_37_reg_14238[0]_i_39/O
                         net (fo=1, routed)           0.000     3.562    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/offset_37_reg_14238[0]_i_39_n_7
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.094 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/offset_37_reg_14238_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.094    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/offset_37_reg_14238_reg[0]_i_9_n_7
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.251 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/offset_37_reg_14238_reg[0]_i_3/CO[1]
                         net (fo=4, routed)           1.032     5.284    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/right_price_41_reg_29141_reg[15][0]
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.329     5.613 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/offset_37_reg_14238[0]_i_2/O
                         net (fo=12, routed)          1.409     7.022    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_520_U/ram_reg_i_6__137
    SLICE_X47Y75         LUT4 (Prop_lut4_I0_O)        0.152     7.174 f  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_520_U/ram_reg_0_15_0_0_i_14__9/O
                         net (fo=84, routed)          1.439     8.613    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548_U/ram_reg_0_15_7_7_i_1__37_2
    SLICE_X30Y73         LUT2 (Prop_lut2_I0_O)        0.326     8.939 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548_U/ram_reg_0_15_4_4_i_2__50/O
                         net (fo=1, routed)           0.618     9.556    design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/q0_reg[4]_28
    SLICE_X30Y73         LUT6 (Prop_lut6_I4_O)        0.124     9.680 r  design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/ram_reg_0_15_4_4_i_1__37/O
                         net (fo=1, routed)           0.952    10.632    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548_U/ram_reg_0_15_4_4/D
    SLICE_X36Y79         RAMS32                                       r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548_U/ram_reg_0_15_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.471    11.474    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548_U/ram_reg_0_15_4_4/WCLK
    SLICE_X36Y79         RAMS32                                       r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548_U/ram_reg_0_15_4_4/SP/CLK
                         clock pessimism              0.014    11.488    
                         clock uncertainty           -0.074    11.413    
    SLICE_X36Y79         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    11.205    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548_U/ram_reg_0_15_4_4/SP
  -------------------------------------------------------------------
                         required time                         11.205    
                         arrival time                         -10.632    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_507_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/order_book_0/inst/left_direction_27_reg_28643_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.908ns  (logic 3.718ns (41.740%)  route 5.190ns (58.260%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 11.545 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.816     1.819    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_507_U/ap_clk
    RAMB18_X5Y30         RAMB18E1                                     r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_507_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.273 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_507_U/ram_reg/DOADO[4]
                         net (fo=5, routed)           1.672     5.945    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_507_U/ram_reg_0[4]
    SLICE_X104Y79        LUT6 (Prop_lut6_I0_O)        0.124     6.069 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_507_U/or_ln254_reg_27837[0]_i_28/O
                         net (fo=1, routed)           0.000     6.069    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_507_U/or_ln254_reg_27837[0]_i_28_n_7
    SLICE_X104Y79        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.602 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_507_U/or_ln254_reg_27837_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.602    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_507_U/or_ln254_reg_27837_reg[0]_i_7_n_7
    SLICE_X104Y80        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.759 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_507_U/or_ln254_reg_27837_reg[0]_i_2/CO[1]
                         net (fo=1, routed)           1.159     7.918    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_480_U/or_ln254_1_reg_30120_reg[0][0]
    SLICE_X104Y91        LUT5 (Prop_lut5_I0_O)        0.332     8.250 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_480_U/or_ln254_reg_27837[0]_i_1/O
                         net (fo=88, routed)          1.771    10.022    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_455_U/p_0_in7_out
    SLICE_X64Y89         LUT3 (Prop_lut3_I1_O)        0.118    10.140 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_455_U/left_direction_31_reg_30893[2]_i_1/O
                         net (fo=2, routed)           0.587    10.727    design_1_i/order_book_0/inst/left_direction_27_fu_18148_p3[2]
    SLICE_X64Y89         FDRE                                         r  design_1_i/order_book_0/inst/left_direction_27_reg_28643_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.542    11.545    design_1_i/order_book_0/inst/ap_clk
    SLICE_X64Y89         FDRE                                         r  design_1_i/order_book_0/inst/left_direction_27_reg_28643_reg[2]/C
                         clock pessimism              0.114    11.659    
                         clock uncertainty           -0.074    11.585    
    SLICE_X64Y89         FDRE (Setup_fdre_C_D)       -0.283    11.302    design_1_i/order_book_0/inst/left_direction_27_reg_28643_reg[2]
  -------------------------------------------------------------------
                         required time                         11.302    
                         arrival time                         -10.727    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 design_1_i/order_book_0/inst/right_price_36_reg_33609_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.876ns  (logic 2.289ns (25.788%)  route 6.587ns (74.212%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 11.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.730     1.733    design_1_i/order_book_0/inst/ap_clk
    SLICE_X72Y41         FDRE                                         r  design_1_i/order_book_0/inst/right_price_36_reg_33609_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y41         FDRE (Prop_fdre_C_Q)         0.456     2.189 r  design_1_i/order_book_0/inst/right_price_36_reg_33609_reg[12]/Q
                         net (fo=7, routed)           1.401     3.590    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_739_U/offset_32_reg_15286_reg[0]_i_5_0[12]
    SLICE_X70Y37         LUT6 (Prop_lut6_I1_O)        0.124     3.714 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_739_U/offset_32_reg_15286[0]_i_26/O
                         net (fo=1, routed)           0.000     3.714    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_739_U/offset_32_reg_15286[0]_i_26_n_7
    SLICE_X70Y37         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.171 f  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_739_U/offset_32_reg_15286_reg[0]_i_5/CO[1]
                         net (fo=1, routed)           0.811     4.983    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_739_U/icmp_ln138_55_fu_23932_p2
    SLICE_X69Y31         LUT2 (Prop_lut2_I1_O)        0.329     5.312 f  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_739_U/offset_32_reg_15286[0]_i_2/O
                         net (fo=13, routed)          0.804     6.115    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_740_U/and_ln138_18_fu_23940_p21652_out
    SLICE_X70Y39         LUT5 (Prop_lut5_I4_O)        0.124     6.239 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_740_U/ram_reg_0_15_0_0_i_12__26/O
                         net (fo=42, routed)          1.192     7.432    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_768_address0_local21619_out
    SLICE_X59Y29         LUT2 (Prop_lut2_I1_O)        0.120     7.552 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg_i_70__10/O
                         net (fo=1, routed)           0.638     8.189    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg_i_70__10_n_7
    SLICE_X59Y28         LUT3 (Prop_lut3_I2_O)        0.353     8.542 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg_i_52__3/O
                         net (fo=1, routed)           0.675     9.218    design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ram_reg_193
    SLICE_X52Y28         LUT4 (Prop_lut4_I2_O)        0.326     9.544 r  design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ram_reg_i_20__5/O
                         net (fo=1, routed)           1.066    10.609    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg_2[1]
    RAMB18_X2Y13         RAMB18E1                                     r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.528    11.531    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ap_clk
    RAMB18_X2Y13         RAMB18E1                                     r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg/CLKARDCLK
                         clock pessimism              0.014    11.545    
                         clock uncertainty           -0.074    11.470    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.241    11.229    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg
  -------------------------------------------------------------------
                         required time                         11.229    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 design_1_i/order_book_0/inst/right_price_36_reg_33609_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 2.292ns (25.918%)  route 6.551ns (74.082%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 11.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.730     1.733    design_1_i/order_book_0/inst/ap_clk
    SLICE_X72Y41         FDRE                                         r  design_1_i/order_book_0/inst/right_price_36_reg_33609_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y41         FDRE (Prop_fdre_C_Q)         0.456     2.189 r  design_1_i/order_book_0/inst/right_price_36_reg_33609_reg[12]/Q
                         net (fo=7, routed)           1.401     3.590    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_739_U/offset_32_reg_15286_reg[0]_i_5_0[12]
    SLICE_X70Y37         LUT6 (Prop_lut6_I1_O)        0.124     3.714 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_739_U/offset_32_reg_15286[0]_i_26/O
                         net (fo=1, routed)           0.000     3.714    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_739_U/offset_32_reg_15286[0]_i_26_n_7
    SLICE_X70Y37         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.171 f  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_739_U/offset_32_reg_15286_reg[0]_i_5/CO[1]
                         net (fo=1, routed)           0.811     4.983    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_739_U/icmp_ln138_55_fu_23932_p2
    SLICE_X69Y31         LUT2 (Prop_lut2_I1_O)        0.329     5.312 f  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_739_U/offset_32_reg_15286[0]_i_2/O
                         net (fo=13, routed)          0.804     6.115    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_740_U/and_ln138_18_fu_23940_p21652_out
    SLICE_X70Y39         LUT5 (Prop_lut5_I4_O)        0.124     6.239 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_740_U/ram_reg_0_15_0_0_i_12__26/O
                         net (fo=42, routed)          1.229     7.468    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_768_address0_local21619_out
    SLICE_X57Y29         LUT2 (Prop_lut2_I1_O)        0.118     7.586 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg_i_69__11/O
                         net (fo=1, routed)           0.811     8.398    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg_i_69__11_n_7
    SLICE_X59Y30         LUT3 (Prop_lut3_I2_O)        0.352     8.750 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg_i_50__0/O
                         net (fo=1, routed)           0.317     9.066    design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ram_reg_192
    SLICE_X58Y31         LUT4 (Prop_lut4_I2_O)        0.332     9.398 r  design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ram_reg_i_19__5/O
                         net (fo=1, routed)           1.178    10.576    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg_2[2]
    RAMB18_X2Y13         RAMB18E1                                     r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.528    11.531    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ap_clk
    RAMB18_X2Y13         RAMB18E1                                     r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg/CLKARDCLK
                         clock pessimism              0.014    11.545    
                         clock uncertainty           -0.074    11.470    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.241    11.229    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg
  -------------------------------------------------------------------
                         required time                         11.229    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 design_1_i/order_book_0/inst/left_price_41_reg_29105_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_492_U/ram_reg/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.021ns  (logic 2.492ns (27.624%)  route 6.529ns (72.376%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 11.581 - 10.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.700     1.703    design_1_i/order_book_0/inst/ap_clk
    SLICE_X54Y71         FDRE                                         r  design_1_i/order_book_0/inst/left_price_41_reg_29105_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.518     2.221 r  design_1_i/order_book_0/inst/left_price_41_reg_29105_reg[2]/Q
                         net (fo=7, routed)           1.217     3.438    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/ram_reg_6[2]
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.124     3.562 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/offset_37_reg_14238[0]_i_39/O
                         net (fo=1, routed)           0.000     3.562    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/offset_37_reg_14238[0]_i_39_n_7
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.094 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/offset_37_reg_14238_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.094    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/offset_37_reg_14238_reg[0]_i_9_n_7
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.251 f  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/offset_37_reg_14238_reg[0]_i_3/CO[1]
                         net (fo=4, routed)           1.032     5.284    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/right_price_41_reg_29141_reg[15][0]
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.329     5.613 f  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/offset_37_reg_14238[0]_i_2/O
                         net (fo=12, routed)          1.409     7.022    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_520_U/ram_reg_i_6__137
    SLICE_X47Y75         LUT4 (Prop_lut4_I0_O)        0.152     7.174 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_520_U/ram_reg_0_15_0_0_i_14__9/O
                         net (fo=84, routed)          1.963     9.137    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_492_U/ram_reg_13
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.354     9.491 f  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_492_U/ram_reg_i_46__74/O
                         net (fo=1, routed)           0.293     9.784    design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/ram_reg_917
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.326    10.110 r  design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/ram_reg_i_13__116/O
                         net (fo=1, routed)           0.614    10.724    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_492_U/ram_reg_2[8]
    RAMB18_X3Y34         RAMB18E1                                     r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_492_U/ram_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.578    11.581    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_492_U/ap_clk
    RAMB18_X3Y34         RAMB18E1                                     r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_492_U/ram_reg/CLKARDCLK
                         clock pessimism              0.114    11.695    
                         clock uncertainty           -0.074    11.621    
    RAMB18_X3Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[8])
                                                     -0.241    11.380    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_492_U/ram_reg
  -------------------------------------------------------------------
                         required time                         11.380    
                         arrival time                         -10.724    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 design_1_i/order_book_0/inst/right_price_36_reg_33609_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.838ns  (logic 2.058ns (23.286%)  route 6.780ns (76.714%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 11.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.730     1.733    design_1_i/order_book_0/inst/ap_clk
    SLICE_X72Y41         FDRE                                         r  design_1_i/order_book_0/inst/right_price_36_reg_33609_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y41         FDRE (Prop_fdre_C_Q)         0.456     2.189 r  design_1_i/order_book_0/inst/right_price_36_reg_33609_reg[12]/Q
                         net (fo=7, routed)           1.401     3.590    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_739_U/offset_32_reg_15286_reg[0]_i_5_0[12]
    SLICE_X70Y37         LUT6 (Prop_lut6_I1_O)        0.124     3.714 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_739_U/offset_32_reg_15286[0]_i_26/O
                         net (fo=1, routed)           0.000     3.714    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_739_U/offset_32_reg_15286[0]_i_26_n_7
    SLICE_X70Y37         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.171 f  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_739_U/offset_32_reg_15286_reg[0]_i_5/CO[1]
                         net (fo=1, routed)           0.811     4.983    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_739_U/icmp_ln138_55_fu_23932_p2
    SLICE_X69Y31         LUT2 (Prop_lut2_I1_O)        0.329     5.312 f  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_739_U/offset_32_reg_15286[0]_i_2/O
                         net (fo=13, routed)          0.804     6.115    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_740_U/and_ln138_18_fu_23940_p21652_out
    SLICE_X70Y39         LUT5 (Prop_lut5_I4_O)        0.124     6.239 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_740_U/ram_reg_0_15_0_0_i_12__26/O
                         net (fo=42, routed)          1.486     7.726    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_768_address0_local21619_out
    SLICE_X53Y30         LUT2 (Prop_lut2_I1_O)        0.118     7.844 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg_i_68__11/O
                         net (fo=1, routed)           0.800     8.643    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg_i_68__11_n_7
    SLICE_X52Y31         LUT3 (Prop_lut3_I2_O)        0.326     8.969 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg_i_48__3/O
                         net (fo=1, routed)           0.433     9.402    design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ram_reg_191
    SLICE_X50Y31         LUT4 (Prop_lut4_I2_O)        0.124     9.526 r  design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ram_reg_i_18__5/O
                         net (fo=1, routed)           1.045    10.571    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg_2[3]
    RAMB18_X2Y13         RAMB18E1                                     r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.528    11.531    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ap_clk
    RAMB18_X2Y13         RAMB18E1                                     r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg/CLKARDCLK
                         clock pessimism              0.014    11.545    
                         clock uncertainty           -0.074    11.470    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.241    11.229    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg
  -------------------------------------------------------------------
                         required time                         11.229    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 design_1_i/order_book_0/inst/left_price_41_reg_29105_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_550_U/ram_reg_0_15_7_7/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 2.494ns (28.344%)  route 6.305ns (71.656%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.700     1.703    design_1_i/order_book_0/inst/ap_clk
    SLICE_X54Y71         FDRE                                         r  design_1_i/order_book_0/inst/left_price_41_reg_29105_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.518     2.221 r  design_1_i/order_book_0/inst/left_price_41_reg_29105_reg[2]/Q
                         net (fo=7, routed)           1.217     3.438    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/ram_reg_6[2]
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.124     3.562 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/offset_37_reg_14238[0]_i_39/O
                         net (fo=1, routed)           0.000     3.562    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/offset_37_reg_14238[0]_i_39_n_7
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.094 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/offset_37_reg_14238_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.094    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/offset_37_reg_14238_reg[0]_i_9_n_7
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.251 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/offset_37_reg_14238_reg[0]_i_3/CO[1]
                         net (fo=4, routed)           1.032     5.284    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/right_price_41_reg_29141_reg[15][0]
    SLICE_X57Y77         LUT6 (Prop_lut6_I0_O)        0.329     5.613 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/offset_37_reg_14238[0]_i_2/O
                         net (fo=12, routed)          1.004     6.617    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_522_U/ram_reg_i_9__137
    SLICE_X49Y77         LUT4 (Prop_lut4_I0_O)        0.150     6.767 f  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_522_U/ram_reg_0_15_0_0_i_15__11/O
                         net (fo=82, routed)          1.652     8.418    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_550_U/ram_reg_0_15_0_0_i_1__51_1
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.358     8.776 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_550_U/ram_reg_0_15_7_7_i_2__50/O
                         net (fo=1, routed)           0.433     9.210    design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/q0_reg[7]_32
    SLICE_X31Y71         LUT6 (Prop_lut6_I4_O)        0.326     9.536 r  design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/ram_reg_0_15_7_7_i_1__35/O
                         net (fo=1, routed)           0.966    10.502    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_550_U/ram_reg_0_15_7_7/D
    SLICE_X36Y77         RAMS32                                       r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_550_U/ram_reg_0_15_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.468    11.471    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_550_U/ram_reg_0_15_7_7/WCLK
    SLICE_X36Y77         RAMS32                                       r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_550_U/ram_reg_0_15_7_7/SP/CLK
                         clock pessimism              0.014    11.485    
                         clock uncertainty           -0.074    11.410    
    SLICE_X36Y77         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    11.161    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_550_U/ram_reg_0_15_7_7/SP
  -------------------------------------------------------------------
                         required time                         11.161    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                  0.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/order_book_0/inst/hole_counter_ask_load_reg_27623_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/order_book_0/inst/add_ln17_1_reg_32363_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.729%)  route 0.120ns (25.271%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.555     0.557    design_1_i/order_book_0/inst/ap_clk
    SLICE_X53Y99         FDRE                                         r  design_1_i/order_book_0/inst/hole_counter_ask_load_reg_27623_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     0.698 f  design_1_i/order_book_0/inst/hole_counter_ask_load_reg_27623_reg[24]/Q
                         net (fo=4, routed)           0.119     0.817    design_1_i/order_book_0/inst/hole_counter_ask_load_reg_27623[24]
    SLICE_X52Y99         LUT1 (Prop_lut1_I0_O)        0.045     0.862 r  design_1_i/order_book_0/inst/add_ln17_1_reg_32363[24]_i_2/O
                         net (fo=1, routed)           0.000     0.862    design_1_i/order_book_0/inst/add_ln17_1_reg_32363[24]_i_2_n_7
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.977 r  design_1_i/order_book_0/inst/add_ln17_1_reg_32363_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.978    design_1_i/order_book_0/inst/add_ln17_1_reg_32363_reg[24]_i_1_n_7
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.032 r  design_1_i/order_book_0/inst/add_ln17_1_reg_32363_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.032    design_1_i/order_book_0/inst/add_ln17_1_fu_22188_p2__0[25]
    SLICE_X52Y100        FDRE                                         r  design_1_i/order_book_0/inst/add_ln17_1_reg_32363_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.909     0.911    design_1_i/order_book_0/inst/ap_clk
    SLICE_X52Y100        FDRE                                         r  design_1_i/order_book_0/inst/add_ln17_1_reg_32363_reg[25]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.011    design_1_i/order_book_0/inst/add_ln17_1_reg_32363_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/order_book_0/inst/counter_ask_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/order_book_0/inst/counter_ask_load_reg_27618_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.342%)  route 0.227ns (61.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.553     0.555    design_1_i/order_book_0/inst/ap_clk
    SLICE_X51Y90         FDRE                                         r  design_1_i/order_book_0/inst/counter_ask_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  design_1_i/order_book_0/inst/counter_ask_reg[12]/Q
                         net (fo=2, routed)           0.227     0.922    design_1_i/order_book_0/inst/counter_ask[12]
    SLICE_X47Y91         FDRE                                         r  design_1_i/order_book_0/inst/counter_ask_load_reg_27618_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.825     0.827    design_1_i/order_book_0/inst/ap_clk
    SLICE_X47Y91         FDRE                                         r  design_1_i/order_book_0/inst/counter_ask_load_reg_27618_reg[12]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X47Y91         FDRE (Hold_fdre_C_D)         0.071     0.893    design_1_i/order_book_0/inst/counter_ask_load_reg_27618_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/order_book_0/inst/hole_counter_ask_load_reg_27623_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/order_book_0/inst/add_ln17_1_reg_32363_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.301%)  route 0.120ns (24.699%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.555     0.557    design_1_i/order_book_0/inst/ap_clk
    SLICE_X53Y99         FDRE                                         r  design_1_i/order_book_0/inst/hole_counter_ask_load_reg_27623_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     0.698 f  design_1_i/order_book_0/inst/hole_counter_ask_load_reg_27623_reg[24]/Q
                         net (fo=4, routed)           0.119     0.817    design_1_i/order_book_0/inst/hole_counter_ask_load_reg_27623[24]
    SLICE_X52Y99         LUT1 (Prop_lut1_I0_O)        0.045     0.862 r  design_1_i/order_book_0/inst/add_ln17_1_reg_32363[24]_i_2/O
                         net (fo=1, routed)           0.000     0.862    design_1_i/order_book_0/inst/add_ln17_1_reg_32363[24]_i_2_n_7
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.977 r  design_1_i/order_book_0/inst/add_ln17_1_reg_32363_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.978    design_1_i/order_book_0/inst/add_ln17_1_reg_32363_reg[24]_i_1_n_7
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.043 r  design_1_i/order_book_0/inst/add_ln17_1_reg_32363_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.043    design_1_i/order_book_0/inst/add_ln17_1_fu_22188_p2__0[27]
    SLICE_X52Y100        FDRE                                         r  design_1_i/order_book_0/inst/add_ln17_1_reg_32363_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.909     0.911    design_1_i/order_book_0/inst/ap_clk
    SLICE_X52Y100        FDRE                                         r  design_1_i/order_book_0/inst/add_ln17_1_reg_32363_reg[27]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.011    design_1_i/order_book_0/inst/add_ln17_1_reg_32363_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/fast_protocol_0/inst/rxPath_U0/openPortWaitTime_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fast_protocol_0/inst/rxPath_U0/openPortWaitTime_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.371ns (71.360%)  route 0.149ns (28.640%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.559     0.561    design_1_i/fast_protocol_0/inst/rxPath_U0/ap_clk
    SLICE_X36Y99         FDRE                                         r  design_1_i/fast_protocol_0/inst/rxPath_U0/openPortWaitTime_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.164     0.725 f  design_1_i/fast_protocol_0/inst/rxPath_U0/openPortWaitTime_reg[23]/Q
                         net (fo=2, routed)           0.148     0.873    design_1_i/fast_protocol_0/inst/rxPath_U0/openPortWaitTime_reg[23]
    SLICE_X36Y99         LUT1 (Prop_lut1_I0_O)        0.045     0.918 r  design_1_i/fast_protocol_0/inst/rxPath_U0/openPortWaitTime[20]_i_2/O
                         net (fo=1, routed)           0.000     0.918    design_1_i/fast_protocol_0/inst/rxPath_U0/openPortWaitTime[20]_i_2_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.027 r  design_1_i/fast_protocol_0/inst/rxPath_U0/openPortWaitTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.028    design_1_i/fast_protocol_0/inst/rxPath_U0/openPortWaitTime_reg[20]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.081 r  design_1_i/fast_protocol_0/inst/rxPath_U0/openPortWaitTime_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.081    design_1_i/fast_protocol_0/inst/rxPath_U0/openPortWaitTime_reg[24]_i_1_n_7
    SLICE_X36Y100        FDRE                                         r  design_1_i/fast_protocol_0/inst/rxPath_U0/openPortWaitTime_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.913     0.915    design_1_i/fast_protocol_0/inst/rxPath_U0/ap_clk
    SLICE_X36Y100        FDRE                                         r  design_1_i/fast_protocol_0/inst/rxPath_U0/openPortWaitTime_reg[24]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.134     1.044    design_1_i/fast_protocol_0/inst/rxPath_U0/openPortWaitTime_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_765_U/q0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/order_book_0/inst/reg_16764_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.189%)  route 0.216ns (56.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.554     0.556    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_765_U/ap_clk
    SLICE_X50Y54         FDRE                                         r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_765_U/q0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_765_U/q0_reg[2]/Q
                         net (fo=2, routed)           0.216     0.935    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_765_q0[2]
    SLICE_X49Y52         FDRE                                         r  design_1_i/order_book_0/inst/reg_16764_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.827     0.829    design_1_i/order_book_0/inst/ap_clk
    SLICE_X49Y52         FDRE                                         r  design_1_i/order_book_0/inst/reg_16764_reg[2]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X49Y52         FDRE (Hold_fdre_C_D)         0.070     0.894    design_1_i/order_book_0/inst/reg_16764_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/new_idx_5_fu_316_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/new_idx_reg_3112_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.351%)  route 0.215ns (53.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.545     0.547    design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/ap_clk
    SLICE_X52Y79         FDRE                                         r  design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/new_idx_5_fu_316_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.141     0.688 r  design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/new_idx_5_fu_316_reg[1]/Q
                         net (fo=5, routed)           0.215     0.903    design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/flow_control_loop_pipe_sequential_init_U/new_idx_5_fu_316[1]
    SLICE_X49Y79         LUT2 (Prop_lut2_I0_O)        0.045     0.948 r  design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/flow_control_loop_pipe_sequential_init_U/new_idx_reg_3112[1]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     0.948    design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/flow_control_loop_pipe_sequential_init_U_n_181
    SLICE_X49Y79         FDRE                                         r  design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/new_idx_reg_3112_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.815     0.817    design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/ap_clk
    SLICE_X49Y79         FDRE                                         r  design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/new_idx_reg_3112_reg[1]_rep__0/C
                         clock pessimism             -0.005     0.812    
    SLICE_X49Y79         FDRE (Hold_fdre_C_D)         0.092     0.904    design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/new_idx_reg_3112_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/fast_protocol_0/inst/rxPath_U0/openPortWaitTime_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fast_protocol_0/inst/rxPath_U0/openPortWaitTime_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.384ns (72.058%)  route 0.149ns (27.942%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.559     0.561    design_1_i/fast_protocol_0/inst/rxPath_U0/ap_clk
    SLICE_X36Y99         FDRE                                         r  design_1_i/fast_protocol_0/inst/rxPath_U0/openPortWaitTime_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.164     0.725 f  design_1_i/fast_protocol_0/inst/rxPath_U0/openPortWaitTime_reg[23]/Q
                         net (fo=2, routed)           0.148     0.873    design_1_i/fast_protocol_0/inst/rxPath_U0/openPortWaitTime_reg[23]
    SLICE_X36Y99         LUT1 (Prop_lut1_I0_O)        0.045     0.918 r  design_1_i/fast_protocol_0/inst/rxPath_U0/openPortWaitTime[20]_i_2/O
                         net (fo=1, routed)           0.000     0.918    design_1_i/fast_protocol_0/inst/rxPath_U0/openPortWaitTime[20]_i_2_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.027 r  design_1_i/fast_protocol_0/inst/rxPath_U0/openPortWaitTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.028    design_1_i/fast_protocol_0/inst/rxPath_U0/openPortWaitTime_reg[20]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.094 r  design_1_i/fast_protocol_0/inst/rxPath_U0/openPortWaitTime_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.094    design_1_i/fast_protocol_0/inst/rxPath_U0/openPortWaitTime_reg[24]_i_1_n_5
    SLICE_X36Y100        FDRE                                         r  design_1_i/fast_protocol_0/inst/rxPath_U0/openPortWaitTime_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.913     0.915    design_1_i/fast_protocol_0/inst/rxPath_U0/ap_clk
    SLICE_X36Y100        FDRE                                         r  design_1_i/fast_protocol_0/inst/rxPath_U0/openPortWaitTime_reg[26]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.134     1.044    design_1_i/fast_protocol_0/inst/rxPath_U0/openPortWaitTime_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_763_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/order_book_0/inst/reg_16760_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.833%)  route 0.228ns (58.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.555     0.557    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_763_U/ap_clk
    SLICE_X50Y50         FDRE                                         r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_763_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_763_U/q0_reg[0]/Q
                         net (fo=2, routed)           0.228     0.949    design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_763_q0[0]
    SLICE_X49Y52         FDRE                                         r  design_1_i/order_book_0/inst/reg_16760_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.827     0.829    design_1_i/order_book_0/inst/ap_clk
    SLICE_X49Y52         FDRE                                         r  design_1_i/order_book_0/inst/reg_16760_reg[0]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X49Y52         FDRE (Hold_fdre_C_D)         0.070     0.894    design_1_i/order_book_0/inst/reg_16760_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/order_book_0/inst/hole_counter_ask_load_reg_27623_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/order_book_0/inst/add_ln17_1_reg_32363_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.509%)  route 0.120ns (23.491%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.555     0.557    design_1_i/order_book_0/inst/ap_clk
    SLICE_X53Y99         FDRE                                         r  design_1_i/order_book_0/inst/hole_counter_ask_load_reg_27623_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     0.698 f  design_1_i/order_book_0/inst/hole_counter_ask_load_reg_27623_reg[24]/Q
                         net (fo=4, routed)           0.119     0.817    design_1_i/order_book_0/inst/hole_counter_ask_load_reg_27623[24]
    SLICE_X52Y99         LUT1 (Prop_lut1_I0_O)        0.045     0.862 r  design_1_i/order_book_0/inst/add_ln17_1_reg_32363[24]_i_2/O
                         net (fo=1, routed)           0.000     0.862    design_1_i/order_book_0/inst/add_ln17_1_reg_32363[24]_i_2_n_7
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.977 r  design_1_i/order_book_0/inst/add_ln17_1_reg_32363_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.978    design_1_i/order_book_0/inst/add_ln17_1_reg_32363_reg[24]_i_1_n_7
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.068 r  design_1_i/order_book_0/inst/add_ln17_1_reg_32363_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.068    design_1_i/order_book_0/inst/add_ln17_1_fu_22188_p2__0[26]
    SLICE_X52Y100        FDRE                                         r  design_1_i/order_book_0/inst/add_ln17_1_reg_32363_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.909     0.911    design_1_i/order_book_0/inst/ap_clk
    SLICE_X52Y100        FDRE                                         r  design_1_i/order_book_0/inst/add_ln17_1_reg_32363_reg[26]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.011    design_1_i/order_book_0/inst/add_ln17_1_reg_32363_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/order_book_0/inst/hole_counter_ask_load_reg_27623_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/order_book_0/inst/add_ln17_1_reg_32363_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.509%)  route 0.120ns (23.491%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.555     0.557    design_1_i/order_book_0/inst/ap_clk
    SLICE_X53Y99         FDRE                                         r  design_1_i/order_book_0/inst/hole_counter_ask_load_reg_27623_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     0.698 f  design_1_i/order_book_0/inst/hole_counter_ask_load_reg_27623_reg[24]/Q
                         net (fo=4, routed)           0.119     0.817    design_1_i/order_book_0/inst/hole_counter_ask_load_reg_27623[24]
    SLICE_X52Y99         LUT1 (Prop_lut1_I0_O)        0.045     0.862 r  design_1_i/order_book_0/inst/add_ln17_1_reg_32363[24]_i_2/O
                         net (fo=1, routed)           0.000     0.862    design_1_i/order_book_0/inst/add_ln17_1_reg_32363[24]_i_2_n_7
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.977 r  design_1_i/order_book_0/inst/add_ln17_1_reg_32363_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.978    design_1_i/order_book_0/inst/add_ln17_1_reg_32363_reg[24]_i_1_n_7
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.068 r  design_1_i/order_book_0/inst/add_ln17_1_reg_32363_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.068    design_1_i/order_book_0/inst/add_ln17_1_fu_22188_p2__0[28]
    SLICE_X52Y100        FDRE                                         r  design_1_i/order_book_0/inst/add_ln17_1_reg_32363_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.909     0.911    design_1_i/order_book_0/inst/ap_clk
    SLICE_X52Y100        FDRE                                         r  design_1_i/order_book_0/inst/add_ln17_1_reg_32363_reg[28]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.011    design_1_i/order_book_0/inst/add_ln17_1_reg_32363_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y38      design_1_i/fast_protocol_0/inst/rxPath_U0/mul_16s_9ns_16_1_1_U23/tmp_product/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2      design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_28_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y2      design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_29_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y0      design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_30_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y1      design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_31_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y5      design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_32_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y2      design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_33_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y3      design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_34_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y1      design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_35_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4      design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_36_U/ram_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y89     design_1_i/order_book_0/inst/hole_idx_ask_U/ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y89     design_1_i/order_book_0/inst/hole_idx_ask_U/ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y89     design_1_i/order_book_0/inst/hole_idx_ask_U/ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y89     design_1_i/order_book_0/inst/hole_idx_ask_U/ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y89     design_1_i/order_book_0/inst/hole_idx_ask_U/ram_reg_0_127_1_1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y89     design_1_i/order_book_0/inst/hole_idx_ask_U/ram_reg_0_127_1_1/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y89     design_1_i/order_book_0/inst/hole_idx_ask_U/ram_reg_0_127_1_1/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y89     design_1_i/order_book_0/inst/hole_idx_ask_U/ram_reg_0_127_1_1/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y88     design_1_i/order_book_0/inst/hole_idx_ask_U/ram_reg_0_127_2_2/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y88     design_1_i/order_book_0/inst/hole_idx_ask_U/ram_reg_0_127_2_2/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y89     design_1_i/order_book_0/inst/hole_idx_ask_U/ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y89     design_1_i/order_book_0/inst/hole_idx_ask_U/ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y89     design_1_i/order_book_0/inst/hole_idx_ask_U/ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y89     design_1_i/order_book_0/inst/hole_idx_ask_U/ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y89     design_1_i/order_book_0/inst/hole_idx_ask_U/ram_reg_0_127_1_1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y89     design_1_i/order_book_0/inst/hole_idx_ask_U/ram_reg_0_127_1_1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y89     design_1_i/order_book_0/inst/hole_idx_ask_U/ram_reg_0_127_1_1/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y89     design_1_i/order_book_0/inst/hole_idx_ask_U/ram_reg_0_127_1_1/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y88     design_1_i/order_book_0/inst/hole_idx_ask_U/ram_reg_0_127_2_2/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y88     design_1_i/order_book_0/inst/hole_idx_ask_U/ram_reg_0_127_2_2/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw_l
                            (input port)
  Destination:            led_l[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.227ns  (logic 5.036ns (61.209%)  route 3.191ns (38.791%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  user_sw_l (IN)
                         net (fo=0)                   0.000     0.000    user_sw_l
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  user_sw_l_IBUF_inst/O
                         net (fo=1, routed)           3.191     4.655    led_l_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572     8.227 r  led_l_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.227    led_l[2]
    N16                                                               r  led_l[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw_l
                            (input port)
  Destination:            led_l[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.401ns  (logic 1.504ns (62.661%)  route 0.896ns (37.339%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  user_sw_l (IN)
                         net (fo=0)                   0.000     0.000    user_sw_l
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  user_sw_l_IBUF_inst/O
                         net (fo=1, routed)           0.896     1.128    led_l_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     2.401 r  led_l_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.401    led_l[2]
    N16                                                               r  led_l[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_l[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.263ns  (logic 4.048ns (48.989%)  route 4.215ns (51.011%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.847     1.850    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y103        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     2.368 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica/Q
                         net (fo=1, routed)           4.215     6.583    lopt
    R14                  OBUF (Prop_obuf_I_O)         3.530    10.113 r  led_l_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.113    led_l[0]
    R14                                                               r  led_l[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_l[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.804ns  (logic 4.099ns (52.526%)  route 3.705ns (47.474%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.847     1.850    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y103        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     2.368 r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1, routed)           3.705     6.073    led_l_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.581     9.654 r  led_l_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.654    led_l[3]
    M14                                                               r  led_l[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_l[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.744ns  (logic 1.445ns (52.672%)  route 1.299ns (47.328%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.640     0.642    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y103        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.164     0.806 r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1, routed)           1.299     2.105    led_l_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.386 r  led_l_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.386    led_l[3]
    M14                                                               r  led_l[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_l[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.947ns  (logic 1.395ns (47.332%)  route 1.552ns (52.668%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.640     0.642    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y103        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.164     0.806 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica/Q
                         net (fo=1, routed)           1.552     2.358    lopt
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.589 r  led_l_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.589    led_l[0]
    R14                                                               r  led_l[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.730ns  (logic 0.124ns (7.169%)  route 1.606ns (92.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.606     1.606    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y104        LUT1 (Prop_lut1_I0_O)        0.124     1.730 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.730    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y104        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.702     1.705    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y104        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.045ns (7.036%)  route 0.595ns (92.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.595     0.595    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y104        LUT1 (Prop_lut1_I0_O)        0.045     0.640 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.640    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y104        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.932     0.934    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y104        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/order_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.761ns  (logic 0.642ns (13.485%)  route 4.119ns (86.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.847     1.850    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y103        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     2.368 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          3.476     5.844    design_1_i/order_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X29Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.968 r  design_1_i/order_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.643     6.611    design_1_i/order_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X29Y63         FDRE                                         r  design_1_i/order_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.523     1.526    design_1_i/order_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X29Y63         FDRE                                         r  design_1_i/order_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/meta_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.889ns  (logic 0.642ns (22.220%)  route 2.247ns (77.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.847     1.850    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y103        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     2.368 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          1.622     3.990    design_1_i/meta_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X37Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.114 r  design_1_i/meta_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.626     4.739    design_1_i/meta_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X38Y88         FDRE                                         r  design_1_i/meta_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.479     1.482    design_1_i/meta_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X38Y88         FDRE                                         r  design_1_i/meta_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/time_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.061ns  (logic 0.668ns (32.412%)  route 1.393ns (67.588%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.847     1.850    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y103        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.518     2.368 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          1.393     3.761    design_1_i/time_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X38Y95         LUT1 (Prop_lut1_I0_O)        0.150     3.911 r  design_1_i/time_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.000     3.911    design_1_i/time_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X38Y95         FDRE                                         r  design_1_i/time_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        1.482     1.485    design_1_i/time_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X38Y95         FDRE                                         r  design_1_i/time_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/time_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.208ns (27.587%)  route 0.546ns (72.413%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.640     0.642    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y103        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.164     0.806 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.546     1.352    design_1_i/time_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X38Y95         LUT1 (Prop_lut1_I0_O)        0.044     1.396 r  design_1_i/time_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.000     1.396    design_1_i/time_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X38Y95         FDRE                                         r  design_1_i/time_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.826     0.828    design_1_i/time_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X38Y95         FDRE                                         r  design_1_i/time_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/meta_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.105ns  (logic 0.209ns (18.910%)  route 0.896ns (81.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.640     0.642    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y103        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.164     0.806 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.641     1.447    design_1_i/meta_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X37Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.492 r  design_1_i/meta_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.256     1.747    design_1_i/meta_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X38Y88         FDRE                                         r  design_1_i/meta_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.824     0.826    design_1_i/meta_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X38Y88         FDRE                                         r  design_1_i/meta_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/order_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.919ns  (logic 0.209ns (10.891%)  route 1.710ns (89.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.640     0.642    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y103        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.164     0.806 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          1.497     2.303    design_1_i/order_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X29Y63         LUT1 (Prop_lut1_I0_O)        0.045     2.348 r  design_1_i/order_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.213     2.561    design_1_i/order_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X29Y63         FDRE                                         r  design_1_i/order_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9727, routed)        0.841     0.843    design_1_i/order_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X29Y63         FDRE                                         r  design_1_i/order_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.793ns  (logic 0.101ns (2.663%)  route 3.692ns (97.337%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     6.806    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.793     3.013 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.889     4.902    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.003 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.803     6.806    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.026ns (2.262%)  route 1.123ns (97.738%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.595     0.597    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





