===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 3.0799 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3979 ( 11.0%)    0.3979 ( 12.9%)  FIR Parser
    1.6966 ( 46.8%)    1.4033 ( 45.6%)  'firrtl.circuit' Pipeline
    0.9057 ( 25.0%)    0.9057 ( 29.4%)    LowerFIRRTLTypes
    0.5654 ( 15.6%)    0.2945 (  9.6%)    'firrtl.module' Pipeline
    0.1241 (  3.4%)    0.0656 (  2.1%)      CSE
    0.0034 (  0.1%)    0.0019 (  0.1%)        (A) DominanceInfo
    0.4413 ( 12.2%)    0.2288 (  7.4%)      SimpleCanonicalizer
    0.0575 (  1.6%)    0.0575 (  1.9%)    BlackBoxReader
    0.0493 (  1.4%)    0.0268 (  0.9%)    'firrtl.module' Pipeline
    0.0493 (  1.4%)    0.0268 (  0.9%)      CheckWidths
    0.2478 (  6.8%)    0.2478 (  8.0%)  LowerFIRRTLToHW
    0.0913 (  2.5%)    0.0913 (  3.0%)  HWMemSimImpl
    0.5170 ( 14.3%)    0.2952 (  9.6%)  'hw.module' Pipeline
    0.0817 (  2.3%)    0.0522 (  1.7%)    HWCleanup
    0.2238 (  6.2%)    0.1209 (  3.9%)    CSE
    0.0084 (  0.2%)    0.0057 (  0.2%)      (A) DominanceInfo
    0.2115 (  5.8%)    0.1221 (  4.0%)    SimpleCanonicalizer
    0.1197 (  3.3%)    0.1197 (  3.9%)  HWLegalizeNames
    0.0700 (  1.9%)    0.0418 (  1.4%)  'hw.module' Pipeline
    0.0699 (  1.9%)    0.0418 (  1.4%)    PrettifyVerilog
    0.2543 (  7.0%)    0.2543 (  8.3%)  Output
    0.0014 (  0.0%)    0.0014 (  0.0%)  Rest
    3.6232 (100.0%)    3.0799 (100.0%)  Total

{
  totalTime: 3.091,
  maxMemory: 105308160
}
