{
    "id": "1483072402",
    "title": "Towards Automated FSMD Partitioning for Low Power Using Simulated Annealing",
    "venue": "international conference / workshop on embedded computer systems: architectures, modeling and simulation",
    "year": 2009,
    "authors": [
        {
            "name": "Nainesh Agarwal",
            "id": "2097157464",
            "org": "Department of Electrical and Computer Engineering, University of Victoria, Victoria, Canada#TAB#"
        },
        {
            "name": "Nikitas J. Dimopoulos",
            "id": "1238607141",
            "org": "Department of Electrical and Computer Engineering, University of Victoria, Victoria, Canada#TAB#"
        }
    ],
    "fields_of_study": [
        "Clock gating",
        "Parallel computing",
        "Dynamic demand",
        "Computer science",
        "Finite state machine with datapath",
        "Power gating",
        "Simulated annealing",
        "Electronic circuit",
        "Real-time computing",
        "Finite-state machine",
        "Sequential logic"
    ],
    "references": [
        "1555019970",
        "1597080302",
        "1639032689",
        "1869164539",
        "2057653765",
        "2099578330",
        "2111423786",
        "2158899676",
        "2168629646"
    ]
}