// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.4
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="combiner_top,hls_ip_2013_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.622000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0}" *)

module combiner_top (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_points_in_req_din,
        data_points_in_req_full_n,
        data_points_in_req_write,
        data_points_in_rsp_empty_n,
        data_points_in_rsp_read,
        data_points_in_address,
        data_points_in_datain,
        data_points_in_dataout,
        data_points_in_size,
        kernel_info_in_req_din,
        kernel_info_in_req_full_n,
        kernel_info_in_req_write,
        kernel_info_in_rsp_empty_n,
        kernel_info_in_rsp_read,
        kernel_info_in_address,
        kernel_info_in_datain,
        kernel_info_in_dataout,
        kernel_info_in_size,
        centres_out_req_din,
        centres_out_req_full_n,
        centres_out_req_write,
        centres_out_rsp_empty_n,
        centres_out_rsp_read,
        centres_out_address,
        centres_out_datain,
        centres_out_dataout,
        centres_out_size,
        distortion_out,
        distortion_out_ap_vld,
        n,
        k_V
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   data_points_in_req_din;
input   data_points_in_req_full_n;
output   data_points_in_req_write;
input   data_points_in_rsp_empty_n;
output   data_points_in_rsp_read;
output  [31:0] data_points_in_address;
input  [31:0] data_points_in_datain;
output  [31:0] data_points_in_dataout;
output  [31:0] data_points_in_size;
output   kernel_info_in_req_din;
input   kernel_info_in_req_full_n;
output   kernel_info_in_req_write;
input   kernel_info_in_rsp_empty_n;
output   kernel_info_in_rsp_read;
output  [31:0] kernel_info_in_address;
input  [31:0] kernel_info_in_datain;
output  [31:0] kernel_info_in_dataout;
output  [31:0] kernel_info_in_size;
output   centres_out_req_din;
input   centres_out_req_full_n;
output   centres_out_req_write;
input   centres_out_rsp_empty_n;
output   centres_out_rsp_read;
output  [31:0] centres_out_address;
input  [31:0] centres_out_datain;
output  [31:0] centres_out_dataout;
output  [31:0] centres_out_size;
output  [31:0] distortion_out;
output   distortion_out_ap_vld;
input  [31:0] n;
input  [7:0] k_V;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg data_points_in_req_write;
reg data_points_in_rsp_read;
reg kernel_info_in_req_write;
reg kernel_info_in_rsp_read;
reg centres_out_req_din;
reg centres_out_req_write;
reg distortion_out_ap_vld;
reg   [4:0] ap_CS_fsm = 5'b00000;
reg   [3:0] indvar_reg_510;
reg   [3:0] ap_reg_ppstg_indvar_reg_510_pp1_it1;
reg    ap_reg_ppiten_pp1_it0 = 1'b0;
reg    ap_reg_ppiten_pp1_it1 = 1'b0;
reg    ap_reg_ppiten_pp1_it2 = 1'b0;
reg    ap_reg_ppiten_pp1_it3 = 1'b0;
reg    ap_reg_ppiten_pp1_it4 = 1'b0;
reg    ap_reg_ppiten_pp1_it5 = 1'b0;
reg   [0:0] exitcond_reg_1076;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1076_pp1_it5;
reg    ap_sig_bdd_98;
reg    ap_reg_ppiten_pp1_it6 = 1'b0;
reg    ap_reg_ppiten_pp1_it7 = 1'b0;
reg   [3:0] ap_reg_ppstg_indvar_reg_510_pp1_it2;
reg   [3:0] ap_reg_ppstg_indvar_reg_510_pp1_it3;
reg   [3:0] ap_reg_ppstg_indvar_reg_510_pp1_it4;
reg   [3:0] ap_reg_ppstg_indvar_reg_510_pp1_it5;
reg   [3:0] ap_reg_ppstg_indvar_reg_510_pp1_it6;
reg   [3:0] indvar2_reg_522;
reg   [3:0] ap_reg_ppstg_indvar2_reg_522_pp2_it1;
reg    ap_reg_ppiten_pp2_it0 = 1'b0;
reg    ap_reg_ppiten_pp2_it1 = 1'b0;
reg    ap_reg_ppiten_pp2_it2 = 1'b0;
reg    ap_reg_ppiten_pp2_it3 = 1'b0;
reg    ap_reg_ppiten_pp2_it4 = 1'b0;
reg    ap_reg_ppiten_pp2_it5 = 1'b0;
reg   [0:0] exitcond2_reg_1105;
reg   [0:0] ap_reg_ppstg_exitcond2_reg_1105_pp2_it5;
reg    ap_sig_bdd_132;
reg    ap_reg_ppiten_pp2_it6 = 1'b0;
reg    ap_reg_ppiten_pp2_it7 = 1'b0;
reg   [3:0] ap_reg_ppstg_indvar2_reg_522_pp2_it2;
reg   [3:0] ap_reg_ppstg_indvar2_reg_522_pp2_it3;
reg   [3:0] ap_reg_ppstg_indvar2_reg_522_pp2_it4;
reg   [3:0] ap_reg_ppstg_indvar2_reg_522_pp2_it5;
reg   [3:0] ap_reg_ppstg_indvar2_reg_522_pp2_it6;
reg   [2:0] i1_reg_534;
reg   [31:0] total_distortion_reg_546;
reg   [8:0] i5_reg_559;
reg   [29:0] indvar1_reg_570;
wire   [31:0] i_buffer_q0;
reg   [31:0] reg_582;
reg    ap_reg_ppiten_pp3_it0 = 1'b0;
reg    ap_reg_ppiten_pp3_it1 = 1'b0;
reg   [0:0] exitcond7_reg_1123;
wire   [31:0] centre_buffer_0_wgtCent_value_q0;
reg   [31:0] reg_586;
reg    ap_reg_ppiten_pp4_it0 = 1'b0;
reg    ap_reg_ppiten_pp4_it1 = 1'b0;
reg    ap_reg_ppiten_pp4_it2 = 1'b0;
reg    ap_reg_ppiten_pp4_it3 = 1'b0;
reg    ap_reg_ppiten_pp4_it4 = 1'b0;
reg    ap_reg_ppiten_pp4_it5 = 1'b0;
reg    ap_reg_ppiten_pp4_it6 = 1'b0;
reg    ap_reg_ppiten_pp4_it7 = 1'b0;
reg    ap_reg_ppiten_pp4_it8 = 1'b0;
reg    ap_reg_ppiten_pp4_it9 = 1'b0;
reg    ap_reg_ppiten_pp4_it10 = 1'b0;
reg    ap_reg_ppiten_pp4_it11 = 1'b0;
reg    ap_reg_ppiten_pp4_it12 = 1'b0;
reg    ap_reg_ppiten_pp4_it13 = 1'b0;
reg    ap_reg_ppiten_pp4_it14 = 1'b0;
reg    ap_reg_ppiten_pp4_it15 = 1'b0;
reg    ap_reg_ppiten_pp4_it16 = 1'b0;
reg    ap_reg_ppiten_pp4_it17 = 1'b0;
reg    ap_reg_ppiten_pp4_it18 = 1'b0;
reg    ap_reg_ppiten_pp4_it19 = 1'b0;
reg   [0:0] tmp_s_reg_1245;
wire   [31:0] centre_buffer_1_wgtCent_value_q0;
reg   [31:0] reg_590;
wire   [31:0] centre_buffer_2_wgtCent_value_q0;
reg   [31:0] reg_594;
wire   [31:0] centre_buffer_count_q0;
reg   [31:0] reg_598;
wire   [31:0] centre_buffer_sum_sq_q0;
reg   [31:0] reg_602;
wire   [8:0] i_1_fu_612_p2;
wire   [31:0] lim_fu_627_p2;
reg   [31:0] lim_reg_1057;
reg   [31:0] data_points_in_addr_reg_1065;
wire   [0:0] tmp_3_fu_632_p2;
wire   [8:0] tmp_9_cast_cast_fu_647_p1;
reg   [8:0] tmp_9_cast_cast_reg_1071;
wire   [0:0] exitcond_fu_650_p2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1076_pp1_it1;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1076_pp1_it2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1076_pp1_it3;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1076_pp1_it4;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1076_pp1_it6;
wire   [3:0] indvar_next_fu_656_p2;
reg   [3:0] indvar_next_reg_1080;
wire   [0:0] isIter0_fu_662_p2;
reg   [0:0] isIter0_reg_1085;
reg   [31:0] data_points_in_addr_read_reg_1089;
wire   [31:0] b2_1_fu_673_p2;
reg   [31:0] b2_1_reg_1094;
reg   [31:0] kernel_info_in_addr_reg_1099;
wire   [0:0] exitcond2_fu_689_p2;
reg   [0:0] ap_reg_ppstg_exitcond2_reg_1105_pp2_it1;
reg   [0:0] ap_reg_ppstg_exitcond2_reg_1105_pp2_it2;
reg   [0:0] ap_reg_ppstg_exitcond2_reg_1105_pp2_it3;
reg   [0:0] ap_reg_ppstg_exitcond2_reg_1105_pp2_it4;
reg   [0:0] ap_reg_ppstg_exitcond2_reg_1105_pp2_it6;
wire   [3:0] indvar_next2_fu_695_p2;
reg   [3:0] indvar_next2_reg_1109;
wire   [0:0] isIter1_fu_701_p2;
reg   [0:0] isIter1_reg_1114;
reg   [31:0] kernel_info_in_addr_read_reg_1118;
wire   [0:0] exitcond7_fu_712_p2;
reg   [0:0] ap_reg_ppstg_exitcond7_reg_1123_pp3_it1;
wire   [2:0] i_3_fu_718_p2;
reg   [2:0] i_3_reg_1127;
wire   [1:0] tmp_21_fu_728_p1;
reg   [1:0] tmp_21_reg_1132;
wire   [4:0] tmp_19_fu_755_p2;
reg   [4:0] tmp_19_reg_1142;
wire   [31:0] p_buffer_q0;
reg   [31:0] p_buffer_load_reg_1153;
reg   [31:0] p_buffer_load_1_reg_1188;
wire   [31:0] p_buffer_q1;
reg   [31:0] p_buffer_load_2_reg_1193;
wire   [63:0] tmp_24_fu_817_p1;
reg   [63:0] tmp_24_reg_1198;
reg   [7:0] centre_buffer_count_addr_2_reg_1205;
reg   [7:0] centre_buffer_sum_sq_addr_2_reg_1210;
wire   [31:0] tmp_28_fu_823_p2;
reg   [31:0] tmp_28_reg_1215;
wire   [31:0] tmp_34_1_fu_828_p2;
reg   [31:0] tmp_34_1_reg_1220;
wire   [31:0] tmp_34_2_fu_833_p2;
reg   [31:0] tmp_34_2_reg_1225;
wire   [31:0] tmp_26_fu_838_p2;
reg   [31:0] tmp_26_reg_1230;
wire   [31:0] tmp_27_fu_844_p2;
reg   [31:0] tmp_27_reg_1235;
wire   [31:0] b_1_fu_850_p2;
wire   [0:0] tmp_s_fu_856_p2;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1245_pp4_it1;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1245_pp4_it2;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1245_pp4_it3;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1245_pp4_it4;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1245_pp4_it5;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1245_pp4_it6;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1245_pp4_it7;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1245_pp4_it8;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1245_pp4_it9;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1245_pp4_it10;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1245_pp4_it11;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1245_pp4_it12;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1245_pp4_it13;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1245_pp4_it14;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1245_pp4_it15;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1245_pp4_it16;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1245_pp4_it17;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1245_pp4_it18;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1245_pp4_it19;
wire   [8:0] i_2_fu_861_p2;
reg   [8:0] i_2_reg_1249;
wire   [63:0] tmp_6_fu_871_p1;
reg   [63:0] tmp_6_reg_1254;
wire   [11:0] tmp_10_fu_888_p2;
reg   [11:0] tmp_10_reg_1267;
reg   [11:0] ap_reg_ppstg_tmp_10_reg_1267_pp4_it1;
reg   [11:0] ap_reg_ppstg_tmp_10_reg_1267_pp4_it2;
reg   [11:0] ap_reg_ppstg_tmp_10_reg_1267_pp4_it3;
reg   [11:0] ap_reg_ppstg_tmp_10_reg_1267_pp4_it4;
reg   [11:0] ap_reg_ppstg_tmp_10_reg_1267_pp4_it5;
reg   [11:0] ap_reg_ppstg_tmp_10_reg_1267_pp4_it6;
reg   [11:0] ap_reg_ppstg_tmp_10_reg_1267_pp4_it7;
reg   [11:0] ap_reg_ppstg_tmp_10_reg_1267_pp4_it8;
reg   [11:0] ap_reg_ppstg_tmp_10_reg_1267_pp4_it9;
reg   [11:0] ap_reg_ppstg_tmp_10_reg_1267_pp4_it10;
reg   [11:0] ap_reg_ppstg_tmp_10_reg_1267_pp4_it11;
reg   [11:0] ap_reg_ppstg_tmp_10_reg_1267_pp4_it12;
reg   [11:0] ap_reg_ppstg_tmp_10_reg_1267_pp4_it13;
reg   [11:0] ap_reg_ppstg_tmp_10_reg_1267_pp4_it14;
reg   [11:0] ap_reg_ppstg_tmp_10_reg_1267_pp4_it15;
reg   [11:0] ap_reg_ppstg_tmp_10_reg_1267_pp4_it16;
reg   [11:0] ap_reg_ppstg_tmp_10_reg_1267_pp4_it17;
reg   [11:0] ap_reg_ppstg_tmp_10_reg_1267_pp4_it18;
wire   [31:0] p_s_fu_900_p3;
reg   [31:0] p_s_reg_1293;
wire   [31:0] total_distortion_1_fu_918_p2;
reg   [31:0] total_distortion_1_reg_1300;
wire   [31:0] grp_fu_908_p2;
reg   [31:0] tmp_12_reg_1305;
wire   [31:0] grp_fu_913_p2;
reg   [31:0] tmp_22_1_reg_1310;
wire   [12:0] tmp_14_cast4_fu_929_p1;
reg   [12:0] tmp_14_cast4_reg_1315;
wire   [31:0] grp_fu_924_p2;
reg   [31:0] tmp_22_2_reg_1320;
wire   [29:0] tmp_13_add_i32_shr_fu_1007_p1;
reg   [29:0] tmp_13_add_i32_shr_reg_1325;
wire   [31:0] tmp_13_add_i32_shr_cast_fu_1011_p1;
reg   [31:0] tmp_13_add_i32_shr_cast_reg_1330;
wire   [0:0] exitcond1_fu_1015_p2;
reg   [0:0] exitcond1_reg_1335;
reg    ap_reg_ppiten_pp5_it0 = 1'b0;
reg    ap_reg_ppiten_pp5_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_1335_pp5_it1;
reg    ap_sig_bdd_533;
reg    ap_reg_ppiten_pp5_it2 = 1'b0;
wire   [29:0] indvar_next1_fu_1020_p2;
wire   [0:0] isIter_fu_1031_p2;
reg   [0:0] isIter_reg_1349;
reg   [0:0] ap_reg_ppstg_isIter_reg_1349_pp5_it1;
wire   [31:0] c_buffer_q1;
reg   [31:0] c_buffer_load_reg_1353;
reg   [7:0] centre_buffer_0_wgtCent_value_address0;
reg    centre_buffer_0_wgtCent_value_ce0;
reg    centre_buffer_0_wgtCent_value_we0;
reg   [31:0] centre_buffer_0_wgtCent_value_d0;
reg   [7:0] centre_buffer_1_wgtCent_value_address0;
reg    centre_buffer_1_wgtCent_value_ce0;
reg    centre_buffer_1_wgtCent_value_we0;
reg   [31:0] centre_buffer_1_wgtCent_value_d0;
reg   [7:0] centre_buffer_2_wgtCent_value_address0;
reg    centre_buffer_2_wgtCent_value_ce0;
reg    centre_buffer_2_wgtCent_value_we0;
reg   [31:0] centre_buffer_2_wgtCent_value_d0;
reg   [7:0] centre_buffer_sum_sq_address0;
reg    centre_buffer_sum_sq_ce0;
reg    centre_buffer_sum_sq_we0;
reg   [31:0] centre_buffer_sum_sq_d0;
reg   [7:0] centre_buffer_count_address0;
reg    centre_buffer_count_ce0;
reg    centre_buffer_count_we0;
reg   [31:0] centre_buffer_count_d0;
reg   [2:0] i_buffer_address0;
reg    i_buffer_ce0;
reg    i_buffer_we0;
wire   [31:0] i_buffer_d0;
reg   [3:0] p_buffer_address0;
reg    p_buffer_ce0;
reg    p_buffer_we0;
wire   [31:0] p_buffer_d0;
wire   [3:0] p_buffer_address1;
reg    p_buffer_ce1;
reg   [9:0] c_buffer_address0;
reg    c_buffer_ce0;
reg    c_buffer_we0;
reg   [31:0] c_buffer_d0;
reg   [9:0] c_buffer_address1;
reg    c_buffer_ce1;
reg    c_buffer_we1;
wire   [31:0] c_buffer_d1;
reg   [8:0] i_reg_475;
wire   [0:0] exitcond9_fu_606_p2;
reg   [31:0] b2_reg_486;
reg   [31:0] b_reg_498;
reg   [3:0] indvar_phi_fu_514_p4;
reg   [3:0] indvar2_phi_fu_526_p4;
reg   [2:0] i1_phi_fu_538_p4;
reg   [31:0] total_distortion_phi_fu_551_p4;
reg   [8:0] i5_phi_fu_563_p4;
wire   [63:0] tmp_2_fu_618_p1;
wire   [63:0] tmp_14_fu_668_p1;
wire   [63:0] tmp_29_fu_707_p1;
wire   [63:0] tmp_16_fu_738_p1;
wire   [63:0] tmp_23_fu_765_p1;
wire   [63:0] tmp_28_1_fu_779_p1;
wire   [63:0] tmp_28_2_fu_793_p1;
wire   [63:0] tmp_25_fu_798_p1;
wire   [63:0] tmp_18_fu_812_p1;
wire   [63:0] tmp_13_fu_935_p1;
wire   [63:0] tmp_24_1_fu_950_p1;
wire   [63:0] tmp_24_2_fu_964_p1;
wire   [63:0] tmp_15_fu_1026_p1;
wire   [63:0] tmp_4_fu_637_p1;
wire   [63:0] tmp_7_fu_679_p1;
wire   [2:0] tmp_22_fu_732_p2;
wire   [3:0] p_shl_fu_743_p3;
wire   [4:0] p_shl_cast_fu_751_p1;
wire   [4:0] i1_cast8_fu_724_p1;
wire   [31:0] tmp_23_fu_765_p0;
wire   [4:0] tmp_27_1_fu_770_p2;
wire   [31:0] tmp_28_1_fu_779_p0;
wire   [4:0] tmp_27_2_fu_784_p2;
wire   [31:0] tmp_28_2_fu_793_p0;
wire   [2:0] tmp_17_fu_805_p3;
wire   [10:0] p_shl1_fu_876_p3;
wire   [11:0] p_shl1_cast_fu_884_p1;
wire   [11:0] i5_cast6_fu_867_p1;
wire   [0:0] tmp_11_fu_894_p2;
wire   [31:0] grp_fu_908_p0;
wire   [31:0] grp_fu_908_p1;
wire   [31:0] grp_fu_913_p0;
wire   [31:0] grp_fu_913_p1;
wire   [31:0] grp_fu_924_p0;
wire   [31:0] grp_fu_924_p1;
wire   [31:0] tmp_13_fu_935_p0;
wire   [12:0] tmp_23_1_fu_940_p0;
wire   [12:0] tmp_23_1_fu_940_p2;
wire   [31:0] tmp_24_1_fu_950_p0;
wire   [12:0] tmp_23_2_fu_955_p2;
wire   [31:0] tmp_24_2_fu_964_p0;
wire   [11:0] p_shl2_fu_969_p3;
wire   [9:0] p_shl3_fu_980_p3;
wire   [12:0] p_shl2_cast_fu_976_p1;
wire   [12:0] p_shl3_cast_fu_987_p1;
wire   [12:0] tmp_5_fu_991_p2;
wire   [10:0] tmp_9_fu_997_p4;
wire   [29:0] tmp_13_add_i32_shr_cast_fu_1011_p0;
wire    grp_fu_908_ce;
wire    grp_fu_913_ce;
wire    grp_fu_924_ce;
reg   [4:0] ap_NS_fsm;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 5'b00000;
parameter    ap_ST_st2_fsm_1 = 5'b1;
parameter    ap_ST_st3_fsm_2 = 5'b10;
parameter    ap_ST_st4_fsm_3 = 5'b11;
parameter    ap_ST_pp1_stg0_fsm_4 = 5'b100;
parameter    ap_ST_st13_fsm_5 = 5'b101;
parameter    ap_ST_pp2_stg0_fsm_6 = 5'b110;
parameter    ap_ST_pp3_stg0_fsm_7 = 5'b111;
parameter    ap_ST_pp3_stg1_fsm_8 = 5'b1000;
parameter    ap_ST_pp3_stg2_fsm_9 = 5'b1001;
parameter    ap_ST_pp3_stg3_fsm_10 = 5'b1010;
parameter    ap_ST_st28_fsm_11 = 5'b1011;
parameter    ap_ST_pp4_stg0_fsm_12 = 5'b1100;
parameter    ap_ST_pp4_stg1_fsm_13 = 5'b1101;
parameter    ap_ST_st69_fsm_14 = 5'b1110;
parameter    ap_ST_pp5_stg0_fsm_15 = 5'b1111;
parameter    ap_ST_st73_fsm_16 = 5'b10000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv30_0 = 30'b000000000000000000000000000000;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv9_100 = 9'b100000000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv4_C = 4'b1100;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv13_2 = 13'b10;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv30_1 = 30'b1;
parameter    ap_true = 1'b1;


combiner_top_centre_buffer_0_wgtCent_value #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
centre_buffer_0_wgtCent_value_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( centre_buffer_0_wgtCent_value_address0 ),
    .ce0( centre_buffer_0_wgtCent_value_ce0 ),
    .we0( centre_buffer_0_wgtCent_value_we0 ),
    .d0( centre_buffer_0_wgtCent_value_d0 ),
    .q0( centre_buffer_0_wgtCent_value_q0 )
);

combiner_top_centre_buffer_0_wgtCent_value #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
centre_buffer_1_wgtCent_value_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( centre_buffer_1_wgtCent_value_address0 ),
    .ce0( centre_buffer_1_wgtCent_value_ce0 ),
    .we0( centre_buffer_1_wgtCent_value_we0 ),
    .d0( centre_buffer_1_wgtCent_value_d0 ),
    .q0( centre_buffer_1_wgtCent_value_q0 )
);

combiner_top_centre_buffer_0_wgtCent_value #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
centre_buffer_2_wgtCent_value_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( centre_buffer_2_wgtCent_value_address0 ),
    .ce0( centre_buffer_2_wgtCent_value_ce0 ),
    .we0( centre_buffer_2_wgtCent_value_we0 ),
    .d0( centre_buffer_2_wgtCent_value_d0 ),
    .q0( centre_buffer_2_wgtCent_value_q0 )
);

combiner_top_centre_buffer_0_wgtCent_value #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
centre_buffer_sum_sq_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( centre_buffer_sum_sq_address0 ),
    .ce0( centre_buffer_sum_sq_ce0 ),
    .we0( centre_buffer_sum_sq_we0 ),
    .d0( centre_buffer_sum_sq_d0 ),
    .q0( centre_buffer_sum_sq_q0 )
);

combiner_top_centre_buffer_0_wgtCent_value #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
centre_buffer_count_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( centre_buffer_count_address0 ),
    .ce0( centre_buffer_count_ce0 ),
    .we0( centre_buffer_count_we0 ),
    .d0( centre_buffer_count_d0 ),
    .q0( centre_buffer_count_q0 )
);

combiner_top_i_buffer #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
i_buffer_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( i_buffer_address0 ),
    .ce0( i_buffer_ce0 ),
    .we0( i_buffer_we0 ),
    .d0( i_buffer_d0 ),
    .q0( i_buffer_q0 )
);

combiner_top_p_buffer #(
    .DataWidth( 32 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
p_buffer_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( p_buffer_address0 ),
    .ce0( p_buffer_ce0 ),
    .we0( p_buffer_we0 ),
    .d0( p_buffer_d0 ),
    .q0( p_buffer_q0 ),
    .address1( p_buffer_address1 ),
    .ce1( p_buffer_ce1 ),
    .q1( p_buffer_q1 )
);

combiner_top_c_buffer #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
c_buffer_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( c_buffer_address0 ),
    .ce0( c_buffer_ce0 ),
    .we0( c_buffer_we0 ),
    .d0( c_buffer_d0 ),
    .address1( c_buffer_address1 ),
    .ce1( c_buffer_ce1 ),
    .we1( c_buffer_we1 ),
    .d1( c_buffer_d1 ),
    .q1( c_buffer_q1 )
);

combiner_top_udiv_32ns_32ns_32_35 #(
    .ID( 1 ),
    .NUM_STAGE( 35 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
combiner_top_udiv_32ns_32ns_32_35_U1(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_908_p0 ),
    .din1( grp_fu_908_p1 ),
    .ce( grp_fu_908_ce ),
    .dout( grp_fu_908_p2 )
);

combiner_top_udiv_32ns_32ns_32_35 #(
    .ID( 2 ),
    .NUM_STAGE( 35 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
combiner_top_udiv_32ns_32ns_32_35_U2(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_913_p0 ),
    .din1( grp_fu_913_p1 ),
    .ce( grp_fu_913_ce ),
    .dout( grp_fu_913_p2 )
);

combiner_top_udiv_32ns_32ns_32_35 #(
    .ID( 3 ),
    .NUM_STAGE( 35 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
combiner_top_udiv_32ns_32ns_32_35_U3(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_924_p0 ),
    .din1( grp_fu_924_p1 ),
    .ce( grp_fu_924_ce ),
    .dout( grp_fu_924_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp1_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & ~(ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & ~(ap_const_lv1_0 == exitcond_fu_650_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_3_fu_632_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp1_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & ~(ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & (ap_const_lv1_0 == exitcond_fu_650_p2))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
        end else if ((((ap_ST_st4_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_3_fu_632_p2)) | ((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & ~(ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & ~(ap_const_lv1_0 == exitcond_fu_650_p2)))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp1_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & ~(ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
            ap_reg_ppiten_pp1_it2 <= ap_reg_ppiten_pp1_it1;
        end
    end
end

/// ap_reg_ppiten_pp1_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & ~(ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
            ap_reg_ppiten_pp1_it3 <= ap_reg_ppiten_pp1_it2;
        end
    end
end

/// ap_reg_ppiten_pp1_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & ~(ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
            ap_reg_ppiten_pp1_it4 <= ap_reg_ppiten_pp1_it3;
        end
    end
end

/// ap_reg_ppiten_pp1_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & ~(ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
            ap_reg_ppiten_pp1_it5 <= ap_reg_ppiten_pp1_it4;
        end
    end
end

/// ap_reg_ppiten_pp1_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & ~(ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
            ap_reg_ppiten_pp1_it6 <= ap_reg_ppiten_pp1_it5;
        end
    end
end

/// ap_reg_ppiten_pp1_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & ~(ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
            ap_reg_ppiten_pp1_it7 <= ap_reg_ppiten_pp1_it6;
        end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_3_fu_632_p2))) begin
            ap_reg_ppiten_pp1_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~(ap_const_lv1_0 == exitcond2_fu_689_p2))) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
        end else if ((ap_ST_st13_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp2_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & (ap_const_lv1_0 == exitcond2_fu_689_p2))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_1;
        end else if (((ap_ST_st13_fsm_5 == ap_CS_fsm) | ((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~(ap_const_lv1_0 == exitcond2_fu_689_p2)))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
            ap_reg_ppiten_pp2_it2 <= ap_reg_ppiten_pp2_it1;
        end
    end
end

/// ap_reg_ppiten_pp2_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
            ap_reg_ppiten_pp2_it3 <= ap_reg_ppiten_pp2_it2;
        end
    end
end

/// ap_reg_ppiten_pp2_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
            ap_reg_ppiten_pp2_it4 <= ap_reg_ppiten_pp2_it3;
        end
    end
end

/// ap_reg_ppiten_pp2_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
            ap_reg_ppiten_pp2_it5 <= ap_reg_ppiten_pp2_it4;
        end
    end
end

/// ap_reg_ppiten_pp2_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
            ap_reg_ppiten_pp2_it6 <= ap_reg_ppiten_pp2_it5;
        end
    end
end

/// ap_reg_ppiten_pp2_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
            ap_reg_ppiten_pp2_it7 <= ap_reg_ppiten_pp2_it6;
        end else if ((ap_ST_st13_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp2_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp3_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp3_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp3_stg0_fsm_7 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_712_p2))) begin
            ap_reg_ppiten_pp3_it0 <= ap_const_logic_0;
        end else if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~(ap_const_lv1_0 == exitcond2_fu_689_p2))) begin
            ap_reg_ppiten_pp3_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp3_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp3_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_lv1_0 == exitcond7_reg_1123) & (ap_ST_pp3_stg3_fsm_10 == ap_CS_fsm))) begin
            ap_reg_ppiten_pp3_it1 <= ap_const_logic_1;
        end else if ((((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~(ap_const_lv1_0 == exitcond2_fu_689_p2)) | ((ap_ST_pp3_stg3_fsm_10 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_reg_1123)))) begin
            ap_reg_ppiten_pp3_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp4_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_856_p2))) begin
            ap_reg_ppiten_pp4_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_fu_632_p2))) begin
            ap_reg_ppiten_pp4_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp4_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_lv1_0 == tmp_s_reg_1245) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm))) begin
            ap_reg_ppiten_pp4_it1 <= ap_const_logic_1;
        end else if ((((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_fu_632_p2)) | ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_reg_1245)))) begin
            ap_reg_ppiten_pp4_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp4_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it10 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it10 <= ap_reg_ppiten_pp4_it9;
        end
    end
end

/// ap_reg_ppiten_pp4_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it11 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it11 <= ap_reg_ppiten_pp4_it10;
        end
    end
end

/// ap_reg_ppiten_pp4_it12 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it12 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it12 <= ap_reg_ppiten_pp4_it11;
        end
    end
end

/// ap_reg_ppiten_pp4_it13 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it13 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it13 <= ap_reg_ppiten_pp4_it12;
        end
    end
end

/// ap_reg_ppiten_pp4_it14 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it14 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it14 <= ap_reg_ppiten_pp4_it13;
        end
    end
end

/// ap_reg_ppiten_pp4_it15 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it15 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it15 <= ap_reg_ppiten_pp4_it14;
        end
    end
end

/// ap_reg_ppiten_pp4_it16 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it16 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it16 <= ap_reg_ppiten_pp4_it15;
        end
    end
end

/// ap_reg_ppiten_pp4_it17 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it17 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it17 <= ap_reg_ppiten_pp4_it16;
        end
    end
end

/// ap_reg_ppiten_pp4_it18 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it18 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it18 <= ap_reg_ppiten_pp4_it17;
        end
    end
end

/// ap_reg_ppiten_pp4_it19 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it19
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it19 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it19 <= ap_reg_ppiten_pp4_it18;
        end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_fu_632_p2))) begin
            ap_reg_ppiten_pp4_it19 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp4_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it2 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it2 <= ap_reg_ppiten_pp4_it1;
        end
    end
end

/// ap_reg_ppiten_pp4_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it3 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it3 <= ap_reg_ppiten_pp4_it2;
        end
    end
end

/// ap_reg_ppiten_pp4_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it4 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it4 <= ap_reg_ppiten_pp4_it3;
        end
    end
end

/// ap_reg_ppiten_pp4_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it5 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it5 <= ap_reg_ppiten_pp4_it4;
        end
    end
end

/// ap_reg_ppiten_pp4_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it6 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it6 <= ap_reg_ppiten_pp4_it5;
        end
    end
end

/// ap_reg_ppiten_pp4_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it7 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it7 <= ap_reg_ppiten_pp4_it6;
        end
    end
end

/// ap_reg_ppiten_pp4_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it8 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it8 <= ap_reg_ppiten_pp4_it7;
        end
    end
end

/// ap_reg_ppiten_pp4_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it9 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it9 <= ap_reg_ppiten_pp4_it8;
        end
    end
end

/// ap_reg_ppiten_pp5_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp5_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp5_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & ~(ap_sig_bdd_533 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_lv1_0 == exitcond1_fu_1015_p2))) begin
            ap_reg_ppiten_pp5_it0 <= ap_const_logic_0;
        end else if ((ap_ST_st69_fsm_14 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp5_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp5_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp5_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp5_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & ~(ap_sig_bdd_533 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & (ap_const_lv1_0 == exitcond1_fu_1015_p2))) begin
            ap_reg_ppiten_pp5_it1 <= ap_const_logic_1;
        end else if (((ap_ST_st69_fsm_14 == ap_CS_fsm) | ((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & ~(ap_sig_bdd_533 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_lv1_0 == exitcond1_fu_1015_p2)))) begin
            ap_reg_ppiten_pp5_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp5_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp5_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp5_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & ~(ap_sig_bdd_533 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)))) begin
            ap_reg_ppiten_pp5_it2 <= ap_reg_ppiten_pp5_it1;
        end else if ((ap_ST_st69_fsm_14 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp5_it2 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st28_fsm_11 == ap_CS_fsm)) begin
        b2_reg_486 <= b2_1_reg_1094;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        b2_reg_486 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st28_fsm_11 == ap_CS_fsm)) begin
        b_reg_498 <= b_1_fu_850_p2;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        b_reg_498 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~(ap_const_lv1_0 == exitcond2_fu_689_p2))) begin
        i1_reg_534 <= ap_const_lv3_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == exitcond7_reg_1123) & (ap_ST_pp3_stg0_fsm_7 == ap_CS_fsm))) begin
        i1_reg_534 <= i_3_reg_1127;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_fu_632_p2))) begin
        i5_reg_559 <= ap_const_lv9_0;
    end else if (((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1) & (ap_const_lv1_0 == tmp_s_reg_1245))) begin
        i5_reg_559 <= i_2_reg_1249;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond9_fu_606_p2))) begin
        i_reg_475 <= i_1_fu_612_p2;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        i_reg_475 <= ap_const_lv9_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st69_fsm_14 == ap_CS_fsm)) begin
        indvar1_reg_570 <= ap_const_lv30_0;
    end else if (((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~(ap_sig_bdd_533 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & (ap_const_lv1_0 == exitcond1_fu_1015_p2))) begin
        indvar1_reg_570 <= indvar_next1_fu_1020_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st13_fsm_5 == ap_CS_fsm)) begin
        indvar2_reg_522 <= ap_const_lv4_0;
    end else if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~(ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & (ap_const_lv1_0 == exitcond2_reg_1105))) begin
        indvar2_reg_522 <= indvar_next2_reg_1109;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_3_fu_632_p2))) begin
        indvar_reg_510 <= ap_const_lv4_0;
    end else if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & (exitcond_reg_1076 == ap_const_lv1_0))) begin
        indvar_reg_510 <= indvar_next_reg_1080;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_fu_632_p2))) begin
        total_distortion_reg_546 <= ap_const_lv32_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp4_it2) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_1245_pp4_it2))) begin
        total_distortion_reg_546 <= total_distortion_1_reg_1300;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & ~(ap_sig_bdd_533 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)))) begin
        ap_reg_ppstg_exitcond1_reg_1335_pp5_it1 <= exitcond1_reg_1335;
        ap_reg_ppstg_isIter_reg_1349_pp5_it1 <= isIter_reg_1349;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & ~(ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
        ap_reg_ppstg_exitcond2_reg_1105_pp2_it1 <= exitcond2_reg_1105;
        ap_reg_ppstg_exitcond2_reg_1105_pp2_it2 <= ap_reg_ppstg_exitcond2_reg_1105_pp2_it1;
        ap_reg_ppstg_exitcond2_reg_1105_pp2_it3 <= ap_reg_ppstg_exitcond2_reg_1105_pp2_it2;
        ap_reg_ppstg_exitcond2_reg_1105_pp2_it4 <= ap_reg_ppstg_exitcond2_reg_1105_pp2_it3;
        ap_reg_ppstg_exitcond2_reg_1105_pp2_it5 <= ap_reg_ppstg_exitcond2_reg_1105_pp2_it4;
        ap_reg_ppstg_exitcond2_reg_1105_pp2_it6 <= ap_reg_ppstg_exitcond2_reg_1105_pp2_it5;
        ap_reg_ppstg_indvar2_reg_522_pp2_it1 <= indvar2_reg_522;
        ap_reg_ppstg_indvar2_reg_522_pp2_it2 <= ap_reg_ppstg_indvar2_reg_522_pp2_it1;
        ap_reg_ppstg_indvar2_reg_522_pp2_it3 <= ap_reg_ppstg_indvar2_reg_522_pp2_it2;
        ap_reg_ppstg_indvar2_reg_522_pp2_it4 <= ap_reg_ppstg_indvar2_reg_522_pp2_it3;
        ap_reg_ppstg_indvar2_reg_522_pp2_it5 <= ap_reg_ppstg_indvar2_reg_522_pp2_it4;
        ap_reg_ppstg_indvar2_reg_522_pp2_it6 <= ap_reg_ppstg_indvar2_reg_522_pp2_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_pp3_stg0_fsm_7 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond7_reg_1123_pp3_it1 <= exitcond7_reg_1123;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & ~(ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
        ap_reg_ppstg_exitcond_reg_1076_pp1_it1 <= exitcond_reg_1076;
        ap_reg_ppstg_exitcond_reg_1076_pp1_it2 <= ap_reg_ppstg_exitcond_reg_1076_pp1_it1;
        ap_reg_ppstg_exitcond_reg_1076_pp1_it3 <= ap_reg_ppstg_exitcond_reg_1076_pp1_it2;
        ap_reg_ppstg_exitcond_reg_1076_pp1_it4 <= ap_reg_ppstg_exitcond_reg_1076_pp1_it3;
        ap_reg_ppstg_exitcond_reg_1076_pp1_it5 <= ap_reg_ppstg_exitcond_reg_1076_pp1_it4;
        ap_reg_ppstg_exitcond_reg_1076_pp1_it6 <= ap_reg_ppstg_exitcond_reg_1076_pp1_it5;
        ap_reg_ppstg_indvar_reg_510_pp1_it1 <= indvar_reg_510;
        ap_reg_ppstg_indvar_reg_510_pp1_it2 <= ap_reg_ppstg_indvar_reg_510_pp1_it1;
        ap_reg_ppstg_indvar_reg_510_pp1_it3 <= ap_reg_ppstg_indvar_reg_510_pp1_it2;
        ap_reg_ppstg_indvar_reg_510_pp1_it4 <= ap_reg_ppstg_indvar_reg_510_pp1_it3;
        ap_reg_ppstg_indvar_reg_510_pp1_it5 <= ap_reg_ppstg_indvar_reg_510_pp1_it4;
        ap_reg_ppstg_indvar_reg_510_pp1_it6 <= ap_reg_ppstg_indvar_reg_510_pp1_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp_10_reg_1267_pp4_it1 <= tmp_10_reg_1267;
        ap_reg_ppstg_tmp_10_reg_1267_pp4_it10 <= ap_reg_ppstg_tmp_10_reg_1267_pp4_it9;
        ap_reg_ppstg_tmp_10_reg_1267_pp4_it11 <= ap_reg_ppstg_tmp_10_reg_1267_pp4_it10;
        ap_reg_ppstg_tmp_10_reg_1267_pp4_it12 <= ap_reg_ppstg_tmp_10_reg_1267_pp4_it11;
        ap_reg_ppstg_tmp_10_reg_1267_pp4_it13 <= ap_reg_ppstg_tmp_10_reg_1267_pp4_it12;
        ap_reg_ppstg_tmp_10_reg_1267_pp4_it14 <= ap_reg_ppstg_tmp_10_reg_1267_pp4_it13;
        ap_reg_ppstg_tmp_10_reg_1267_pp4_it15 <= ap_reg_ppstg_tmp_10_reg_1267_pp4_it14;
        ap_reg_ppstg_tmp_10_reg_1267_pp4_it16 <= ap_reg_ppstg_tmp_10_reg_1267_pp4_it15;
        ap_reg_ppstg_tmp_10_reg_1267_pp4_it17 <= ap_reg_ppstg_tmp_10_reg_1267_pp4_it16;
        ap_reg_ppstg_tmp_10_reg_1267_pp4_it18 <= ap_reg_ppstg_tmp_10_reg_1267_pp4_it17;
        ap_reg_ppstg_tmp_10_reg_1267_pp4_it2 <= ap_reg_ppstg_tmp_10_reg_1267_pp4_it1;
        ap_reg_ppstg_tmp_10_reg_1267_pp4_it3 <= ap_reg_ppstg_tmp_10_reg_1267_pp4_it2;
        ap_reg_ppstg_tmp_10_reg_1267_pp4_it4 <= ap_reg_ppstg_tmp_10_reg_1267_pp4_it3;
        ap_reg_ppstg_tmp_10_reg_1267_pp4_it5 <= ap_reg_ppstg_tmp_10_reg_1267_pp4_it4;
        ap_reg_ppstg_tmp_10_reg_1267_pp4_it6 <= ap_reg_ppstg_tmp_10_reg_1267_pp4_it5;
        ap_reg_ppstg_tmp_10_reg_1267_pp4_it7 <= ap_reg_ppstg_tmp_10_reg_1267_pp4_it6;
        ap_reg_ppstg_tmp_10_reg_1267_pp4_it8 <= ap_reg_ppstg_tmp_10_reg_1267_pp4_it7;
        ap_reg_ppstg_tmp_10_reg_1267_pp4_it9 <= ap_reg_ppstg_tmp_10_reg_1267_pp4_it8;
        ap_reg_ppstg_tmp_s_reg_1245_pp4_it1 <= tmp_s_reg_1245;
        ap_reg_ppstg_tmp_s_reg_1245_pp4_it10 <= ap_reg_ppstg_tmp_s_reg_1245_pp4_it9;
        ap_reg_ppstg_tmp_s_reg_1245_pp4_it11 <= ap_reg_ppstg_tmp_s_reg_1245_pp4_it10;
        ap_reg_ppstg_tmp_s_reg_1245_pp4_it12 <= ap_reg_ppstg_tmp_s_reg_1245_pp4_it11;
        ap_reg_ppstg_tmp_s_reg_1245_pp4_it13 <= ap_reg_ppstg_tmp_s_reg_1245_pp4_it12;
        ap_reg_ppstg_tmp_s_reg_1245_pp4_it14 <= ap_reg_ppstg_tmp_s_reg_1245_pp4_it13;
        ap_reg_ppstg_tmp_s_reg_1245_pp4_it15 <= ap_reg_ppstg_tmp_s_reg_1245_pp4_it14;
        ap_reg_ppstg_tmp_s_reg_1245_pp4_it16 <= ap_reg_ppstg_tmp_s_reg_1245_pp4_it15;
        ap_reg_ppstg_tmp_s_reg_1245_pp4_it17 <= ap_reg_ppstg_tmp_s_reg_1245_pp4_it16;
        ap_reg_ppstg_tmp_s_reg_1245_pp4_it18 <= ap_reg_ppstg_tmp_s_reg_1245_pp4_it17;
        ap_reg_ppstg_tmp_s_reg_1245_pp4_it19 <= ap_reg_ppstg_tmp_s_reg_1245_pp4_it18;
        ap_reg_ppstg_tmp_s_reg_1245_pp4_it2 <= ap_reg_ppstg_tmp_s_reg_1245_pp4_it1;
        ap_reg_ppstg_tmp_s_reg_1245_pp4_it3 <= ap_reg_ppstg_tmp_s_reg_1245_pp4_it2;
        ap_reg_ppstg_tmp_s_reg_1245_pp4_it4 <= ap_reg_ppstg_tmp_s_reg_1245_pp4_it3;
        ap_reg_ppstg_tmp_s_reg_1245_pp4_it5 <= ap_reg_ppstg_tmp_s_reg_1245_pp4_it4;
        ap_reg_ppstg_tmp_s_reg_1245_pp4_it6 <= ap_reg_ppstg_tmp_s_reg_1245_pp4_it5;
        ap_reg_ppstg_tmp_s_reg_1245_pp4_it7 <= ap_reg_ppstg_tmp_s_reg_1245_pp4_it6;
        ap_reg_ppstg_tmp_s_reg_1245_pp4_it8 <= ap_reg_ppstg_tmp_s_reg_1245_pp4_it7;
        ap_reg_ppstg_tmp_s_reg_1245_pp4_it9 <= ap_reg_ppstg_tmp_s_reg_1245_pp4_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st13_fsm_5 == ap_CS_fsm)) begin
        b2_1_reg_1094 <= b2_1_fu_673_p2;
        kernel_info_in_addr_reg_1099 <= tmp_7_fu_679_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1) & ~(ap_sig_bdd_533 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & (ap_const_lv1_0 == exitcond1_reg_1335))) begin
        c_buffer_load_reg_1353 <= c_buffer_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_lv1_0 == exitcond7_reg_1123) & (ap_ST_pp3_stg2_fsm_9 == ap_CS_fsm))) begin
        centre_buffer_count_addr_2_reg_1205 <= tmp_24_fu_817_p1;
        centre_buffer_sum_sq_addr_2_reg_1210 <= tmp_24_fu_817_p1;
        p_buffer_load_1_reg_1188 <= p_buffer_q0;
        p_buffer_load_2_reg_1193 <= p_buffer_q1;
        tmp_24_reg_1198[0] <= tmp_24_fu_817_p1[0];
tmp_24_reg_1198[1] <= tmp_24_fu_817_p1[1];
tmp_24_reg_1198[2] <= tmp_24_fu_817_p1[2];
tmp_24_reg_1198[3] <= tmp_24_fu_817_p1[3];
tmp_24_reg_1198[4] <= tmp_24_fu_817_p1[4];
tmp_24_reg_1198[5] <= tmp_24_fu_817_p1[5];
tmp_24_reg_1198[6] <= tmp_24_fu_817_p1[6];
tmp_24_reg_1198[7] <= tmp_24_fu_817_p1[7];
tmp_24_reg_1198[8] <= tmp_24_fu_817_p1[8];
tmp_24_reg_1198[9] <= tmp_24_fu_817_p1[9];
tmp_24_reg_1198[10] <= tmp_24_fu_817_p1[10];
tmp_24_reg_1198[11] <= tmp_24_fu_817_p1[11];
tmp_24_reg_1198[12] <= tmp_24_fu_817_p1[12];
tmp_24_reg_1198[13] <= tmp_24_fu_817_p1[13];
tmp_24_reg_1198[14] <= tmp_24_fu_817_p1[14];
tmp_24_reg_1198[15] <= tmp_24_fu_817_p1[15];
tmp_24_reg_1198[16] <= tmp_24_fu_817_p1[16];
tmp_24_reg_1198[17] <= tmp_24_fu_817_p1[17];
tmp_24_reg_1198[18] <= tmp_24_fu_817_p1[18];
tmp_24_reg_1198[19] <= tmp_24_fu_817_p1[19];
tmp_24_reg_1198[20] <= tmp_24_fu_817_p1[20];
tmp_24_reg_1198[21] <= tmp_24_fu_817_p1[21];
tmp_24_reg_1198[22] <= tmp_24_fu_817_p1[22];
tmp_24_reg_1198[23] <= tmp_24_fu_817_p1[23];
tmp_24_reg_1198[24] <= tmp_24_fu_817_p1[24];
tmp_24_reg_1198[25] <= tmp_24_fu_817_p1[25];
tmp_24_reg_1198[26] <= tmp_24_fu_817_p1[26];
tmp_24_reg_1198[27] <= tmp_24_fu_817_p1[27];
tmp_24_reg_1198[28] <= tmp_24_fu_817_p1[28];
tmp_24_reg_1198[29] <= tmp_24_fu_817_p1[29];
tmp_24_reg_1198[30] <= tmp_24_fu_817_p1[30];
tmp_24_reg_1198[31] <= tmp_24_fu_817_p1[31];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & (ap_reg_ppstg_exitcond_reg_1076_pp1_it5 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6) & ~(ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
        data_points_in_addr_read_reg_1089 <= data_points_in_datain;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_3_fu_632_p2))) begin
        data_points_in_addr_reg_1065 <= tmp_4_fu_637_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~(ap_sig_bdd_533 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)))) begin
        exitcond1_reg_1335 <= exitcond1_fu_1015_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
        exitcond2_reg_1105 <= exitcond2_fu_689_p2;
        indvar_next2_reg_1109 <= indvar_next2_fu_695_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_ST_pp3_stg0_fsm_7 == ap_CS_fsm))) begin
        exitcond7_reg_1123 <= exitcond7_fu_712_p2;
        i_3_reg_1127 <= i_3_fu_718_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
        exitcond_reg_1076 <= exitcond_fu_650_p2;
        indvar_next_reg_1080 <= indvar_next_fu_656_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it0))) begin
        i_2_reg_1249 <= i_2_fu_861_p2;
        tmp_s_reg_1245 <= tmp_s_fu_856_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & (ap_const_lv1_0 == exitcond_fu_650_p2))) begin
        isIter0_reg_1085 <= isIter0_fu_662_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & (ap_const_lv1_0 == exitcond2_fu_689_p2))) begin
        isIter1_reg_1114 <= isIter1_fu_701_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~(ap_sig_bdd_533 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & (ap_const_lv1_0 == exitcond1_fu_1015_p2))) begin
        isIter_reg_1349 <= isIter_fu_1031_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1105_pp2_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6) & ~(ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
        kernel_info_in_addr_read_reg_1118 <= kernel_info_in_datain;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        lim_reg_1057[1] <= lim_fu_627_p2[1];
lim_reg_1057[2] <= lim_fu_627_p2[2];
lim_reg_1057[3] <= lim_fu_627_p2[3];
lim_reg_1057[4] <= lim_fu_627_p2[4];
lim_reg_1057[5] <= lim_fu_627_p2[5];
lim_reg_1057[6] <= lim_fu_627_p2[6];
lim_reg_1057[7] <= lim_fu_627_p2[7];
lim_reg_1057[8] <= lim_fu_627_p2[8];
lim_reg_1057[9] <= lim_fu_627_p2[9];
lim_reg_1057[10] <= lim_fu_627_p2[10];
lim_reg_1057[11] <= lim_fu_627_p2[11];
lim_reg_1057[12] <= lim_fu_627_p2[12];
lim_reg_1057[13] <= lim_fu_627_p2[13];
lim_reg_1057[14] <= lim_fu_627_p2[14];
lim_reg_1057[15] <= lim_fu_627_p2[15];
lim_reg_1057[16] <= lim_fu_627_p2[16];
lim_reg_1057[17] <= lim_fu_627_p2[17];
lim_reg_1057[18] <= lim_fu_627_p2[18];
lim_reg_1057[19] <= lim_fu_627_p2[19];
lim_reg_1057[20] <= lim_fu_627_p2[20];
lim_reg_1057[21] <= lim_fu_627_p2[21];
lim_reg_1057[22] <= lim_fu_627_p2[22];
lim_reg_1057[23] <= lim_fu_627_p2[23];
lim_reg_1057[24] <= lim_fu_627_p2[24];
lim_reg_1057[25] <= lim_fu_627_p2[25];
lim_reg_1057[26] <= lim_fu_627_p2[26];
lim_reg_1057[27] <= lim_fu_627_p2[27];
lim_reg_1057[28] <= lim_fu_627_p2[28];
lim_reg_1057[29] <= lim_fu_627_p2[29];
lim_reg_1057[30] <= lim_fu_627_p2[30];
lim_reg_1057[31] <= lim_fu_627_p2[31];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp3_stg1_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_lv1_0 == exitcond7_reg_1123))) begin
        p_buffer_load_reg_1153 <= p_buffer_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1) & (ap_const_lv1_0 == tmp_s_reg_1245))) begin
        p_s_reg_1293 <= p_s_fu_900_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp3_stg1_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_lv1_0 == exitcond7_reg_1123)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_lv1_0 == exitcond7_reg_1123) & (ap_ST_pp3_stg3_fsm_10 == ap_CS_fsm)))) begin
        reg_582 <= i_buffer_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_lv1_0 == exitcond7_reg_1123) & (ap_ST_pp3_stg2_fsm_9 == ap_CS_fsm)) | ((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1) & (ap_const_lv1_0 == tmp_s_reg_1245)))) begin
        reg_586 <= centre_buffer_0_wgtCent_value_q0;
        reg_590 <= centre_buffer_1_wgtCent_value_q0;
        reg_594 <= centre_buffer_2_wgtCent_value_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_lv1_0 == exitcond7_reg_1123) & (ap_ST_pp3_stg3_fsm_10 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & (ap_const_lv1_0 == tmp_s_reg_1245) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)))) begin
        reg_598 <= centre_buffer_count_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_lv1_0 == exitcond7_reg_1123) & (ap_ST_pp3_stg3_fsm_10 == ap_CS_fsm)) | ((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1) & (ap_const_lv1_0 == tmp_s_reg_1245)))) begin
        reg_602 <= centre_buffer_sum_sq_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & (ap_const_lv1_0 == tmp_s_fu_856_p2))) begin
        tmp_10_reg_1267 <= tmp_10_fu_888_p2;
        tmp_6_reg_1254[0] <= tmp_6_fu_871_p1[0];
tmp_6_reg_1254[1] <= tmp_6_fu_871_p1[1];
tmp_6_reg_1254[2] <= tmp_6_fu_871_p1[2];
tmp_6_reg_1254[3] <= tmp_6_fu_871_p1[3];
tmp_6_reg_1254[4] <= tmp_6_fu_871_p1[4];
tmp_6_reg_1254[5] <= tmp_6_fu_871_p1[5];
tmp_6_reg_1254[6] <= tmp_6_fu_871_p1[6];
tmp_6_reg_1254[7] <= tmp_6_fu_871_p1[7];
tmp_6_reg_1254[8] <= tmp_6_fu_871_p1[8];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp4_it18) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_1245_pp4_it18))) begin
        tmp_12_reg_1305 <= grp_fu_908_p2;
        tmp_22_1_reg_1310 <= grp_fu_913_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st69_fsm_14 == ap_CS_fsm)) begin
        tmp_13_add_i32_shr_cast_reg_1330[0] <= tmp_13_add_i32_shr_cast_fu_1011_p1[0];
tmp_13_add_i32_shr_cast_reg_1330[1] <= tmp_13_add_i32_shr_cast_fu_1011_p1[1];
tmp_13_add_i32_shr_cast_reg_1330[2] <= tmp_13_add_i32_shr_cast_fu_1011_p1[2];
tmp_13_add_i32_shr_cast_reg_1330[3] <= tmp_13_add_i32_shr_cast_fu_1011_p1[3];
tmp_13_add_i32_shr_cast_reg_1330[4] <= tmp_13_add_i32_shr_cast_fu_1011_p1[4];
tmp_13_add_i32_shr_cast_reg_1330[5] <= tmp_13_add_i32_shr_cast_fu_1011_p1[5];
tmp_13_add_i32_shr_cast_reg_1330[6] <= tmp_13_add_i32_shr_cast_fu_1011_p1[6];
tmp_13_add_i32_shr_cast_reg_1330[7] <= tmp_13_add_i32_shr_cast_fu_1011_p1[7];
tmp_13_add_i32_shr_cast_reg_1330[8] <= tmp_13_add_i32_shr_cast_fu_1011_p1[8];
tmp_13_add_i32_shr_cast_reg_1330[9] <= tmp_13_add_i32_shr_cast_fu_1011_p1[9];
tmp_13_add_i32_shr_cast_reg_1330[10] <= tmp_13_add_i32_shr_cast_fu_1011_p1[10];
tmp_13_add_i32_shr_cast_reg_1330[11] <= tmp_13_add_i32_shr_cast_fu_1011_p1[11];
tmp_13_add_i32_shr_cast_reg_1330[12] <= tmp_13_add_i32_shr_cast_fu_1011_p1[12];
tmp_13_add_i32_shr_cast_reg_1330[13] <= tmp_13_add_i32_shr_cast_fu_1011_p1[13];
tmp_13_add_i32_shr_cast_reg_1330[14] <= tmp_13_add_i32_shr_cast_fu_1011_p1[14];
tmp_13_add_i32_shr_cast_reg_1330[15] <= tmp_13_add_i32_shr_cast_fu_1011_p1[15];
tmp_13_add_i32_shr_cast_reg_1330[16] <= tmp_13_add_i32_shr_cast_fu_1011_p1[16];
tmp_13_add_i32_shr_cast_reg_1330[17] <= tmp_13_add_i32_shr_cast_fu_1011_p1[17];
tmp_13_add_i32_shr_cast_reg_1330[18] <= tmp_13_add_i32_shr_cast_fu_1011_p1[18];
tmp_13_add_i32_shr_cast_reg_1330[19] <= tmp_13_add_i32_shr_cast_fu_1011_p1[19];
tmp_13_add_i32_shr_cast_reg_1330[20] <= tmp_13_add_i32_shr_cast_fu_1011_p1[20];
tmp_13_add_i32_shr_cast_reg_1330[21] <= tmp_13_add_i32_shr_cast_fu_1011_p1[21];
tmp_13_add_i32_shr_cast_reg_1330[22] <= tmp_13_add_i32_shr_cast_fu_1011_p1[22];
tmp_13_add_i32_shr_cast_reg_1330[23] <= tmp_13_add_i32_shr_cast_fu_1011_p1[23];
tmp_13_add_i32_shr_cast_reg_1330[24] <= tmp_13_add_i32_shr_cast_fu_1011_p1[24];
tmp_13_add_i32_shr_cast_reg_1330[25] <= tmp_13_add_i32_shr_cast_fu_1011_p1[25];
tmp_13_add_i32_shr_cast_reg_1330[26] <= tmp_13_add_i32_shr_cast_fu_1011_p1[26];
tmp_13_add_i32_shr_cast_reg_1330[27] <= tmp_13_add_i32_shr_cast_fu_1011_p1[27];
tmp_13_add_i32_shr_cast_reg_1330[28] <= tmp_13_add_i32_shr_cast_fu_1011_p1[28];
tmp_13_add_i32_shr_cast_reg_1330[29] <= tmp_13_add_i32_shr_cast_fu_1011_p1[29];
        tmp_13_add_i32_shr_reg_1325 <= tmp_13_add_i32_shr_fu_1007_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it19) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_1245_pp4_it18))) begin
        tmp_14_cast4_reg_1315 <= tmp_14_cast4_fu_929_p1;
        tmp_22_2_reg_1320 <= grp_fu_924_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_ST_pp3_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond7_fu_712_p2))) begin
        tmp_19_reg_1142 <= tmp_19_fu_755_p2;
        tmp_21_reg_1132 <= tmp_21_fu_728_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == exitcond7_reg_1123) & (ap_ST_pp3_stg0_fsm_7 == ap_CS_fsm))) begin
        tmp_26_reg_1230 <= tmp_26_fu_838_p2;
        tmp_27_reg_1235 <= tmp_27_fu_844_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_lv1_0 == exitcond7_reg_1123) & (ap_ST_pp3_stg3_fsm_10 == ap_CS_fsm))) begin
        tmp_28_reg_1215 <= tmp_28_fu_823_p2;
        tmp_34_1_reg_1220 <= tmp_34_1_fu_828_p2;
        tmp_34_2_reg_1225 <= tmp_34_2_fu_833_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_fu_632_p2))) begin
        tmp_9_cast_cast_reg_1071[0] <= tmp_9_cast_cast_fu_647_p1[0];
tmp_9_cast_cast_reg_1071[1] <= tmp_9_cast_cast_fu_647_p1[1];
tmp_9_cast_cast_reg_1071[2] <= tmp_9_cast_cast_fu_647_p1[2];
tmp_9_cast_cast_reg_1071[3] <= tmp_9_cast_cast_fu_647_p1[3];
tmp_9_cast_cast_reg_1071[4] <= tmp_9_cast_cast_fu_647_p1[4];
tmp_9_cast_cast_reg_1071[5] <= tmp_9_cast_cast_fu_647_p1[5];
tmp_9_cast_cast_reg_1071[6] <= tmp_9_cast_cast_fu_647_p1[6];
tmp_9_cast_cast_reg_1071[7] <= tmp_9_cast_cast_fu_647_p1[7];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp4_it1) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_1245_pp4_it1))) begin
        total_distortion_1_reg_1300 <= total_distortion_1_fu_918_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st73_fsm_16 == ap_CS_fsm)) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st73_fsm_16 == ap_CS_fsm)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// c_buffer_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it19 or tmp_13_fu_935_p1 or tmp_24_2_fu_964_p1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp4_it19)) begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            c_buffer_address0 = tmp_24_2_fu_964_p1;
        end else if ((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm)) begin
            c_buffer_address0 = tmp_13_fu_935_p1;
        end else begin
            c_buffer_address0 = 'bx;
        end
    end else begin
        c_buffer_address0 = 'bx;
    end
end

/// c_buffer_address1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it19 or ap_reg_ppiten_pp5_it0 or tmp_24_1_fu_950_p1 or tmp_15_fu_1026_p1)
begin
    if (((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it19))) begin
        c_buffer_address1 = tmp_24_1_fu_950_p1;
    end else if (((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it0))) begin
        c_buffer_address1 = tmp_15_fu_1026_p1;
    end else begin
        c_buffer_address1 = 'bx;
    end
end

/// c_buffer_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it19)
begin
    if ((((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp4_it19) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)))) begin
        c_buffer_ce0 = ap_const_logic_1;
    end else begin
        c_buffer_ce0 = ap_const_logic_0;
    end
end

/// c_buffer_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it19 or ap_reg_ppiten_pp5_it0 or ap_sig_bdd_533 or ap_reg_ppiten_pp5_it2)
begin
    if ((((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it19)) | ((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~(ap_sig_bdd_533 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2))))) begin
        c_buffer_ce1 = ap_const_logic_1;
    end else begin
        c_buffer_ce1 = ap_const_logic_0;
    end
end

/// c_buffer_d0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it19 or tmp_12_reg_1305 or tmp_22_2_reg_1320)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp4_it19)) begin
        if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            c_buffer_d0 = tmp_22_2_reg_1320;
        end else if ((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm)) begin
            c_buffer_d0 = tmp_12_reg_1305;
        end else begin
            c_buffer_d0 = 'bx;
        end
    end else begin
        c_buffer_d0 = 'bx;
    end
end

/// c_buffer_we0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it19 or ap_reg_ppstg_tmp_s_reg_1245_pp4_it18 or ap_reg_ppstg_tmp_s_reg_1245_pp4_it19)
begin
    if ((((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it19) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_1245_pp4_it18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp4_it19) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_1245_pp4_it19)))) begin
        c_buffer_we0 = ap_const_logic_1;
    end else begin
        c_buffer_we0 = ap_const_logic_0;
    end
end

/// c_buffer_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it19 or ap_reg_ppstg_tmp_s_reg_1245_pp4_it18)
begin
    if (((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it19) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_1245_pp4_it18))) begin
        c_buffer_we1 = ap_const_logic_1;
    end else begin
        c_buffer_we1 = ap_const_logic_0;
    end
end

/// centre_buffer_0_wgtCent_value_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp3_it0 or ap_reg_ppiten_pp3_it1 or ap_reg_ppiten_pp4_it0 or tmp_24_reg_1198 or tmp_6_reg_1254 or tmp_2_fu_618_p1 or tmp_25_fu_798_p1)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_ST_pp3_stg0_fsm_7 == ap_CS_fsm))) begin
        centre_buffer_0_wgtCent_value_address0 = tmp_24_reg_1198;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        centre_buffer_0_wgtCent_value_address0 = tmp_2_fu_618_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm))) begin
        centre_buffer_0_wgtCent_value_address0 = tmp_6_reg_1254;
    end else if (((ap_ST_pp3_stg1_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it0))) begin
        centre_buffer_0_wgtCent_value_address0 = tmp_25_fu_798_p1;
    end else begin
        centre_buffer_0_wgtCent_value_address0 = 'bx;
    end
end

/// centre_buffer_0_wgtCent_value_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp3_it0 or ap_reg_ppiten_pp3_it1 or ap_reg_ppiten_pp4_it0)
begin
    if ((((ap_ST_pp3_stg1_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) | (ap_ST_st2_fsm_1 == ap_CS_fsm) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_ST_pp3_stg0_fsm_7 == ap_CS_fsm)))) begin
        centre_buffer_0_wgtCent_value_ce0 = ap_const_logic_1;
    end else begin
        centre_buffer_0_wgtCent_value_ce0 = ap_const_logic_0;
    end
end

/// centre_buffer_0_wgtCent_value_d0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp3_it1 or tmp_28_reg_1215)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_ST_pp3_stg0_fsm_7 == ap_CS_fsm))) begin
        centre_buffer_0_wgtCent_value_d0 = tmp_28_reg_1215;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        centre_buffer_0_wgtCent_value_d0 = ap_const_lv32_0;
    end else begin
        centre_buffer_0_wgtCent_value_d0 = 'bx;
    end
end

/// centre_buffer_0_wgtCent_value_we0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp3_it1 or exitcond7_reg_1123 or exitcond9_fu_606_p2)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == exitcond7_reg_1123) & (ap_ST_pp3_stg0_fsm_7 == ap_CS_fsm)) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond9_fu_606_p2)))) begin
        centre_buffer_0_wgtCent_value_we0 = ap_const_logic_1;
    end else begin
        centre_buffer_0_wgtCent_value_we0 = ap_const_logic_0;
    end
end

/// centre_buffer_1_wgtCent_value_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp3_it0 or ap_reg_ppiten_pp3_it1 or ap_reg_ppiten_pp4_it0 or tmp_24_reg_1198 or tmp_6_reg_1254 or tmp_2_fu_618_p1 or tmp_25_fu_798_p1)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_ST_pp3_stg0_fsm_7 == ap_CS_fsm))) begin
        centre_buffer_1_wgtCent_value_address0 = tmp_24_reg_1198;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        centre_buffer_1_wgtCent_value_address0 = tmp_2_fu_618_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm))) begin
        centre_buffer_1_wgtCent_value_address0 = tmp_6_reg_1254;
    end else if (((ap_ST_pp3_stg1_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it0))) begin
        centre_buffer_1_wgtCent_value_address0 = tmp_25_fu_798_p1;
    end else begin
        centre_buffer_1_wgtCent_value_address0 = 'bx;
    end
end

/// centre_buffer_1_wgtCent_value_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp3_it0 or ap_reg_ppiten_pp3_it1 or ap_reg_ppiten_pp4_it0)
begin
    if ((((ap_ST_pp3_stg1_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) | (ap_ST_st2_fsm_1 == ap_CS_fsm) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_ST_pp3_stg0_fsm_7 == ap_CS_fsm)))) begin
        centre_buffer_1_wgtCent_value_ce0 = ap_const_logic_1;
    end else begin
        centre_buffer_1_wgtCent_value_ce0 = ap_const_logic_0;
    end
end

/// centre_buffer_1_wgtCent_value_d0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp3_it1 or tmp_34_1_reg_1220)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_ST_pp3_stg0_fsm_7 == ap_CS_fsm))) begin
        centre_buffer_1_wgtCent_value_d0 = tmp_34_1_reg_1220;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        centre_buffer_1_wgtCent_value_d0 = ap_const_lv32_0;
    end else begin
        centre_buffer_1_wgtCent_value_d0 = 'bx;
    end
end

/// centre_buffer_1_wgtCent_value_we0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp3_it1 or exitcond7_reg_1123 or exitcond9_fu_606_p2)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == exitcond7_reg_1123) & (ap_ST_pp3_stg0_fsm_7 == ap_CS_fsm)) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond9_fu_606_p2)))) begin
        centre_buffer_1_wgtCent_value_we0 = ap_const_logic_1;
    end else begin
        centre_buffer_1_wgtCent_value_we0 = ap_const_logic_0;
    end
end

/// centre_buffer_2_wgtCent_value_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp3_it0 or ap_reg_ppiten_pp3_it1 or ap_reg_ppiten_pp4_it0 or tmp_24_reg_1198 or tmp_6_reg_1254 or tmp_2_fu_618_p1 or tmp_25_fu_798_p1)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_ST_pp3_stg0_fsm_7 == ap_CS_fsm))) begin
        centre_buffer_2_wgtCent_value_address0 = tmp_24_reg_1198;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        centre_buffer_2_wgtCent_value_address0 = tmp_2_fu_618_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm))) begin
        centre_buffer_2_wgtCent_value_address0 = tmp_6_reg_1254;
    end else if (((ap_ST_pp3_stg1_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it0))) begin
        centre_buffer_2_wgtCent_value_address0 = tmp_25_fu_798_p1;
    end else begin
        centre_buffer_2_wgtCent_value_address0 = 'bx;
    end
end

/// centre_buffer_2_wgtCent_value_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp3_it0 or ap_reg_ppiten_pp3_it1 or ap_reg_ppiten_pp4_it0)
begin
    if ((((ap_ST_pp3_stg1_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) | (ap_ST_st2_fsm_1 == ap_CS_fsm) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_ST_pp3_stg0_fsm_7 == ap_CS_fsm)))) begin
        centre_buffer_2_wgtCent_value_ce0 = ap_const_logic_1;
    end else begin
        centre_buffer_2_wgtCent_value_ce0 = ap_const_logic_0;
    end
end

/// centre_buffer_2_wgtCent_value_d0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp3_it1 or tmp_34_2_reg_1225)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_ST_pp3_stg0_fsm_7 == ap_CS_fsm))) begin
        centre_buffer_2_wgtCent_value_d0 = tmp_34_2_reg_1225;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        centre_buffer_2_wgtCent_value_d0 = ap_const_lv32_0;
    end else begin
        centre_buffer_2_wgtCent_value_d0 = 'bx;
    end
end

/// centre_buffer_2_wgtCent_value_we0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp3_it1 or exitcond7_reg_1123 or exitcond9_fu_606_p2)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == exitcond7_reg_1123) & (ap_ST_pp3_stg0_fsm_7 == ap_CS_fsm)) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond9_fu_606_p2)))) begin
        centre_buffer_2_wgtCent_value_we0 = ap_const_logic_1;
    end else begin
        centre_buffer_2_wgtCent_value_we0 = ap_const_logic_0;
    end
end

/// centre_buffer_count_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp3_it0 or ap_reg_ppiten_pp3_it1 or ap_reg_ppiten_pp4_it0 or tmp_24_fu_817_p1 or centre_buffer_count_addr_2_reg_1205 or tmp_6_fu_871_p1 or tmp_2_fu_618_p1)
begin
    if (((ap_ST_pp3_stg1_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1))) begin
        centre_buffer_count_address0 = centre_buffer_count_addr_2_reg_1205;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        centre_buffer_count_address0 = tmp_2_fu_618_p1;
    end else if (((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it0))) begin
        centre_buffer_count_address0 = tmp_6_fu_871_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_ST_pp3_stg2_fsm_9 == ap_CS_fsm))) begin
        centre_buffer_count_address0 = tmp_24_fu_817_p1;
    end else begin
        centre_buffer_count_address0 = 'bx;
    end
end

/// centre_buffer_count_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp3_it0 or ap_reg_ppiten_pp3_it1 or ap_reg_ppiten_pp4_it0)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_ST_pp3_stg2_fsm_9 == ap_CS_fsm)) | (ap_ST_st2_fsm_1 == ap_CS_fsm) | ((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it0)) | ((ap_ST_pp3_stg1_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)))) begin
        centre_buffer_count_ce0 = ap_const_logic_1;
    end else begin
        centre_buffer_count_ce0 = ap_const_logic_0;
    end
end

/// centre_buffer_count_d0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp3_it1 or tmp_26_reg_1230)
begin
    if (((ap_ST_pp3_stg1_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1))) begin
        centre_buffer_count_d0 = tmp_26_reg_1230;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        centre_buffer_count_d0 = ap_const_lv32_0;
    end else begin
        centre_buffer_count_d0 = 'bx;
    end
end

/// centre_buffer_count_we0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp3_it1 or ap_reg_ppstg_exitcond7_reg_1123_pp3_it1 or exitcond9_fu_606_p2)
begin
    if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond9_fu_606_p2)) | ((ap_ST_pp3_stg1_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_1123_pp3_it1)))) begin
        centre_buffer_count_we0 = ap_const_logic_1;
    end else begin
        centre_buffer_count_we0 = ap_const_logic_0;
    end
end

/// centre_buffer_sum_sq_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp3_it0 or ap_reg_ppiten_pp3_it1 or ap_reg_ppiten_pp4_it0 or tmp_24_fu_817_p1 or centre_buffer_sum_sq_addr_2_reg_1210 or tmp_6_reg_1254 or tmp_2_fu_618_p1)
begin
    if (((ap_ST_pp3_stg1_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1))) begin
        centre_buffer_sum_sq_address0 = centre_buffer_sum_sq_addr_2_reg_1210;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        centre_buffer_sum_sq_address0 = tmp_2_fu_618_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm))) begin
        centre_buffer_sum_sq_address0 = tmp_6_reg_1254;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_ST_pp3_stg2_fsm_9 == ap_CS_fsm))) begin
        centre_buffer_sum_sq_address0 = tmp_24_fu_817_p1;
    end else begin
        centre_buffer_sum_sq_address0 = 'bx;
    end
end

/// centre_buffer_sum_sq_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp3_it0 or ap_reg_ppiten_pp3_it1 or ap_reg_ppiten_pp4_it0)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_ST_pp3_stg2_fsm_9 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) | (ap_ST_st2_fsm_1 == ap_CS_fsm) | ((ap_ST_pp3_stg1_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1)))) begin
        centre_buffer_sum_sq_ce0 = ap_const_logic_1;
    end else begin
        centre_buffer_sum_sq_ce0 = ap_const_logic_0;
    end
end

/// centre_buffer_sum_sq_d0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp3_it1 or tmp_27_reg_1235)
begin
    if (((ap_ST_pp3_stg1_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1))) begin
        centre_buffer_sum_sq_d0 = tmp_27_reg_1235;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        centre_buffer_sum_sq_d0 = ap_const_lv32_0;
    end else begin
        centre_buffer_sum_sq_d0 = 'bx;
    end
end

/// centre_buffer_sum_sq_we0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp3_it1 or ap_reg_ppstg_exitcond7_reg_1123_pp3_it1 or exitcond9_fu_606_p2)
begin
    if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond9_fu_606_p2)) | ((ap_ST_pp3_stg1_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond7_reg_1123_pp3_it1)))) begin
        centre_buffer_sum_sq_we0 = ap_const_logic_1;
    end else begin
        centre_buffer_sum_sq_we0 = ap_const_logic_0;
    end
end

/// centres_out_req_din assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond1_reg_1335_pp5_it1 or ap_sig_bdd_533 or ap_reg_ppiten_pp5_it2 or ap_reg_ppstg_isIter_reg_1349_pp5_it1)
begin
    if ((((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1335_pp5_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~(ap_sig_bdd_533 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_lv1_0 == ap_reg_ppstg_isIter_reg_1349_pp5_it1)) | ((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1335_pp5_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~(ap_sig_bdd_533 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2))))) begin
        centres_out_req_din = ap_const_logic_1;
    end else begin
        centres_out_req_din = ap_const_logic_0;
    end
end

/// centres_out_req_write assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond1_reg_1335_pp5_it1 or ap_sig_bdd_533 or ap_reg_ppiten_pp5_it2 or ap_reg_ppstg_isIter_reg_1349_pp5_it1)
begin
    if ((((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1335_pp5_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~(ap_sig_bdd_533 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_lv1_0 == ap_reg_ppstg_isIter_reg_1349_pp5_it1)) | ((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1335_pp5_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~(ap_sig_bdd_533 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2))))) begin
        centres_out_req_write = ap_const_logic_1;
    end else begin
        centres_out_req_write = ap_const_logic_0;
    end
end

/// data_points_in_req_write assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it1 or exitcond_reg_1076 or ap_sig_bdd_98 or ap_reg_ppiten_pp1_it6 or isIter0_reg_1085)
begin
    if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & (exitcond_reg_1076 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_1085))) begin
        data_points_in_req_write = ap_const_logic_1;
    end else begin
        data_points_in_req_write = ap_const_logic_0;
    end
end

/// data_points_in_rsp_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond_reg_1076_pp1_it5 or ap_sig_bdd_98 or ap_reg_ppiten_pp1_it6)
begin
    if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & (ap_reg_ppstg_exitcond_reg_1076_pp1_it5 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6) & ~(ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
        data_points_in_rsp_read = ap_const_logic_1;
    end else begin
        data_points_in_rsp_read = ap_const_logic_0;
    end
end

/// distortion_out_ap_vld assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st73_fsm_16 == ap_CS_fsm)) begin
        distortion_out_ap_vld = ap_const_logic_1;
    end else begin
        distortion_out_ap_vld = ap_const_logic_0;
    end
end

/// i1_phi_fu_538_p4 assign process. ///
always @ (ap_CS_fsm or i1_reg_534 or ap_reg_ppiten_pp3_it1 or exitcond7_reg_1123 or i_3_reg_1127)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == exitcond7_reg_1123) & (ap_ST_pp3_stg0_fsm_7 == ap_CS_fsm))) begin
        i1_phi_fu_538_p4 = i_3_reg_1127;
    end else begin
        i1_phi_fu_538_p4 = i1_reg_534;
    end
end

/// i5_phi_fu_563_p4 assign process. ///
always @ (ap_CS_fsm or i5_reg_559 or ap_reg_ppiten_pp4_it1 or tmp_s_reg_1245 or i_2_reg_1249)
begin
    if (((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1) & (ap_const_lv1_0 == tmp_s_reg_1245))) begin
        i5_phi_fu_563_p4 = i_2_reg_1249;
    end else begin
        i5_phi_fu_563_p4 = i5_reg_559;
    end
end

/// i_buffer_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp2_it7 or ap_reg_ppiten_pp3_it0 or tmp_29_fu_707_p1 or tmp_16_fu_738_p1 or tmp_18_fu_812_p1)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it7))) begin
        i_buffer_address0 = tmp_29_fu_707_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_ST_pp3_stg2_fsm_9 == ap_CS_fsm))) begin
        i_buffer_address0 = tmp_18_fu_812_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_ST_pp3_stg0_fsm_7 == ap_CS_fsm))) begin
        i_buffer_address0 = tmp_16_fu_738_p1;
    end else begin
        i_buffer_address0 = 'bx;
    end
end

/// i_buffer_ce0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_132 or ap_reg_ppiten_pp2_it6 or ap_reg_ppiten_pp2_it7 or ap_reg_ppiten_pp3_it0)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_ST_pp3_stg2_fsm_9 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_ST_pp3_stg0_fsm_7 == ap_CS_fsm)) | ((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ~(ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6))))) begin
        i_buffer_ce0 = ap_const_logic_1;
    end else begin
        i_buffer_ce0 = ap_const_logic_0;
    end
end

/// i_buffer_we0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_132 or ap_reg_ppiten_pp2_it6 or ap_reg_ppiten_pp2_it7 or ap_reg_ppstg_exitcond2_reg_1105_pp2_it6)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ~(ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1105_pp2_it6))) begin
        i_buffer_we0 = ap_const_logic_1;
    end else begin
        i_buffer_we0 = ap_const_logic_0;
    end
end

/// indvar2_phi_fu_526_p4 assign process. ///
always @ (ap_CS_fsm or indvar2_reg_522 or ap_reg_ppiten_pp2_it1 or exitcond2_reg_1105 or indvar_next2_reg_1109)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & (ap_const_lv1_0 == exitcond2_reg_1105))) begin
        indvar2_phi_fu_526_p4 = indvar_next2_reg_1109;
    end else begin
        indvar2_phi_fu_526_p4 = indvar2_reg_522;
    end
end

/// indvar_phi_fu_514_p4 assign process. ///
always @ (ap_CS_fsm or indvar_reg_510 or ap_reg_ppiten_pp1_it1 or exitcond_reg_1076 or indvar_next_reg_1080)
begin
    if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (exitcond_reg_1076 == ap_const_lv1_0))) begin
        indvar_phi_fu_514_p4 = indvar_next_reg_1080;
    end else begin
        indvar_phi_fu_514_p4 = indvar_reg_510;
    end
end

/// kernel_info_in_req_write assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp2_it1 or exitcond2_reg_1105 or ap_sig_bdd_132 or ap_reg_ppiten_pp2_it6 or isIter1_reg_1114)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~(ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & (ap_const_lv1_0 == exitcond2_reg_1105) & ~(ap_const_lv1_0 == isIter1_reg_1114))) begin
        kernel_info_in_req_write = ap_const_logic_1;
    end else begin
        kernel_info_in_req_write = ap_const_logic_0;
    end
end

/// kernel_info_in_rsp_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond2_reg_1105_pp2_it5 or ap_sig_bdd_132 or ap_reg_ppiten_pp2_it6)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1105_pp2_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6) & ~(ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
        kernel_info_in_rsp_read = ap_const_logic_1;
    end else begin
        kernel_info_in_rsp_read = ap_const_logic_0;
    end
end

/// p_buffer_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it7 or ap_reg_ppiten_pp3_it0 or tmp_14_fu_668_p1 or tmp_23_fu_765_p1 or tmp_28_1_fu_779_p1)
begin
    if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it7))) begin
        p_buffer_address0 = tmp_14_fu_668_p1;
    end else if (((ap_ST_pp3_stg1_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it0))) begin
        p_buffer_address0 = tmp_28_1_fu_779_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_ST_pp3_stg0_fsm_7 == ap_CS_fsm))) begin
        p_buffer_address0 = tmp_23_fu_765_p1;
    end else begin
        p_buffer_address0 = 'bx;
    end
end

/// p_buffer_ce0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_98 or ap_reg_ppiten_pp1_it6 or ap_reg_ppiten_pp1_it7 or ap_reg_ppiten_pp3_it0)
begin
    if ((((ap_ST_pp3_stg1_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_ST_pp3_stg0_fsm_7 == ap_CS_fsm)) | ((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it7) & ~(ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6))))) begin
        p_buffer_ce0 = ap_const_logic_1;
    end else begin
        p_buffer_ce0 = ap_const_logic_0;
    end
end

/// p_buffer_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp3_it0)
begin
    if (((ap_ST_pp3_stg1_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it0))) begin
        p_buffer_ce1 = ap_const_logic_1;
    end else begin
        p_buffer_ce1 = ap_const_logic_0;
    end
end

/// p_buffer_we0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_98 or ap_reg_ppiten_pp1_it6 or ap_reg_ppiten_pp1_it7 or ap_reg_ppstg_exitcond_reg_1076_pp1_it6)
begin
    if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it7) & ~(ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1076_pp1_it6))) begin
        p_buffer_we0 = ap_const_logic_1;
    end else begin
        p_buffer_we0 = ap_const_logic_0;
    end
end

/// total_distortion_phi_fu_551_p4 assign process. ///
always @ (ap_CS_fsm or total_distortion_reg_546 or ap_reg_ppiten_pp4_it2 or ap_reg_ppstg_tmp_s_reg_1245_pp4_it2 or total_distortion_1_reg_1300)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp4_it2) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_1245_pp4_it2))) begin
        total_distortion_phi_fu_551_p4 = total_distortion_1_reg_1300;
    end else begin
        total_distortion_phi_fu_551_p4 = total_distortion_reg_546;
    end
end
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_sig_bdd_98 or ap_reg_ppiten_pp1_it6 or ap_reg_ppiten_pp1_it7 or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it1 or ap_sig_bdd_132 or ap_reg_ppiten_pp2_it6 or ap_reg_ppiten_pp2_it7 or ap_reg_ppiten_pp3_it0 or ap_reg_ppiten_pp3_it1 or ap_reg_ppiten_pp4_it0 or ap_reg_ppiten_pp4_it1 or ap_reg_ppiten_pp4_it18 or ap_reg_ppiten_pp4_it19 or tmp_3_fu_632_p2 or exitcond_fu_650_p2 or exitcond2_fu_689_p2 or exitcond7_fu_712_p2 or tmp_s_fu_856_p2 or exitcond1_fu_1015_p2 or ap_reg_ppiten_pp5_it0 or ap_reg_ppiten_pp5_it1 or ap_sig_bdd_533 or ap_reg_ppiten_pp5_it2 or exitcond9_fu_606_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if ((ap_const_lv1_0 == exitcond9_fu_606_p2)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st3_fsm_2 : 
            ap_NS_fsm = ap_ST_st4_fsm_3;
        ap_ST_st4_fsm_3 : 
            if (~(ap_const_lv1_0 == tmp_3_fu_632_p2)) begin
                ap_NS_fsm = ap_ST_pp4_stg0_fsm_12;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_4;
            end
        ap_ST_pp1_stg0_fsm_4 : 
            if ((~((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it7) & ~(ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & ~(ap_const_lv1_0 == exitcond_fu_650_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_4;
            end else if ((((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it7) & ~(ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & ~(ap_const_lv1_0 == exitcond_fu_650_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
                ap_NS_fsm = ap_ST_st13_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_4;
            end
        ap_ST_st13_fsm_5 : 
            ap_NS_fsm = ap_ST_pp2_stg0_fsm_6;
        ap_ST_pp2_stg0_fsm_6 : 
            if ((~((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ~(ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~(ap_const_lv1_0 == exitcond2_fu_689_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_6;
            end else if ((((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ~(ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_132 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~(ap_const_lv1_0 == exitcond2_fu_689_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
                ap_NS_fsm = ap_ST_pp3_stg0_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_6;
            end
        ap_ST_pp3_stg0_fsm_7 : 
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & ~(ap_const_lv1_0 == exitcond7_fu_712_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it1))) begin
                ap_NS_fsm = ap_ST_pp3_stg1_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_st28_fsm_11;
            end
        ap_ST_pp3_stg1_fsm_8 : 
            if (~((ap_ST_pp3_stg1_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it0))) begin
                ap_NS_fsm = ap_ST_pp3_stg2_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st28_fsm_11;
            end
        ap_ST_pp3_stg2_fsm_9 : 
            ap_NS_fsm = ap_ST_pp3_stg3_fsm_10;
        ap_ST_pp3_stg3_fsm_10 : 
            ap_NS_fsm = ap_ST_pp3_stg0_fsm_7;
        ap_ST_st28_fsm_11 : 
            ap_NS_fsm = ap_ST_st4_fsm_3;
        ap_ST_pp4_stg0_fsm_12 : 
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & ~(ap_const_lv1_0 == tmp_s_fu_856_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp4_it1))) begin
                ap_NS_fsm = ap_ST_pp4_stg1_fsm_13;
            end else begin
                ap_NS_fsm = ap_ST_st69_fsm_14;
            end
        ap_ST_pp4_stg1_fsm_13 : 
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp4_it19) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm) & ~(ap_const_logic_1 == ap_reg_ppiten_pp4_it18))) begin
                ap_NS_fsm = ap_ST_pp4_stg0_fsm_12;
            end else begin
                ap_NS_fsm = ap_ST_st69_fsm_14;
            end
        ap_ST_st69_fsm_14 : 
            ap_NS_fsm = ap_ST_pp5_stg0_fsm_15;
        ap_ST_pp5_stg0_fsm_15 : 
            if ((~((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~(ap_sig_bdd_533 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp5_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~(ap_sig_bdd_533 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_lv1_0 == exitcond1_fu_1015_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp5_it1)))) begin
                ap_NS_fsm = ap_ST_pp5_stg0_fsm_15;
            end else if ((((ap_ST_pp5_stg0_fsm_15 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~(ap_sig_bdd_533 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp5_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~(ap_sig_bdd_533 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_lv1_0 == exitcond1_fu_1015_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp5_it1)))) begin
                ap_NS_fsm = ap_ST_st73_fsm_16;
            end else begin
                ap_NS_fsm = ap_ST_pp5_stg0_fsm_15;
            end
        ap_ST_st73_fsm_16 : 
            ap_NS_fsm = ap_ST_st1_fsm_0;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end

/// ap_sig_bdd_132 assign process. ///
always @ (kernel_info_in_rsp_empty_n or ap_reg_ppstg_exitcond2_reg_1105_pp2_it5)
begin
    ap_sig_bdd_132 = ((kernel_info_in_rsp_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_1105_pp2_it5));
end

/// ap_sig_bdd_533 assign process. ///
always @ (centres_out_req_full_n or ap_reg_ppstg_exitcond1_reg_1335_pp5_it1)
begin
    ap_sig_bdd_533 = ((centres_out_req_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1335_pp5_it1));
end

/// ap_sig_bdd_98 assign process. ///
always @ (data_points_in_rsp_empty_n or ap_reg_ppstg_exitcond_reg_1076_pp1_it5)
begin
    ap_sig_bdd_98 = ((data_points_in_rsp_empty_n == ap_const_logic_0) & (ap_reg_ppstg_exitcond_reg_1076_pp1_it5 == ap_const_lv1_0));
end
assign b2_1_fu_673_p2 = (b2_reg_486 + ap_const_lv32_C);
assign b_1_fu_850_p2 = (b_reg_498 + ap_const_lv32_8);
assign c_buffer_d1 = tmp_22_1_reg_1310;
assign centres_out_address = ap_const_lv32_0;
assign centres_out_dataout = c_buffer_load_reg_1353;
assign centres_out_rsp_read = ap_const_logic_0;
assign centres_out_size = tmp_13_add_i32_shr_cast_reg_1330;
assign data_points_in_address = data_points_in_addr_reg_1065;
assign data_points_in_dataout = ap_const_lv32_0;
assign data_points_in_req_din = ap_const_logic_0;
assign data_points_in_size = ap_const_lv32_C;
assign distortion_out = total_distortion_reg_546;
assign exitcond1_fu_1015_p2 = (indvar1_reg_570 == tmp_13_add_i32_shr_reg_1325? 1'b1: 1'b0);
assign exitcond2_fu_689_p2 = (indvar2_phi_fu_526_p4 == ap_const_lv4_8? 1'b1: 1'b0);
assign exitcond7_fu_712_p2 = (i1_phi_fu_538_p4 == ap_const_lv3_4? 1'b1: 1'b0);
assign exitcond9_fu_606_p2 = (i_reg_475 == ap_const_lv9_100? 1'b1: 1'b0);
assign exitcond_fu_650_p2 = (indvar_phi_fu_514_p4 == ap_const_lv4_C? 1'b1: 1'b0);
assign grp_fu_908_ce = ap_const_logic_1;
assign grp_fu_908_p0 = reg_586;
assign grp_fu_908_p1 = p_s_reg_1293;
assign grp_fu_913_ce = ap_const_logic_1;
assign grp_fu_913_p0 = reg_590;
assign grp_fu_913_p1 = p_s_reg_1293;
assign grp_fu_924_ce = ap_const_logic_1;
assign grp_fu_924_p0 = reg_594;
assign grp_fu_924_p1 = p_s_reg_1293;
assign i1_cast8_fu_724_p1 = $unsigned(i1_phi_fu_538_p4);
assign i5_cast6_fu_867_p1 = $unsigned(i5_phi_fu_563_p4);
assign i_1_fu_612_p2 = (i_reg_475 + ap_const_lv9_1);
assign i_2_fu_861_p2 = (i5_phi_fu_563_p4 + ap_const_lv9_1);
assign i_3_fu_718_p2 = (i1_phi_fu_538_p4 + ap_const_lv3_1);
assign i_buffer_d0 = kernel_info_in_addr_read_reg_1118;
assign indvar_next1_fu_1020_p2 = (indvar1_reg_570 + ap_const_lv30_1);
assign indvar_next2_fu_695_p2 = (indvar2_phi_fu_526_p4 + ap_const_lv4_1);
assign indvar_next_fu_656_p2 = (indvar_phi_fu_514_p4 + ap_const_lv4_1);
assign isIter0_fu_662_p2 = (indvar_phi_fu_514_p4 == ap_const_lv4_0? 1'b1: 1'b0);
assign isIter1_fu_701_p2 = (indvar2_phi_fu_526_p4 == ap_const_lv4_0? 1'b1: 1'b0);
assign isIter_fu_1031_p2 = (indvar1_reg_570 == ap_const_lv30_0? 1'b1: 1'b0);
assign kernel_info_in_address = kernel_info_in_addr_reg_1099;
assign kernel_info_in_dataout = ap_const_lv32_0;
assign kernel_info_in_req_din = ap_const_logic_0;
assign kernel_info_in_size = ap_const_lv32_8;
assign lim_fu_627_p2 = n << ap_const_lv32_1;
assign p_buffer_address1 = tmp_28_2_fu_793_p1;
assign p_buffer_d0 = data_points_in_addr_read_reg_1089;
assign p_s_fu_900_p3 = ((tmp_11_fu_894_p2)? ap_const_lv32_1: reg_598);
assign p_shl1_cast_fu_884_p1 = $unsigned(p_shl1_fu_876_p3);
assign p_shl1_fu_876_p3 = {{i5_phi_fu_563_p4}, {ap_const_lv2_0}};
assign p_shl2_cast_fu_976_p1 = $unsigned(p_shl2_fu_969_p3);
assign p_shl2_fu_969_p3 = {{k_V}, {ap_const_lv4_0}};
assign p_shl3_cast_fu_987_p1 = $unsigned(p_shl3_fu_980_p3);
assign p_shl3_fu_980_p3 = {{k_V}, {ap_const_lv2_0}};
assign p_shl_cast_fu_751_p1 = $unsigned(p_shl_fu_743_p3);
assign p_shl_fu_743_p3 = {{tmp_21_fu_728_p1}, {ap_const_lv2_0}};
assign tmp_10_fu_888_p2 = (p_shl1_cast_fu_884_p1 - i5_cast6_fu_867_p1);
assign tmp_11_fu_894_p2 = (reg_598 == ap_const_lv32_0? 1'b1: 1'b0);
assign tmp_13_add_i32_shr_cast_fu_1011_p0 = $signed(tmp_9_fu_997_p4);
assign tmp_13_add_i32_shr_cast_fu_1011_p1 = $unsigned(tmp_13_add_i32_shr_cast_fu_1011_p0);
assign tmp_13_add_i32_shr_fu_1007_p1 = $signed(tmp_9_fu_997_p4);
assign tmp_13_fu_935_p0 = $signed(ap_reg_ppstg_tmp_10_reg_1267_pp4_it18);
assign tmp_13_fu_935_p1 = $unsigned(tmp_13_fu_935_p0);
assign tmp_14_cast4_fu_929_p1 = $signed(ap_reg_ppstg_tmp_10_reg_1267_pp4_it18);
assign tmp_14_fu_668_p1 = $unsigned(ap_reg_ppstg_indvar_reg_510_pp1_it6);
assign tmp_15_fu_1026_p1 = $unsigned(indvar1_reg_570);
assign tmp_16_fu_738_p1 = $unsigned(tmp_22_fu_732_p2);
assign tmp_17_fu_805_p3 = {{tmp_21_reg_1132}, {ap_const_lv1_1}};
assign tmp_18_fu_812_p1 = $unsigned(tmp_17_fu_805_p3);
assign tmp_19_fu_755_p2 = (p_shl_cast_fu_751_p1 - i1_cast8_fu_724_p1);
assign tmp_21_fu_728_p1 = i1_phi_fu_538_p4[1:0];
assign tmp_22_fu_732_p2 = i1_phi_fu_538_p4 << ap_const_lv3_1;
assign tmp_23_1_fu_940_p0 = $signed(ap_reg_ppstg_tmp_10_reg_1267_pp4_it18);
assign tmp_23_1_fu_940_p2 = (tmp_23_1_fu_940_p0 + ap_const_lv13_1);
assign tmp_23_2_fu_955_p2 = (tmp_14_cast4_reg_1315 + ap_const_lv13_2);
assign tmp_23_fu_765_p0 = $signed(tmp_19_fu_755_p2);
assign tmp_23_fu_765_p1 = $unsigned(tmp_23_fu_765_p0);
assign tmp_24_1_fu_950_p0 = $signed(tmp_23_1_fu_940_p2);
assign tmp_24_1_fu_950_p1 = $unsigned(tmp_24_1_fu_950_p0);
assign tmp_24_2_fu_964_p0 = $signed(tmp_23_2_fu_955_p2);
assign tmp_24_2_fu_964_p1 = $unsigned(tmp_24_2_fu_964_p0);
assign tmp_24_fu_817_p1 = $unsigned(reg_582);
assign tmp_25_fu_798_p1 = $unsigned(i1_reg_534);
assign tmp_26_fu_838_p2 = (reg_598 + ap_const_lv32_1);
assign tmp_27_1_fu_770_p2 = (tmp_19_reg_1142 + ap_const_lv5_1);
assign tmp_27_2_fu_784_p2 = (tmp_19_reg_1142 + ap_const_lv5_2);
assign tmp_27_fu_844_p2 = (reg_602 + reg_582);
assign tmp_28_1_fu_779_p0 = $signed(tmp_27_1_fu_770_p2);
assign tmp_28_1_fu_779_p1 = $unsigned(tmp_28_1_fu_779_p0);
assign tmp_28_2_fu_793_p0 = $signed(tmp_27_2_fu_784_p2);
assign tmp_28_2_fu_793_p1 = $unsigned(tmp_28_2_fu_793_p0);
assign tmp_28_fu_823_p2 = (p_buffer_load_reg_1153 + reg_586);
assign tmp_29_fu_707_p1 = $unsigned(ap_reg_ppstg_indvar2_reg_522_pp2_it6);
assign tmp_2_fu_618_p1 = $unsigned(i_reg_475);
assign tmp_34_1_fu_828_p2 = (p_buffer_load_1_reg_1188 + reg_590);
assign tmp_34_2_fu_833_p2 = (p_buffer_load_2_reg_1193 + reg_594);
assign tmp_3_fu_632_p2 = (b_reg_498 > lim_reg_1057? 1'b1: 1'b0);
assign tmp_4_fu_637_p1 = $unsigned(b2_reg_486);
assign tmp_5_fu_991_p2 = (p_shl2_cast_fu_976_p1 - p_shl3_cast_fu_987_p1);
assign tmp_6_fu_871_p1 = $unsigned(i5_phi_fu_563_p4);
assign tmp_7_fu_679_p1 = $unsigned(b_reg_498);
assign tmp_9_cast_cast_fu_647_p1 = $unsigned(k_V);
assign tmp_9_fu_997_p4 = {{tmp_5_fu_991_p2[ap_const_lv32_C : ap_const_lv32_2]}};
assign tmp_s_fu_856_p2 = (i5_phi_fu_563_p4 > tmp_9_cast_cast_reg_1071? 1'b1: 1'b0);
assign total_distortion_1_fu_918_p2 = (reg_602 + total_distortion_phi_fu_551_p4);
always @ (posedge ap_clk)
begin
    lim_reg_1057[0] <= 1'b0;
    tmp_9_cast_cast_reg_1071[8] <= 1'b0;
    tmp_24_reg_1198[63:32] <= 32'b00000000000000000000000000000000;
    tmp_6_reg_1254[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    tmp_13_add_i32_shr_cast_reg_1330[31:30] <= 2'b00;
end



endmodule //combiner_top

