Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 21:36:06 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/dual_port_ram/post_route_timing.rpt
| Design       : dual_port_ram
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
addr1[0]                       ram_reg_0/ADDRARDADDR[5]       inf           
addr1[1]                       ram_reg_0/ADDRARDADDR[6]       inf           
addr1[2]                       ram_reg_0/ADDRARDADDR[7]       inf           
addr1[3]                       ram_reg_0/ADDRARDADDR[8]       inf           
addr2[0]                       ram_reg_0/ADDRBWRADDR[5]       inf           
addr2[1]                       ram_reg_0/ADDRBWRADDR[6]       inf           
addr2[2]                       ram_reg_0/ADDRBWRADDR[7]       inf           
addr2[3]                       ram_reg_0/ADDRBWRADDR[8]       inf           
data1[0]                       ram_reg_0/DIADI[0]             inf           
data1[10]                      ram_reg_0/DIADI[10]            inf           
data1[11]                      ram_reg_0/DIADI[11]            inf           
data1[12]                      ram_reg_0/DIADI[12]            inf           
data1[13]                      ram_reg_0/DIADI[13]            inf           
data1[14]                      ram_reg_0/DIADI[14]            inf           
data1[15]                      ram_reg_0/DIADI[15]            inf           
data1[16]                      ram_reg_0/DIADI[16]            inf           
data1[17]                      ram_reg_0/DIADI[17]            inf           
data1[18]                      ram_reg_0/DIADI[18]            inf           
data1[19]                      ram_reg_0/DIADI[19]            inf           
data1[1]                       ram_reg_0/DIADI[1]             inf           
data1[20]                      ram_reg_0/DIADI[20]            inf           
data1[21]                      ram_reg_0/DIADI[21]            inf           
data1[22]                      ram_reg_0/DIADI[22]            inf           
data1[23]                      ram_reg_0/DIADI[23]            inf           
data1[24]                      ram_reg_0/DIADI[24]            inf           
data1[25]                      ram_reg_0/DIADI[25]            inf           
data1[26]                      ram_reg_0/DIADI[26]            inf           
data1[27]                      ram_reg_0/DIADI[27]            inf           
data1[28]                      ram_reg_0/DIADI[28]            inf           
data1[29]                      ram_reg_0/DIADI[29]            inf           
data1[2]                       ram_reg_0/DIADI[2]             inf           
data1[30]                      ram_reg_0/DIADI[30]            inf           
data1[31]                      ram_reg_0/DIADI[31]            inf           
data1[3]                       ram_reg_0/DIADI[3]             inf           
data1[4]                       ram_reg_0/DIADI[4]             inf           
data1[5]                       ram_reg_0/DIADI[5]             inf           
data1[6]                       ram_reg_0/DIADI[6]             inf           
data1[7]                       ram_reg_0/DIADI[7]             inf           
data1[8]                       ram_reg_0/DIADI[8]             inf           
data1[9]                       ram_reg_0/DIADI[9]             inf           
data2[0]                       ram_reg_0/DIBDI[0]             inf           
data2[10]                      ram_reg_0/DIBDI[10]            inf           
data2[11]                      ram_reg_0/DIBDI[11]            inf           
data2[12]                      ram_reg_0/DIBDI[12]            inf           
data2[13]                      ram_reg_0/DIBDI[13]            inf           
data2[14]                      ram_reg_0/DIBDI[14]            inf           
data2[15]                      ram_reg_0/DIBDI[15]            inf           
data2[16]                      ram_reg_0/DIBDI[16]            inf           
data2[17]                      ram_reg_0/DIBDI[17]            inf           
data2[18]                      ram_reg_0/DIBDI[18]            inf           
data2[19]                      ram_reg_0/DIBDI[19]            inf           
data2[1]                       ram_reg_0/DIBDI[1]             inf           
data2[20]                      ram_reg_0/DIBDI[20]            inf           
data2[21]                      ram_reg_0/DIBDI[21]            inf           
data2[22]                      ram_reg_0/DIBDI[22]            inf           
data2[23]                      ram_reg_0/DIBDI[23]            inf           
data2[24]                      ram_reg_0/DIBDI[24]            inf           
data2[25]                      ram_reg_0/DIBDI[25]            inf           
data2[26]                      ram_reg_0/DIBDI[26]            inf           
data2[27]                      ram_reg_0/DIBDI[27]            inf           
data2[28]                      ram_reg_0/DIBDI[28]            inf           
data2[29]                      ram_reg_0/DIBDI[29]            inf           
data2[2]                       ram_reg_0/DIBDI[2]             inf           
data2[30]                      ram_reg_0/DIBDI[30]            inf           
data2[31]                      ram_reg_0/DIBDI[31]            inf           
data2[3]                       ram_reg_0/DIBDI[3]             inf           
data2[4]                       ram_reg_0/DIBDI[4]             inf           
data2[5]                       ram_reg_0/DIBDI[5]             inf           
data2[6]                       ram_reg_0/DIBDI[6]             inf           
data2[7]                       ram_reg_0/DIBDI[7]             inf           
data2[8]                       ram_reg_0/DIBDI[8]             inf           
data2[9]                       ram_reg_0/DIBDI[9]             inf           
data1[32]                      ram_reg_0/DIPADIP[0]           inf           
data1[33]                      ram_reg_0/DIPADIP[1]           inf           
data1[34]                      ram_reg_0/DIPADIP[2]           inf           
data1[35]                      ram_reg_0/DIPADIP[3]           inf           
data2[32]                      ram_reg_0/DIPBDIP[0]           inf           
data2[33]                      ram_reg_0/DIPBDIP[1]           inf           
data2[34]                      ram_reg_0/DIPBDIP[2]           inf           
data2[35]                      ram_reg_0/DIPBDIP[3]           inf           
we1                            ram_reg_0/WEA[0]               inf           
we1                            ram_reg_0/WEA[1]               inf           
we1                            ram_reg_0/WEA[2]               inf           
we1                            ram_reg_0/WEA[3]               inf           
we2                            ram_reg_0/WEBWE[0]             inf           
we2                            ram_reg_0/WEBWE[1]             inf           
we2                            ram_reg_0/WEBWE[2]             inf           
we2                            ram_reg_0/WEBWE[3]             inf           
addr1[0]                       ram_reg_1/ADDRARDADDR[5]       inf           
addr1[1]                       ram_reg_1/ADDRARDADDR[6]       inf           
addr1[2]                       ram_reg_1/ADDRARDADDR[7]       inf           
addr1[3]                       ram_reg_1/ADDRARDADDR[8]       inf           
addr2[0]                       ram_reg_1/ADDRBWRADDR[5]       inf           
addr2[1]                       ram_reg_1/ADDRBWRADDR[6]       inf           
addr2[2]                       ram_reg_1/ADDRBWRADDR[7]       inf           
addr2[3]                       ram_reg_1/ADDRBWRADDR[8]       inf           
data1[36]                      ram_reg_1/DIADI[0]             inf           
data1[46]                      ram_reg_1/DIADI[10]            inf           
data1[47]                      ram_reg_1/DIADI[11]            inf           
data1[48]                      ram_reg_1/DIADI[12]            inf           



