#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2018.06
# platform  : Linux 3.10.0-693.el7.x86_64
# version   : 2018.06p002 64 bits
# build date: 2018.08.27 18:04:53 PDT
#----------------------------------------
# started Tue Sep 10 16:12:01 CEST 2019
# hostname  : ws0.lab317.kel.net
# pid       : 4320
# arguments : '-label' 'session_0' '-console' 'ws0.lab317.kel.net:36221' '-style' 'windows' '-data' 'AQAAADx/////AAAAAAAAA3oBAAAAEABMAE0AUgBFAE0ATwBWAEU=' '-proj' '/nethome/nikola.kovacevic/Desktop/RISCV_VHDL/RV32IMA/formal_verification/jgproject/sessionLogs/session_0' '-init' '-hidden' '/nethome/nikola.kovacevic/Desktop/RISCV_VHDL/RV32IMA/formal_verification/jgproject/.tmp/.initCmds.tcl' 'do.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2018 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /nethome/nikola.kovacevic/Desktop/RISCV_VHDL/RV32IMA/formal_verification/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/nethome/nikola.kovacevic/.config/jasper/jaspergold.conf".
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% set_elaborate_single_run_mode off
% 
% 
% 
% # Checkers
% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
% # packages
% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
% 
% #control path files
% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
% 
% # data_path files
% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
% 
% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
[ERROR (VHDL-1240)] ../data_path/data_path.vhd(269): 'forwarding_checker' is not compiled in library 'work'
[ERROR (VHDL-1284)] ../data_path/data_path.vhd(283): unit 'behavioral' ignored due to previous errors
[-- (VHDL-1482)] VHDL file '../data_path/data_path.vhd' ignored due to errors
Summary of errors detected:
	[ERROR (VHDL-1240)] ../data_path/data_path.vhd(269): 'forwarding_checker' is not compiled in library 'work'
	[ERROR (VHDL-1284)] ../data_path/data_path.vhd(283): unit 'behavioral' ignored due to previous errors
ERROR (ENL034): 2 errors detected in the design file(s).

ERROR: problem encountered at line 31 in file do.tcl

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1128)] checkers/forwarding_checker.sv(26): 'alu_result_ex' is not declared
[ERROR (VERI-1128)] checkers/forwarding_checker.sv(26): 'alu_in_a' is not declared
[ERROR (VERI-1128)] checkers/forwarding_checker.sv(26): 'alu_result_ex' is not declared
[ERROR (VERI-1128)] checkers/forwarding_checker.sv(26): 'alu_in_b' is not declared
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(30): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] checkers/forwarding_checker.sv(26): 'alu_result_ex' is not declared
	[ERROR (VERI-1128)] checkers/forwarding_checker.sv(26): 'alu_in_a' is not declared
	[ERROR (VERI-1128)] checkers/forwarding_checker.sv(26): 'alu_result_ex' is not declared
	[ERROR (VERI-1128)] checkers/forwarding_checker.sv(26): 'alu_in_b' is not declared
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(30): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 5 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
[ERROR (VHDL-1241)] ../data_path/data_path.vhd(277): 'rs1_address_ex_s' is not declared
[ERROR (VHDL-1272)] ../data_path/data_path.vhd(277): type error near 'rs1_address_ex_s' ; expected type 'of VHDL port does not match its Verilog connection'
[ERROR (VHDL-1241)] ../data_path/data_path.vhd(278): 'rs2_address_ex_s' is not declared
[ERROR (VHDL-1272)] ../data_path/data_path.vhd(278): type error near 'rs2_address_ex_s' ; expected type 'of VHDL port does not match its Verilog connection'
[ERROR (VHDL-1241)] ../data_path/data_path.vhd(280): 'reg_write_mem_s' is not declared
[ERROR (VHDL-1272)] ../data_path/data_path.vhd(280): type error near 'reg_write_mem_s' ; expected type 'of VHDL port does not match its Verilog connection'
[ERROR (VHDL-1284)] ../data_path/data_path.vhd(283): unit 'behavioral' ignored due to previous errors
[-- (VHDL-1482)] VHDL file '../data_path/data_path.vhd' ignored due to errors
Summary of errors detected:
	[ERROR (VHDL-1241)] ../data_path/data_path.vhd(277): 'rs1_address_ex_s' is not declared
	[ERROR (VHDL-1272)] ../data_path/data_path.vhd(277): type error near 'rs1_address_ex_s' ; expected type 'of VHDL port does not match its Verilog connection'
	[ERROR (VHDL-1241)] ../data_path/data_path.vhd(278): 'rs2_address_ex_s' is not declared
	[ERROR (VHDL-1272)] ../data_path/data_path.vhd(278): type error near 'rs2_address_ex_s' ; expected type 'of VHDL port does not match its Verilog connection'
	[ERROR (VHDL-1241)] ../data_path/data_path.vhd(280): 'reg_write_mem_s' is not declared
	[ERROR (VHDL-1272)] ../data_path/data_path.vhd(280): type error near 'reg_write_mem_s' ; expected type 'of VHDL port does not match its Verilog connection'
	[ERROR (VHDL-1284)] ../data_path/data_path.vhd(283): unit 'behavioral' ignored due to previous errors
ERROR at line 32 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 7 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[WARN (VERI-1372)] checkers/forwarding_checker.sv(24): redeclaration of ansi port 'rd_address_mem_i' is not allowed
[ERROR (VERI-1137)] checkers/forwarding_checker.sv(49): syntax error near 7
[ERROR (VERI-1128)] checkers/forwarding_checker.sv(29): 'rs1_address_ex' is not declared
[ERROR (VERI-1128)] checkers/forwarding_checker.sv(30): 'rs1_address_ex' is not declared
[ERROR (VERI-1128)] checkers/forwarding_checker.sv(35): 'rs1_address_ex' is not declared
[ERROR (VERI-1128)] checkers/forwarding_checker.sv(36): 'rs2_address_ex' is not declared
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(56): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] checkers/forwarding_checker.sv(49): syntax error near 7
	[ERROR (VERI-1128)] checkers/forwarding_checker.sv(29): 'rs1_address_ex' is not declared
	[ERROR (VERI-1128)] checkers/forwarding_checker.sv(30): 'rs1_address_ex' is not declared
	[ERROR (VERI-1128)] checkers/forwarding_checker.sv(35): 'rs1_address_ex' is not declared
	[ERROR (VERI-1128)] checkers/forwarding_checker.sv(36): 'rs2_address_ex' is not declared
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(56): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 6 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[WARN (VERI-1372)] checkers/forwarding_checker.sv(24): redeclaration of ansi port 'rd_address_mem_i' is not allowed
[ERROR (VERI-1137)] checkers/forwarding_checker.sv(49): syntax error near 7
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(56): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] checkers/forwarding_checker.sv(49): syntax error near 7
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(56): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1137)] checkers/forwarding_checker.sv(48): syntax error near 7
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(55): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] checkers/forwarding_checker.sv(48): syntax error near 7
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(55): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1137)] checkers/forwarding_checker.sv(48): syntax error near opcode_mem_r
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(55): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] checkers/forwarding_checker.sv(48): syntax error near opcode_mem_r
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(55): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(109): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(188): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(210): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 0 of 0 design latches, 80 of 80 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.043s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 6789@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_1
0.0.N: Proofgrid shell started at 6788@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_1
0.0.B: Proofgrid shell started at 6803@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_1
0.0.Ht: Proofgrid shell started at 6802@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_1
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.06 s]
0.0.Ht: Trace Attempt  2	[0.06 s]
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.Ht: A trace with 2 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.12 s.
0.0.Ht: Trace Attempt  3	[0.07 s]
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.13 s.
0.0.Ht: Trace Attempt  4	[0.08 s]
0.0.Ht: A trace with 4 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.14 s.
0.0.N: Trace Attempt  1	[0.02 s]
0.0.Ht: A trace with 4 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.15 s.
0.0.N: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  5	[0.09 s]
0.0.Ht: Trace Attempt  6	[0.09 s]
0.0.Ht: A trace with 6 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.17 s.
0.0.Ht: A trace with 6 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.18 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.18 s.
0.0.N: Trace Attempt  2	[0.04 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" in 0.19 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 6 cycles in 0.19 s.
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  4	[0.07 s]
0.0.N: Trace Attempt  5	[0.07 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.21 s.
0.0.Ht: Trace Attempt  7	[0.11 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.11 s]
0.0.Ht: A trace with 8 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.22 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.23 s.
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.23 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.23 s].
0.0.Ht: Trace Attempt  9	[0.19 s]
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.23 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.08 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.N: Trace Attempt  1	[0.17 s]
0.0.N: Trace Attempt  2	[0.17 s]
0.0.N: Trace Attempt  3	[0.17 s]
0.0.N: Trace Attempt  5	[0.17 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.17 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.12 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.12 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.13 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  4	[0.09 s]
0.0.N: Trace Attempt  5	[0.12 s]
0: ProofGrid usable level: 8
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.82 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.77 s.
0.0.Hp: A proof was found: No trace exists. [0.82 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.77 s.
0.0.Hp: A proof was found: No trace exists. [0.82 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.77 s.
0.0.Hp: A proof was found: No trace exists. [0.82 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.77 s.
0.0.Hp: A proof was found: No trace exists. [0.82 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.77 s.
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.24]
0.0.Hp: A proof was found: No trace exists. [1.18 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.13 s.
0.0.Hp: A proof was found: No trace exists. [1.18 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.13 s.
0.0.Hp: A proof was found: No trace exists. [1.18 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.13 s.
0.0.Hp: All properties determined. [1.09 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 20	[1.01 s]
0.0.Ht: Interrupted. [0.84 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.75 s].
0.0.N: Trace Attempt 12	[0.72 s]
0.0.N: All properties either determined or skipped. [0.90 s]
0.0.Hp: Exited with Success (@ 1.25 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 1.25 s)
0.0.N: Exited with Success (@ 1.27 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.78 s].
0.0.B: Trace Attempt 16	[0.71 s]
0.0.B: All properties either determined or skipped. [0.99 s]
0.0.B: Exited with Success (@ 1.27 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.44        1.23        0.00       73.65 %
     Hp        0.34        1.24        0.00       78.51 %
     Ht        0.06        1.17        0.00       95.14 %
      B        0.06        1.18        0.00       95.29 %
    all        0.22        1.20        0.00       84.30 %

    Data read    : 238.77 kiB
    Data written : 4.85 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 12 (92.3077%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.69231%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(109): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(188): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(210): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 0 of 0 design latches, 80 of 80 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.032s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 7026@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_2
0.0.N: Proofgrid shell started at 7025@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_2
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.Ht: Proofgrid shell started at 7039@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_2
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.03 s]
0.0.Ht: Trace Attempt  2	[0.03 s]
0.0.Ht: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.13 s.
0.0.Ht: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.B: Proofgrid shell started at 7040@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_2
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.16 s.
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.17 s.
0.0.Ht: Trace Attempt  5	[0.04 s]
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.Ht: Trace Attempt  6	[0.04 s]
0.0.Ht: A trace with 6 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.18 s.
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.20 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.20 s.
0.0.N: Trace Attempt  1	[0.13 s]
0.0.N: Trace Attempt  2	[0.13 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  3	[0.13 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 6 cycles in 0.21 s.
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.04 s]
0.0.N: Trace Attempt  5	[0.13 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.13 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.25 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.25 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.22 s.
0.0.Ht: Trace Attempt  7	[0.06 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.07 s]
0.0.Ht: A trace with 8 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 8 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" in 0.23 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.24 s.
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.16 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.26 s.
0.0.Ht: Trace Attempt  9	[0.18 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.08 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.N: Trace Attempt  1	[0.15 s]
0.0.N: Trace Attempt  2	[0.15 s]
0.0.N: Trace Attempt  3	[0.15 s]
0.0.N: Trace Attempt  5	[0.15 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.05 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.05 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.07 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  4	[0.09 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.Hp: Lemmas used(3): ?2
0: ProofGrid usable level: 8
0.0.Hp: A proof was found: No trace exists. [0.90 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.85 s.
0.0.Hp: A proof was found: No trace exists. [0.90 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.85 s.
0.0.Hp: A proof was found: No trace exists. [0.90 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.85 s.
0.0.Hp: A proof was found: No trace exists. [0.90 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.85 s.
0.0.Hp: A proof was found: No trace exists. [0.90 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.85 s.
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.18]
0.0.Hp: A proof was found: No trace exists. [1.18 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.14 s.
0.0.Hp: A proof was found: No trace exists. [1.18 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.14 s.
0.0.Hp: A proof was found: No trace exists. [1.18 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.14 s.
0.0.Hp: All properties determined. [1.04 s]
0.0.Hp: Exited with Success (@ 1.19 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 22	[1.07 s]
0.0.Ht: Interrupted. [0.87 s]
0.0.Ht: Exited with Success (@ 1.19 s)
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.80 s].
0.0.N: Trace Attempt 14	[0.78 s]
0.0.N: All properties either determined or skipped. [1.01 s]
0.0.N: Exited with Success (@ 1.19 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.82 s].
0.0.B: Trace Attempt 16	[0.75 s]
0.0.B: All properties either determined or skipped. [0.99 s]
0.0.B: Exited with Success (@ 1.23 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.21        1.18        0.00       84.94 %
     Hp        0.10        1.18        0.00       91.88 %
     Ht        0.08        1.11        0.00       93.64 %
      B        0.12        1.06        0.00       90.15 %
    all        0.13        1.13        0.00       89.97 %

    Data read    : 266.77 kiB
    Data written : 5.02 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 12 (92.3077%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.69231%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1137)] checkers/forwarding_checker.sv(44): syntax error near =
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(55): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] checkers/forwarding_checker.sv(44): syntax error near =
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(55): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1137)] checkers/forwarding_checker.sv(44): syntax error near =
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(55): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] checkers/forwarding_checker.sv(44): syntax error near =
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(55): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1128)] checkers/forwarding_checker.sv(44): 'rd_address_mem' is not declared
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(55): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] checkers/forwarding_checker.sv(44): 'rd_address_mem' is not declared
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(55): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(109): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(188): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(210): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 0 of 0 design latches, 80 of 80 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.036s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 7314@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_3
0.0.N: Proofgrid shell started at 7313@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_3
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Proofgrid shell started at 7328@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_3
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.Ht: Proofgrid shell started at 7327@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_3
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Trace Attempt  4	[0.04 s]
0.0.Ht: Trace Attempt  1	[0.03 s]
0.0.Ht: Trace Attempt  2	[0.03 s]
0.0.Ht: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.12 s.
0.0.N: Trace Attempt  1	[0.13 s]
0.0.N: Trace Attempt  2	[0.13 s]
0.0.N: Trace Attempt  3	[0.13 s]
0.0.N: Trace Attempt  5	[0.13 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.13 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.19 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.19 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.12 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.13 s.
0.0.Ht: Trace Attempt  5	[0.04 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  6	[0.05 s]
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.14 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.19 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.15 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.03 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.01 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.16 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.07 s]
0.0.Ht: Trace Attempt  8	[0.07 s]
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 8 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" in 0.17 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 8 cycles in 0.17 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.15 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.19 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.19 s.
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.Ht: Trace Attempt  9	[0.17 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.04 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.04 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.04 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  4	[0.09 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.68 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.63 s.
0.0.Hp: A proof was found: No trace exists. [0.68 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.63 s.
0.0.Hp: A proof was found: No trace exists. [0.68 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.63 s.
0.0.Hp: A proof was found: No trace exists. [0.68 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.63 s.
0.0.Hp: A proof was found: No trace exists. [0.68 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.63 s.
0: ProofGrid usable level: 3
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.07]
0.0.Hp: A proof was found: No trace exists. [1.07 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.03 s.
0.0.Hp: A proof was found: No trace exists. [1.07 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.03 s.
0.0.Hp: A proof was found: No trace exists. [1.07 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.03 s.
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 18	[0.84 s]
0.0.Ht: Interrupted. [0.72 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.77 s].
0.0.N: Trace Attempt 12	[0.78 s]
0.0.N: All properties either determined or skipped. [0.92 s]
0.0.Ht: Exited with Success (@ 1.08 s)
0: ProofGrid usable level: 0
0.0.Hp: All properties determined. [0.99 s]
0.0.N: Exited with Success (@ 1.09 s)
0.0.Hp: Exited with Success (@ 1.09 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.78 s].
0.0.B: Trace Attempt 16	[0.70 s]
0.0.B: All properties either determined or skipped. [0.94 s]
0.0.B: Exited with Success (@ 1.10 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.22        1.07        0.00       83.01 %
     Hp        0.11        1.08        0.00       91.05 %
     Ht        0.11        0.97        0.00       89.80 %
      B        0.07        1.01        0.00       93.60 %
    all        0.13        1.03        0.00       89.10 %

    Data read    : 240.56 kiB
    Data written : 4.79 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 12 (92.3077%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.69231%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1137)] checkers/forwarding_checker.sv(7): syntax error near input
[ERROR (VERI-2344)] checkers/forwarding_checker.sv(7): SystemVerilog 2009 keyword input used in incorrect context
Summary of errors detected:
	[ERROR (VERI-1137)] checkers/forwarding_checker.sv(7): syntax error near input
	[ERROR (VERI-2344)] checkers/forwarding_checker.sv(7): SystemVerilog 2009 keyword input used in incorrect context
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(109): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(188): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(210): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 0 of 0 design latches, 80 of 80 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.032s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 8624@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_4
0.0.N: Proofgrid shell started at 8623@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_4
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.Ht: Proofgrid shell started at 8637@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_4
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.14 s.
0.0.Ht: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.03 s]
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.15 s.
0.0.B: Proofgrid shell started at 8638@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_4
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.17 s.
0.0.Ht: Trace Attempt  5	[0.05 s]
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.Ht: Trace Attempt  6	[0.05 s]
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.18 s.
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.22 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.22 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.02 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.22 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.22 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.23 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.07 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.08 s]
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 8 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" in 0.25 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 8 cycles in 0.26 s.
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.08 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.08 s].
0.0.Ht: A trace with 8 cycles was found. [0.17 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.27 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.17 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.29 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.10 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.Ht: Trace Attempt  9	[0.19 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  5	[0.09 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.82 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.77 s.
0.0.Hp: A proof was found: No trace exists. [0.82 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.77 s.
0.0.Hp: A proof was found: No trace exists. [0.82 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.77 s.
0.0.Hp: A proof was found: No trace exists. [0.82 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.77 s.
0.0.Hp: A proof was found: No trace exists. [0.82 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.77 s.
0: ProofGrid usable level: 3
0.0.N: Trace Attempt  1	[0.76 s]
0.0.N: Trace Attempt  2	[0.77 s]
0.0.N: Trace Attempt  3	[0.80 s]
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.19]
0.0.Hp: A proof was found: No trace exists. [1.19 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.14 s.
0.0.Hp: A proof was found: No trace exists. [1.19 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.14 s.
0.0.Hp: A proof was found: No trace exists. [1.19 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.14 s.
0.0.Hp: All properties determined. [1.01 s]
0.0.Hp: Exited with Success (@ 1.19 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 22	[1.10 s]
0.0.Ht: Interrupted. [0.77 s]
0.0.Ht: Exited with Success (@ 1.20 s)
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.83 s].
0.0.N: All properties either determined or skipped. [1.17 s]
0.0.N: Exited with Success (@ 1.21 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.86 s].
0.0.B: Trace Attempt 17	[0.87 s]
0.0.B: All properties either determined or skipped. [1.03 s]
0.0.B: Exited with Success (@ 1.24 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.21        1.19        0.00       85.10 %
     Hp        0.11        1.19        0.00       91.35 %
     Ht        0.07        1.12        0.00       94.30 %
      B        0.11        1.08        0.00       91.11 %
    all        0.12        1.15        0.00       90.27 %

    Data read    : 270.48 kiB
    Data written : 4.91 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 12 (92.3077%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.69231%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(109): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(188): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(210): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 0 of 0 design latches, 81 of 81 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.032s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 8826@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_5
0.0.Hp: Proofgrid shell started at 8827@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_5
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Proofgrid shell started at 8841@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_5
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.Ht: Proofgrid shell started at 8840@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_5
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  5	[0.14 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.10 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.10 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  1	[0.03 s]
0.0.Ht: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Ht: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.11 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.11 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.11 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.12 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.13 s.
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Ht: Trace Attempt  5	[0.05 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.20 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  6	[0.05 s]
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.14 s.
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.15 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.16 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.02 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.15 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.07 s]
0.0.Ht: Trace Attempt  8	[0.08 s]
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 8 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" in 0.17 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 8 cycles in 0.17 s.
0.0.Ht: A trace with 8 cycles was found. [0.15 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.18 s.
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.Ht: A trace with 8 cycles was found. [0.16 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.20 s.
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.05 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.05 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  9	[0.18 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.05 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  4	[0.07 s]
0.0.N: Trace Attempt  5	[0.09 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.87 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.82 s.
0.0.Hp: A proof was found: No trace exists. [0.87 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.82 s.
0.0.Hp: A proof was found: No trace exists. [0.87 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.82 s.
0.0.Hp: A proof was found: No trace exists. [0.87 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.82 s.
0.0.Hp: A proof was found: No trace exists. [0.87 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.82 s.
0: ProofGrid usable level: 3
0.0.N: Trace Attempt  1	[0.81 s]
0.0.N: Trace Attempt  2	[0.81 s]
0.0.N: Trace Attempt  3	[0.84 s]
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.29]
0.0.Hp: A proof was found: No trace exists. [1.29 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.24 s.
0.0.Hp: A proof was found: No trace exists. [1.29 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.24 s.
0.0.Hp: A proof was found: No trace exists. [1.29 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.24 s.
0.0.Hp: All properties determined. [1.05 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 22	[1.12 s]
0.0.Ht: Interrupted. [0.86 s]
0.0.Ht: Exited with Success (@ 1.29 s)
0: ProofGrid usable level: 0
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.95 s].
0.0.Hp: Exited with Success (@ 1.29 s)
0.0.N: All properties either determined or skipped. [1.23 s]
0.0.N: Exited with Success (@ 1.30 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.02 s].
0.0.B: Trace Attempt 19	[0.99 s]
0.0.B: All properties either determined or skipped. [1.22 s]
0.0.B: Exited with Success (@ 1.36 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.22        1.29        0.00       85.58 %
     Hp        0.12        1.29        0.00       91.31 %
     Ht        0.12        1.17        0.00       90.34 %
      B        0.07        1.22        0.00       94.87 %
    all        0.13        1.24        0.00       90.35 %

    Data read    : 271.46 kiB
    Data written : 5.03 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 12 (92.3077%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.69231%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(109): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(188): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(210): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 9 analyzed.
INFO (IRS018): Reset analysis simulation executed for 8 iterations. Assigned values for 1630 of 1630 design flops, 0 of 0 design latches, 116 of 116 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.031s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 10913@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_6
0.0.Hp: Proofgrid shell started at 10914@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_6
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.05 s]
0.0.Ht: Proofgrid shell started at 10927@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_6
0.0.B: Proofgrid shell started at 10928@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_6
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  5	[0.07 s]
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.11 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.11 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.11 s.
0.0.B: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.13 s.
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.13 s.
0.0.Ht: Trace Attempt  5	[0.05 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.Ht: Trace Attempt  6	[0.06 s]
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.16 s.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.17 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.17 s.
0.0.B: Trace Attempt  4	[0.06 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.19 s.
0.0.B: Trace Attempt  5	[0.08 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  5	[0.14 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.23 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.23 s].
0.0.Ht: Trace Attempt  7	[0.08 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.09 s]
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 8 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" in 0.19 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 8 cycles in 0.22 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.22 s.
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.23 s.
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.Ht: Trace Attempt  9	[0.16 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.23 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.N: Trace Attempt  1	[0.15 s]
0.0.N: Trace Attempt  2	[0.15 s]
0.0.N: Trace Attempt  3	[0.15 s]
0.0.N: Trace Attempt  5	[0.15 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.06 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.06 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.09 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.09 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.77 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.73 s.
0.0.Hp: A proof was found: No trace exists. [0.77 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.74 s.
0.0.Hp: A proof was found: No trace exists. [0.77 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.74 s.
0.0.Hp: A proof was found: No trace exists. [0.77 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.74 s.
0.0.Hp: A proof was found: No trace exists. [0.77 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.74 s.
0: ProofGrid usable level: 3
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.16]
0.0.Hp: A proof was found: No trace exists. [1.16 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.12 s.
0.0.Hp: A proof was found: No trace exists. [1.16 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.12 s.
0.0.Hp: A proof was found: No trace exists. [1.16 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.12 s.
0.0.Hp: All properties determined. [0.94 s]
0.0.Hp: Exited with Success (@ 1.16 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 22	[1.05 s]
0.0.Ht: Interrupted. [0.84 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.82 s].
0.0.N: Trace Attempt 16	[0.79 s]
0.0.N: All properties either determined or skipped. [1.02 s]
0.0.Ht: Exited with Success (@ 1.21 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.81 s].
0.0.N: Exited with Success (@ 1.21 s)
0.0.B: Trace Attempt 16	[0.74 s]
0.0.B: All properties either determined or skipped. [0.95 s]
0.0.B: Exited with Success (@ 1.21 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.18        1.16        0.00       86.63 %
     Hp        0.09        1.16        0.00       92.53 %
     Ht        0.06        1.09        0.00       94.62 %
      B        0.06        1.09        0.00       94.64 %
    all        0.10        1.13        0.00       91.91 %

    Data read    : 240.40 kiB
    Data written : 4.93 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 12 (92.3077%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.69231%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(109): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(188): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(210): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 9 analyzed.
INFO (IRS018): Reset analysis simulation executed for 8 iterations. Assigned values for 1630 of 1630 design flops, 0 of 0 design latches, 116 of 116 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.031s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 11199@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_7
0.0.N: Proofgrid shell started at 11198@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_7
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.04 s]
0.0.Ht: Proofgrid shell started at 11212@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_7
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Proofgrid shell started at 11213@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_7
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.13 s.
0.0.B: Trace Attempt  3	[0.02 s]
0.0.Ht: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.16 s.
0.0.B: Trace Attempt  4	[0.04 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.17 s.
0.0.Ht: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  6	[0.05 s]
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.19 s.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.21 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.21 s.
0.0.B: Trace Attempt  5	[0.05 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.21 s.
0.0.N: Trace Attempt  1	[0.14 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  5	[0.14 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.24 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.24 s].
0.0.Ht: Trace Attempt  7	[0.07 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.07 s]
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.22 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.22 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.22 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Ht: Trace Attempt  9	[0.16 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.N: Trace Attempt  1	[0.15 s]
0.0.N: Trace Attempt  2	[0.15 s]
0.0.N: Trace Attempt  3	[0.15 s]
0.0.N: Trace Attempt  5	[0.15 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.07 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.07 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.Ht: Trace Attempt 10	[0.20 s]
0.0.Ht: A trace with 10 cycles was found. [0.32 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" in 0.33 s.
0.0.Ht: A trace with 10 cycles was found. [0.33 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 10 cycles in 0.33 s.
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.13 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  4	[0.08 s]
0.0.Ht: Trace Attempt 11	[0.39 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.83 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.83 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.83 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.83 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.83 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.79 s.
0: ProofGrid usable level: 3
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.18]
0.0.Hp: A proof was found: No trace exists. [1.18 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.14 s.
0.0.Hp: A proof was found: No trace exists. [1.18 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.14 s.
0.0.Hp: A proof was found: No trace exists. [1.18 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.15 s.
0.0.Hp: All properties determined. [1.05 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 20	[1.04 s]
0.0.Ht: Interrupted. [0.89 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.83 s].
0.0.Hp: Exited with Success (@ 1.19 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 1.19 s)
0.0.N: Trace Attempt 14	[0.78 s]
0.0.N: All properties either determined or skipped. [0.99 s]
0.0.N: Exited with Success (@ 1.19 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.79 s].
0.0.B: Trace Attempt 14	[0.69 s]
0.0.B: All properties either determined or skipped. [0.90 s]
0.0.B: Exited with Success (@ 1.21 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.18        1.18        0.00       86.81 %
     Hp        0.09        1.18        0.00       92.63 %
     Ht        0.06        1.12        0.00       95.07 %
      B        0.06        1.12        0.00       95.10 %
    all        0.10        1.15        0.00       92.21 %

    Data read    : 279.31 kiB
    Data written : 4.92 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 12 (92.3077%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.69231%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1137)] checkers/forwarding_checker.sv(50): syntax error near $past
[ERROR (VERI-1137)] checkers/forwarding_checker.sv(57): syntax error near |->
[ERROR (VERI-1137)] checkers/forwarding_checker.sv(57): syntax error near ==
[ERROR (VERI-1137)] checkers/forwarding_checker.sv(57): syntax error near )
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(61): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] checkers/forwarding_checker.sv(50): syntax error near $past
	[ERROR (VERI-1137)] checkers/forwarding_checker.sv(57): syntax error near |->
	[ERROR (VERI-1137)] checkers/forwarding_checker.sv(57): syntax error near ==
	[ERROR (VERI-1137)] checkers/forwarding_checker.sv(57): syntax error near )
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(61): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 5 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1137)] checkers/forwarding_checker.sv(57): syntax error near |->
[ERROR (VERI-1137)] checkers/forwarding_checker.sv(57): syntax error near ==
[ERROR (VERI-1137)] checkers/forwarding_checker.sv(57): syntax error near )
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(61): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] checkers/forwarding_checker.sv(57): syntax error near |->
	[ERROR (VERI-1137)] checkers/forwarding_checker.sv(57): syntax error near ==
	[ERROR (VERI-1137)] checkers/forwarding_checker.sv(57): syntax error near )
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(61): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 4 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1128)] checkers/forwarding_checker.sv(57): 'alu_forward_check' is not declared
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(61): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] checkers/forwarding_checker.sv(57): 'alu_forward_check' is not declared
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(61): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(109): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(188): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(210): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 9 analyzed.
INFO (IRS018): Reset analysis simulation executed for 8 iterations. Assigned values for 1630 of 1630 design flops, 0 of 0 design latches, 194 of 194 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.032s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 12596@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_8
0.0.Hp: Proofgrid shell started at 12597@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_8
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.04 s]
0.0.B: Proofgrid shell started at 12611@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_8
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.Ht: Proofgrid shell started at 12610@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_8
0.0.B: Trace Attempt  4	[0.04 s]
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  1	[0.13 s]
0.0.N: Trace Attempt  2	[0.13 s]
0.0.N: Trace Attempt  3	[0.13 s]
0.0.N: Trace Attempt  5	[0.13 s]
0.0.Ht: Trace Attempt  1	[0.03 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.Ht: Trace Attempt  2	[0.03 s]
0.0.Ht: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.13 s.
0.0.B: Trace Attempt  5	[0.08 s]
0.0.N: A proof was found: No trace exists. [0.13 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.21 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.21 s].
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.15 s.
0.0.N: Trace Attempt  1	[0.01 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.17 s.
0.0.Ht: Trace Attempt  5	[0.05 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.23 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  6	[0.05 s]
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.18 s.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.19 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.19 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.03 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.21 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.09 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.07 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.07 s]
0.0.Ht: A trace with 8 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.23 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.24 s.
0.0.Ht: Trace Attempt  9	[0.16 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.15 s]
0.0.N: Trace Attempt  5	[0.16 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.16 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.03 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.03 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.05 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  3	[0.08 s]
0.0.N: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.Ht: Trace Attempt 10	[0.20 s]
0.0.Ht: A trace with 10 cycles was found. [0.32 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" in 0.32 s.
0.0.B: Trace Attempt  5	[0.07 s]
0.0.Ht: A trace with 10 cycles was found. [0.34 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 10 cycles in 0.34 s.
0.0.Ht: Trace Attempt 11	[0.38 s]
0.0.N: Trace Attempt  4	[0.16 s]
0.0.N: Trace Attempt  5	[0.17 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.73 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.70 s.
0.0.Hp: A proof was found: No trace exists. [0.73 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.70 s.
0.0.Hp: A proof was found: No trace exists. [0.73 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.70 s.
0.0.Hp: A proof was found: No trace exists. [0.73 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.70 s.
0.0.Hp: A proof was found: No trace exists. [0.73 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.70 s.
0: ProofGrid usable level: 3
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.08]
0.0.Hp: A proof was found: No trace exists. [1.08 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.05 s.
0.0.Hp: A proof was found: No trace exists. [1.08 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.05 s.
0.0.Hp: A proof was found: No trace exists. [1.08 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.05 s.
0.0.Hp: All properties determined. [1.03 s]
0.0.Hp: Exited with Success (@ 1.09 s)
0: ProofGrid usable level: 0
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.72 s].
0.0.N: Trace Attempt 12	[0.73 s]
0.0.N: All properties either determined or skipped. [0.84 s]
0.0.N: Exited with Success (@ 1.09 s)
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 20	[0.92 s]
0.0.Ht: Interrupted. [0.72 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.77 s].
0.0.Ht: Exited with Success (@ 1.14 s)
0.0.B: Trace Attempt 14	[0.71 s]
0.0.B: All properties either determined or skipped. [0.86 s]
0.0.B: Exited with Success (@ 1.14 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17        1.08        0.00       86.21 %
     Hp        0.09        1.08        0.00       92.51 %
     Ht        0.11        0.98        0.00       90.22 %
      B        0.05        1.03        0.00       94.98 %
    all        0.11        1.04        0.00       90.83 %

    Data read    : 282.89 kiB
    Data written : 4.89 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 12 (92.3077%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.69231%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(109): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(188): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(210): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 0 of 0 design latches, 166 of 166 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.031s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 13341@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_9
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proofgrid shell started at 13342@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_9
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.02 s.
0.0.Hp: Trace Attempt  1	[0.05 s]
0.0.Ht: Proofgrid shell started at 13355@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_9
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.11 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.11 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.11 s.
0.0.Ht: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.12 s.
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.13 s.
0.0.Ht: Trace Attempt  5	[0.05 s]
0.0.B: Proofgrid shell started at 13356@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_9
0.0.Ht: Trace Attempt  6	[0.05 s]
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.15 s.
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.16 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.16 s.
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.17 s.
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  1	[0.13 s]
0.0.N: Trace Attempt  2	[0.13 s]
0.0.N: Trace Attempt  3	[0.13 s]
0.0.N: Trace Attempt  5	[0.13 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.13 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.20 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.20 s].
0.0.Ht: Trace Attempt  7	[0.07 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.07 s]
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.18 s.
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.19 s.
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  9	[0.14 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.04 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.Ht: Trace Attempt 10	[0.17 s]
0.0.Ht: A trace with 10 cycles was found. [0.24 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" in 0.24 s.
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.Ht: A trace with 10 cycles was found. [0.25 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 10 cycles in 0.26 s.
0.0.N: Trace Attempt  5	[0.14 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.07 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.07 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  4	[0.11 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.Ht: Trace Attempt 11	[0.30 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.11 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.N: Trace Attempt  4	[0.11 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.69 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.66 s.
0.0.Hp: A proof was found: No trace exists. [0.69 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.66 s.
0.0.Hp: A proof was found: No trace exists. [0.69 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.66 s.
0.0.Hp: A proof was found: No trace exists. [0.69 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.66 s.
0.0.Hp: A proof was found: No trace exists. [0.69 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.67 s.
0: ProofGrid usable level: 3
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.05]
0.0.Hp: A proof was found: No trace exists. [1.05 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.02 s.
0.0.Hp: A proof was found: No trace exists. [1.05 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.02 s.
0.0.Hp: A proof was found: No trace exists. [1.05 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.03 s.
0.0.Hp: All properties determined. [0.98 s]
0.0.Hp: Exited with Success (@ 1.06 s)
0: ProofGrid usable level: 0
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.74 s].
0.0.N: Trace Attempt 14	[0.71 s]
0.0.N: All properties either determined or skipped. [0.90 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 20	[0.99 s]
0.0.Ht: Interrupted. [0.80 s]
0.0.N: Exited with Success (@ 1.07 s)
0.0.Ht: Exited with Success (@ 1.07 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.72 s].
0.0.B: Trace Attempt 14	[0.62 s]
0.0.B: All properties either determined or skipped. [0.75 s]
0.0.B: Exited with Success (@ 1.08 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.19        1.05        0.00       84.65 %
     Hp        0.10        1.05        0.00       91.54 %
     Ht        0.05        1.00        0.00       95.07 %
      B        0.10        0.95        0.00       90.46 %
    all        0.11        1.01        0.00       90.21 %

    Data read    : 284.12 kiB
    Data written : 4.94 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 12 (92.3077%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.69231%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1128)] checkers/forwarding_checker.sv(55): 'opcode' is not declared
[ERROR (VERI-1128)] checkers/forwarding_checker.sv(55): 'opcode' is not declared
[ERROR (VERI-1128)] checkers/forwarding_checker.sv(55): 'opcode' is not declared
[ERROR (VERI-1128)] checkers/forwarding_checker.sv(55): 'opcode' is not declared
[ERROR (VERI-1128)] checkers/forwarding_checker.sv(55): 'opcode' is not declared
[ERROR (VERI-1128)] checkers/forwarding_checker.sv(55): 'opcode' is not declared
[ERROR (VERI-1128)] checkers/forwarding_checker.sv(55): 'opcode' is not declared
[ERROR (VERI-1128)] checkers/forwarding_checker.sv(55): 'opcode' is not declared
[ERROR (VERI-1128)] checkers/forwarding_checker.sv(55): 'opcode' is not declared
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(62): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] checkers/forwarding_checker.sv(55): 'opcode' is not declared
	[ERROR (VERI-1128)] checkers/forwarding_checker.sv(55): 'opcode' is not declared
	[ERROR (VERI-1128)] checkers/forwarding_checker.sv(55): 'opcode' is not declared
	[ERROR (VERI-1128)] checkers/forwarding_checker.sv(55): 'opcode' is not declared
	[ERROR (VERI-1128)] checkers/forwarding_checker.sv(55): 'opcode' is not declared
	[ERROR (VERI-1128)] checkers/forwarding_checker.sv(55): 'opcode' is not declared
	[ERROR (VERI-1128)] checkers/forwarding_checker.sv(55): 'opcode' is not declared
	[ERROR (VERI-1128)] checkers/forwarding_checker.sv(55): 'opcode' is not declared
	[ERROR (VERI-1128)] checkers/forwarding_checker.sv(55): 'opcode' is not declared
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(62): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 10 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(109): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(188): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(210): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 0 of 0 design latches, 160 of 160 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 14377@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_10
0.0.Hp: Proofgrid shell started at 14378@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_10
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Proofgrid shell started at 14392@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_10
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.02 s.
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.05 s]
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
INFO (IPF055): 0.0.B: A counterexample (cex) with 2 cycles was found for the property ":noConflict" in 0.02 s.
INFO (IPF047): 0.0.B: The cover property ":live" was covered in 2 cycles in 0.02 s.
use check_assumptions -show to show this property in the property table
0.0.B: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.B: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.02 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.02 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: A proof was found: No trace exists. [0.01 s]
INFO (IPF051): 0.0.B: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was proven unreachable in 0.01 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.01 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  5	[0.07 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.05 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.B: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.01 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.01 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.01 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: A proof was found: No trace exists. [0.01 s]
INFO (IPF051): 0.0.B: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was proven unreachable in 0.01 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1"	[0.01 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: Proofgrid shell started at 14391@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_10
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.10]
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Ht: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was proven unreachable in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Ht: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" was proven in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was proven unreachable in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Ht: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was proven unreachable in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Ht: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was proven unreachable in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was proven unreachable in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Ht: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was proven unreachable in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Ht: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Ht: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was proven unreachable in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Ht: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was proven unreachable in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Ht: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was proven unreachable in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was proven unreachable in 0.00 s.
0.0.Hp: Interrupted (multi)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.01 s].
0.0.Hp: Interrupted. [0.08 s]
0.0.B: All properties either determined or skipped. [0.06 s]
0.0.Ht: Overconstrained at 2 [0.00 s]
0.0.B: Exited with Success (@ 0.11 s)
0: ProofGrid usable level: 0
0.0.Hp: Exited with Success (@ 0.11 s)
0.0.Ht: Exited with Success (@ 0.11 s)
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1"	[0.02 s].
0.0.N: All properties either determined or skipped. [0.08 s]
0.0.N: Exited with Success (@ 0.11 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.23        0.11        0.00       31.30 %
     Hp        0.10        0.10        0.00       52.18 %
     Ht        0.10        0.00        0.00        0.30 %
      B        0.04        0.06        0.00       58.16 %
    all        0.12        0.07        0.00       36.31 %

    Data read    : 3.53 kiB
    Data written : 3.04 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
WARNING (WAS006): The task is inconsistent at cycle 2.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 26
                 assertions                   : 14
                  - proven                    : 13 (92.8571%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.14286%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 12 (100%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VDB-1002)] checkers/forwarding_checker.sv(24): net 'opcode_check' does not have a driver
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(109): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(188): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(210): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 0 of 0 design latches, 160 of 160 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 14613@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_11
0.0.Hp: Proofgrid shell started at 14614@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_11
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.05 s]
0.0.B: Proofgrid shell started at 14628@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_11
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  4	[0.07 s]
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
INFO (IPF055): 0.0.B: A counterexample (cex) with 2 cycles was found for the property ":noConflict" in 0.01 s.
INFO (IPF047): 0.0.B: The cover property ":live" was covered in 2 cycles in 0.01 s.
use check_assumptions -show to show this property in the property table
0.0.B: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.B: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.01 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.01 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.N: Trace Attempt  5	[0.08 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.05 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: Proofgrid shell started at 14627@ws0.lab317.kel.net(local) jg_4320_ws0.lab317.kel.net_11
0.0.B: A proof was found: No trace exists. [0.01 s]
INFO (IPF051): 0.0.B: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was proven unreachable in 0.02 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.02 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.11]
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Ht: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was proven unreachable in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Ht: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was proven unreachable in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Ht: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" was proven in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was proven unreachable in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Ht: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was proven unreachable in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Ht: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was proven unreachable in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was proven unreachable in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Ht: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was proven unreachable in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Ht: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Ht: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was proven unreachable in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Ht: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was proven unreachable in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Ht: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was proven unreachable in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was proven unreachable in 0.00 s.
0.0.Ht: Overconstrained at 2 [0.00 s]
0.0.Hp: Interrupted (multi)
0.0.Ht: Exited with Success (@ 0.11 s)
0: ProofGrid usable level: 0
0.0.N: Trace Attempt  3	[0.02 s]
0.0.Hp: Interrupted. [0.09 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.02 s].
0.0.N: All properties either determined or skipped. [0.08 s]
0.0.N: Exited with Success (@ 0.11 s)
0.0.Hp: Exited with Success (@ 0.11 s)
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.01 s].
0.0.B: All properties either determined or skipped. [0.04 s]
0.0.B: Exited with Success (@ 0.12 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.19        0.11        0.00       36.27 %
     Hp        0.10        0.11        0.00       52.62 %
     Ht        0.10        0.00        0.00        2.99 %
      B        0.06        0.05        0.00       45.90 %
    all        0.11        0.07        0.00       37.34 %

    Data read    : 3.30 kiB
    Data written : 3.01 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
WARNING (WAS006): The task is inconsistent at cycle 2.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 26
                 assertions                   : 14
                  - proven                    : 13 (92.8571%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.14286%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 12 (100%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
INFO (IPL005): Received request to exit from the console.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
