LRUintTypes

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000013                       # Number of seconds simulated
sim_ticks                                    12511000                       # Number of ticks simulated
host_seconds                                     0.04                       # Real time elapsed on the host
sim_insts                                       10768                       # Number of instructions simulated
sim_ops                                         21240                       # Number of ops (including micro ops) simulated


 ----- L1 Data Cache

system.cpu.dcache.tags.replacements               667                       # number of replacements
system.cpu.dcache.overall_hits::cpu.data         3750                       # number of overall hits
system.cpu.dcache.overall_misses::cpu.data          683                       # number of overall misses
system.cpu.dcache.overall_accesses::cpu.data         4433                       # number of overall (read+write) accesses
system.cpu.dcache.overall_miss_rate::total     0.154072                       # miss rate for overall accesses

 ----- L1 Instruction Cache

system.cpu.icache.tags.replacements              1105                       # number of replacements
system.cpu.icache.overall_hits::cpu.inst        13430                       # number of overall hits
system.cpu.icache.overall_misses::cpu.inst         1121                       # number of overall misses
system.cpu.icache.overall_accesses::cpu.inst        14551                       # number of overall (read+write) accesses
system.cpu.icache.overall_miss_rate::total     0.077039                       # miss rate for overall accesses

 ----- L2 Cache

system.l2.tags.replacements                      2582                       # number of replacements
system.l2.overall_hits::total                     199                       # number of overall hits
system.l2.overall_misses::total                  1605                       # number of overall misses
system.l2.overall_accesses::total                1804                       # number of overall (read+write) accesses
system.l2.overall_miss_rate::total           0.889690                       # miss rate for overall accesses
