// Generated by CIRCT firtool-1.114.1

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module ProcessorCore(	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:12:7
  input         clock,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:12:7
                reset,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:12:7
  output [31:0] io_instAddr,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
  input  [31:0] io_instData,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_readData,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
  output        io_writeEnable,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
  output [31:0] io_writeData,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
  output [3:0]  io_writeDataStrobe,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
  output [31:0] io_address,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_pc,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_registers_0,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_registers_1,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_registers_2,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_registers_3,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_registers_4,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_registers_5,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_registers_6,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_registers_7,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_registers_8,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_registers_9,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_registers_10,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_registers_11,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_registers_12,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_registers_13,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_registers_14,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_registers_15,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_registers_16,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_registers_17,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_registers_18,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_registers_19,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_registers_20,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_registers_21,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_registers_22,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_registers_23,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_registers_24,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_registers_25,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_registers_26,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_registers_27,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_registers_28,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_registers_29,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_registers_30,	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
                io_registers_31	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:16:16
);

  wire [31:0]      _lsu_io_readDataOut;	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:153:21
  wire             _compU_io_comp;	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:147:23
  wire [31:0]      _alu_io_alu;	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:141:21
  wire             _cu_io_pcMuxSel;	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:120:20
  wire             _cu_io_regWriteEnable;	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:120:20
  wire [2:0]       _cu_io_immSel;	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:120:20
  wire             _cu_io_executePortASel;	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:120:20
  wire             _cu_io_executePortBSel;	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:120:20
  wire [3:0]       _cu_io_aluOpSel;	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:120:20
  wire [3:0]       _cu_io_compOpSel;	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:120:20
  wire [3:0]       _cu_io_lsType;	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:120:20
  wire [2:0]       _cu_io_regWriteDataSel;	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:120:20
  wire [31:0]      _ise_io_immOut;	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:115:21
  wire [31:0]      _regFile_io_readData1;	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:106:25
  wire [31:0]      _regFile_io_readData2;	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:106:25
  reg  [31:0]      pc;	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:57:21
  wire [31:0]      _pcNext_T = pc + 32'h4;	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:57:21, :98:18
  wire [7:0][31:0] _GEN =
    {{32'h0},
     {32'h0},
     {32'h0},
     {_pcNext_T},
     {_ise_io_immOut},
     {{31'h0, _compU_io_comp}},
     {_alu_io_alu},
     {_lsu_io_readDataOut}};	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:98:18, :115:21, :141:21, :147:23, :153:21, :169:17, :171:{30,91}, :172:21, :174:{30,90}, :175:21, :177:{30,90}, :178:{21,27}, :180:{30,90}, :181:21, :183:{30,91}, :184:21
  always @(posedge clock) begin	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:12:7
    if (reset)	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:12:7
      pc <= 32'h80000000;	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:57:21
    else	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:12:7
      pc <= _cu_io_pcMuxSel ? _alu_io_alu : _pcNext_T;	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:57:21, :98:18, :99:20, :120:20, :141:21
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:12:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:12:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:12:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:12:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:12:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:12:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:12:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:12:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:12:7
        pc = _RANDOM[/*Zero width*/ 1'b0];	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:12:7, :57:21
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:12:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:12:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  RegisterFile regFile (	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:106:25
    .clock           (clock),
    .reset           (reset),
    .io_readData1    (_regFile_io_readData1),
    .io_readData2    (_regFile_io_readData2),
    .io_writeEnable  (_cu_io_regWriteEnable),	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:120:20
    .io_writeData    (_GEN[_cu_io_regWriteDataSel]),	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:120:20, :169:17, :171:{30,91}, :172:21, :174:{30,90}, :175:21, :177:{30,90}, :178:21, :180:{30,90}, :181:21, :183:{30,91}, :184:21
    .io_writeAddress (io_instData[11:7]),	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:111:36
    .io_readAddress1 (io_instData[19:15]),	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:112:36
    .io_readAddress2 (io_instData[24:20]),	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:113:36
    .io_registers_1  (io_registers_1),
    .io_registers_2  (io_registers_2),
    .io_registers_3  (io_registers_3),
    .io_registers_4  (io_registers_4),
    .io_registers_5  (io_registers_5),
    .io_registers_6  (io_registers_6),
    .io_registers_7  (io_registers_7),
    .io_registers_8  (io_registers_8),
    .io_registers_9  (io_registers_9),
    .io_registers_10 (io_registers_10),
    .io_registers_11 (io_registers_11),
    .io_registers_12 (io_registers_12),
    .io_registers_13 (io_registers_13),
    .io_registers_14 (io_registers_14),
    .io_registers_15 (io_registers_15),
    .io_registers_16 (io_registers_16),
    .io_registers_17 (io_registers_17),
    .io_registers_18 (io_registers_18),
    .io_registers_19 (io_registers_19),
    .io_registers_20 (io_registers_20),
    .io_registers_21 (io_registers_21),
    .io_registers_22 (io_registers_22),
    .io_registers_23 (io_registers_23),
    .io_registers_24 (io_registers_24),
    .io_registers_25 (io_registers_25),
    .io_registers_26 (io_registers_26),
    .io_registers_27 (io_registers_27),
    .io_registers_28 (io_registers_28),
    .io_registers_29 (io_registers_29),
    .io_registers_30 (io_registers_30),
    .io_registers_31 (io_registers_31)
  );	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:106:25
  ImmediateSignExtend ise (	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:115:21
    .io_immOut (_ise_io_immOut),
    .io_inst   (io_instData),
    .io_immSel (_cu_io_immSel)	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:120:20
  );	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:115:21
  ControlUnit cu (	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:120:20
    .io_pcMuxSel           (_cu_io_pcMuxSel),
    .io_regWriteEnable     (_cu_io_regWriteEnable),
    .io_immSel             (_cu_io_immSel),
    .io_executePortASel    (_cu_io_executePortASel),
    .io_executePortBSel    (_cu_io_executePortBSel),
    .io_aluOpSel           (_cu_io_aluOpSel),
    .io_compOpSel          (_cu_io_compOpSel),
    .io_lsType             (_cu_io_lsType),
    .io_dataMemWriteEnable (io_writeEnable),
    .io_regWriteDataSel    (_cu_io_regWriteDataSel),
    .io_opCode             (io_instData[6:0]),	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:131:25
    .io_funct3             (io_instData[14:12]),	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:132:25
    .io_funct7Bit5         (io_instData[30]),	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:133:29
    .io_branchEnable       (_compU_io_comp)	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:147:23
  );	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:120:20
  ArithmeticLogicUnit alu (	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:141:21
    .io_alu      (_alu_io_alu),
    .io_aluPortA (_cu_io_executePortASel ? _regFile_io_readData1 : pc),	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:57:21, :106:25, :120:20, :136:20
    .io_aluPortB (_cu_io_executePortBSel ? _regFile_io_readData2 : _ise_io_immOut),	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:106:25, :115:21, :120:20, :137:20
    .io_aluSel   (_cu_io_aluOpSel)	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:120:20
  );	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:141:21
  ComparatorUnit compU (	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:147:23
    .io_comp      (_compU_io_comp),
    .io_compPortA (_regFile_io_readData1),	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:106:25
    .io_compPortB (_cu_io_executePortBSel ? _ise_io_immOut : _regFile_io_readData2),	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:106:25, :115:21, :120:20, :139:21
    .io_compOpSel (_cu_io_compOpSel)	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:120:20
  );	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:147:23
  LoadAndStoreUnit lsu (	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:153:21
    .io_readDataOut     (_lsu_io_readDataOut),
    .io_readDataIn      (io_readData),
    .io_writeDataOut    (io_writeData),
    .io_writeDataIn     (_regFile_io_readData2),	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:106:25
    .io_lsType          (_cu_io_lsType),	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:120:20
    .io_writeDataStrobe (io_writeDataStrobe)
  );	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:153:21
  DPIAdapter dpi (	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:195:21
    .halt    (io_instData == 32'h100073),	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:193:18
    .address (_alu_io_alu)	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:141:21
  );	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:195:21
  assign io_instAddr = pc;	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:12:7, :57:21
  assign io_address = _alu_io_alu;	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:12:7, :141:21
  assign io_pc = pc;	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:12:7, :57:21
  assign io_registers_0 = 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/ProcessorCore.scala:12:7
endmodule

