# âš¡ dv/dtè€æ€§ã¨é›»ç•Œç ´å£Šå¯¾ç­–ï½œdv/dt Immunity and Breakdown Protection

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

**é«˜è€åœ§ãƒ‡ãƒã‚¤ã‚¹ã§ã¯ã€é«˜é›»åœ§ãã®ã‚‚ã®ã‚ˆã‚Šã‚‚æ€¥æ¿€ãªé›»åœ§å¤‰åŒ–ï¼ˆdv/dtï¼‰ãŒãƒ‡ãƒã‚¤ã‚¹ç ´å£Šã‚’å¼•ãèµ·ã“ã™ã“ã¨ãŒã‚ã‚Šã¾ã™ã€‚**  
**In high-voltage devices, it is not only the voltage magnitude but also the sharp rate of voltage change (dv/dt) that may trigger breakdown or malfunction.**

ä¸»ã«ä»¥ä¸‹ã®ç¾è±¡ãŒå•é¡Œã«ãªã‚Šã¾ã™ï¼š  
Key destructive effects include:

- **ã‚²ãƒ¼ãƒˆçµ¶ç¸è†œã®å±€æ‰€é›»ç•Œé›†ä¸­**  
  *Localized electric field breakdown of gate oxide*
- **å¯„ç”Ÿãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ï¼ˆnpnï¼‰ã®ä¸æ„å‹•ä½œ**  
  *Unintentional triggering of parasitic transistors*
- **é…ç·šèª˜å°ãƒã‚¤ã‚ºã«ã‚ˆã‚‹ã‚¹ãƒ‘ã‚¤ã‚¯é›»æµ**  
  *Inductive spike currents from interconnects*

---

## âš ï¸ dv/dtã«ã‚ˆã‚‹ç ´å£Šãƒ¢ãƒ¼ãƒ‰ï½œFailure Modes by dv/dt

| ãƒ¢ãƒ¼ãƒ‰ï½œMode | ç™ºç”Ÿæ¡ä»¶ï½œTrigger | å¯¾ç­–ä¾‹ï½œCountermeasure |
|----------------|---------------------|-------------------------|
| **ã‚²ãƒ¼ãƒˆé…¸åŒ–è†œç ´å£Š**<br>Gate Oxide Breakdown | ç¬æ™‚ã«Vgsä¸Šæ˜‡ï¼ˆèª˜å°ï¼‰<br>Sharp Vgs rise by induction | é…¸åŒ–è†œåšå¢—ã€ã‚¯ãƒ©ãƒ³ãƒ—å›è·¯<br>Thicker oxide, clamp circuit |
| **ãƒ©ãƒƒãƒã‚¢ãƒƒãƒ—**<br>Latch-up | Substrateã«èª˜å° â†’ npnå‹•ä½œ<br>Induced current triggers parasitic npn | ã‚¬ãƒ¼ãƒ‰ãƒªãƒ³ã‚°é…ç½®ã€ã‚¦ã‚§ãƒ«ãƒã‚¤ã‚¢ã‚¹å¼·åŒ–<br>Guard ring, well bias |
| **ã‚¹ãƒ‘ã‚¤ã‚¯é›»æµ**<br>Spike Current | å¤–éƒ¨dv/dtãŒå†…éƒ¨ã«èª˜å°<br>External dv/dt noise couples internally | ã‚¹ãƒ«ãƒ¼ãƒ¬ãƒ¼ãƒˆåˆ¶å¾¡ã€ãƒ‰ãƒ¬ã‚¤ãƒ³æŠµæŠ—<br>Slew-rate control, drain resistor |

---

## ğŸ§ª dv/dtãƒ†ã‚¹ãƒˆæ‰‹æ³•ï½œTesting Methods

- **å…¥åŠ›ç«¯å­ã«æ€¥å³»ãªãƒ‘ãƒ«ã‚¹ï¼ˆä¾‹ï¼š100V/nsï¼‰ã‚’å°åŠ **  
  *Apply fast pulse waveform to input (e.g., 100V/ns)*  
- **çµ¶ç¸ç ´å£Šã®é–¾å€¤ãƒ»ãƒ©ãƒƒãƒæŒ™å‹•ã‚’è¦³æ¸¬**  
  *Measure breakdown threshold and latch-up occurrence*  
- **èª¤å‹•ä½œã‚„ã‚¹ãƒ‘ã‚¤ã‚¯é›»æµã®ãƒ­ã‚°å–å¾—**  
  *Log false operation and current spikes*

---

## ğŸ”§ dv/dtå¯¾ç­–è¨­è¨ˆï½œDesign Countermeasures

### âœ… ã‚²ãƒ¼ãƒˆé…¸åŒ–è†œä¿è­·ï½œGate Oxide Protection

- é…¸åŒ–è†œã‚’**5ã€œ10nmä»¥ä¸Š**ã§åšè†œè¨­è¨ˆ  
  *Use thicker gate oxide (5â€“10 nm or more)*
- **ã‚²ãƒ¼ãƒˆç›´åˆ—æŠµæŠ—ãƒ»ã‚¹ãƒŠãƒç´ å­**ã®æŒ¿å…¥  
  *Insert gate series resistor or snubber*
- **Zenerãƒ€ã‚¤ã‚ªãƒ¼ãƒ‰ã‚„TVSç´ å­**ã«ã‚ˆã‚‹éé›»åœ§ã‚¯ãƒ©ãƒ³ãƒ—  
  *Use Zener or TVS for overvoltage protection*

---

### âœ… é…ç·šèª˜å°ã¨ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆï½œInterconnect Noise and Layout

- **HVãƒãƒ¼ãƒ‰ã¨ä»–ãƒãƒ¼ãƒ‰ã‚’ååˆ†ã«é›¢éš”**  
  *Ensure spacing between HV and logic nodes*
- **ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿é–“ã®å¯„ç”Ÿå®¹é‡ã‚’æŠ‘åˆ¶**  
  *Minimize parasitic capacitance between devices*
- **ã‚¬ãƒ¼ãƒ‰ãƒªãƒ³ã‚°ã«ã‚ˆã‚‹é ˜åŸŸéš”é›¢**  
  *Use guard rings to isolate sensitive regions*

---

## ğŸ“š æ•™æçš„æ„ç¾©ï½œEducational Relevance

- ã€Œè€åœ§â‰ å®‰å…¨å‹•ä½œã€ã§ã‚ã‚‹ã“ã¨ã‚’ç†è§£ã™ã‚‹  
  *Realize that breakdown depends on dv/dt, not just voltage*
- **ç‰©ç†è¨­è¨ˆã¨é›»æ°—çš„ã‚¤ãƒ™ãƒ³ãƒˆ**ã®é–¢ä¿‚æ€§ã‚’å­¦ã¹ã‚‹  
  *Understand the link between physical design and electrical transients*
- **èª¤å‹•ä½œãƒ¡ã‚«ãƒ‹ã‚ºãƒ ã®å¯è¦–åŒ–**ãŒè¡Œãˆã‚‹ãƒ†ã‚¹ãƒˆäº‹ä¾‹  
  *Practical case for testing malfunction mechanisms*

---

## ğŸ”— é–¢é€£ãƒªãƒ³ã‚¯ï½œRelated Topics

- [ğŸ“˜ å¿œç”¨ç·¨ ç¬¬2ç« ï½œé«˜è€åœ§ãƒ‡ãƒã‚¤ã‚¹ å…¨ä½“README](../d_chapter2_high_voltage_devices/README.md)  
  **ç« å…¨ä½“ã®æ§‹æˆã¨é–¢é€£æŠ€è¡“ã®å°å…¥**  
  *Chapter 2 Top: Overview of high-voltage devices and structure of this section*
  
- [`ldmos.md`](./ldmos.md)  
  **é«˜é›»åœ§å°åŠ ã«ã‚ˆã‚‹æ§‹é€ ã‚¹ãƒˆãƒ¬ã‚¹ã¨dv/dtæ„Ÿåº¦**  
  *Structural stress and dv/dt sensitivity in LDMOS*

- [`layout_rules.md`](./layout_rules.md)  
  **é«˜é€Ÿã‚¹ã‚¤ãƒƒãƒãƒ³ã‚°ä¸‹ã®ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆæœ€é©åŒ–**  
  *Layout optimization under high-speed switching*

- [chapter6_test_and_package](../chapter6_test_and_package/)  
  **è£½å“æ®µéšã§ã®ã‚¹ã‚¯ãƒªãƒ¼ãƒ‹ãƒ³ã‚°ã¨ç ´å£Šè©¦é¨“**  
  *Production-level screening and destructive testing*

---

Â© 2025 Shinichi Samizo / MIT License

---
