VeriLogger Pro simulation log created at Wed Apr 03 22:29:12 2002
Beginning Compile
Beginning Phase I
Compiling source file: C:\TEMP\VERILOG\AGP\sim.v
Compiling source file: C:\TEMP\VERILOG\AGP\graphic_controller.v
Compiling source file: C:\TEMP\VERILOG\AGP\core_logic.v
Finished Phase I
Entering Phase II...
Compiling auto-generated top level module file: C:\TEMP\VERILOG\AGP\SimulatedDiagramResultTim.v
Finished Phase II
Entering Phase III...
Finished Phase III
Highest level modules:   syncad_top
Finding handle to syncad_top.sim.pipe
Finding handle to syncad_top.sim.st
Finding handle to syncad_top.sim.gnt
Finding handle to syncad_top.sim.clk
Finding handle to syncad_top.sim.req
Finding handle to syncad_top.sim.ad
Finding handle to syncad_top.sim.c_be
Compile Complete
.
Running...
Exiting VeriLogger Pro at simulation time 1000000
0 Errors, 0 Warnings
Compile time = 0.05000, Load time = 0.11000, Execution time = 0.00000

Normal exit
