// Seed: 4003593338
module module_0 ();
  logic [1 : -1 'b0] id_1;
  ;
  assign id_1 = -1;
  logic [-1  -  -1 : 1] id_2 = id_1;
  always @(posedge -1 or posedge "" * -1 + id_1) #1;
endmodule
module module_0 #(
    parameter id_10 = 32'd32
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_1,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output logic [7:0] id_14;
  input wire id_13;
  input wire id_12;
  module_0 modCall_1 ();
  input wire id_11;
  inout wire _id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_15;
  assign id_14[id_10] = -1;
endmodule
