/home/nvm_user4/RRAM_crossbar_array_with_periphery/Makefile
/home/nvm_user4/RRAM_crossbar_array_with_periphery/verilog/dv/Makefile
/home/nvm_user4/RRAM_crossbar_array_with_periphery/verilog/dv/mprj_por/mprj_por.c
/home/nvm_user4/RRAM_crossbar_array_with_periphery/verilog/dv/mprj_por/mprj_por_tb.v
/home/nvm_user4/RRAM_crossbar_array_with_periphery/verilog/dv/mprj_por/Makefile
/home/nvm_user4/RRAM_crossbar_array_with_periphery/verilog/rtl/example_por.v
/home/nvm_user4/RRAM_crossbar_array_with_periphery/verilog/rtl/user_analog_proj_example.v
/home/nvm_user4/RRAM_crossbar_array_with_periphery/verilog/rtl/uprj_analog_netlists.v
/home/nvm_user4/RRAM_crossbar_array_with_periphery/verilog/rtl/1
/home/nvm_user4/RRAM_crossbar_array_with_periphery/verilog/rtl/user_analog_proj_example_old.v
/home/nvm_user4/RRAM_crossbar_array_with_periphery/verilog/rtl/user_analog_project_wrapper_our.v
/home/nvm_user4/RRAM_crossbar_array_with_periphery/verilog/rtl/user_analog_project_wrapper.v
/home/nvm_user4/RRAM_crossbar_array_with_periphery/docs/environment.yml
/home/nvm_user4/RRAM_crossbar_array_with_periphery/docs/Makefile
/home/nvm_user4/RRAM_crossbar_array_with_periphery/docs/source/index.rst
/home/nvm_user4/RRAM_crossbar_array_with_periphery/docs/source/conf.py
/home/nvm_user4/RRAM_crossbar_array_with_periphery/xschem/user_analog_project_wrapper.sym
/home/nvm_user4/RRAM_crossbar_array_with_periphery/xschem/user_analog_project_wrapper.sch
/home/nvm_user4/RRAM_crossbar_array_with_periphery/xschem/.spiceinit
/home/nvm_user4/RRAM_crossbar_array_with_periphery/xschem/example_por.sch
/home/nvm_user4/RRAM_crossbar_array_with_periphery/xschem/example_por_tb.sch
/home/nvm_user4/RRAM_crossbar_array_with_periphery/xschem/test.data
/home/nvm_user4/RRAM_crossbar_array_with_periphery/xschem/analog_wrapper_tb.sch
/home/nvm_user4/RRAM_crossbar_array_with_periphery/xschem/example_por.sym
/home/nvm_user4/RRAM_crossbar_array_with_periphery/xschem/xschemrc
/home/nvm_user4/RRAM_crossbar_array_with_periphery/xschem/example_por_tb.spice.orig
/home/nvm_user4/RRAM_crossbar_array_with_periphery/precheck_results/09_JUN_2022___00_48_57/logs/gds.info
/home/nvm_user4/RRAM_crossbar_array_with_periphery/precheck_results/09_JUN_2022___00_48_57/logs/tools.info
/home/nvm_user4/RRAM_crossbar_array_with_periphery/netgen/run_lvs_wrapper_xschem.sh
/home/nvm_user4/RRAM_crossbar_array_with_periphery/netgen/run_lvs_por.sh
/home/nvm_user4/RRAM_crossbar_array_with_periphery/netgen/run_lvs_wrapper_verilog.sh
