verilog work "../proj_lab3_src/labkit_vga_partialsol_one.v"
