\hypertarget{group__GPIO__mode__define}{}\doxysection{G\+P\+IO mode define}
\label{group__GPIO__mode__define}\index{GPIO mode define@{GPIO mode define}}


G\+P\+IO Configuration Mode Elements values convention\+: 0x00\+W\+X00\+YZ.  


Collaboration diagram for G\+P\+IO mode define\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__GPIO__mode__define}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__GPIO__mode__define_gaf40bec3146810028a84b628d37d3b391}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+P\+UT}}~M\+O\+D\+E\+\_\+\+I\+N\+P\+UT
\item 
\#define \mbox{\hyperlink{group__GPIO__mode__define_ga1013838a64cec2f8c88f079c449d1982}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+PP}}~(M\+O\+D\+E\+\_\+\+O\+U\+T\+P\+UT $\vert$ O\+U\+T\+P\+U\+T\+\_\+\+PP)
\item 
\#define \mbox{\hyperlink{group__GPIO__mode__define_ga2f91757829f6e9505ec386b840941929}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+OD}}~(M\+O\+D\+E\+\_\+\+O\+U\+T\+P\+UT $\vert$ O\+U\+T\+P\+U\+T\+\_\+\+OD)
\item 
\#define \mbox{\hyperlink{group__GPIO__mode__define_ga526c72c5264316fc05c775b6cad4aa6a}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+A\+F\+\_\+\+PP}}~(M\+O\+D\+E\+\_\+\+AF $\vert$ O\+U\+T\+P\+U\+T\+\_\+\+PP)
\item 
\#define \mbox{\hyperlink{group__GPIO__mode__define_ga282b9fd37c8ef31daba314ffae6bf023}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+A\+F\+\_\+\+OD}}~(M\+O\+D\+E\+\_\+\+AF $\vert$ O\+U\+T\+P\+U\+T\+\_\+\+OD)
\item 
\#define \mbox{\hyperlink{group__GPIO__mode__define_ga7a04f9ab65ad572ad20791a35009220c}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+A\+N\+A\+L\+OG}}~M\+O\+D\+E\+\_\+\+A\+N\+A\+L\+OG
\item 
\#define \mbox{\hyperlink{group__GPIO__mode__define_ga088659562e68426d9a72821ea4fd8d50}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+I\+T\+\_\+\+R\+I\+S\+I\+NG}}~(M\+O\+D\+E\+\_\+\+I\+N\+P\+UT $\vert$ E\+X\+T\+I\+\_\+\+IT $\vert$ T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+I\+S\+I\+NG)
\item 
\#define \mbox{\hyperlink{group__GPIO__mode__define_gaa166210a6da3ac7e8d7504702520e522}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+I\+T\+\_\+\+F\+A\+L\+L\+I\+NG}}~(M\+O\+D\+E\+\_\+\+I\+N\+P\+UT $\vert$ E\+X\+T\+I\+\_\+\+IT $\vert$ T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+A\+L\+L\+I\+NG)
\item 
\#define \mbox{\hyperlink{group__GPIO__mode__define_ga0678e61090ed61e91a6496f22ddfb3d1}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+I\+T\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+NG}}~(M\+O\+D\+E\+\_\+\+I\+N\+P\+UT $\vert$ E\+X\+T\+I\+\_\+\+IT $\vert$ T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+I\+S\+I\+NG $\vert$ T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+A\+L\+L\+I\+NG)
\item 
\#define \mbox{\hyperlink{group__GPIO__mode__define_ga97d78b82ea178ff7a4c35aa60b4e9338}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+E\+V\+T\+\_\+\+R\+I\+S\+I\+NG}}~(M\+O\+D\+E\+\_\+\+I\+N\+P\+UT $\vert$ E\+X\+T\+I\+\_\+\+E\+VT $\vert$ T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+I\+S\+I\+NG)
\item 
\#define \mbox{\hyperlink{group__GPIO__mode__define_gadbfa532b3566783ac6c0e07c2e0ffe5e}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+E\+V\+T\+\_\+\+F\+A\+L\+L\+I\+NG}}~(M\+O\+D\+E\+\_\+\+I\+N\+P\+UT $\vert$ E\+X\+T\+I\+\_\+\+E\+VT $\vert$ T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+A\+L\+L\+I\+NG)
\item 
\#define \mbox{\hyperlink{group__GPIO__mode__define_ga1b760771297ed2fc55a6b13071188491}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+E\+V\+T\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+NG}}~(M\+O\+D\+E\+\_\+\+I\+N\+P\+UT $\vert$ E\+X\+T\+I\+\_\+\+E\+VT $\vert$ T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+I\+S\+I\+NG $\vert$ T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+A\+L\+L\+I\+NG)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
G\+P\+IO Configuration Mode Elements values convention\+: 0x00\+W\+X00\+YZ. 


\begin{DoxyItemize}
\item W \+: E\+X\+TI trigger detection on 3 bits
\item X \+: E\+X\+TI mode (IT or Event) on 2 bits
\item Y \+: Output type (Push Pull or Open Drain) on 1 bit
\item Z \+: G\+P\+IO mode (Input, Output, Alternate or Analog) on 2 bits 
\end{DoxyItemize}

\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__GPIO__mode__define_ga282b9fd37c8ef31daba314ffae6bf023}\label{group__GPIO__mode__define_ga282b9fd37c8ef31daba314ffae6bf023}} 
\index{GPIO mode define@{GPIO mode define}!GPIO\_MODE\_AF\_OD@{GPIO\_MODE\_AF\_OD}}
\index{GPIO\_MODE\_AF\_OD@{GPIO\_MODE\_AF\_OD}!GPIO mode define@{GPIO mode define}}
\doxysubsubsection{\texorpdfstring{GPIO\_MODE\_AF\_OD}{GPIO\_MODE\_AF\_OD}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+A\+F\+\_\+\+OD~(M\+O\+D\+E\+\_\+\+AF $\vert$ O\+U\+T\+P\+U\+T\+\_\+\+OD)}

Alternate Function Open Drain Mode ~\newline
 \mbox{\Hypertarget{group__GPIO__mode__define_ga526c72c5264316fc05c775b6cad4aa6a}\label{group__GPIO__mode__define_ga526c72c5264316fc05c775b6cad4aa6a}} 
\index{GPIO mode define@{GPIO mode define}!GPIO\_MODE\_AF\_PP@{GPIO\_MODE\_AF\_PP}}
\index{GPIO\_MODE\_AF\_PP@{GPIO\_MODE\_AF\_PP}!GPIO mode define@{GPIO mode define}}
\doxysubsubsection{\texorpdfstring{GPIO\_MODE\_AF\_PP}{GPIO\_MODE\_AF\_PP}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+A\+F\+\_\+\+PP~(M\+O\+D\+E\+\_\+\+AF $\vert$ O\+U\+T\+P\+U\+T\+\_\+\+PP)}

Alternate Function Push Pull Mode ~\newline
 \mbox{\Hypertarget{group__GPIO__mode__define_ga7a04f9ab65ad572ad20791a35009220c}\label{group__GPIO__mode__define_ga7a04f9ab65ad572ad20791a35009220c}} 
\index{GPIO mode define@{GPIO mode define}!GPIO\_MODE\_ANALOG@{GPIO\_MODE\_ANALOG}}
\index{GPIO\_MODE\_ANALOG@{GPIO\_MODE\_ANALOG}!GPIO mode define@{GPIO mode define}}
\doxysubsubsection{\texorpdfstring{GPIO\_MODE\_ANALOG}{GPIO\_MODE\_ANALOG}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+A\+N\+A\+L\+OG~M\+O\+D\+E\+\_\+\+A\+N\+A\+L\+OG}

Analog Mode ~\newline
 \mbox{\Hypertarget{group__GPIO__mode__define_gadbfa532b3566783ac6c0e07c2e0ffe5e}\label{group__GPIO__mode__define_gadbfa532b3566783ac6c0e07c2e0ffe5e}} 
\index{GPIO mode define@{GPIO mode define}!GPIO\_MODE\_EVT\_FALLING@{GPIO\_MODE\_EVT\_FALLING}}
\index{GPIO\_MODE\_EVT\_FALLING@{GPIO\_MODE\_EVT\_FALLING}!GPIO mode define@{GPIO mode define}}
\doxysubsubsection{\texorpdfstring{GPIO\_MODE\_EVT\_FALLING}{GPIO\_MODE\_EVT\_FALLING}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+E\+V\+T\+\_\+\+F\+A\+L\+L\+I\+NG~(M\+O\+D\+E\+\_\+\+I\+N\+P\+UT $\vert$ E\+X\+T\+I\+\_\+\+E\+VT $\vert$ T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+A\+L\+L\+I\+NG)}

External Event Mode with Falling edge trigger detection ~\newline
 \mbox{\Hypertarget{group__GPIO__mode__define_ga97d78b82ea178ff7a4c35aa60b4e9338}\label{group__GPIO__mode__define_ga97d78b82ea178ff7a4c35aa60b4e9338}} 
\index{GPIO mode define@{GPIO mode define}!GPIO\_MODE\_EVT\_RISING@{GPIO\_MODE\_EVT\_RISING}}
\index{GPIO\_MODE\_EVT\_RISING@{GPIO\_MODE\_EVT\_RISING}!GPIO mode define@{GPIO mode define}}
\doxysubsubsection{\texorpdfstring{GPIO\_MODE\_EVT\_RISING}{GPIO\_MODE\_EVT\_RISING}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+E\+V\+T\+\_\+\+R\+I\+S\+I\+NG~(M\+O\+D\+E\+\_\+\+I\+N\+P\+UT $\vert$ E\+X\+T\+I\+\_\+\+E\+VT $\vert$ T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+I\+S\+I\+NG)}

External Event Mode with Rising edge trigger detection ~\newline
 \mbox{\Hypertarget{group__GPIO__mode__define_ga1b760771297ed2fc55a6b13071188491}\label{group__GPIO__mode__define_ga1b760771297ed2fc55a6b13071188491}} 
\index{GPIO mode define@{GPIO mode define}!GPIO\_MODE\_EVT\_RISING\_FALLING@{GPIO\_MODE\_EVT\_RISING\_FALLING}}
\index{GPIO\_MODE\_EVT\_RISING\_FALLING@{GPIO\_MODE\_EVT\_RISING\_FALLING}!GPIO mode define@{GPIO mode define}}
\doxysubsubsection{\texorpdfstring{GPIO\_MODE\_EVT\_RISING\_FALLING}{GPIO\_MODE\_EVT\_RISING\_FALLING}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+E\+V\+T\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+NG~(M\+O\+D\+E\+\_\+\+I\+N\+P\+UT $\vert$ E\+X\+T\+I\+\_\+\+E\+VT $\vert$ T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+I\+S\+I\+NG $\vert$ T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+A\+L\+L\+I\+NG)}

External Event Mode with Rising/\+Falling edge trigger detection ~\newline
 \mbox{\Hypertarget{group__GPIO__mode__define_gaf40bec3146810028a84b628d37d3b391}\label{group__GPIO__mode__define_gaf40bec3146810028a84b628d37d3b391}} 
\index{GPIO mode define@{GPIO mode define}!GPIO\_MODE\_INPUT@{GPIO\_MODE\_INPUT}}
\index{GPIO\_MODE\_INPUT@{GPIO\_MODE\_INPUT}!GPIO mode define@{GPIO mode define}}
\doxysubsubsection{\texorpdfstring{GPIO\_MODE\_INPUT}{GPIO\_MODE\_INPUT}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+P\+UT~M\+O\+D\+E\+\_\+\+I\+N\+P\+UT}

Input Floating Mode ~\newline
 \mbox{\Hypertarget{group__GPIO__mode__define_gaa166210a6da3ac7e8d7504702520e522}\label{group__GPIO__mode__define_gaa166210a6da3ac7e8d7504702520e522}} 
\index{GPIO mode define@{GPIO mode define}!GPIO\_MODE\_IT\_FALLING@{GPIO\_MODE\_IT\_FALLING}}
\index{GPIO\_MODE\_IT\_FALLING@{GPIO\_MODE\_IT\_FALLING}!GPIO mode define@{GPIO mode define}}
\doxysubsubsection{\texorpdfstring{GPIO\_MODE\_IT\_FALLING}{GPIO\_MODE\_IT\_FALLING}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+I\+T\+\_\+\+F\+A\+L\+L\+I\+NG~(M\+O\+D\+E\+\_\+\+I\+N\+P\+UT $\vert$ E\+X\+T\+I\+\_\+\+IT $\vert$ T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+A\+L\+L\+I\+NG)}

External Interrupt Mode with Falling edge trigger detection ~\newline
 \mbox{\Hypertarget{group__GPIO__mode__define_ga088659562e68426d9a72821ea4fd8d50}\label{group__GPIO__mode__define_ga088659562e68426d9a72821ea4fd8d50}} 
\index{GPIO mode define@{GPIO mode define}!GPIO\_MODE\_IT\_RISING@{GPIO\_MODE\_IT\_RISING}}
\index{GPIO\_MODE\_IT\_RISING@{GPIO\_MODE\_IT\_RISING}!GPIO mode define@{GPIO mode define}}
\doxysubsubsection{\texorpdfstring{GPIO\_MODE\_IT\_RISING}{GPIO\_MODE\_IT\_RISING}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+I\+T\+\_\+\+R\+I\+S\+I\+NG~(M\+O\+D\+E\+\_\+\+I\+N\+P\+UT $\vert$ E\+X\+T\+I\+\_\+\+IT $\vert$ T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+I\+S\+I\+NG)}

External Interrupt Mode with Rising edge trigger detection ~\newline
 \mbox{\Hypertarget{group__GPIO__mode__define_ga0678e61090ed61e91a6496f22ddfb3d1}\label{group__GPIO__mode__define_ga0678e61090ed61e91a6496f22ddfb3d1}} 
\index{GPIO mode define@{GPIO mode define}!GPIO\_MODE\_IT\_RISING\_FALLING@{GPIO\_MODE\_IT\_RISING\_FALLING}}
\index{GPIO\_MODE\_IT\_RISING\_FALLING@{GPIO\_MODE\_IT\_RISING\_FALLING}!GPIO mode define@{GPIO mode define}}
\doxysubsubsection{\texorpdfstring{GPIO\_MODE\_IT\_RISING\_FALLING}{GPIO\_MODE\_IT\_RISING\_FALLING}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+I\+T\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+NG~(M\+O\+D\+E\+\_\+\+I\+N\+P\+UT $\vert$ E\+X\+T\+I\+\_\+\+IT $\vert$ T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+I\+S\+I\+NG $\vert$ T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+A\+L\+L\+I\+NG)}

External Interrupt Mode with Rising/\+Falling edge trigger detection ~\newline
 \mbox{\Hypertarget{group__GPIO__mode__define_ga2f91757829f6e9505ec386b840941929}\label{group__GPIO__mode__define_ga2f91757829f6e9505ec386b840941929}} 
\index{GPIO mode define@{GPIO mode define}!GPIO\_MODE\_OUTPUT\_OD@{GPIO\_MODE\_OUTPUT\_OD}}
\index{GPIO\_MODE\_OUTPUT\_OD@{GPIO\_MODE\_OUTPUT\_OD}!GPIO mode define@{GPIO mode define}}
\doxysubsubsection{\texorpdfstring{GPIO\_MODE\_OUTPUT\_OD}{GPIO\_MODE\_OUTPUT\_OD}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+OD~(M\+O\+D\+E\+\_\+\+O\+U\+T\+P\+UT $\vert$ O\+U\+T\+P\+U\+T\+\_\+\+OD)}

Output Open Drain Mode ~\newline
 \mbox{\Hypertarget{group__GPIO__mode__define_ga1013838a64cec2f8c88f079c449d1982}\label{group__GPIO__mode__define_ga1013838a64cec2f8c88f079c449d1982}} 
\index{GPIO mode define@{GPIO mode define}!GPIO\_MODE\_OUTPUT\_PP@{GPIO\_MODE\_OUTPUT\_PP}}
\index{GPIO\_MODE\_OUTPUT\_PP@{GPIO\_MODE\_OUTPUT\_PP}!GPIO mode define@{GPIO mode define}}
\doxysubsubsection{\texorpdfstring{GPIO\_MODE\_OUTPUT\_PP}{GPIO\_MODE\_OUTPUT\_PP}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+PP~(M\+O\+D\+E\+\_\+\+O\+U\+T\+P\+UT $\vert$ O\+U\+T\+P\+U\+T\+\_\+\+PP)}

Output Push Pull Mode ~\newline
 