# Reading C:/Program Files/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do nand_gate_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Program Files/intelFPGA/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Lutas/Projects/ECE_550D/Lab_1 {C:/Users/Lutas/Projects/ECE_550D/Lab_1/nand_gate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:28 on Sep 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Lutas/Projects/ECE_550D/Lab_1" C:/Users/Lutas/Projects/ECE_550D/Lab_1/nand_gate.v 
# -- Compiling module nand_gate
# 
# Top level modules:
# 	nand_gate
# End time: 12:15:28 on Sep 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Lutas/Projects/ECE_550D/Lab_1 {C:/Users/Lutas/Projects/ECE_550D/Lab_1/nand_gate_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:28 on Sep 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Lutas/Projects/ECE_550D/Lab_1" C:/Users/Lutas/Projects/ECE_550D/Lab_1/nand_gate_tb.v 
# -- Compiling module nand_gate_tb
# 
# Top level modules:
# 	nand_gate_tb
# End time: 12:15:28 on Sep 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  nand_gate_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" nand_gate_tb 
# Start time: 12:15:29 on Sep 01,2023
# Loading work.nand_gate_tb
# Loading work.nand_gate
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 simulation start
# Simulation succeeded with no errors.
# ** Note: $stop    : C:/Users/Lutas/Projects/ECE_550D/Lab_1/nand_gate_tb.v(73)
#    Time: 160 ns  Iteration: 1  Instance: /nand_gate_tb
# Break in Module nand_gate_tb at C:/Users/Lutas/Projects/ECE_550D/Lab_1/nand_gate_tb.v line 73
# could not find interpreter "ScintillaTk"
# End time: 12:25:56 on Sep 01,2023, Elapsed time: 0:10:27
# Errors: 1, Warnings: 0
