{
  "module_name": "uvd_v2_2.c",
  "hash_id": "a0d5ca385e24baff01608fef444ea77178b7ba53ad73e1de4ba2bbbf6ccff466",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/radeon/uvd_v2_2.c",
  "human_readable_source": " \n\n#include <linux/firmware.h>\n\n#include \"radeon.h\"\n#include \"radeon_asic.h\"\n#include \"rv770d.h\"\n\n \nvoid uvd_v2_2_fence_emit(struct radeon_device *rdev,\n\t\t\t struct radeon_fence *fence)\n{\n\tstruct radeon_ring *ring = &rdev->ring[fence->ring];\n\tuint64_t addr = rdev->fence_drv[fence->ring].gpu_addr;\n\n\tradeon_ring_write(ring, PACKET0(UVD_CONTEXT_ID, 0));\n\tradeon_ring_write(ring, fence->seq);\n\tradeon_ring_write(ring, PACKET0(UVD_GPCOM_VCPU_DATA0, 0));\n\tradeon_ring_write(ring, lower_32_bits(addr));\n\tradeon_ring_write(ring, PACKET0(UVD_GPCOM_VCPU_DATA1, 0));\n\tradeon_ring_write(ring, upper_32_bits(addr) & 0xff);\n\tradeon_ring_write(ring, PACKET0(UVD_GPCOM_VCPU_CMD, 0));\n\tradeon_ring_write(ring, 0);\n\n\tradeon_ring_write(ring, PACKET0(UVD_GPCOM_VCPU_DATA0, 0));\n\tradeon_ring_write(ring, 0);\n\tradeon_ring_write(ring, PACKET0(UVD_GPCOM_VCPU_DATA1, 0));\n\tradeon_ring_write(ring, 0);\n\tradeon_ring_write(ring, PACKET0(UVD_GPCOM_VCPU_CMD, 0));\n\tradeon_ring_write(ring, 2);\n}\n\n \nbool uvd_v2_2_semaphore_emit(struct radeon_device *rdev,\n\t\t\t     struct radeon_ring *ring,\n\t\t\t     struct radeon_semaphore *semaphore,\n\t\t\t     bool emit_wait)\n{\n\tuint64_t addr = semaphore->gpu_addr;\n\n\tradeon_ring_write(ring, PACKET0(UVD_SEMA_ADDR_LOW, 0));\n\tradeon_ring_write(ring, (addr >> 3) & 0x000FFFFF);\n\n\tradeon_ring_write(ring, PACKET0(UVD_SEMA_ADDR_HIGH, 0));\n\tradeon_ring_write(ring, (addr >> 23) & 0x000FFFFF);\n\n\tradeon_ring_write(ring, PACKET0(UVD_SEMA_CMD, 0));\n\tradeon_ring_write(ring, emit_wait ? 1 : 0);\n\n\treturn true;\n}\n\n \nint uvd_v2_2_resume(struct radeon_device *rdev)\n{\n\tuint64_t addr;\n\tuint32_t chip_id, size;\n\tint r;\n\n\t \n\tif (rdev->family == CHIP_RV770)\n\t\treturn uvd_v1_0_resume(rdev);\n\n\tr = radeon_uvd_resume(rdev);\n\tif (r)\n\t\treturn r;\n\n\t \n\taddr = rdev->uvd.gpu_addr >> 3;\n\tsize = RADEON_GPU_PAGE_ALIGN(rdev->uvd_fw->size + 4) >> 3;\n\tWREG32(UVD_VCPU_CACHE_OFFSET0, addr);\n\tWREG32(UVD_VCPU_CACHE_SIZE0, size);\n\n\taddr += size;\n\tsize = RADEON_UVD_HEAP_SIZE >> 3;\n\tWREG32(UVD_VCPU_CACHE_OFFSET1, addr);\n\tWREG32(UVD_VCPU_CACHE_SIZE1, size);\n\n\taddr += size;\n\tsize = (RADEON_UVD_STACK_SIZE +\n\t       (RADEON_UVD_SESSION_SIZE * rdev->uvd.max_handles)) >> 3;\n\tWREG32(UVD_VCPU_CACHE_OFFSET2, addr);\n\tWREG32(UVD_VCPU_CACHE_SIZE2, size);\n\n\t \n\taddr = (rdev->uvd.gpu_addr >> 28) & 0xF;\n\tWREG32(UVD_LMI_ADDR_EXT, (addr << 12) | (addr << 0));\n\n\t \n\taddr = (rdev->uvd.gpu_addr >> 32) & 0xFF;\n\tWREG32(UVD_LMI_EXT40_ADDR, addr | (0x9 << 16) | (0x1 << 31));\n\n\t \n\tswitch (rdev->family) {\n\tdefault:\n\t\treturn -EINVAL;\n\tcase CHIP_RV710:\n\t\tchip_id = 0x01000005;\n\t\tbreak;\n\tcase CHIP_RV730:\n\t\tchip_id = 0x01000006;\n\t\tbreak;\n\tcase CHIP_RV740:\n\t\tchip_id = 0x01000007;\n\t\tbreak;\n\tcase CHIP_CYPRESS:\n\tcase CHIP_HEMLOCK:\n\t\tchip_id = 0x01000008;\n\t\tbreak;\n\tcase CHIP_JUNIPER:\n\t\tchip_id = 0x01000009;\n\t\tbreak;\n\tcase CHIP_REDWOOD:\n\t\tchip_id = 0x0100000a;\n\t\tbreak;\n\tcase CHIP_CEDAR:\n\t\tchip_id = 0x0100000b;\n\t\tbreak;\n\tcase CHIP_SUMO:\n\tcase CHIP_SUMO2:\n\t\tchip_id = 0x0100000c;\n\t\tbreak;\n\tcase CHIP_PALM:\n\t\tchip_id = 0x0100000e;\n\t\tbreak;\n\tcase CHIP_CAYMAN:\n\t\tchip_id = 0x0100000f;\n\t\tbreak;\n\tcase CHIP_BARTS:\n\t\tchip_id = 0x01000010;\n\t\tbreak;\n\tcase CHIP_TURKS:\n\t\tchip_id = 0x01000011;\n\t\tbreak;\n\tcase CHIP_CAICOS:\n\t\tchip_id = 0x01000012;\n\t\tbreak;\n\tcase CHIP_TAHITI:\n\t\tchip_id = 0x01000014;\n\t\tbreak;\n\tcase CHIP_VERDE:\n\t\tchip_id = 0x01000015;\n\t\tbreak;\n\tcase CHIP_PITCAIRN:\n\tcase CHIP_OLAND:\n\t\tchip_id = 0x01000016;\n\t\tbreak;\n\tcase CHIP_ARUBA:\n\t\tchip_id = 0x01000017;\n\t\tbreak;\n\t}\n\tWREG32(UVD_VCPU_CHIP_ID, chip_id);\n\n\treturn 0;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}