               ramulator.active_cycles_0            42749451                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0            42749451                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0            88789931                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            1.647720                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
             ramulator.active_cycles_0_0            42749451                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0            43703691                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0            88789931                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            1.647720                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
           ramulator.active_cycles_0_0_0             5385092                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0             5385092                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0            11091311                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            0.205827                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
           ramulator.active_cycles_0_0_1             5390294                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1             5390294                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1            11098964                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            0.205969                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
           ramulator.active_cycles_0_0_2             5377268                                      # Total active cycles for level _0_0_2
             ramulator.busy_cycles_0_0_2             5377268                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2
        ramulator.serving_requests_0_0_2            11090886                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
ramulator.average_serving_requests_0_0_2            0.205819                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
           ramulator.active_cycles_0_0_3             5381169                                      # Total active cycles for level _0_0_3
             ramulator.busy_cycles_0_0_3             5381169                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3
        ramulator.serving_requests_0_0_3            11096613                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
ramulator.average_serving_requests_0_0_3            0.205925                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
           ramulator.active_cycles_0_0_4             5387625                                      # Total active cycles for level _0_0_4
             ramulator.busy_cycles_0_0_4             5387625                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_4
        ramulator.serving_requests_0_0_4            11103245                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4
ramulator.average_serving_requests_0_0_4            0.206049                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4
           ramulator.active_cycles_0_0_5             5391546                                      # Total active cycles for level _0_0_5
             ramulator.busy_cycles_0_0_5             5391546                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_5
        ramulator.serving_requests_0_0_5            11097036                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5
ramulator.average_serving_requests_0_0_5            0.205933                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5
           ramulator.active_cycles_0_0_6             5386262                                      # Total active cycles for level _0_0_6
             ramulator.busy_cycles_0_0_6             5386262                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_6
        ramulator.serving_requests_0_0_6            11112781                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6
ramulator.average_serving_requests_0_0_6            0.206225                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6
           ramulator.active_cycles_0_0_7             5383098                                      # Total active cycles for level _0_0_7
             ramulator.busy_cycles_0_0_7             5383098                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_7
        ramulator.serving_requests_0_0_7            11099095                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7
ramulator.average_serving_requests_0_0_7            0.205972                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7
      ramulator.read_transaction_bytes_0           338840640                                      # The total byte of read transaction per channel
     ramulator.write_transaction_bytes_0            67112896                                      # The total byte of write transaction per channel
       ramulator.row_hits_channel_0_core             5902068                                      # Number of row hits per channel per core
     ramulator.row_misses_channel_0_core               46993                                      # Number of row misses per channel per core
  ramulator.row_conflicts_channel_0_core              393963                                      # Number of row conflicts per channel per core
  ramulator.read_row_hits_channel_0_core             5055449                                      # Number of row hits for read requests per channel per core
                                     [0]           5055449.0                                      # 
ramulator.read_row_misses_channel_0_core               46711                                      # Number of row misses for read requests per channel per core
                                     [0]             46711.0                                      # 
ramulator.read_row_conflicts_channel_0_core              192225                                      # Number of row conflicts for read requests per channel per core
                                     [0]            192225.0                                      # 
 ramulator.write_row_hits_channel_0_core              846619                                      # Number of row hits for write requests per channel per core
                                     [0]            846619.0                                      # 
ramulator.write_row_misses_channel_0_core                 282                                      # Number of row misses for write requests per channel per core
                                     [0]               282.0                                      # 
ramulator.write_row_conflicts_channel_0_core              201738                                      # Number of row conflicts for write requests per channel per core
                                     [0]            201738.0                                      # 
      ramulator.useless_activates_0_core                   1                                      # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
            ramulator.read_latency_avg_0           33.391879                                      # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
            ramulator.read_latency_sum_0           176789463                                      # The memory latency cycles (in memory time domain) sum for all read requests in this channel
        ramulator.req_queue_length_avg_0            5.771680                                      # Average of read and write queue length per memory cycle per channel.
        ramulator.req_queue_length_sum_0           311015966                                      # Sum of read and write queue length per memory cycle per channel.
   ramulator.read_req_queue_length_avg_0            3.231902                                      # Read queue length average per memory cycle per channel.
   ramulator.read_req_queue_length_sum_0           174156087                                      # Read queue length sum per memory cycle per channel.
  ramulator.write_req_queue_length_avg_0            2.539778                                      # Write queue length average per memory cycle per channel.
  ramulator.write_req_queue_length_sum_0           136859879                                      # Write queue length sum per memory cycle per channel.
              ramulator.record_read_hits           5055449.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]           5055449.0                                      # 
            ramulator.record_read_misses             46711.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]             46711.0                                      # 
         ramulator.record_read_conflicts            192225.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]            192225.0                                      # 
             ramulator.record_write_hits            846619.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]            846619.0                                      # 
           ramulator.record_write_misses               282.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]               282.0                                      # 
        ramulator.record_write_conflicts            201738.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]            201738.0                                      # 
                 ramulator.dram_capacity          2147483648                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles            53886555                                      # Number of DRAM cycles simulated
             ramulator.incoming_requests             6343024                                      # Number of incoming requests to DRAM
                 ramulator.read_requests             5294385                                      # Number of incoming read requests to DRAM per core
                                     [0]           5294385.0                                      # 
                ramulator.write_requests             1048639                                      # Number of incoming write requests to DRAM per core
                                     [0]           1048639.0                                      # 
       ramulator.ramulator_active_cycles            42749452                                      # The total number of cycles that the DRAM part is active (serving R/W)
 ramulator.incoming_requests_per_channel           6343024.0                                      # Number of incoming requests to each DRAM channel
                                     [0]           6343024.0                                      # 
ramulator.incoming_read_reqs_per_channel           5294385.0                                      # Number of incoming read requests to each DRAM channel
                                     [0]           5294385.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
             ramulator.maximum_bandwidth         12800000000                                      # The theoretical maximum bandwidth (Bps)
          ramulator.in_queue_req_num_sum           311015966                                      # Sum of read/write queue length
     ramulator.in_queue_read_req_num_sum           174156087                                      # Sum of read queue length
    ramulator.in_queue_write_req_num_sum           136859879                                      # Sum of write queue length
          ramulator.in_queue_req_num_avg            5.771680                                      # Average of read/write queue length per memory cycle
     ramulator.in_queue_read_req_num_avg            3.231902                                      # Average of read queue length per memory cycle
    ramulator.in_queue_write_req_num_avg            2.539778                                      # Average of write queue length per memory cycle
          ramulator.record_read_requests           5294385.0                                      # record read requests for this core when it reaches request limit or to the end
                                     [0]           5294385.0                                      # 
         ramulator.record_write_requests           1048639.0                                      # record write requests for this core when it reaches request limit or to the end
                                     [0]           1048639.0                                      # 
            ramulator.L3_cache_read_miss             5294386                                      # cache read miss count
           ramulator.L3_cache_write_miss                   0                                      # cache write miss count
           ramulator.L3_cache_total_miss             5294386                                      # cache total miss count
             ramulator.L3_cache_eviction             5163314                                      # number of evict from this level to lower level
          ramulator.L3_cache_read_access             5294386                                      # cache read access count
         ramulator.L3_cache_write_access             1048639                                      # cache write access count
         ramulator.L3_cache_total_access             6343025                                      # cache total access count
             ramulator.L3_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L3_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L3_cache_set_unavailable                   0                                      # cache set not available
                    ramulator.cpu_cycles           215546218                                      # cpu cycle number
            ramulator.record_cycs_core_0           215546218                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_0           200000000                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_0            52664094                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_0           200000000                                      # cpu instruction number
