// Seed: 1672212691
module module_0;
  reg id_2;
  assign module_1.id_2 = 0;
  always @(id_1) begin : LABEL_0
    if (1)
      if (id_1 && 1) begin : LABEL_0
        if (id_1++ > 1 * id_1) id_2 <= "" ==? 1;
        $display;
      end else if (1 < id_2) id_1 <= !{id_2, id_2};
      else begin : LABEL_0
        id_2 <= #1 1 !== 1'b0;
      end
  end
endmodule
module module_1;
  logic [7:0] id_1;
  wor id_2;
  assign id_2 = id_2 == $display;
  module_0 modCall_1 ();
  id_3(
      .id_0(id_1[1] != 1), .id_1(id_1)
  );
  wire id_4;
endmodule
