
*** Running vivado
    with args -log histogram_median_unit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source histogram_median_unit.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source histogram_median_unit.tcl -notrace
Command: synth_design -top histogram_median_unit -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7600 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1018.230 ; gain = 234.672
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'histogram_median_unit' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/new/histogram_median_unit.vhd:48]
WARNING: [Synth 8-614] signal 'rom_dout' is read in the process but is not in the sensitivity list [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/new/histogram_median_unit.vhd:113]
WARNING: [Synth 8-614] signal 'ram_address_b' is read in the process but is not in the sensitivity list [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/new/histogram_median_unit.vhd:113]
WARNING: [Synth 8-614] signal 'ram_dout' is read in the process but is not in the sensitivity list [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/new/histogram_median_unit.vhd:113]
INFO: [Synth 8-3491] module 'single_port_rom' declared at 'C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.runs/synth_1/.Xil/Vivado-17584-Ido/realtime/single_port_rom_stub.v:6' bound to instance 'DUT_ROM' of component 'single_port_rom' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/new/histogram_median_unit.vhd:166]
INFO: [Synth 8-6157] synthesizing module 'single_port_rom' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.runs/synth_1/.Xil/Vivado-17584-Ido/realtime/single_port_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'single_port_rom' (1#1) [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.runs/synth_1/.Xil/Vivado-17584-Ido/realtime/single_port_rom_stub.v:6]
INFO: [Synth 8-3491] module 'dual_port_ram' declared at 'C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.runs/synth_1/.Xil/Vivado-17584-Ido/realtime/dual_port_ram_stub.v:6' bound to instance 'DUT_RAM' of component 'dual_port_ram' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/new/histogram_median_unit.vhd:174]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.runs/synth_1/.Xil/Vivado-17584-Ido/realtime/dual_port_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram' (2#1) [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.runs/synth_1/.Xil/Vivado-17584-Ido/realtime/dual_port_ram_stub.v:6]
WARNING: [Synth 8-3848] Net hist_ready in module/entity histogram_median_unit does not have driver. [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/new/histogram_median_unit.vhd:41]
WARNING: [Synth 8-3848] Net median_number in module/entity histogram_median_unit does not have driver. [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/new/histogram_median_unit.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'histogram_median_unit' (3#1) [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/new/histogram_median_unit.vhd:48]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port hist_ready
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[9]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[8]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[7]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[6]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[5]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[4]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[3]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[2]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[1]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[0]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[9]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[8]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[7]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[6]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[5]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[4]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[3]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[2]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[1]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1093.980 ; gain = 310.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1093.980 ; gain = 310.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1093.980 ; gain = 310.422
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1093.980 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/ip/single_port_rom/single_port_rom/single_port_rom_in_context.xdc] for cell 'DUT_ROM'
Finished Parsing XDC File [c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/ip/single_port_rom/single_port_rom/single_port_rom_in_context.xdc] for cell 'DUT_ROM'
Parsing XDC File [c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/ip/dual_port_ram/dual_port_ram/dual_port_ram_in_context.xdc] for cell 'DUT_RAM'
Finished Parsing XDC File [c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/ip/dual_port_ram/dual_port_ram/dual_port_ram_in_context.xdc] for cell 'DUT_RAM'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1171.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1171.215 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1171.215 ; gain = 387.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1171.215 ; gain = 387.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for DUT_ROM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DUT_RAM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1171.215 ; gain = 387.656
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'hist_value_reg' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/new/histogram_median_unit.vhd:150]
WARNING: [Synth 8-327] inferring latch for variable 'hist_amount_reg' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/new/histogram_median_unit.vhd:137]
WARNING: [Synth 8-327] inferring latch for variable 'ram_wea_reg' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/new/histogram_median_unit.vhd:128]
WARNING: [Synth 8-327] inferring latch for variable 'ram_address_a_reg' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/new/histogram_median_unit.vhd:125]
WARNING: [Synth 8-327] inferring latch for variable 'ram_dina_reg' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/new/histogram_median_unit.vhd:126]
WARNING: [Synth 8-327] inferring latch for variable 'ram_address_b_reg' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/new/histogram_median_unit.vhd:123]
WARNING: [Synth 8-327] inferring latch for variable 'rom_address_reg' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/new/histogram_median_unit.vhd:121]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1171.215 ; gain = 387.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module histogram_median_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port hist_ready
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[9]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[8]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[7]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[6]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[5]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[4]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[3]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[2]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[1]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[0]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[9]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[8]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[7]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[6]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[5]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[4]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[3]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[2]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[1]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[0]
INFO: [Synth 8-3886] merging instance 'hist_value_reg[0]' (LD) to 'hist_value_reg[1]'
INFO: [Synth 8-3886] merging instance 'hist_value_reg[1]' (LD) to 'hist_value_reg[2]'
INFO: [Synth 8-3886] merging instance 'hist_value_reg[2]' (LD) to 'hist_value_reg[3]'
INFO: [Synth 8-3886] merging instance 'hist_value_reg[3]' (LD) to 'hist_value_reg[4]'
INFO: [Synth 8-3886] merging instance 'hist_value_reg[4]' (LD) to 'hist_value_reg[5]'
INFO: [Synth 8-3886] merging instance 'hist_value_reg[5]' (LD) to 'hist_value_reg[6]'
INFO: [Synth 8-3886] merging instance 'hist_value_reg[6]' (LD) to 'hist_value_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1171.215 ; gain = 387.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1171.438 ; gain = 387.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1171.512 ; gain = 387.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1181.297 ; gain = 397.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1197.113 ; gain = 413.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1197.113 ; gain = 413.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1197.113 ; gain = 413.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1197.113 ; gain = 413.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1197.113 ; gain = 413.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1197.113 ; gain = 413.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |single_port_rom |         1|
|2     |dual_port_ram   |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |dual_port_ram   |     1|
|2     |single_port_rom |     1|
|3     |BUFG            |     1|
|4     |CARRY4          |    11|
|5     |LUT1            |     8|
|6     |LUT2            |    69|
|7     |LUT3            |     3|
|8     |LUT4            |    16|
|9     |LUT5            |     3|
|10    |LUT6            |     3|
|11    |FDRE            |    12|
|12    |LD              |    48|
|13    |IBUF            |     2|
|14    |OBUF            |    18|
|15    |OBUFT           |    11|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   223|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1197.113 ; gain = 413.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1197.113 ; gain = 336.320
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1197.113 ; gain = 413.555
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1208.168 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1217.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LD => LDCE: 48 instances

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1217.105 ; gain = 727.723
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1217.105 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.runs/synth_1/histogram_median_unit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file histogram_median_unit_utilization_synth.rpt -pb histogram_median_unit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 12 18:56:54 2025...
