#-----------------------------------------------------------
# Vivado v2014.3 (64-bit)
# SW Build 1018564 on Mon Sep 15 19:04:16 MDT 2014
# IP Build 1018438 on Mon Sep 15 16:10:11 MDT 2014
# Start of session at: Tue Sep 23 10:59:06 2014
# Process ID: 22524
# Log file: C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/mb_subsystem_wrapper.vds
# Journal file: C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mb_subsystem_wrapper.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7k325tffg900-2
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.cache/wt [current_project]
# set_property parent.project_path C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property board_part xilinx.com:kc705:part0:1.0 [current_project]
# add_files C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/mb_subsystem.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.3/data/ip'.
add_files: Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 305.715 ; gain = 121.621
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_0/mb_subsystem_microblaze_0_0.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_0/mb_subsystem_microblaze_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_dlmb_v10_0/mb_subsystem_dlmb_v10_0.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_dlmb_v10_0/mb_subsystem_dlmb_v10_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_ilmb_v10_1/mb_subsystem_ilmb_v10_1.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_ilmb_v10_1/mb_subsystem_ilmb_v10_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_dlmb_bram_if_cntlr_0/mb_subsystem_dlmb_bram_if_cntlr_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_ilmb_bram_if_cntlr_1/mb_subsystem_ilmb_bram_if_cntlr_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_lmb_bram_0/mb_subsystem_lmb_bram_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_axi_intc_0/mb_subsystem_microblaze_0_axi_intc_0.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_axi_intc_0/mb_subsystem_microblaze_0_axi_intc_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_axi_intc_0/mb_subsystem_microblaze_0_axi_intc_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mdm_1_0/mb_subsystem_mdm_1_0.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mdm_1_0/mb_subsystem_mdm_1_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_proc_sys_reset_1_0/mb_subsystem_proc_sys_reset_1_0_board.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_proc_sys_reset_1_0/mb_subsystem_proc_sys_reset_1_0.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_proc_sys_reset_1_0/mb_subsystem_proc_sys_reset_1_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_timer_0_0/mb_subsystem_axi_timer_0_0.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_timer_0_0/mb_subsystem_axi_timer_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_uartlite_0_0/mb_subsystem_axi_uartlite_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_uartlite_0_0/mb_subsystem_axi_uartlite_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_uartlite_0_0/mb_subsystem_axi_uartlite_0_0.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_bram_ctrl_0_0/mb_subsystem_axi_bram_ctrl_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_blk_mem_gen_0_1/mb_subsystem_blk_mem_gen_0_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/bd_0_eth_buf_0_board.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0_eth_buf_0.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0_eth_buf_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_board.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/bd_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/synth/mb_subsystem_axi_ethernet_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_dma_0/mb_subsystem_axi_ethernet_0_dma_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_dma_0/mb_subsystem_axi_ethernet_0_dma_0.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_dma_0/mb_subsystem_axi_ethernet_0_dma_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_clk_wiz_0_0/mb_subsystem_clk_wiz_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_clk_wiz_0_0/mb_subsystem_clk_wiz_0_0.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_clk_wiz_0_0/mb_subsystem_clk_wiz_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_xbar_1/mb_subsystem_xbar_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_xbar_0/mb_subsystem_xbar_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_s00_regslice_0/mb_subsystem_s00_regslice_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_s00_data_fifo_0/mb_subsystem_s00_data_fifo_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_s01_regslice_0/mb_subsystem_s01_regslice_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_s01_data_fifo_0/mb_subsystem_s01_data_fifo_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_s02_regslice_0/mb_subsystem_s02_regslice_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_s02_data_fifo_0/mb_subsystem_s02_data_fifo_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_s03_regslice_0/mb_subsystem_s03_regslice_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_s03_data_fifo_0/mb_subsystem_s03_data_fifo_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_s04_regslice_0/mb_subsystem_s04_regslice_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_s04_data_fifo_0/mb_subsystem_s04_data_fifo_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_m00_regslice_0/mb_subsystem_m00_regslice_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_m01_regslice_0/mb_subsystem_m01_regslice_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/mb_subsystem_ooc.xdc]
# set_property is_locked true [get_files C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/mb_subsystem.bd]
# read_verilog -library xil_defaultlib C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem_wrapper.v
# read_xdc C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/constrs_1/new/system.xdc
# set_property used_in_implementation false [get_files C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/constrs_1/new/system.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file mb_subsystem_wrapper.hwdef }
# synth_design -top mb_subsystem_wrapper -part xc7k325tffg900-2
Command: synth_design -top mb_subsystem_wrapper -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
WARNING: [Synth 8-2507] parameter declaration becomes local in tri_mode_ethernet_mac_v8_3_ipic_mux with formal parameter declaration list [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/axi_lite/tri_mode_ethernet_mac_v8_3_ipic_mux.v:185]
WARNING: [Synth 8-2507] parameter declaration becomes local in tri_mode_ethernet_mac_v8_3_ipic_mux with formal parameter declaration list [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/axi_lite/tri_mode_ethernet_mac_v8_3_ipic_mux.v:186]
WARNING: [Synth 8-2507] parameter declaration becomes local in tri_mode_ethernet_mac_v8_3_ipic_mux with formal parameter declaration list [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/axi_lite/tri_mode_ethernet_mac_v8_3_ipic_mux.v:187]
WARNING: [Synth 8-2507] parameter declaration becomes local in tri_mode_ethernet_mac_v8_3_ipic_mux with formal parameter declaration list [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/axi_lite/tri_mode_ethernet_mac_v8_3_ipic_mux.v:188]
WARNING: [Synth 8-2507] parameter declaration becomes local in tri_mode_ethernet_mac_v8_3_ipic_mux with formal parameter declaration list [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/axi_lite/tri_mode_ethernet_mac_v8_3_ipic_mux.v:189]
WARNING: [Synth 8-2507] parameter declaration becomes local in tri_mode_ethernet_mac_v8_3_ipic_mux with formal parameter declaration list [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/axi_lite/tri_mode_ethernet_mac_v8_3_ipic_mux.v:190]
WARNING: [Synth 8-2507] parameter declaration becomes local in tri_mode_ethernet_mac_v8_3_ipic_mux with formal parameter declaration list [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/axi_lite/tri_mode_ethernet_mac_v8_3_ipic_mux.v:191]
WARNING: [Synth 8-2507] parameter declaration becomes local in tri_mode_ethernet_mac_v8_3_ipic_mux with formal parameter declaration list [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/axi_lite/tri_mode_ethernet_mac_v8_3_ipic_mux.v:192]
WARNING: [Synth 8-2306] macro log2 redefined [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/axi_ipif/bd_0_eth_mac_0_address_decoder.v:110]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:07:41 ; elapsed = 00:08:02 . Memory (MB): peak = 386.996 ; gain = 228.164
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_wrapper' [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem' [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:1456]
INFO: [Synth 8-638] synthesizing module 'GND' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-256] done synthesizing module 'GND' (1#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-256] done synthesizing module 'VCC' (2#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_axi_bram_ctrl_0_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_bram_ctrl_0_0/synth/mb_subsystem_axi_bram_ctrl_0_0.vhd:115]
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/axi_bram_ctrl.vhd:123' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_bram_ctrl_0_0/synth/mb_subsystem_axi_bram_ctrl_0_0.vhd:269]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-638] synthesizing module 'full_axi' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/full_axi.vhd:626]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/wr_chnl.vhd:370]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (3#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/wr_chnl.vhd:2071]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_v4_0_SRL_FIFO' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/srl_fifo.vhd:133]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:3001' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/srl_fifo.vhd:230]
INFO: [Synth 8-638] synthesizing module 'FDR' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:3001]
INFO: [Synth 8-256] done synthesizing module 'FDR' (4#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:3001]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:16667]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (5#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:16667]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-638] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:35674]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (6#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:35674]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:3014]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (7#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:3014]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:34520]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (8#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:34520]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_v4_0_SRL_FIFO' (9#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/srl_fifo.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (10#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/rd_chnl.vhd:2014]
INFO: [Synth 8-4512] found unpartitioned construct node [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/rd_chnl.vhd:2795]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (11#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (12#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (13#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl__parameterized0' (14#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/219dce50/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_axi_bram_ctrl_0_0' (15#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_bram_ctrl_0_0/synth/mb_subsystem_axi_bram_ctrl_0_0.vhd:115]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_axi_ethernet_0_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/synth/mb_subsystem_axi_ethernet_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/hdl/bd_0.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_0_eth_buf_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0_eth_buf_0.vhd:166]
INFO: [Synth 8-3491] module 'axi_ethernet_buffer_v2_0' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:213' bound to instance 'U0' of component 'axi_ethernet_buffer_v2_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0_eth_buf_0.vhd:387]
INFO: [Synth 8-638] synthesizing module 'axi_ethernet_buffer_v2_0__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:395]
INFO: [Synth 8-3491] module 'actv_hi_pulse_clk_cross' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/actv_hi_pulse_clk_cross.vhd:149' bound to instance 'RXCLCLK2AXICLK_INTRPT0' of component 'actv_hi_pulse_clk_cross' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:659]
INFO: [Synth 8-638] synthesizing module 'actv_hi_pulse_clk_cross' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/actv_hi_pulse_clk_cross.vhd:161]
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:118' bound to instance 'data_sync' of component 'sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/actv_hi_pulse_clk_cross.vhd:204]
INFO: [Synth 8-638] synthesizing module 'sync_block__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:136]
INFO: [Synth 8-113] binding component instance 'data_sync0_i' to cell 'FDRE' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:172]
INFO: [Synth 8-113] binding component instance 'data_sync1_i' to cell 'FDRE' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:184]
INFO: [Synth 8-113] binding component instance 'data_sync2_i' to cell 'FDRE' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:196]
INFO: [Synth 8-113] binding component instance 'data_sync3_i' to cell 'FDRE' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:208]
INFO: [Synth 8-113] binding component instance 'data_sync4_i' to cell 'FDRE' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:220]
INFO: [Synth 8-113] binding component instance 'data_sync5_i' to cell 'FDRE' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:232]
INFO: [Synth 8-113] binding component instance 'data_sync6_i' to cell 'FDRE' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:244]
INFO: [Synth 8-113] binding component instance 'data_sync7_i' to cell 'FDRE' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'sync_block__parameterized0' (16#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'actv_hi_pulse_clk_cross' (17#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/actv_hi_pulse_clk_cross.vhd:161]
INFO: [Synth 8-3491] module 'actv_hi_pulse_clk_cross' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/actv_hi_pulse_clk_cross.vhd:149' bound to instance 'RXCLCLK2AXICLK_INTRPT1' of component 'actv_hi_pulse_clk_cross' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:669]
INFO: [Synth 8-3491] module 'actv_hi_pulse_clk_cross' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/actv_hi_pulse_clk_cross.vhd:149' bound to instance 'RXCLCLK2AXICLK_INTRPT2' of component 'actv_hi_pulse_clk_cross' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:679]
INFO: [Synth 8-3491] module 'reset_combiner' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/reset_combiner.vhd:173' bound to instance 'COMBINE_RESETS' of component 'reset_combiner' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:690]
INFO: [Synth 8-638] synthesizing module 'reset_combiner__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/reset_combiner.vhd:206]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/actv_hi_reset_clk_cross.vhd:143' bound to instance 'AXI_RESET_TO_RXCLIENT' of component 'actv_hi_reset_clk_cross' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/reset_combiner.vhd:408]
INFO: [Synth 8-638] synthesizing module 'actv_hi_reset_clk_cross' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/actv_hi_reset_clk_cross.vhd:158]
INFO: [Synth 8-3491] module 'sync_reset' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_reset.vhd:116' bound to instance 'ClkA_reset_inst' of component 'sync_reset' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/actv_hi_reset_clk_cross.vhd:168]
INFO: [Synth 8-638] synthesizing module 'sync_reset__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_reset.vhd:133]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_reset.vhd:134]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_reset.vhd:134]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_reset.vhd:135]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_reset.vhd:135]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_reset.vhd:136]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_reset.vhd:136]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_reset.vhd:137]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_reset.vhd:137]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_reset.vhd:138]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_reset.vhd:138]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_reset.vhd:139]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_reset.vhd:139]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_reset.vhd:140]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_reset.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'sync_reset__parameterized0' (18#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_reset.vhd:133]
INFO: [Synth 8-3491] module 'sync_reset' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_reset.vhd:116' bound to instance 'ClkB_reset_inst' of component 'sync_reset' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/actv_hi_reset_clk_cross.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'actv_hi_reset_clk_cross' (19#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/actv_hi_reset_clk_cross.vhd:158]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/actv_hi_reset_clk_cross.vhd:143' bound to instance 'AXI_RESET_TO_TXCLIENT' of component 'actv_hi_reset_clk_cross' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/reset_combiner.vhd:422]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/actv_hi_reset_clk_cross.vhd:143' bound to instance 'AXI_RESET_TO_GTX' of component 'actv_hi_reset_clk_cross' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/reset_combiner.vhd:436]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/actv_hi_reset_clk_cross.vhd:143' bound to instance 'AXI_RESET_TO_TXD_AXSTREAM' of component 'actv_hi_reset_clk_cross' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/reset_combiner.vhd:453]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/actv_hi_reset_clk_cross.vhd:143' bound to instance 'AXI_RESET_TO_TXC_AXSTREAM' of component 'actv_hi_reset_clk_cross' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/reset_combiner.vhd:467]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/actv_hi_reset_clk_cross.vhd:143' bound to instance 'AXI_RESET_TO_RXD_AXSTREAM' of component 'actv_hi_reset_clk_cross' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/reset_combiner.vhd:481]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/actv_hi_reset_clk_cross.vhd:143' bound to instance 'AXI_RESET_TO_RXS_AXSTREAM' of component 'actv_hi_reset_clk_cross' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/reset_combiner.vhd:495]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/actv_hi_reset_clk_cross.vhd:143' bound to instance 'TXD_AXSTREAM_TO_TXC_AXSTREAM' of component 'actv_hi_reset_clk_cross' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/reset_combiner.vhd:512]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/actv_hi_reset_clk_cross.vhd:143' bound to instance 'TXD_AXSTREAM_TO_RXD_AXSTREAM' of component 'actv_hi_reset_clk_cross' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/reset_combiner.vhd:525]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/actv_hi_reset_clk_cross.vhd:143' bound to instance 'TXD_AXSTREAM_TO_RXS_AXSTREAM' of component 'actv_hi_reset_clk_cross' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/reset_combiner.vhd:538]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/actv_hi_reset_clk_cross.vhd:143' bound to instance 'TXC_AXSTREAM_TO_RXD_AXSTREAM' of component 'actv_hi_reset_clk_cross' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/reset_combiner.vhd:554]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/actv_hi_reset_clk_cross.vhd:143' bound to instance 'TXC_AXSTREAM_TO_RXS_AXSTREAM' of component 'actv_hi_reset_clk_cross' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/reset_combiner.vhd:567]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/actv_hi_reset_clk_cross.vhd:143' bound to instance 'RXD_AXSTREAM_TO_RXS_AXSTREAM' of component 'actv_hi_reset_clk_cross' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/reset_combiner.vhd:583]
INFO: [Synth 8-256] done synthesizing module 'reset_combiner__parameterized0' (20#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/reset_combiner.vhd:206]
INFO: [Synth 8-3491] module 'registers' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/registers.vhd:172' bound to instance 'I_REGISTERS' of component 'registers' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:747]
INFO: [Synth 8-638] synthesizing module 'registers__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/registers.vhd:229]
INFO: [Synth 8-3491] module 'reg_cr' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/reg_cr.vhd:148' bound to instance 'CR_I' of component 'reg_cr' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/registers.vhd:439]
INFO: [Synth 8-638] synthesizing module 'reg_cr' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/reg_cr.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'reg_cr' (21#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/reg_cr.vhd:165]
INFO: [Synth 8-3491] module 'reg_tp' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/reg_tp.vhd:150' bound to instance 'TP_I' of component 'reg_tp' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/registers.vhd:452]
INFO: [Synth 8-638] synthesizing module 'reg_tp' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/reg_tp.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'reg_tp' (22#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/reg_tp.vhd:167]
INFO: [Synth 8-3491] module 'reg_ifgp' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/reg_ifgp.vhd:150' bound to instance 'IFGP_I' of component 'reg_ifgp' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/registers.vhd:465]
INFO: [Synth 8-638] synthesizing module 'reg_ifgp' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/reg_ifgp.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'reg_ifgp' (23#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/reg_ifgp.vhd:166]
INFO: [Synth 8-3491] module 'reg_is' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/reg_is.vhd:148' bound to instance 'IS_I' of component 'reg_is' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/registers.vhd:477]
INFO: [Synth 8-638] synthesizing module 'reg_is' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/reg_is.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'reg_is' (24#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/reg_is.vhd:165]
INFO: [Synth 8-3491] module 'reg_ip' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/reg_ip.vhd:148' bound to instance 'IP_I' of component 'reg_ip' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/registers.vhd:490]
INFO: [Synth 8-638] synthesizing module 'reg_ip' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/reg_ip.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'reg_ip' (25#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/reg_ip.vhd:165]
INFO: [Synth 8-3491] module 'reg_ie' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/reg_ie.vhd:148' bound to instance 'IE_I' of component 'reg_ie' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/registers.vhd:503]
INFO: [Synth 8-638] synthesizing module 'reg_ie' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/reg_ie.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'reg_ie' (26#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/reg_ie.vhd:164]
INFO: [Synth 8-3491] module 'reg_32b' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/reg_32b.vhd:150' bound to instance 'TTAG_I' of component 'reg_32b' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/registers.vhd:515]
INFO: [Synth 8-638] synthesizing module 'reg_32b' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/reg_32b.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'reg_32b' (27#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/reg_32b.vhd:167]
INFO: [Synth 8-3491] module 'reg_32b' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/reg_32b.vhd:150' bound to instance 'RTAG_I' of component 'reg_32b' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/registers.vhd:527]
INFO: [Synth 8-3491] module 'reg_32b' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/reg_32b.vhd:150' bound to instance 'UAWL_I' of component 'reg_32b' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/registers.vhd:539]
INFO: [Synth 8-3491] module 'reg_16bl' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/reg_16bl.vhd:150' bound to instance 'UAWU_I' of component 'reg_16bl' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/registers.vhd:551]
INFO: [Synth 8-638] synthesizing module 'reg_16bl' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/reg_16bl.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'reg_16bl' (28#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/reg_16bl.vhd:167]
INFO: [Synth 8-3491] module 'reg_32b' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/reg_32b.vhd:150' bound to instance 'TPID0_I' of component 'reg_32b' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/registers.vhd:563]
INFO: [Synth 8-3491] module 'reg_32b' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/reg_32b.vhd:150' bound to instance 'TPID1_I' of component 'reg_32b' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/registers.vhd:575]
INFO: [Synth 8-256] done synthesizing module 'registers__parameterized0' (29#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/registers/registers.vhd:229]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (30#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/slave_attachment.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (31#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (32#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-3491] module 'addr_response_shim' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/addr_response_shim.vhd:148' bound to instance 'I_ADDR_SHIM' of component 'addr_response_shim' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:922]
INFO: [Synth 8-638] synthesizing module 'addr_response_shim__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/addr_response_shim.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'addr_response_shim__parameterized0' (33#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/addr_response_shim.vhd:191]
INFO: [Synth 8-3491] module 'actv_hi_pulse_clk_cross' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/actv_hi_pulse_clk_cross.vhd:149' bound to instance 'gen_sample_rx_mac_config' of component 'actv_hi_pulse_clk_cross' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:980]
INFO: [Synth 8-3491] module 'actv_hi_pulse_clk_cross' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/actv_hi_pulse_clk_cross.vhd:149' bound to instance 'gen_sample_tx_mac_config' of component 'actv_hi_pulse_clk_cross' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:990]
INFO: [Synth 8-3491] module 'actv_hi_pulse_clk_cross' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/actv_hi_pulse_clk_cross.vhd:149' bound to instance 'gen_sample_axi_str_config' of component 'actv_hi_pulse_clk_cross' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:1000]
INFO: [Synth 8-3491] module 'bus_clk_cross' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/bus_clk_cross.vhd:145' bound to instance 'TAG_REG_CROSS_I' of component 'bus_clk_cross' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:1012]
INFO: [Synth 8-638] synthesizing module 'bus_clk_cross__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/bus_clk_cross.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'bus_clk_cross__parameterized0' (34#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/bus_clk_cross.vhd:158]
INFO: [Synth 8-3491] module 'bus_clk_cross' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/bus_clk_cross.vhd:145' bound to instance 'TPID0_REG_CROSS_I' of component 'bus_clk_cross' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:1024]
INFO: [Synth 8-3491] module 'bus_clk_cross' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/bus_clk_cross.vhd:145' bound to instance 'TPID1_REG_CROSS_I' of component 'bus_clk_cross' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:1036]
INFO: [Synth 8-3491] module 'bus_clk_cross' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/bus_clk_cross.vhd:145' bound to instance 'UAWL_REG_CROSS_I' of component 'bus_clk_cross' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:1048]
INFO: [Synth 8-3491] module 'bus_clk_cross' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/bus_clk_cross.vhd:145' bound to instance 'UAWU_REG_CROSS_I' of component 'bus_clk_cross' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:1060]
INFO: [Synth 8-638] synthesizing module 'bus_clk_cross__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/bus_clk_cross.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'bus_clk_cross__parameterized2' (34#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/bus_clk_cross.vhd:158]
INFO: [Synth 8-3491] module 'bus_clk_cross' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/bus_clk_cross.vhd:145' bound to instance 'RAF_REG_CROSS_I' of component 'bus_clk_cross' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:1072]
INFO: [Synth 8-638] synthesizing module 'bus_clk_cross__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/bus_clk_cross.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'bus_clk_cross__parameterized4' (34#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/bus_clk_cross.vhd:158]
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:118' bound to instance 'sync_pcspma_status' of component 'sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:1085]
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:118' bound to instance 'sync_pcspma_status' of component 'sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:1085]
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:118' bound to instance 'sync_pcspma_status' of component 'sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:1085]
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:118' bound to instance 'sync_pcspma_status' of component 'sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:1085]
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:118' bound to instance 'sync_pcspma_status' of component 'sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:1085]
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:118' bound to instance 'sync_pcspma_status' of component 'sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:1085]
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:118' bound to instance 'sync_pcspma_status' of component 'sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:1085]
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:118' bound to instance 'sync_pcspma_status' of component 'sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:1085]
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:118' bound to instance 'sync_pcspma_status' of component 'sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:1085]
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:118' bound to instance 'sync_pcspma_status' of component 'sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:1085]
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:118' bound to instance 'sync_pcspma_status' of component 'sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:1085]
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:118' bound to instance 'sync_pcspma_status' of component 'sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:1085]
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:118' bound to instance 'sync_pcspma_status' of component 'sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:1085]
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:118' bound to instance 'sync_pcspma_status' of component 'sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:1085]
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:118' bound to instance 'sync_pcspma_status' of component 'sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:1085]
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:118' bound to instance 'sync_pcspma_status' of component 'sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:1085]
INFO: [Synth 8-3491] module 'bus_and_enable_clk_cross' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/bus_and_enable_clk_cross.vhd:149' bound to instance 'TX_PAUSE_FRAME_CROSS_I' of component 'bus_and_enable_clk_cross' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:1198]
INFO: [Synth 8-638] synthesizing module 'bus_and_enable_clk_cross__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/bus_and_enable_clk_cross.vhd:168]
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:118' bound to instance 'data_sync' of component 'sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/bus_and_enable_clk_cross.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'bus_and_enable_clk_cross__parameterized0' (35#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/bus_and_enable_clk_cross.vhd:168]
INFO: [Synth 8-3491] module 'bus_clk_cross' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/bus_clk_cross.vhd:145' bound to instance 'TX_IFGP_CROSS_I' of component 'bus_clk_cross' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:1216]
INFO: [Synth 8-638] synthesizing module 'bus_clk_cross__parameterized6' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/bus_clk_cross.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'bus_clk_cross__parameterized6' (35#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/bus_clk_cross.vhd:158]
INFO: [Synth 8-3491] module 'actv_hi_pulse_clk_cross' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/actv_hi_pulse_clk_cross.vhd:149' bound to instance 'TXCLCLK2AXICLK_ISR_1' of component 'actv_hi_pulse_clk_cross' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:1229]
INFO: [Synth 8-3491] module 'actv_hi_pulse_clk_cross' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/actv_hi_pulse_clk_cross.vhd:149' bound to instance 'TXCLCLK2AXICLK_ISR_5' of component 'actv_hi_pulse_clk_cross' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:1240]
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:118' bound to instance 'RXCLCLK2AXICLK_ISR_6' of component 'sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:1251]
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:118' bound to instance 'CLK2AXICLK_ISR_7' of component 'sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:1260]
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:118' bound to instance 'TXCLCLK2AXICLK_ISR_8' of component 'sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:1269]
INFO: [Synth 8-3491] module 'actv_hi_reset_clk_cross' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/actv_hi_reset_clk_cross.vhd:143' bound to instance 'AXITX_2_TXCLIENT_FSM_GO' of component 'actv_hi_reset_clk_cross' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:1358]
INFO: [Synth 8-3491] module 'rx_if' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/rx_if/rx_if.vhd:240' bound to instance 'RCV_INTFCE_I' of component 'rx_if' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:1381]
INFO: [Synth 8-638] synthesizing module 'rx_if__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/rx_if/rx_if.vhd:319]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/rx_if/rx_if.vhd:544]
INFO: [Synth 8-3491] module 'rx_mem_if' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/rx_if/rx_mem_if.vhd:204' bound to instance 'RX_DP_MEM_IF_I' of component 'rx_mem_if' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/rx_if/rx_if.vhd:695]
INFO: [Synth 8-638] synthesizing module 'rx_mem_if__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/rx_if/rx_mem_if.vhd:247]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/lib_bmg_v1_0/hdl/src/vhdl/blk_mem_gen_wrapper.vhd:192]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (36#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_generic_cstr.vhd:451]
INFO: [Synth 8-638] synthesizing module 'bindec' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_bindec.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'bindec' (37#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_bindec.vhd:167]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:11843]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (38#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (39#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:11843]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (39#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (39#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:11843]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (39#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (39#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:11843]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (39#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (39#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:11843]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' (39#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized3' (39#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:11843]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' (39#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized4' (39#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized5' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:11843]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' (39#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized5' (39#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized6' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:11843]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' (39#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized6' (39#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_mux.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux' (40#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_mux.vhd:284]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_mux.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized0' (40#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_mux.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (41#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_generic_cstr.vhd:451]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (42#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (43#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (44#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2' (45#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper' (46#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/lib_bmg_v1_0/hdl/src/vhdl/blk_mem_gen_wrapper.vhd:192]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/lib_bmg_v1_0/hdl/src/vhdl/blk_mem_gen_wrapper.vhd:192]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (46#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_generic_cstr.vhd:451]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized7' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:11843]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' (46#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized7' (46#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized8' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:11843]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' (46#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized8' (46#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized9' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:11843]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' (46#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized9' (46#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized10' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:11843]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' (46#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized10' (46#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (46#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_generic_cstr.vhd:451]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (46#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (46#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' (46#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized0' (46#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper__parameterized0' (46#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/lib_bmg_v1_0/hdl/src/vhdl/blk_mem_gen_wrapper.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'rx_mem_if__parameterized0' (47#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/rx_if/rx_mem_if.vhd:247]
INFO: [Synth 8-3491] module 'rx_emac_if' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/rx_if/rx_emac_if.vhd:238' bound to instance 'RX_EMAC_IF_I' of component 'rx_emac_if' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/rx_if/rx_if.vhd:734]
INFO: [Synth 8-638] synthesizing module 'rx_emac_if__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/rx_if/rx_emac_if.vhd:314]
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:118' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/rx_if/rx_emac_if.vhd:2065]
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:118' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/rx_if/rx_emac_if.vhd:2065]
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:118' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/rx_if/rx_emac_if.vhd:2065]
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:118' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/rx_if/rx_emac_if.vhd:2065]
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:118' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/rx_if/rx_emac_if.vhd:2065]
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:118' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/rx_if/rx_emac_if.vhd:2065]
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:118' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/rx_if/rx_emac_if.vhd:2065]
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:118' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/rx_if/rx_emac_if.vhd:2065]
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:118' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/rx_if/rx_emac_if.vhd:2065]
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:118' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/rx_if/rx_emac_if.vhd:2065]
INFO: [Synth 8-3491] module 'sync_block' declared at 'c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/clk_cross/sync_block.vhd:118' bound to instance 'SYNC_RXS_LAST_READ_GRAY' of component 'sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/rx_if/rx_emac_if.vhd:2065]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net saveExtendedMulticastReject in module/entity rx_emac_if__parameterized0 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/rx_if/rx_emac_if.vhd:548]
WARNING: [Synth 8-3848] Net rxCsumVld in module/entity rx_emac_if__parameterized0 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/rx_if/rx_emac_if.vhd:544]
INFO: [Synth 8-256] done synthesizing module 'rx_emac_if__parameterized0' (48#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/rx_if/rx_emac_if.vhd:314]
INFO: [Synth 8-638] synthesizing module 'rx_axistream_if__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/rx_if/rx_axistream_if.vhd:289]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/rx_if/rx_axistream_if.vhd:666]
INFO: [Synth 8-638] synthesizing module 'basic_sfifo_fg__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/basic_sfifo_fg.vhd:203]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:228]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:229]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:231]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:232]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:234]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (49#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-638] synthesizing module 'input_blk' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (50#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'dmem' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/dmem.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'dmem' (51#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory' (52#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (53#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_ss.vhd:175]
INFO: [Synth 8-638] synthesizing module 'compare' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'compare' (54#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (55#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_ss.vhd:175]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_fwft.vhd:255]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_fwft.vhd:579]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_fwft.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (56#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-638] synthesizing module 'dc_ss_fwft' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/dc_ss_fwft.vhd:145]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (57#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'dc_ss_fwft' (58#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/dc_ss_fwft.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (59#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:231]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (60#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (61#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (62#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:231]
INFO: [Synth 8-638] synthesizing module 'output_blk' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (63#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (64#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (65#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (66#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0' (67#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'basic_sfifo_fg__parameterized0' (68#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/basic_sfifo_fg.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'rx_axistream_if__parameterized0' (69#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/rx_if/rx_axistream_if.vhd:289]
INFO: [Synth 8-256] done synthesizing module 'rx_if__parameterized0' (70#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/rx_if/rx_if.vhd:319]
INFO: [Synth 8-638] synthesizing module 'tx_if__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/tx_if/tx_if.vhd:232]
INFO: [Synth 8-638] synthesizing module 'tx_axistream_if__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/tx_if/tx_axistream_if.vhd:254]
INFO: [Synth 8-638] synthesizing module 'tx_csum_if__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/tx_if/tx_csum_if.vhd:232]
INFO: [Synth 8-638] synthesizing module 'tx_csum_full_if__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/tx_if/tx_csum_full_if.vhd:239]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/tx_if/tx_csum_full_if.vhd:609]
INFO: [Synth 8-638] synthesizing module 'tx_csum_full_calc_if__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/tx_if/tx_csum_full_calc_if.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'tx_csum_full_calc_if__parameterized0' (71#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/tx_if/tx_csum_full_calc_if.vhd:207]
INFO: [Synth 8-638] synthesizing module 'tx_csum_full_calc_if__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/tx_if/tx_csum_full_calc_if.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'tx_csum_full_calc_if__parameterized2' (71#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/tx_if/tx_csum_full_calc_if.vhd:207]
INFO: [Synth 8-638] synthesizing module 'tx_csum_full_fsm__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/tx_if/tx_csum_full_fsm.vhd:221]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/tx_if/tx_csum_full_fsm.vhd:388]
INFO: [Synth 8-256] done synthesizing module 'tx_csum_full_fsm__parameterized0' (72#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/tx_if/tx_csum_full_fsm.vhd:221]
INFO: [Synth 8-4471] merging register 'txc_we_reg' into 'Axi_Str_TxC_2_Mem_We_int_reg[0:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/tx_if/tx_csum_full_if.vhd:1065]
INFO: [Synth 8-256] done synthesizing module 'tx_csum_full_if__parameterized0' (73#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/tx_if/tx_csum_full_if.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'tx_csum_if__parameterized0' (74#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/tx_if/tx_csum_if.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'tx_axistream_if__parameterized0' (75#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/tx_if/tx_axistream_if.vhd:254]
INFO: [Synth 8-638] synthesizing module 'tx_mem_if__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/tx_if/tx_mem_if.vhd:239]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/lib_bmg_v1_0/hdl/src/vhdl/blk_mem_gen_wrapper.vhd:192]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized1' (75#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_generic_cstr.vhd:451]
INFO: [Synth 8-638] synthesizing module 'bindec__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_bindec.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'bindec__parameterized0' (75#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_bindec.vhd:167]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized11' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized11' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:11798]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:11843]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized11' (75#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized11' (75#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized12' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized12' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:11798]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:11843]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized12' (75#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized12' (75#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized13' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized13' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:11798]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:11843]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized13' (75#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized13' (75#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized14' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized14' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:11798]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:11843]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized14' (75#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized14' (75#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized15' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized15' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:11798]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:11843]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized15' (75#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized15' (75#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized16' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized16' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:11798]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:11843]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized16' (75#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized16' (75#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized17' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized17' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:11798]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:11843]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized17' (75#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized17' (75#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized18' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized18' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:11798]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:11843]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized18' (75#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized18' (75#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_mux.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized1' (75#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_mux.vhd:284]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_mux.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized2' (75#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_mux.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' (75#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_generic_cstr.vhd:451]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized1' (75#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized1' (75#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' (75#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized1' (75#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper__parameterized1' (75#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/lib_bmg_v1_0/hdl/src/vhdl/blk_mem_gen_wrapper.vhd:192]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/lib_bmg_v1_0/hdl/src/vhdl/blk_mem_gen_wrapper.vhd:192]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized2' (75#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_generic_cstr.vhd:451]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized19' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_init' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper_init.vhd:395]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper_init.vhd:10475]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper_init.vhd:10476]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper_init.vhd:10521]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_init' (76#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper_init.vhd:395]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized19' (76#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' (76#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_generic_cstr.vhd:451]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized2' (76#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized2' (76#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized2' (76#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized2' (76#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper__parameterized2' (76#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/lib_bmg_v1_0/hdl/src/vhdl/blk_mem_gen_wrapper.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'tx_mem_if__parameterized0' (77#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/tx_if/tx_mem_if.vhd:239]
INFO: [Synth 8-638] synthesizing module 'tx_emac_if__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/tx_if/tx_emac_if.vhd:234]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/tx_if/tx_emac_if.vhd:391]
INFO: [Synth 8-256] done synthesizing module 'tx_emac_if__parameterized0' (78#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/tx_if/tx_emac_if.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'tx_if__parameterized0' (79#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/tx_if/tx_if.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'axi_ethernet_buffer_v2_0__parameterized0' (80#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/axi_ethernet_buffer_v2_0.vhd:395]
INFO: [Synth 8-256] done synthesizing module 'bd_0_eth_buf_0' (81#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0_eth_buf_0.vhd:166]
WARNING: [Synth 8-350] instance 'eth_buf' of module 'bd_0_eth_buf_0' requires 102 connections, but only 97 given [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/hdl/bd_0.v:298]
INFO: [Synth 8-638] synthesizing module 'bd_0_eth_mac_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0.v:67]
INFO: [Synth 8-638] synthesizing module 'bd_0_eth_mac_0_support' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_support.v:66]
INFO: [Synth 8-638] synthesizing module 'bd_0_eth_mac_0_support_resets' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_support_resets.v:56]
INFO: [Synth 8-638] synthesizing module 'bd_0_eth_mac_0_block_reset_sync' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_0_eth_mac_0_block_reset_sync.v:66]
INFO: [Synth 8-638] synthesizing module 'FDPE' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:2954]
INFO: [Synth 8-256] done synthesizing module 'FDPE' (82#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:2954]
INFO: [Synth 8-256] done synthesizing module 'bd_0_eth_mac_0_block_reset_sync' (83#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_0_eth_mac_0_block_reset_sync.v:66]
INFO: [Synth 8-256] done synthesizing module 'bd_0_eth_mac_0_support_resets' (84#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_support_resets.v:56]
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:12244]
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (85#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:12244]
INFO: [Synth 8-638] synthesizing module 'bd_0_eth_mac_0_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_block.v:117]
INFO: [Synth 8-638] synthesizing module 'bd_0_eth_mac_0_tx_clk_gen' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_tx_clk_gen.v:61]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:10250]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (86#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:10250]
INFO: [Synth 8-638] synthesizing module 'BUFGMUX' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:695]
INFO: [Synth 8-256] done synthesizing module 'BUFGMUX' (87#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:695]
INFO: [Synth 8-256] done synthesizing module 'bd_0_eth_mac_0_tx_clk_gen' (88#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_tx_clk_gen.v:61]
INFO: [Synth 8-638] synthesizing module 'bd_0_eth_mac_0_block_sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_0_eth_mac_0_block_sync_block.v:63]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:3014]
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (88#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:3014]
INFO: [Synth 8-256] done synthesizing module 'bd_0_eth_mac_0_block_sync_block' (89#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_0_eth_mac_0_block_sync_block.v:63]
INFO: [Synth 8-638] synthesizing module 'bd_0_eth_mac_0_gmii_if' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_0_eth_mac_0_gmii_if.v:70]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:12928]
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (90#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:12928]
INFO: [Synth 8-638] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:17301]
INFO: [Synth 8-256] done synthesizing module 'OBUF' (91#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:17301]
INFO: [Synth 8-638] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:20624]
INFO: [Synth 8-256] done synthesizing module 'ODDR' (92#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:20624]
INFO: [Synth 8-638] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:820]
INFO: [Synth 8-256] done synthesizing module 'BUFIO' (93#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:820]
INFO: [Synth 8-638] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:873]
INFO: [Synth 8-256] done synthesizing module 'BUFR' (94#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:873]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:12256]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (95#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:12256]
INFO: [Synth 8-256] done synthesizing module 'bd_0_eth_mac_0_gmii_if' (96#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_0_eth_mac_0_gmii_if.v:70]
INFO: [Synth 8-638] synthesizing module 'bd_0_eth_mac_0_axi4_lite_ipif_wrapper' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/axi_ipif/bd_0_eth_mac_0_axi4_lite_ipif_wrapper.v:75]
INFO: [Synth 8-638] synthesizing module 'bd_0_eth_mac_0_axi_lite_ipif' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/axi_ipif/bd_0_eth_mac_0_axi_lite_ipif.v:135]
INFO: [Synth 8-638] synthesizing module 'bd_0_eth_mac_0_slave_attachment' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/axi_ipif/bd_0_eth_mac_0_slave_attachment.v:130]
INFO: [Synth 8-638] synthesizing module 'bd_0_eth_mac_0_address_decoder' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/axi_ipif/bd_0_eth_mac_0_address_decoder.v:112]
INFO: [Synth 8-256] done synthesizing module 'bd_0_eth_mac_0_address_decoder' (97#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/axi_ipif/bd_0_eth_mac_0_address_decoder.v:112]
INFO: [Synth 8-638] synthesizing module 'bd_0_eth_mac_0_counter_f' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/axi_ipif/bd_0_eth_mac_0_counter_f.v:101]
INFO: [Synth 8-256] done synthesizing module 'bd_0_eth_mac_0_counter_f' (98#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/axi_ipif/bd_0_eth_mac_0_counter_f.v:101]
INFO: [Synth 8-256] done synthesizing module 'bd_0_eth_mac_0_slave_attachment' (99#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/axi_ipif/bd_0_eth_mac_0_slave_attachment.v:130]
INFO: [Synth 8-256] done synthesizing module 'bd_0_eth_mac_0_axi_lite_ipif' (100#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/axi_ipif/bd_0_eth_mac_0_axi_lite_ipif.v:135]
INFO: [Synth 8-256] done synthesizing module 'bd_0_eth_mac_0_axi4_lite_ipif_wrapper' (101#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/axi_ipif/bd_0_eth_mac_0_axi4_lite_ipif_wrapper.v:75]
INFO: [Synth 8-638] synthesizing module 'bd_0_eth_mac_0_vector_decode' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_0_eth_mac_0_vector_decode.v:70]
INFO: [Synth 8-256] done synthesizing module 'bd_0_eth_mac_0_vector_decode' (102#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_0_eth_mac_0_vector_decode.v:70]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3.v:175]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_sync_reset' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/common/tri_mode_ethernet_mac_v8_3_sync_reset.vhd:139]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/common/tri_mode_ethernet_mac_v8_3_sync_reset.vhd:140]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/common/tri_mode_ethernet_mac_v8_3_sync_reset.vhd:140]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/common/tri_mode_ethernet_mac_v8_3_sync_reset.vhd:141]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/common/tri_mode_ethernet_mac_v8_3_sync_reset.vhd:141]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/common/tri_mode_ethernet_mac_v8_3_sync_reset.vhd:142]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/common/tri_mode_ethernet_mac_v8_3_sync_reset.vhd:142]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/common/tri_mode_ethernet_mac_v8_3_sync_reset.vhd:143]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/common/tri_mode_ethernet_mac_v8_3_sync_reset.vhd:143]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/common/tri_mode_ethernet_mac_v8_3_sync_reset.vhd:144]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/common/tri_mode_ethernet_mac_v8_3_sync_reset.vhd:144]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/common/tri_mode_ethernet_mac_v8_3_sync_reset.vhd:145]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/common/tri_mode_ethernet_mac_v8_3_sync_reset.vhd:145]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/common/tri_mode_ethernet_mac_v8_3_sync_reset.vhd:146]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/common/tri_mode_ethernet_mac_v8_3_sync_reset.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_sync_reset' (103#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/common/tri_mode_ethernet_mac_v8_3_sync_reset.vhd:139]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_gmii_mii_tx' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/gmii_mii/tri_mode_ethernet_mac_v8_3_gmii_mii_tx.v:130]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/gmii_mii/tri_mode_ethernet_mac_v8_3_gmii_mii_tx.v:160]
INFO: [Synth 8-4471] merging register 'hd_tieoff.force_quiet_reg' into 'hd_tieoff.extension_reg_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/gmii_mii/tri_mode_ethernet_mac_v8_3_gmii_mii_tx.v:588]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_gmii_mii_tx' (104#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/gmii_mii/tri_mode_ethernet_mac_v8_3_gmii_mii_tx.v:130]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_gmii_mii_rx' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/gmii_mii/tri_mode_ethernet_mac_v8_3_gmii_mii_rx.v:152]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_gmii_mii_rx' (105#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/gmii_mii/tri_mode_ethernet_mac_v8_3_gmii_mii_rx.v:152]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_ipic_mux' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/axi_lite/tri_mode_ethernet_mac_v8_3_ipic_mux.v:130]
INFO: [Synth 8-155] case statement is not full and has no default [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/axi_lite/tri_mode_ethernet_mac_v8_3_ipic_mux.v:312]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_ipic_mux' (106#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/axi_lite/tri_mode_ethernet_mac_v8_3_ipic_mux.v:130]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_tx_axi_intf' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/axi_strm/tri_mode_ethernet_mac_v8_3_tx_axi_intf.v:130]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_tx_axi_intf' (107#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/axi_strm/tri_mode_ethernet_mac_v8_3_tx_axi_intf.v:130]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_rx_axi_intf' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/axi_strm/tri_mode_ethernet_mac_v8_3_rx_axi_intf.v:122]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/axi_strm/tri_mode_ethernet_mac_v8_3_rx_axi_intf.v:191]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_rx_axi_intf' (108#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/axi_strm/tri_mode_ethernet_mac_v8_3_rx_axi_intf.v:122]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_control' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_control.v:124]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_rx_cntl' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_rx_cntl.v:123]
INFO: [Synth 8-3936] Found unconnected internal register 'data_valid_shift_reg' and it is trimmed from '9' to '8' bits. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_rx_cntl.v:272]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_rx_cntl' (109#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_rx_cntl.v:123]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_tx_cntl' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_tx_cntl.v:122]
INFO: [Synth 8-638] synthesizing module 'LUT4' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-256] done synthesizing module 'LUT4' (110#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized0' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized0' (110#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized1' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized1' (110#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized2' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized2' (110#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized3' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized3' (110#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_tx_cntl' (111#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_tx_cntl.v:122]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_pfc_tx_cntl' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_pfc_tx_cntl.v:121]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_pfc_tx_cntl.v:215]
INFO: [Synth 8-4471] merging register 'priority_fsm[1].pri_state_reg[1][2:0]' into 'priority_fsm[0].pri_state_reg[0][2:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_pfc_tx_cntl.v:368]
INFO: [Synth 8-4471] merging register 'priority_fsm[2].pri_state_reg[2][2:0]' into 'priority_fsm[0].pri_state_reg[0][2:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_pfc_tx_cntl.v:368]
INFO: [Synth 8-4471] merging register 'priority_fsm[3].pri_state_reg[3][2:0]' into 'priority_fsm[0].pri_state_reg[0][2:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_pfc_tx_cntl.v:368]
INFO: [Synth 8-4471] merging register 'priority_fsm[4].pri_state_reg[4][2:0]' into 'priority_fsm[0].pri_state_reg[0][2:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_pfc_tx_cntl.v:368]
INFO: [Synth 8-4471] merging register 'priority_fsm[5].pri_state_reg[5][2:0]' into 'priority_fsm[0].pri_state_reg[0][2:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_pfc_tx_cntl.v:368]
INFO: [Synth 8-4471] merging register 'priority_fsm[6].pri_state_reg[6][2:0]' into 'priority_fsm[0].pri_state_reg[0][2:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_pfc_tx_cntl.v:368]
INFO: [Synth 8-4471] merging register 'priority_fsm[7].pri_state_reg[7][2:0]' into 'priority_fsm[0].pri_state_reg[0][2:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_pfc_tx_cntl.v:368]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_pfc_tx_cntl' (112#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_pfc_tx_cntl.v:121]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_rx_sync_req' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_rx_sync_req.v:123]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_rx_sync_req' (113#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_rx_sync_req.v:123]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_tx_pause' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_tx_pause.v:129]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_sync_block' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/common/tri_mode_ethernet_mac_v8_3_sync_block.vhd:143]
INFO: [Synth 8-113] binding component instance 'data_sync_reg0' to cell 'FDRE' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/common/tri_mode_ethernet_mac_v8_3_sync_block.vhd:170]
INFO: [Synth 8-113] binding component instance 'data_sync_reg1' to cell 'FDRE' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/common/tri_mode_ethernet_mac_v8_3_sync_block.vhd:182]
INFO: [Synth 8-113] binding component instance 'data_sync_reg2' to cell 'FDRE' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/common/tri_mode_ethernet_mac_v8_3_sync_block.vhd:194]
INFO: [Synth 8-113] binding component instance 'data_sync_reg3' to cell 'FDRE' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/common/tri_mode_ethernet_mac_v8_3_sync_block.vhd:206]
INFO: [Synth 8-113] binding component instance 'data_sync_reg4' to cell 'FDRE' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/common/tri_mode_ethernet_mac_v8_3_sync_block.vhd:218]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_sync_block' (114#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/common/tri_mode_ethernet_mac_v8_3_sync_block.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_tx_pause' (115#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_tx_pause.v:129]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_control' (116#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_control.v:124]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_tx' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tx/tri_mode_ethernet_mac_v8_3_tx.vhd:221]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tx/tri_mode_ethernet_mac_v8_3_tx.vhd:279]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tx/tri_mode_ethernet_mac_v8_3_tx.vhd:293]
INFO: [Synth 8-638] synthesizing module 'TX_STATE_MACH__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tx/tx_state_mach.vhd:227]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tx/tx_state_mach.vhd:381]
INFO: [Synth 8-638] synthesizing module 'CRC32_8' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/common/crc32_8.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'CRC32_8' (117#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/common/crc32_8.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'TX_STATE_MACH__parameterized0' (118#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tx/tx_state_mach.vhd:227]
INFO: [Synth 8-113] binding component instance 'BYTECNTSRL' to cell 'SRL16E' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tx/tri_mode_ethernet_mac_v8_3_tx.vhd:753]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_tx' (119#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tx/tri_mode_ethernet_mac_v8_3_tx.vhd:221]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_rx' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/rx/tri_mode_ethernet_mac_v8_3_rx.vhd:224]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/rx/tri_mode_ethernet_mac_v8_3_rx.vhd:330]
INFO: [Synth 8-113] binding component instance 'DELAY_BROADCASTADDRESSMATCH' to cell 'SRL16E' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/rx/tri_mode_ethernet_mac_v8_3_rx.vhd:607]
INFO: [Synth 8-113] binding component instance 'DELAY_RXD' to cell 'SRL16E' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/rx/tri_mode_ethernet_mac_v8_3_rx.vhd:711]
INFO: [Synth 8-113] binding component instance 'DELAY_RXD' to cell 'SRL16E' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/rx/tri_mode_ethernet_mac_v8_3_rx.vhd:711]
INFO: [Synth 8-113] binding component instance 'DELAY_RXD' to cell 'SRL16E' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/rx/tri_mode_ethernet_mac_v8_3_rx.vhd:711]
INFO: [Synth 8-113] binding component instance 'DELAY_RXD' to cell 'SRL16E' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/rx/tri_mode_ethernet_mac_v8_3_rx.vhd:711]
INFO: [Synth 8-113] binding component instance 'DELAY_RXD' to cell 'SRL16E' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/rx/tri_mode_ethernet_mac_v8_3_rx.vhd:711]
INFO: [Synth 8-113] binding component instance 'DELAY_RXD' to cell 'SRL16E' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/rx/tri_mode_ethernet_mac_v8_3_rx.vhd:711]
INFO: [Synth 8-113] binding component instance 'DELAY_RXD' to cell 'SRL16E' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/rx/tri_mode_ethernet_mac_v8_3_rx.vhd:711]
INFO: [Synth 8-113] binding component instance 'DELAY_RXD' to cell 'SRL16E' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/rx/tri_mode_ethernet_mac_v8_3_rx.vhd:711]
INFO: [Synth 8-113] binding component instance 'DELAY_RX_DV1' to cell 'SRL16E' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/rx/tri_mode_ethernet_mac_v8_3_rx.vhd:728]
INFO: [Synth 8-113] binding component instance 'DELAY_RX_DV2' to cell 'SRL16E' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/rx/tri_mode_ethernet_mac_v8_3_rx.vhd:741]
INFO: [Synth 8-113] binding component instance 'DELAY_RX_ERR' to cell 'SRL16E' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/rx/tri_mode_ethernet_mac_v8_3_rx.vhd:755]
INFO: [Synth 8-638] synthesizing module 'STATE_MACHINES' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/rx/state_machines.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'STATE_MACHINES' (120#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/rx/state_machines.vhd:178]
INFO: [Synth 8-638] synthesizing module 'DECODE_FRAME' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/rx/decode_frame.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'DECODE_FRAME' (121#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/rx/decode_frame.vhd:189]
INFO: [Synth 8-638] synthesizing module 'PARAM_CHECK__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/rx/param_check.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'PARAM_CHECK__parameterized0' (122#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/rx/param_check.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_rx' (123#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/rx/tri_mode_ethernet_mac_v8_3_rx.vhd:224]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_management' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/man/tri_mode_ethernet_mac_v8_3_management.v:122]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_config' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/man/tri_mode_ethernet_mac_v8_3_config.v:123]
INFO: [Synth 8-4471] merging register 'pause_quanta_bus_reg[31:0]' into 'read_data_reg[31:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/man/tri_mode_ethernet_mac_v8_3_config.v:648]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_config' (124#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/man/tri_mode_ethernet_mac_v8_3_config.v:123]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_miim' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/man/tri_mode_ethernet_mac_v8_3_miim.v:121]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_miim' (125#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/man/tri_mode_ethernet_mac_v8_3_miim.v:121]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_management' (126#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/man/tri_mode_ethernet_mac_v8_3_management.v:122]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_int_ctrl' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/interrupt/tri_mode_ethernet_mac_v8_3_int_ctrl.v:125]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_int_ctrl' (127#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/interrupt/tri_mode_ethernet_mac_v8_3_int_ctrl.v:125]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_statistics_core' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:207]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:354]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'pre_accumulator' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/pre_accumulator.vhd:173]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_sync_reset__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/common/tri_mode_ethernet_mac_v8_3_sync_reset.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_sync_reset__parameterized1' (127#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/common/tri_mode_ethernet_mac_v8_3_sync_reset.vhd:139]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_sync_block__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/common/tri_mode_ethernet_mac_v8_3_sync_block.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_sync_block__parameterized1' (127#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/common/tri_mode_ethernet_mac_v8_3_sync_block.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'pre_accumulator' (128#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/pre_accumulator.vhd:173]
INFO: [Synth 8-638] synthesizing module 'increment_controller' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/increment_controller.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'increment_controller' (129#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/increment_controller.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_statistics_core' (130#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/stats/tri_mode_ethernet_mac_v8_3_statistics_core.vhd:207]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_addr_filter_wrap' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/af/tri_mode_ethernet_mac_v8_3_addr_filter_wrap.v:126]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_addr_filter' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/af/tri_mode_ethernet_mac_v8_3_addr_filter.v:127]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_3_addr_compare' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/af/tri_mode_ethernet_mac_v8_3_addr_compare.v:132]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D__parameterized1' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:28398]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D__parameterized1' (131#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:28398]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D__parameterized2' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:28398]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D__parameterized2' (131#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:28398]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_addr_compare' (132#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/af/tri_mode_ethernet_mac_v8_3_addr_compare.v:132]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:28398]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D' (132#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:28398]
INFO: [Synth 8-638] synthesizing module 'LUT3' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-256] done synthesizing module 'LUT3' (133#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized0' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized0' (133#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized1' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized1' (133#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized2' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized2' (133#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_addr_filter' (134#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/af/tri_mode_ethernet_mac_v8_3_addr_filter.v:127]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3_addr_filter_wrap' (135#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/af/tri_mode_ethernet_mac_v8_3_addr_filter_wrap.v:126]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_3' (136#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/tri_mode_ethernet_mac_v8_3.v:175]
INFO: [Synth 8-256] done synthesizing module 'bd_0_eth_mac_0_block' (137#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_block.v:117]
INFO: [Synth 8-256] done synthesizing module 'bd_0_eth_mac_0_support' (138#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_support.v:66]
INFO: [Synth 8-256] done synthesizing module 'bd_0_eth_mac_0' (139#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0.v:67]
WARNING: [Synth 8-350] instance 'eth_mac' of module 'bd_0_eth_mac_0' requires 60 connections, but only 55 given [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/hdl/bd_0.v:396]
INFO: [Synth 8-256] done synthesizing module 'bd_0' (140#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/hdl/bd_0.v:13]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_axi_ethernet_0_0' (141#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/synth/mb_subsystem_axi_ethernet_0_0.v:57]
WARNING: [Synth 8-350] instance 'axi_ethernet_0' of module 'mb_subsystem_axi_ethernet_0_0' requires 60 connections, but only 59 given [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:2007]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_axi_ethernet_0_dma_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_dma_0/synth/mb_subsystem_axi_ethernet_0_dma_0.vhd:170]
INFO: [Synth 8-638] synthesizing module 'axi_dma__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:192]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:193]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (142#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:148]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:110]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:112]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:114]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:116]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:118]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (143#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (144#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:144]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.awready_i_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:225]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rdy1_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:354]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.arvalid_re_d1_reg' into 'arready_i_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (145#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:144]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (146#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register.vhd:158]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register_s2mm.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (147#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register_s2mm.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (148#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_sg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg.vhd:401]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_mngr' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_sm' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_sm.vhd:180]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_sm.vhd:259]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_sm.vhd:262]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_sm.vhd:268]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_sm.vhd:269]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_sm.vhd:312]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_sm' (149#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_sm.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_pntr' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:154]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:179]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_pntr' (150#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:154]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_cmdsts_if' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_cmdsts_if' (151#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_mngr' (152#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_q_mngr' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:220]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:295]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:295]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:298]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:298]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:301]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:306]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_queue' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_queue.vhd:197]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_queue.vhd:261]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_queue.vhd:291]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_queue.vhd:292]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_queue.vhd:300]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_queue.vhd:304]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_queue.vhd:322]
INFO: [Synth 8-638] synthesizing module 'axi_sg_cntrl_strm' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_cntrl_strm.vhd:130]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (152#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (152#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (152#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (152#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_ss.vhd:175]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized0' (152#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (152#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_ss.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (152#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:231]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (152#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (152#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (152#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:231]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (152#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (152#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (152#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized0' (152#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (152#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (153#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_cntrl_strm' (154#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_cntrl_strm.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_queue' (155#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_queue.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_q_mngr' (156#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:220]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_mngr' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_mngr.vhd:173]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_sm' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_sm.vhd:167]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_sm.vhd:233]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_sm.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_sm' (157#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_sm.vhd:167]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_cmdsts_if' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_cmdsts_if.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_cmdsts_if' (158#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_cmdsts_if.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_mngr' (159#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_mngr.vhd:173]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_q_mngr' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_q_mngr.vhd:208]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_queue' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_queue.vhd:192]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_queue.vhd:329]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_queue.vhd:330]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_queue.vhd:331]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_queue.vhd:332]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_queue.vhd:345]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_queue.vhd:349]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (160#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (161#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (162#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (163#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_queue' (164#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_queue.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_q_mngr' (165#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_q_mngr.vhd:208]
INFO: [Synth 8-638] synthesizing module 'axi_sg_intrpt' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_intrpt.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_intrpt' (166#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_intrpt.vhd:136]
INFO: [Synth 8-638] synthesizing module 'axi_sg_datamover' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_datamover.vhd:516]
INFO: [Synth 8-638] synthesizing module 'axi_sg_mm2s_basic_wrap' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_mm2s_basic_wrap.vhd:301]
INFO: [Synth 8-638] synthesizing module 'axi_sg_reset' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_reset.vhd:149]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_reset.vhd:183]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_reset.vhd:186]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_reset.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_reset' (167#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_reset.vhd:149]
INFO: [Synth 8-638] synthesizing module 'axi_sg_cmd_status' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_cmd_status.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo' (168#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized0' (168#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_cmd_status' (169#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_cmd_status.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rd_status_cntl' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_rd_status_cntl.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rd_status_cntl' (170#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_rd_status_cntl.vhd:189]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_scc.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc' (171#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_scc.vhd:226]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_addr_cntl.vhd:342]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_addr_cntl.vhd:348]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl' (172#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rddata_cntl' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_rddata_cntl.vhd:365]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rddata_cntl' (173#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_rddata_cntl.vhd:365]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_mm2s_basic_wrap' (174#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_mm2s_basic_wrap.vhd:301]
INFO: [Synth 8-638] synthesizing module 'axi_sg_s2mm_basic_wrap' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_s2mm_basic_wrap.vhd:306]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wr_status_cntl' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_wr_status_cntl.vhd:251]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (174#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (174#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (174#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (174#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized1' (174#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (174#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (174#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (174#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized2' (174#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wr_status_cntl' (175#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_wr_status_cntl.vhd:251]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc_wr' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_scc_wr.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc_wr' (176#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_scc_wr.vhd:226]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl__parameterized0' (176#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wrdata_cntl' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wrdata_cntl' (177#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_s2mm_basic_wrap' (178#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_s2mm_basic_wrap.vhd:306]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_datamover' (179#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_datamover.vhd:516]
INFO: [Synth 8-256] done synthesizing module 'axi_sg' (180#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg.vhd:401]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:274]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:281]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:282]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:283]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sm' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sm.vhd:136]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sm.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sm' (181#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sm.vhd:136]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sg_if' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sg_if.vhd:214]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (181#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (181#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (181#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sg_if' (182#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sg_if.vhd:214]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (183#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (184#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (185#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (186#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:284]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:285]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:293]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:294]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:295]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sm' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sm.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sm' (187#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sm.vhd:155]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sg_if' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sg_if' (188#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd:235]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (189#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (190#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd:108]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_strm' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sts_strm.vhd:140]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (190#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (190#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (190#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_strm' (191#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sts_strm.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (192#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover.vhd:527]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_reset.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_reset.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_reset.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (193#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (194#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (194#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (195#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (196#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (197#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (197#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (198#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:341]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:347]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (199#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (200#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (201#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (201#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (201#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (201#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (201#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (201#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (201#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized3' (201#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_generic_cstr.vhd:451]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized20' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized19' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:10373]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized19' (201#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized20' (201#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized3' (201#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_generic_cstr.vhd:451]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized3' (201#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized3' (201#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized3' (201#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized4' (201#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (201#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'dc_ss' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/dc_ss.vhd:152]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized0' (201#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'dc_ss' (202#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/dc_ss.vhd:152]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_handshaking_flags.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (203#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_handshaking_flags.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized1' (203#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:231]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/wr_handshaking_flags.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (204#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/wr_handshaking_flags.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (204#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:231]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (204#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (204#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (204#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized1' (204#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized1' (204#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (204#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (205#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (206#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_dre' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:130]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1932]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux2_1_x_n' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:106]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux2_1_x_n' (207#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux4_1_x_n' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:109]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux4_1_x_n' (208#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:109]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:2161]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:2208]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:2255]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_dre' (209#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:130]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_skid_buf.vhd:138]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_skid_buf.vhd:139]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_skid_buf.vhd:141]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_skid_buf.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (210#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (211#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (211#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (211#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (212#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc__parameterized0' (212#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (212#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (212#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (212#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (212#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_dre' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:143]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1966]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:2194]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:2241]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:2288]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_dre' (213#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:143]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:429]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:152]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:153]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:155]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:177]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:178]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:179]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:180]
INFO: [Common 17-14] Message 'Synth 8-4472' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (214#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (215#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (216#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (216#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (216#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (216#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (216#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (217#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:757]
INFO: [Synth 8-4471] merging register 'sig_sm_pop_cmd_fifo_reg' into 'sig_sm_ld_dre_cmd_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:573]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (218#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_sf' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_wr_sf.vhd:232]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (218#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized6' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized4' (218#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_generic_cstr.vhd:451]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized21' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized20' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:9444]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized20' (218#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized21' (218#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized4' (218#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_generic_cstr.vhd:451]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized4' (218#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized4' (218#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized4' (218#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized6' (218#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (218#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (218#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (218#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (218#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized2' (218#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized2' (218#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (218#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (218#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (218#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (218#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (218#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_sf' (219#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_wr_sf.vhd:232]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (219#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (220#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (221#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (222#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (223#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (224#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover.vhd:527]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma__parameterized0 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:913]
INFO: [Synth 8-256] done synthesizing module 'axi_dma__parameterized0' (225#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_axi_ethernet_0_dma_0' (226#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_dma_0/synth/mb_subsystem_axi_ethernet_0_dma_0.vhd:170]
WARNING: [Synth 8-350] instance 'axi_ethernet_0_dma' of module 'mb_subsystem_axi_ethernet_0_dma_0' requires 106 connections, but only 105 given [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:2067]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_axi_mem_intercon_1' [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:2799]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1GJPW6P' [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:12]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_m00_regslice_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_m00_regslice_0/synth/mb_subsystem_m00_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (227#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (228#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (228#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (228#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (228#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (229#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (230#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_m00_regslice_0' (231#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_m00_regslice_0/synth/mb_subsystem_m00_regslice_0.v:57]
WARNING: [Synth 8-350] instance 'm00_regslice' of module 'mb_subsystem_m00_regslice_0' requires 80 connections, but only 78 given [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:331]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1GJPW6P' (232#1) [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:12]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1B903JL' [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:544]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_m01_regslice_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_m01_regslice_0/synth/mb_subsystem_m01_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_m01_regslice_0' (233#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_m01_regslice_0/synth/mb_subsystem_m01_regslice_0.v:57]
WARNING: [Synth 8-350] instance 'm01_regslice' of module 'mb_subsystem_m01_regslice_0' requires 80 connections, but only 76 given [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:855]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1B903JL' (234#1) [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:544]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_18GFZZ6' [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:5358]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_s00_data_fifo_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_s00_data_fifo_0/synth/mb_subsystem_s00_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized1' (234#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized3' (234#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized1' (234#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (234#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized1' (234#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_ss.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized1' (234#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_ss.vhd:175]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/rd_pe_ss.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss' (235#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/rd_pe_ss.vhd:172]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_fwft.vhd:255]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_fwft.vhd:579]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_fwft.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (235#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized2' (235#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:231]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (235#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized1' (235#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/wr_pf_ss.vhd:175]
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/wr_pf_ss.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss' (236#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/wr_pf_ss.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized2' (236#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:231]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized3' (236#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized3' (236#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized3' (236#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'axi_reg_slice' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/axi_reg_slice.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_reg_slice' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/axi_reg_slice.vhd:153]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized2' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized4' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized8' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized5' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized5' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized5' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized5' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized5' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_generic_cstr.vhd:451]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized22' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized21' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:10373]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized21' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized22' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized5' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_generic_cstr.vhd:451]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized5' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized5' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized5' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized5' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized8' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized4' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized2' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_ss.vhd:175]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized1' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized2' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_ss.vhd:175]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/rd_pe_ss.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss__parameterized0' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/rd_pe_ss.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized3' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:231]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized2' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized2' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/wr_pf_ss.vhd:175]
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss__parameterized0 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/wr_pf_ss.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss__parameterized0' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/wr_pf_ss.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized3' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:231]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized4' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized4' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized4' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized5' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized5' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized5' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized5' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized5' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized10' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized6' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized6' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized6' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized6' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized6' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_generic_cstr.vhd:451]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized23' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized22' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:10373]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized22' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized23' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized6' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_generic_cstr.vhd:451]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized6' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized6' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized6' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized6' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized10' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized5' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized5' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized5' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized5' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized5' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized3' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized3' (237#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo' (238#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_s00_data_fifo_0' (239#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_s00_data_fifo_0/synth/mb_subsystem_s00_data_fifo_0.v:57]
WARNING: [Synth 8-350] instance 's00_data_fifo' of module 'mb_subsystem_s00_data_fifo_0' requires 72 connections, but only 70 given [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:5679]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_s00_regslice_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_s00_regslice_0/synth/mb_subsystem_s00_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (239#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (239#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (239#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (239#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (239#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (239#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_s00_regslice_0' (240#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_s00_regslice_0/synth/mb_subsystem_s00_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_18GFZZ6' (241#1) [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:5358]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1ESMO0Y' [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:5971]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_s01_data_fifo_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_s01_data_fifo_0/synth/mb_subsystem_s01_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized4' (241#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized4' (241#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo__parameterized0' (241#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_s01_data_fifo_0' (242#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_s01_data_fifo_0/synth/mb_subsystem_s01_data_fifo_0.v:57]
WARNING: [Synth 8-350] instance 's01_data_fifo' of module 'mb_subsystem_s01_data_fifo_0' requires 34 connections, but only 33 given [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:6129]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_s01_regslice_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_s01_regslice_0/synth/mb_subsystem_s01_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (242#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (242#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' (242#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' (242#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_s01_regslice_0' (243#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_s01_regslice_0/synth/mb_subsystem_s01_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1ESMO0Y' (244#1) [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:5971]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_13IIEZM' [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:6200]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_s02_data_fifo_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_s02_data_fifo_0/synth/mb_subsystem_s02_data_fifo_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_s02_data_fifo_0' (245#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_s02_data_fifo_0/synth/mb_subsystem_s02_data_fifo_0.v:57]
WARNING: [Synth 8-350] instance 's02_data_fifo' of module 'mb_subsystem_s02_data_fifo_0' requires 72 connections, but only 70 given [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:6505]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_s02_regslice_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_s02_regslice_0/synth/mb_subsystem_s02_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_s02_regslice_0' (246#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_s02_regslice_0/synth/mb_subsystem_s02_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_13IIEZM' (247#1) [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:6200]
INFO: [Synth 8-638] synthesizing module 's03_couplers_imp_16IT9CY' [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:6651]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_s03_data_fifo_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_s03_data_fifo_0/synth/mb_subsystem_s03_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized5' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized5' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized5' (247#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized5' (247#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo__parameterized1' (247#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_s03_data_fifo_0' (248#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_s03_data_fifo_0/synth/mb_subsystem_s03_data_fifo_0.v:57]
WARNING: [Synth 8-350] instance 's03_data_fifo' of module 'mb_subsystem_s03_data_fifo_0' requires 40 connections, but only 39 given [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:6828]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_s03_regslice_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_s03_regslice_0/synth/mb_subsystem_s03_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' (248#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' (248#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_s03_regslice_0' (249#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_s03_regslice_0/synth/mb_subsystem_s03_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's03_couplers_imp_16IT9CY' (250#1) [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:6651]
INFO: [Synth 8-638] synthesizing module 's04_couplers_imp_1Y33GF6' [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:6911]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_s04_data_fifo_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_s04_data_fifo_0/synth/mb_subsystem_s04_data_fifo_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_s04_data_fifo_0' (251#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_s04_data_fifo_0/synth/mb_subsystem_s04_data_fifo_0.v:57]
WARNING: [Synth 8-350] instance 's04_data_fifo' of module 'mb_subsystem_s04_data_fifo_0' requires 34 connections, but only 33 given [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:7061]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_s04_regslice_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_s04_regslice_0/synth/mb_subsystem_s04_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_s04_regslice_0' (252#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_s04_regslice_0/synth/mb_subsystem_s04_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's04_couplers_imp_1Y33GF6' (253#1) [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:6911]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_xbar_1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_xbar_1/synth/mb_subsystem_xbar_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (254#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (255#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (255#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (256#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (257#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:34670]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (258#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:34670]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' (259#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' (260#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor' (261#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (261#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_nto1_mux' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_nto1_mux.v:60]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_nto1_mux' (262#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_nto1_mux.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' (262#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' (262#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' (262#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (263#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized1' (263#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' (264#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router' (265#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized2' (265#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' (265#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' (265#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' (265#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized3' (265#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized3' (265#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' (265#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized0' (265#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized4' (265#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized5' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized5' (265#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' (265#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' (265#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' (265#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (265#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux' (266#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized2' (266#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' (266#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' (266#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' (266#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' (266#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized2' (266#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2' (266#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' (266#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized3' (266#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/8fcce8a1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (266#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' (266#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '5' bits. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter' (267#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (268#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar' (269#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (270#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_xbar_1' (271#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_xbar_1/synth/mb_subsystem_xbar_1.v:57]
WARNING: [Synth 8-689] width (4) of port connection 's_axi_awready' does not match port width (5) of module 'mb_subsystem_xbar_1' [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:4251]
WARNING: [Synth 8-689] width (8) of port connection 's_axi_bresp' does not match port width (10) of module 'mb_subsystem_xbar_1' [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:4255]
WARNING: [Synth 8-689] width (4) of port connection 's_axi_bvalid' does not match port width (5) of module 'mb_subsystem_xbar_1' [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:4256]
WARNING: [Synth 8-689] width (4) of port connection 's_axi_wready' does not match port width (5) of module 'mb_subsystem_xbar_1' [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:4264]
WARNING: [Synth 8-350] instance 'xbar' of module 'mb_subsystem_xbar_1' requires 78 connections, but only 76 given [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:4190]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_axi_mem_intercon_1' (272#1) [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:2799]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_axi_timer_0_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_timer_0_0/synth/mb_subsystem_axi_timer_0_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'axi_timer__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/axi_timer.vhd:222]
INFO: [Synth 8-638] synthesizing module 'tc_core' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/tc_core.vhd:191]
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:166]
INFO: [Synth 8-638] synthesizing module 'MUXCY' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:16642]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (273#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:16642]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (274#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:166]
INFO: [Synth 8-638] synthesizing module 'count_module' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:147]
INFO: [Synth 8-638] synthesizing module 'counter_f' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/counter_f.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'counter_f' (275#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/counter_f.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'count_module' (276#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:147]
INFO: [Synth 8-638] synthesizing module 'timer_control' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'timer_control' (277#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'tc_core' (278#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/tc_core.vhd:191]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (279#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (279#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (279#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (279#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (279#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (279#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (279#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (279#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (279#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/slave_attachment.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (279#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (279#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'axi_timer__parameterized0' (280#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/axi_timer.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_axi_timer_0_0' (281#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_timer_0_0/synth/mb_subsystem_axi_timer_0_0.vhd:90]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'mb_subsystem_axi_timer_0_0' requires 26 connections, but only 23 given [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:2368]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_axi_uartlite_0_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_uartlite_0_0/synth/mb_subsystem_axi_uartlite_0_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/df918916/hdl/src/vhdl/axi_uartlite.vhd:220]
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/df918916/hdl/src/vhdl/uartlite_core.vhd:162]
INFO: [Synth 8-638] synthesizing module 'baudrate' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/df918916/hdl/src/vhdl/baudrate.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'baudrate' (282#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/df918916/hdl/src/vhdl/baudrate.vhd:124]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/df918916/hdl/src/vhdl/uartlite_core.vhd:428]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/df918916/hdl/src/vhdl/uartlite_rx.vhd:161]
INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/df918916/hdl/src/vhdl/dynshreg_i_f.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f' (283#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/df918916/hdl/src/vhdl/dynshreg_i_f.vhd:168]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized8' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized8' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized8' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized8' (283#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized8' (283#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized8' (283#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (284#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/df918916/hdl/src/vhdl/uartlite_rx.vhd:161]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/df918916/hdl/src/vhdl/uartlite_tx.vhd:151]
INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/df918916/hdl/src/vhdl/dynshreg_i_f.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f__parameterized0' (284#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/df918916/hdl/src/vhdl/dynshreg_i_f.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (285#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/df918916/hdl/src/vhdl/uartlite_tx.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (286#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/df918916/hdl/src/vhdl/uartlite_core.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (286#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (286#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (286#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (286#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (286#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/slave_attachment.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (286#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (286#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite__parameterized0' (287#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/df918916/hdl/src/vhdl/axi_uartlite.vhd:220]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_axi_uartlite_0_0' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_uartlite_0_0/synth/mb_subsystem_axi_uartlite_0_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_blk_mem_gen_0_1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_blk_mem_gen_0_1/synth/mb_subsystem_blk_mem_gen_0_1.vhd:78]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized12' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized7' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized7' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized7' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized7' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized7' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_generic_cstr.vhd:451]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized24' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized23' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized23' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized24' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized25' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized24' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized24' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized25' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized26' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized25' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized25' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized26' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized27' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized26' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized26' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized27' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized28' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized27' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized27' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized28' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized29' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized28' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized28' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized29' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized30' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized29' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized29' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized30' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized31' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized30' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized30' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized31' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized32' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized31' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized31' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized32' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized33' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized32' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized32' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized33' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized34' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized33' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized33' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized34' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized35' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized34' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized34' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized35' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized36' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized35' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized35' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized36' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized37' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized36' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized36' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized37' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized38' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized37' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized37' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized38' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized39' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized38' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized38' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized39' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_mux.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized3' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_mux.vhd:284]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_mux.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized4' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_mux.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized7' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_generic_cstr.vhd:451]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized7' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized7' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized7' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized7' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized12' (288#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_blk_mem_gen_0_1' (289#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_blk_mem_gen_0_1/synth/mb_subsystem_blk_mem_gen_0_1.vhd:78]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (32) of module 'mb_subsystem_blk_mem_gen_0_1' [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:2416]
WARNING: [Synth 8-689] width (16) of port connection 'addrb' does not match port width (32) of module 'mb_subsystem_blk_mem_gen_0_1' [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:2417]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_clk_wiz_0_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_clk_wiz_0_0/mb_subsystem_clk_wiz_0_0.v:69]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_clk_wiz_0_0_clk_wiz' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_clk_wiz_0_0/mb_subsystem_clk_wiz_0_0_clk_wiz.v:67]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (290#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15990]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (291#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15990]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_clk_wiz_0_0_clk_wiz' (292#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_clk_wiz_0_0/mb_subsystem_clk_wiz_0_0_clk_wiz.v:67]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_clk_wiz_0_0' (293#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_clk_wiz_0_0/mb_subsystem_clk_wiz_0_0.v:69]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'mb_subsystem_clk_wiz_0_0' requires 4 connections, but only 3 given [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:2430]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_mdm_1_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mdm_1_0/synth/mb_subsystem_mdm_1_0.vhd:73]
INFO: [Synth 8-638] synthesizing module 'MDM__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/d2b6f3fa/hdl/vhdl/mdm.vhd:1196]
INFO: [Synth 8-638] synthesizing module 'MDM_Core__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/d2b6f3fa/hdl/vhdl/mdm_core.vhd:782]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/d2b6f3fa/hdl/vhdl/jtag_control.vhd:349]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL__parameterized0' (294#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/d2b6f3fa/hdl/vhdl/jtag_control.vhd:349]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core__parameterized0' (295#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/d2b6f3fa/hdl/vhdl/mdm_core.vhd:782]
INFO: [Synth 8-256] done synthesizing module 'MDM__parameterized0' (296#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/d2b6f3fa/hdl/vhdl/mdm.vhd:1196]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_mdm_1_0' (297#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mdm_1_0/synth/mb_subsystem_mdm_1_0.vhd:73]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_microblaze_0_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_0/synth/mb_subsystem_microblaze_0_0.vhd:189]
INFO: [Synth 8-638] synthesizing module 'MicroBlaze__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze.vhd:836]
INFO: [Synth 8-638] synthesizing module 'MicroBlaze_Core__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_core.vhd:864]
INFO: [Synth 8-638] synthesizing module 'MicroBlaze_GTi__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_gti.vhd:779]
INFO: [Synth 8-638] synthesizing module 'interrupt_mode_converter__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/interrupt_mode_converter.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'interrupt_mode_converter__parameterized0' (298#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/interrupt_mode_converter.vhd:153]
INFO: [Synth 8-638] synthesizing module 'Decode_gti__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/decode_gti.vhd:539]
INFO: [Synth 8-638] synthesizing module 'PC_Module_gti__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/pc_module_gti.vhd:289]
INFO: [Synth 8-638] synthesizing module 'MB_MUXCY_XORCY__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:2510]
INFO: [Synth 8-256] done synthesizing module 'MB_MUXCY_XORCY__parameterized0' (299#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:2510]
INFO: [Synth 8-638] synthesizing module 'MB_MUXF7__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:912]
INFO: [Synth 8-256] done synthesizing module 'MB_MUXF7__parameterized0' (300#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:912]
INFO: [Synth 8-638] synthesizing module 'MB_FDR__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:1622]
INFO: [Synth 8-256] done synthesizing module 'MB_FDR__parameterized0' (301#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:1622]
INFO: [Synth 8-638] synthesizing module 'RAM_Module__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/ram_module.vhd:190]
INFO: [Synth 8-638] synthesizing module 'MB_RAMB36__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:2259]
INFO: [Synth 8-256] done synthesizing module 'MB_RAMB36__parameterized0' (302#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:2259]
INFO: [Synth 8-256] done synthesizing module 'RAM_Module__parameterized0' (303#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/ram_module.vhd:190]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_4_carry_and' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/carry_and.vhd:154]
INFO: [Synth 8-638] synthesizing module 'MB_MUXCY__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:724]
INFO: [Synth 8-256] done synthesizing module 'MB_MUXCY__parameterized0' (304#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:724]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_4_carry_and' (305#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/carry_and.vhd:154]
INFO: [Synth 8-638] synthesizing module 'comparator__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/comparator.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'comparator__parameterized0' (306#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/comparator.vhd:157]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_4_carry_or' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/carry_or.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_4_carry_or' (307#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/carry_or.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'PC_Module_gti__parameterized0' (308#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/pc_module_gti.vhd:289]
INFO: [Synth 8-638] synthesizing module 'PreFetch_Buffer_gti__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/prefetch_buffer_gti.vhd:192]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:594]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized0' (309#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:594]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:594]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized2' (309#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:594]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:594]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized4' (309#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:594]
INFO: [Synth 8-638] synthesizing module 'MB_FDS__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:1892]
INFO: [Synth 8-256] done synthesizing module 'MB_FDS__parameterized0' (310#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:1892]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized6' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:594]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized6' (310#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:594]
INFO: [Synth 8-256] done synthesizing module 'PreFetch_Buffer_gti__parameterized0' (311#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/prefetch_buffer_gti.vhd:192]
INFO: [Synth 8-638] synthesizing module 'MB_AND2B1L__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:810]
INFO: [Synth 8-256] done synthesizing module 'MB_AND2B1L__parameterized0' (312#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:810]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized8' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:594]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized8' (312#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:594]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized10' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:594]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized10' (312#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:594]
INFO: [Synth 8-638] synthesizing module 'jump_logic' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/jump_logic_gti.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'jump_logic' (313#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/jump_logic_gti.vhd:187]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:1690]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE__parameterized0' (314#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:1690]
INFO: [Synth 8-256] done synthesizing module 'Decode_gti__parameterized0' (315#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/decode_gti.vhd:539]
INFO: [Synth 8-638] synthesizing module 'Data_Flow_gti__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/data_flow_gti.vhd:601]
INFO: [Synth 8-638] synthesizing module 'Register_File_gti__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/register_file_gti.vhd:213]
INFO: [Synth 8-638] synthesizing module 'MB_RAM32M__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:1060]
INFO: [Synth 8-256] done synthesizing module 'MB_RAM32M__parameterized0' (316#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:1060]
INFO: [Synth 8-256] done synthesizing module 'Register_File_gti__parameterized0' (317#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/register_file_gti.vhd:213]
INFO: [Synth 8-638] synthesizing module 'Operand_Select_gti__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/operand_select_gti.vhd:274]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/operand_select_gti.vhd:321]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/operand_select_gti.vhd:390]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/operand_select_gti.vhd:462]
INFO: [Synth 8-256] done synthesizing module 'Operand_Select_gti__parameterized0' (318#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/operand_select_gti.vhd:274]
INFO: [Synth 8-638] synthesizing module 'ALU__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/alu.vhd:205]
INFO: [Synth 8-638] synthesizing module 'ALU_Bit__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/alu_bit.vhd:181]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:656]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized0' (319#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:656]
INFO: [Synth 8-256] done synthesizing module 'ALU_Bit__parameterized0' (320#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/alu_bit.vhd:181]
INFO: [Synth 8-638] synthesizing module 'ALU_Bit__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/alu_bit.vhd:181]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized12' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:594]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized12' (320#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:594]
INFO: [Synth 8-638] synthesizing module 'MB_LUT4__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:476]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT4__parameterized0' (321#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:476]
INFO: [Synth 8-638] synthesizing module 'MB_MULT_AND__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:2031]
INFO: [Synth 8-256] done synthesizing module 'MB_MULT_AND__parameterized0' (322#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:2031]
INFO: [Synth 8-256] done synthesizing module 'ALU_Bit__parameterized2' (322#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/alu_bit.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'ALU__parameterized0' (323#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/alu.vhd:205]
INFO: [Synth 8-638] synthesizing module 'Shift_Logic_Module_gti__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/shift_logic_gti.vhd:186]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized14' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:594]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized14' (323#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:594]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized16' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:594]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized16' (323#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:594]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized18' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:594]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized18' (323#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:594]
INFO: [Synth 8-638] synthesizing module 'count_leading_zeros' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/count_leading_zero.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'count_leading_zeros' (324#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/count_leading_zero.vhd:155]
INFO: [Synth 8-638] synthesizing module 'carry_equal__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/carry_equal.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'carry_equal__parameterized0' (325#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/carry_equal.vhd:157]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized20' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:594]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized20' (325#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:594]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized22' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:594]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized22' (325#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:594]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized24' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:594]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized24' (325#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:594]
INFO: [Synth 8-256] done synthesizing module 'Shift_Logic_Module_gti__parameterized0' (326#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/shift_logic_gti.vhd:186]
INFO: [Synth 8-638] synthesizing module 'mul_unit' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/mul_unit.vhd:178]
INFO: [Synth 8-638] synthesizing module 'dsp_module__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/dsp_module.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'dsp_module__parameterized0' (327#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/dsp_module.vhd:181]
INFO: [Synth 8-638] synthesizing module 'dsp_module__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/dsp_module.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'dsp_module__parameterized2' (327#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/dsp_module.vhd:181]
INFO: [Synth 8-638] synthesizing module 'dsp_module__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/dsp_module.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'dsp_module__parameterized4' (327#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/dsp_module.vhd:181]
INFO: [Synth 8-638] synthesizing module 'dsp_module__parameterized6' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/dsp_module.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'dsp_module__parameterized6' (327#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/dsp_module.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'mul_unit' (328#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/mul_unit.vhd:178]
INFO: [Synth 8-638] synthesizing module 'Barrel_Shifter_gti__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/barrel_shifter_gti.vhd:183]
INFO: [Synth 8-256] done synthesizing module 'Barrel_Shifter_gti__parameterized0' (329#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/barrel_shifter_gti.vhd:183]
INFO: [Synth 8-638] synthesizing module 'WB_Mux__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/wb_mux_gti.vhd:220]
INFO: [Synth 8-638] synthesizing module 'WB_Mux_Bit__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/wb_mux_bit_gti.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'WB_Mux_Bit__parameterized0' (330#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/wb_mux_bit_gti.vhd:179]
INFO: [Synth 8-638] synthesizing module 'WB_Mux_Bit__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/wb_mux_bit_gti.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'WB_Mux_Bit__parameterized2' (330#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/wb_mux_bit_gti.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'WB_Mux__parameterized0' (331#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/wb_mux_gti.vhd:220]
INFO: [Synth 8-638] synthesizing module 'Zero_Detect_gti__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/zero_detect_gti.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'Zero_Detect_gti__parameterized0' (332#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/zero_detect_gti.vhd:188]
INFO: [Synth 8-638] synthesizing module 'Byte_Doublet_Handle_gti__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/byte_doublet_handle_gti.vhd:255]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/byte_doublet_handle_gti.vhd:357]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/byte_doublet_handle_gti.vhd:368]
INFO: [Synth 8-256] done synthesizing module 'Byte_Doublet_Handle_gti__parameterized0' (333#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/byte_doublet_handle_gti.vhd:255]
INFO: [Synth 8-638] synthesizing module 'Data_Flow_Logic__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/data_flow_logic_gti.vhd:216]
INFO: [Synth 8-256] done synthesizing module 'Data_Flow_Logic__parameterized0' (334#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/data_flow_logic_gti.vhd:216]
INFO: [Synth 8-638] synthesizing module 'msr_reg_gti__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/msr_reg_gti.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'msr_reg_gti__parameterized0' (335#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/msr_reg_gti.vhd:203]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:656]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized2' (335#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:656]
INFO: [Synth 8-638] synthesizing module 'exception_registers_gti__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/exception_registers_gti.vhd:202]
INFO: [Synth 8-638] synthesizing module 'mux_bus__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/mux_bus.vhd:170]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:656]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized4' (335#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:656]
INFO: [Synth 8-256] done synthesizing module 'mux_bus__parameterized0' (336#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/mux_bus.vhd:170]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized6' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:656]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized6' (336#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:656]
INFO: [Synth 8-638] synthesizing module 'MB_FDE__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:1758]
INFO: [Synth 8-256] done synthesizing module 'MB_FDE__parameterized0' (337#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:1758]
INFO: [Synth 8-256] done synthesizing module 'exception_registers_gti__parameterized0' (338#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/exception_registers_gti.vhd:202]
INFO: [Synth 8-638] synthesizing module 'Div_unit_gti__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/div_unit_gti.vhd:178]
INFO: [Synth 8-638] synthesizing module 'MB_LUT4__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:476]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT4__parameterized2' (338#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:476]
INFO: [Synth 8-256] done synthesizing module 'Div_unit_gti__parameterized0' (339#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/div_unit_gti.vhd:178]
INFO: [Synth 8-638] synthesizing module 'Fpu' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/fpu.vhd:190]
INFO: [Synth 8-638] synthesizing module 'MB_FD__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:1560]
INFO: [Synth 8-256] done synthesizing module 'MB_FD__parameterized0' (340#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:1560]
INFO: [Synth 8-638] synthesizing module 'carry_compare_const__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/carry_compare_const.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'carry_compare_const__parameterized0' (341#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/carry_compare_const.vhd:154]
INFO: [Synth 8-638] synthesizing module 'carry_compare__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/carry_compare.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'carry_compare__parameterized0' (342#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/carry_compare.vhd:154]
INFO: [Synth 8-638] synthesizing module 'carry_compare__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/carry_compare.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'carry_compare__parameterized2' (342#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/carry_compare.vhd:154]
INFO: [Synth 8-638] synthesizing module 'FPU_ADDSUB__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/fpu_addsub.vhd:186]
INFO: [Synth 8-638] synthesizing module 'find_first_bit' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/find_first_bit.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'find_first_bit' (343#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/find_first_bit.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'FPU_ADDSUB__parameterized0' (344#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/fpu_addsub.vhd:186]
INFO: [Synth 8-638] synthesizing module 'MB_LUT4__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:476]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT4__parameterized4' (344#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:476]
INFO: [Synth 8-638] synthesizing module 'FPU_MUL__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/fpu_mul.vhd:165]
INFO: [Synth 8-638] synthesizing module 'dsp_module__parameterized8' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/dsp_module.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'dsp_module__parameterized8' (344#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/dsp_module.vhd:181]
INFO: [Synth 8-638] synthesizing module 'dsp_module__parameterized10' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/dsp_module.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'dsp_module__parameterized10' (344#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/dsp_module.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'FPU_MUL__parameterized0' (345#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/fpu_mul.vhd:165]
INFO: [Synth 8-638] synthesizing module 'FPU_DIV__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/fpu_div.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'FPU_DIV__parameterized0' (346#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/fpu_div.vhd:180]
INFO: [Synth 8-638] synthesizing module 'fpu_sqrt__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/fpu_sqrt.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'fpu_sqrt__parameterized0' (347#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/fpu_sqrt.vhd:167]
INFO: [Synth 8-638] synthesizing module 'fpu_conv__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/fpu_conv.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'fpu_conv__parameterized0' (348#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/fpu_conv.vhd:170]
WARNING: [Synth 8-3936] Found unconnected internal register 'Use_FPU.mem_exp_res_6_cmb_reg' and it is trimmed from '10' to '8' bits. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/fpu.vhd:2441]
WARNING: [Synth 8-3936] Found unconnected internal register 'Use_FPU.mem_mant_res_5_cmb_reg' and it is trimmed from '27' to '26' bits. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/fpu.vhd:2095]
INFO: [Synth 8-256] done synthesizing module 'Fpu' (349#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/fpu.vhd:190]
INFO: [Synth 8-638] synthesizing module 'PVR__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/pvr.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'PVR__parameterized0' (350#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/pvr.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'Data_Flow_gti__parameterized0' (351#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/data_flow_gti.vhd:601]
INFO: [Synth 8-638] synthesizing module 'read_data_mux__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/read_data_mux_gti.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'read_data_mux__parameterized0' (352#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/read_data_mux_gti.vhd:151]
INFO: [Synth 8-638] synthesizing module 'DAXI_interface__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/daxi_interface.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'DAXI_interface__parameterized0' (353#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/daxi_interface.vhd:227]
INFO: [Synth 8-638] synthesizing module 'DCache_wb__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/dcache_wb.vhd:330]
INFO: [Synth 8-638] synthesizing module 'cachehit_detect__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/cachehit_detect.vhd:189]
INFO: [Synth 8-638] synthesizing module 'cache_valid_bit_detect__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/cache_valid_bit_detect.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'cache_valid_bit_detect__parameterized0' (354#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/cache_valid_bit_detect.vhd:161]
INFO: [Synth 8-638] synthesizing module 'comparator__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/comparator.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'comparator__parameterized2' (354#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/comparator.vhd:157]
INFO: [Synth 8-638] synthesizing module 'comparator__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/comparator.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'comparator__parameterized4' (354#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/comparator.vhd:157]
INFO: [Synth 8-638] synthesizing module 'cache_valid_bit_detect__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/cache_valid_bit_detect.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'cache_valid_bit_detect__parameterized2' (354#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/cache_valid_bit_detect.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'cachehit_detect__parameterized0' (355#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/cachehit_detect.vhd:189]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized26' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:594]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized26' (355#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:594]
INFO: [Synth 8-638] synthesizing module 'RAM_Module__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/ram_module.vhd:190]
INFO: [Synth 8-638] synthesizing module 'MB_RAMB36__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:2259]
INFO: [Synth 8-256] done synthesizing module 'MB_RAMB36__parameterized2' (355#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:2259]
INFO: [Synth 8-256] done synthesizing module 'RAM_Module__parameterized2' (355#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/ram_module.vhd:190]
INFO: [Synth 8-638] synthesizing module 'RAM_Module__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/ram_module.vhd:190]
INFO: [Synth 8-638] synthesizing module 'MB_RAMB36__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:2259]
INFO: [Synth 8-256] done synthesizing module 'MB_RAMB36__parameterized4' (355#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:2259]
INFO: [Synth 8-256] done synthesizing module 'RAM_Module__parameterized4' (355#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/ram_module.vhd:190]
INFO: [Synth 8-638] synthesizing module 'Cache_Interface__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/cache_interface.vhd:331]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized28' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:594]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized28' (355#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:594]
INFO: [Synth 8-638] synthesizing module 'MB_FDSE__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:1824]
INFO: [Synth 8-256] done synthesizing module 'MB_FDSE__parameterized0' (356#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:1824]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized30' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:594]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized30' (356#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:594]
INFO: [Synth 8-256] done synthesizing module 'Cache_Interface__parameterized0' (357#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/cache_interface.vhd:331]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/dcache_wb.vhd:3114]
INFO: [Synth 8-638] synthesizing module 'victim_cache__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/victim_cache.vhd:327]
INFO: [Synth 8-638] synthesizing module 'LRU_Module__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/victim_cache.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'LRU_Module__parameterized0' (358#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/victim_cache.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'victim_cache__parameterized0' (359#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/victim_cache.vhd:327]
INFO: [Synth 8-256] done synthesizing module 'DCache_wb__parameterized0' (360#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/dcache_wb.vhd:330]
INFO: [Synth 8-638] synthesizing module 'instr_mux__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/instr_mux.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'instr_mux__parameterized0' (361#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/instr_mux.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Icache' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/icache.vhd:324]
INFO: [Synth 8-638] synthesizing module 'RAM_Module__parameterized6' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/ram_module.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'RAM_Module__parameterized6' (361#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/ram_module.vhd:190]
INFO: [Synth 8-638] synthesizing module 'RAM_Module__parameterized8' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/ram_module.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'RAM_Module__parameterized8' (361#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/ram_module.vhd:190]
INFO: [Synth 8-638] synthesizing module 'Cache_Interface__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/cache_interface.vhd:331]
INFO: [Synth 8-256] done synthesizing module 'Cache_Interface__parameterized2' (361#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/cache_interface.vhd:331]
INFO: [Synth 8-638] synthesizing module 'stream_cache__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/stream_cache.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'stream_cache__parameterized0' (362#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/stream_cache.vhd:193]
INFO: [Synth 8-4471] merging register 'lock_victim_ram_addr_reg' into 'read_victim_valid_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/icache.vhd:2099]
INFO: [Synth 8-256] done synthesizing module 'Icache' (363#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/icache.vhd:324]
INFO: [Synth 8-638] synthesizing module 'Debug__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/debug.vhd:393]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized0' (364#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:166]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized2' (364#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:166]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized4' (364#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:166]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized6' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized6' (364#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:166]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized8' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized8' (364#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:166]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized10' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized10' (364#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:166]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized12' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized12' (364#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:166]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized14' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized14' (364#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:166]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/debug.vhd:1371]
INFO: [Synth 8-638] synthesizing module 'address_hit__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/address_hit.vhd:168]
INFO: [Synth 8-638] synthesizing module 'MB_SRLC16E__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:245]
INFO: [Synth 8-256] done synthesizing module 'MB_SRLC16E__parameterized0' (365#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_primitives.vhd:245]
INFO: [Synth 8-256] done synthesizing module 'address_hit__parameterized0' (366#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/address_hit.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'Debug__parameterized0' (367#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/debug.vhd:393]
INFO: [Synth 8-638] synthesizing module 'MMU__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/mmu.vhd:254]
INFO: [Synth 8-256] done synthesizing module 'MMU__parameterized0' (368#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/mmu.vhd:254]
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze_GTi__parameterized0' (369#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_gti.vhd:779]
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze_Core__parameterized0' (370#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze_core.vhd:864]
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze__parameterized0' (371#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/microblaze.vhd:836]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_microblaze_0_0' (372#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_0/synth/mb_subsystem_microblaze_0_0.vhd:189]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'mb_subsystem_microblaze_0_0' requires 125 connections, but only 107 given [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:2446]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_microblaze_0_axi_intc_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_axi_intc_0/synth/mb_subsystem_microblaze_0_axi_intc_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'axi_intc__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e41a37f5/hdl/src/vhdl/axi_intc.vhd:330]
INFO: [Synth 8-638] synthesizing module 'intc_core' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e41a37f5/hdl/src/vhdl/intc_core.vhd:256]
INFO: [Synth 8-638] synthesizing module 'shared_ram_ivar' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e41a37f5/hdl/src/vhdl/shared_ram_ivar.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'shared_ram_ivar' (373#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e41a37f5/hdl/src/vhdl/shared_ram_ivar.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'intc_core' (374#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e41a37f5/hdl/src/vhdl/intc_core.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (374#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (374#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (374#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (374#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (374#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (374#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (374#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (374#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (374#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (374#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (374#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (374#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (374#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (374#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized25' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized25' (374#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized26' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized26' (374#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized27' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized27' (374#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized28' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized28' (374#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized2' (374#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/slave_attachment.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized2' (374#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized2' (374#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'axi_intc__parameterized0' (375#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e41a37f5/hdl/src/vhdl/axi_intc.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_microblaze_0_axi_intc_0' (376#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_axi_intc_0/synth/mb_subsystem_microblaze_0_axi_intc_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_microblaze_0_axi_periph_0' [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:4269]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_RDG37U' [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:412]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_RDG37U' (377#1) [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:412]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_WMA45M' [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:934]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_WMA45M' (378#1) [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:934]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_LCSAMI' [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:1066]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_LCSAMI' (379#1) [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:1066]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_PHON4A' [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:1198]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_PHON4A' (380#1) [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:1198]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_H7JY2Y' [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:1323]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_H7JY2Y' (381#1) [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:1323]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_ZIFSM1' [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:5825]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_ZIFSM1' (382#1) [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:5825]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_xbar_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_xbar_0/synth/mb_subsystem_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' (383#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (383#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' (383#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' (383#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' (383#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized5' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized5' (383#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized3' (383#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' (383#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' (383#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' (383#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized6' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized6' (383#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized7' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized7' (383#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized0' (383#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' (384#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized0' (384#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/358efec2/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_xbar_0' (385#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_xbar_0/synth/mb_subsystem_xbar_0.v:57]
WARNING: [Synth 8-350] instance 'xbar' of module 'mb_subsystem_xbar_0' requires 40 connections, but only 38 given [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:5080]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_microblaze_0_axi_periph_0' (386#1) [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:4269]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_14Y43Z9' [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:5121]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_dlmb_bram_if_cntlr_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_dlmb_bram_if_cntlr_0/synth/mb_subsystem_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/lmb_bram_if_cntlr.vhd:217]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/lmb_mux.vhd:170]
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/pselect_mask.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized0' (387#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/pselect_mask.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized0' (388#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/lmb_mux.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized0' (389#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/lmb_bram_if_cntlr.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_dlmb_bram_if_cntlr_0' (390#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_dlmb_bram_if_cntlr_0/synth/mb_subsystem_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_dlmb_v10_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_dlmb_v10_0/synth/mb_subsystem_dlmb_v10_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lmb_v10_v3_0/61867507/hdl/vhdl/lmb_v10.vhd:140]
INFO: [Synth 8-638] synthesizing module 'FDS' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:3137]
INFO: [Synth 8-256] done synthesizing module 'FDS' (391#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:3137]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized0' (392#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lmb_v10_v3_0/61867507/hdl/vhdl/lmb_v10.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_dlmb_v10_0' (393#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_dlmb_v10_0/synth/mb_subsystem_dlmb_v10_0.vhd:89]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'mb_subsystem_dlmb_v10_0' requires 25 connections, but only 24 given [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:5270]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_ilmb_bram_if_cntlr_1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_ilmb_bram_if_cntlr_1/synth/mb_subsystem_ilmb_bram_if_cntlr_1.vhd:84]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/lmb_bram_if_cntlr.vhd:217]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/lmb_mux.vhd:170]
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/pselect_mask.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized2' (393#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/pselect_mask.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized2' (393#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/lmb_mux.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized2' (393#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/lmb_bram_if_cntlr.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_ilmb_bram_if_cntlr_1' (394#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_ilmb_bram_if_cntlr_1/synth/mb_subsystem_ilmb_bram_if_cntlr_1.vhd:84]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_ilmb_v10_1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_ilmb_v10_1/synth/mb_subsystem_ilmb_v10_1.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_ilmb_v10_1' (395#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_ilmb_v10_1/synth/mb_subsystem_ilmb_v10_1.vhd:89]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'mb_subsystem_ilmb_v10_1' requires 25 connections, but only 24 given [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:5316]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_lmb_bram_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_lmb_bram_0/synth/mb_subsystem_lmb_bram_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized14' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized8' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized8' (395#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized14' (395#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_lmb_bram_0' (396#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_lmb_bram_0/synth/mb_subsystem_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_14Y43Z9' (397#1) [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:5121]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_microblaze_0_xlconcat_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_xlconcat_0/synth/mb_subsystem_microblaze_0_xlconcat_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/8df9b982/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (398#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/8df9b982/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_microblaze_0_xlconcat_0' (399#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_xlconcat_0/synth/mb_subsystem_microblaze_0_xlconcat_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_mig_7series_0_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0.v:69]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_mig_7series_0_0_mig' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0_mig.v:74]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_iodelay_ctrl' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_2_iodelay_ctrl.v:80]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_iodelay_ctrl' (400#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_2_iodelay_ctrl.v:80]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_clk_ibuf' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_2_clk_ibuf.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:10647]
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (401#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:10647]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_clk_ibuf' (402#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_2_clk_ibuf.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_tempmon' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_2_tempmon.v:69]
INFO: [Synth 8-638] synthesizing module 'XADC' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:35484]
INFO: [Synth 8-256] done synthesizing module 'XADC' (403#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:35484]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_tempmon' (404#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_2_tempmon.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_infrastructure' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_2_infrastructure.v:78]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:26053]
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (405#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:26053]
INFO: [Synth 8-638] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:795]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (406#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:795]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized0' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15990]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized0' (406#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15990]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_infrastructure' (407#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_2_infrastructure.v:78]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_memc_ui_top_axi' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_2_memc_ui_top_axi.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_mem_intfc' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_2_mem_intfc.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_mc' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_mc.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_rank_mach' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_rank_mach.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_rank_cntrl' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_rank_cntrl.v:79]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized0' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:34670]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized0' (407#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:34670]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_rank_cntrl' (408#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_rank_cntrl.v:79]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_rank_common' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_rank_common.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_round_robin_arb' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_round_robin_arb.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_round_robin_arb' (409#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_round_robin_arb__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_round_robin_arb.v:121]
WARNING: [Synth 8-3848] Net inh_group in module/entity mig_7series_v2_2_round_robin_arb__parameterized0 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_round_robin_arb.v:153]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_round_robin_arb__parameterized0' (409#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_round_robin_arb.v:121]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_rank_common' (410#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_rank_common.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_rank_mach' (411#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_rank_mach.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_bank_mach' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_bank_mach.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_bank_cntrl' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_bank_compare' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_bank_compare.v:74]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '14' bits. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_bank_compare.v:251]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_bank_compare' (412#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_bank_compare.v:74]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_bank_state' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_bank_state.v:141]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_bank_state' (413#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_bank_queue' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_bank_queue' (414#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_bank_cntrl' (415#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_bank_cntrl__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_bank_state__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_bank_state.v:141]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_bank_state__parameterized0' (415#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_bank_queue__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_bank_queue__parameterized0' (415#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_bank_cntrl__parameterized0' (415#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_bank_cntrl__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_bank_state__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_bank_state.v:141]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_bank_state__parameterized1' (415#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_bank_queue__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_bank_queue__parameterized1' (415#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_bank_cntrl__parameterized1' (415#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_bank_cntrl__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_bank_state__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_bank_state.v:141]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_bank_state__parameterized2' (415#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_bank_queue__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_bank_queue__parameterized2' (415#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_bank_cntrl__parameterized2' (415#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_bank_common' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_bank_common.v:73]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_bank_common' (416#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_bank_common.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_arb_mux' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_arb_mux.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_arb_row_col' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_arb_row_col.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_round_robin_arb__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_round_robin_arb.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_round_robin_arb__parameterized1' (416#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_round_robin_arb.v:121]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_arb_row_col' (417#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_arb_row_col.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_arb_select' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_arb_select.v:75]
WARNING: [Synth 8-3848] Net col_row_r in module/entity mig_7series_v2_2_arb_select does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_arb_select.v:390]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_arb_select' (418#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_arb_select.v:75]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_arb_mux' (419#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_arb_mux.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_bank_mach' (420#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_bank_mach.v:72]
WARNING: [Synth 8-350] instance 'bank_mach0' of module 'mig_7series_v2_2_bank_mach' requires 74 connections, but only 73 given [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_mc.v:670]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_col_mach' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_col_mach.v:88]
INFO: [Synth 8-638] synthesizing module 'RAM32M__parameterized0' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:27983]
INFO: [Synth 8-256] done synthesizing module 'RAM32M__parameterized0' (421#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:27983]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_col_mach.v:396]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_col_mach' (422#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_col_mach.v:88]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_mc' (423#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_mc.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_phy_top' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_top.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_mc_phy_wrapper' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-638] synthesizing module 'OBUFT' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:17462]
INFO: [Synth 8-256] done synthesizing module 'OBUFT' (424#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:17462]
INFO: [Synth 8-638] synthesizing module 'IOBUF_DCIEN' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:13201]
INFO: [Synth 8-256] done synthesizing module 'IOBUF_DCIEN' (425#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:13201]
INFO: [Synth 8-638] synthesizing module 'IOBUFDS_DCIEN' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:13008]
INFO: [Synth 8-256] done synthesizing module 'IOBUFDS_DCIEN' (426#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:13008]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_of_pre_fifo' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_of_pre_fifo' (427#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v2_2_ddr_of_pre_fifo' requires 8 connections, but only 7 given [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_mc_phy_wrapper.v:1332]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_of_pre_fifo__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_of_pre_fifo__parameterized0' (427#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v2_2_ddr_of_pre_fifo' requires 8 connections, but only 7 given [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_mc_phy_wrapper.v:1349]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v2_2_ddr_of_pre_fifo' requires 8 connections, but only 7 given [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_mc_phy_wrapper.v:1366]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_mc_phy' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_mc_phy.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_phy_4lanes' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_4lanes.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_byte_lane' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_if_post_fifo' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_if_post_fifo.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_if_post_fifo.v:110]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_if_post_fifo' (428#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_if_post_fifo.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_of_pre_fifo__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_of_pre_fifo__parameterized1' (428#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'PHASER_IN_PHY' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:25739]
INFO: [Synth 8-256] done synthesizing module 'PHASER_IN_PHY' (429#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:25739]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:25876]
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY' (430#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:25876]
INFO: [Synth 8-638] synthesizing module 'IN_FIFO' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:12860]
INFO: [Synth 8-256] done synthesizing module 'IN_FIFO' (431#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:12860]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:21310]
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO' (432#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:21310]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_byte_group_io' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15262]
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (433#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15262]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized0' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:12256]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized0' (433#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:12256]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:21196]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (434#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:21196]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:21196]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized0' (434#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:21196]
INFO: [Synth 8-638] synthesizing module 'ODDR__parameterized0' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:20624]
INFO: [Synth 8-256] done synthesizing module 'ODDR__parameterized0' (434#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:20624]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_byte_group_io' (435#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_2_ddr_byte_lane does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:266]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_2_ddr_byte_lane does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:267]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_byte_lane' (436#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_byte_lane__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_byte_group_io__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_byte_group_io__parameterized0' (436#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized0 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:266]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized0 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:267]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_byte_lane__parameterized0' (436#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_byte_lane__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:70]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized1 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:266]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized1 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:267]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_byte_lane__parameterized1' (436#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_byte_lane__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:70]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized2 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:266]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized2 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:267]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_byte_lane__parameterized2' (436#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'PHY_CONTROL' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:25967]
INFO: [Synth 8-256] done synthesizing module 'PHY_CONTROL' (437#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:25967]
INFO: [Synth 8-638] synthesizing module 'PHASER_REF' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:25951]
INFO: [Synth 8-256] done synthesizing module 'PHASER_REF' (438#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:25951]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_4lanes.v:1515]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_4lanes.v:735]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_4lanes.v:736]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_4lanes.v:737]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_phy_4lanes' (439#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_4lanes.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_phy_4lanes__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_4lanes.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_byte_lane__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY__parameterized0' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:25876]
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY__parameterized0' (439#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:25876]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO__parameterized0' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:21310]
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO__parameterized0' (439#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:21310]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_byte_group_io__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized1' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:21196]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized1' (439#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:21196]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v2_2_ddr_byte_group_io__parameterized1 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v2_2_ddr_byte_group_io__parameterized1 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v2_2_ddr_byte_group_io__parameterized1 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v2_2_ddr_byte_group_io__parameterized1 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_group_io.v:92]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_byte_group_io__parameterized1' (439#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized3 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:144]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized3 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:190]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized3 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:192]
WARNING: [Synth 8-3848] Net pi_counter_read_val in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized3 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized3 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized3 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:272]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized3 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:273]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_byte_lane__parameterized3' (439#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_byte_lane__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_byte_group_io__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v2_2_ddr_byte_group_io__parameterized2 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v2_2_ddr_byte_group_io__parameterized2 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v2_2_ddr_byte_group_io__parameterized2 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v2_2_ddr_byte_group_io__parameterized2 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_group_io.v:92]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_byte_group_io__parameterized2' (439#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:17315]
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (440#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:17315]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized4 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:144]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized4 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:190]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized4 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:192]
WARNING: [Synth 8-3848] Net pi_counter_read_val in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized4 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized4 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized4 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:272]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized4 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:273]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_byte_lane__parameterized4' (440#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_byte_lane__parameterized5' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_byte_group_io__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v2_2_ddr_byte_group_io__parameterized3 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v2_2_ddr_byte_group_io__parameterized3 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v2_2_ddr_byte_group_io__parameterized3 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v2_2_ddr_byte_group_io__parameterized3 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_group_io.v:92]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_byte_group_io__parameterized3' (440#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized5 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:144]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized5 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:190]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized5 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:192]
WARNING: [Synth 8-3848] Net pi_counter_read_val in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized5 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized5 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized5 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:272]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized5 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:273]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_byte_lane__parameterized5' (440#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'PHY_CONTROL__parameterized0' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:25967]
INFO: [Synth 8-256] done synthesizing module 'PHY_CONTROL__parameterized0' (440#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:25967]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_4lanes.v:1515]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_4lanes.v:735]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_4lanes.v:736]
WARNING: [Synth 8-3848] Net D_pi_dqs_out_of_range in module/entity mig_7series_v2_2_ddr_phy_4lanes__parameterized0 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_4lanes.v:514]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_phy_4lanes__parameterized0' (440#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_4lanes.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_phy_4lanes__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_4lanes.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_byte_lane__parameterized6' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_byte_group_io__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_byte_group_io__parameterized4' (440#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized6 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:266]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized6 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:267]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_byte_lane__parameterized6' (440#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_byte_lane__parameterized7' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_byte_group_io__parameterized5' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_byte_group_io__parameterized5' (440#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized7 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:266]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized7 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:267]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_byte_lane__parameterized7' (440#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_byte_lane__parameterized8' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:70]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized8 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:266]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized8 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:267]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_byte_lane__parameterized8' (440#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_byte_lane__parameterized9' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:70]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized9 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:266]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized9 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:267]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_byte_lane__parameterized9' (440#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:70]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_4lanes.v:1515]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_4lanes.v:735]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_4lanes.v:736]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_4lanes.v:737]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_phy_4lanes__parameterized1' (440#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_4lanes.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_mc_phy' (441#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_mc_phy.v:70]
WARNING: [Synth 8-350] instance 'u_ddr_mc_phy' of module 'mig_7series_v2_2_ddr_mc_phy' requires 88 connections, but only 87 given [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_mc_phy_wrapper.v:1482]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_mc_phy_wrapper.v:715]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v2_2_ddr_mc_phy_wrapper does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_mc_phy_wrapper.v:223]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_mc_phy_wrapper' (442#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_calib_top' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_calib_top.v:82]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_prbs_gen' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_prbs_gen.v:92]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_prbs_gen' (443#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_prbs_gen.v:92]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_phy_init' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_init.v:89]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_init.v:1740]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_init.v:1740]
WARNING: [Synth 8-567] referenced signal 'read_pause_ext' should be on the sensitivity list [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_init.v:1714]
WARNING: [Synth 8-567] referenced signal 'complex_row0_rd_done' should be on the sensitivity list [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_init.v:1714]
INFO: [Synth 8-226] default block is never used [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_init.v:4739]
WARNING: [Synth 8-567] referenced signal 'init_state_r1' should be on the sensitivity list [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_init.v:4628]
WARNING: [Synth 8-567] referenced signal 'stg1_wr_done' should be on the sensitivity list [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_init.v:4628]
WARNING: [Synth 8-567] referenced signal 'complex_row0_rd_done' should be on the sensitivity list [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_init.v:4628]
WARNING: [Synth 8-567] referenced signal 'complex_address' should be on the sensitivity list [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_init.v:4628]
WARNING: [Synth 8-567] referenced signal 'complex_row_cnt' should be on the sensitivity list [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_init.v:4628]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_init.v:1070]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_init.v:1072]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_init.v:1074]
INFO: [Synth 8-4471] merging register 'calib_cmd_wren_reg' into 'calib_ctl_wren_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_init.v:3707]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr2_r_reg[1][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_init.v:3726]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr1_r_reg[1][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_init.v:3727]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_init.v:3726]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_init.v:3727]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_init.v:3726]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_init.v:3727]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v2_2_ddr_phy_init does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_init.v:255]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_phy_init' (444#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_init.v:89]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_phy_wrcal' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_wrcal.v:77]
INFO: [Synth 8-155] case statement is not full and has no default [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_wrcal.v:1115]
INFO: [Synth 8-4471] merging register 'rd_mux_sel_r_reg[3:0]' into 'po_stg2_wrcal_cnt_reg[3:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_wrcal.v:423]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v2_2_ddr_phy_wrcal does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_wrcal.v:155]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_phy_wrcal' (445#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_wrcal.v:77]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_phy_wrlvl' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_wrlvl.v:90]
INFO: [Synth 8-155] case statement is not full and has no default [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_wrlvl.v:797]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[1][5:0]' into 'add_smallest_reg[0][5:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[2][5:0]' into 'add_smallest_reg[0][5:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[3][5:0]' into 'add_smallest_reg[0][5:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[4][5:0]' into 'add_smallest_reg[0][5:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[5][5:0]' into 'add_smallest_reg[0][5:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[6][5:0]' into 'add_smallest_reg[0][5:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[7][5:0]' into 'add_smallest_reg[0][5:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_largest_reg[0][5:0]' into 'add_smallest_reg[0][5:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[1][5:0]' into 'add_smallest_reg[0][5:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[2][5:0]' into 'add_smallest_reg[0][5:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[3][5:0]' into 'add_smallest_reg[0][5:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[4][5:0]' into 'add_smallest_reg[0][5:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[5][5:0]' into 'add_smallest_reg[0][5:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[6][5:0]' into 'add_smallest_reg[0][5:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[7][5:0]' into 'add_smallest_reg[0][5:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'dqs_wl_po_en_stg2_c_reg' into 'dqs_wl_po_stg2_c_incdec_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_wrlvl.v:628]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_phy_wrlvl' (446#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_wrlvl.v:90]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_phy_ck_addr_cmd_delay' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_ck_addr_cmd_delay.v:68]
INFO: [Synth 8-4471] merging register 'po_en_stg2_c_reg' into 'po_stg2_c_incdec_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_ck_addr_cmd_delay.v:162]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_phy_ck_addr_cmd_delay' (447#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_ck_addr_cmd_delay.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_phy_oclkdelay_cal' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_oclkdelay_cal.v:69]
INFO: [Synth 8-155] case statement is not full and has no default [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_oclkdelay_cal.v:891]
INFO: [Synth 8-4471] merging register 'rd_active_r3_reg' into 'gen_pat_match_div4.pat_data_match_valid_r_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_oclkdelay_cal.v:434]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_phy_oclkdelay_cal' (448#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_oclkdelay_cal.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_phy_dqs_found_cal' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_dqs_found_cal.v:79]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v2_2_ddr_phy_dqs_found_cal does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_dqs_found_cal.v:131]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_phy_dqs_found_cal' (449#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_dqs_found_cal.v:79]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_phy_rdlvl' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_rdlvl.v:81]
INFO: [Synth 8-155] case statement is not full and has no default [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_rdlvl.v:2710]
INFO: [Synth 8-4471] merging register 'cal1_cnt_cpt_timing_r_reg[3:0]' into 'rd_mux_sel_r_reg[3:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_rdlvl.v:594]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_phy_rdlvl' (450#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_rdlvl.v:81]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_phy_prbs_rdlvl' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_prbs_rdlvl.v:79]
INFO: [Synth 8-155] case statement is not full and has no default [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_prbs_rdlvl.v:1103]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_phy_prbs_rdlvl' (451#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_prbs_rdlvl.v:79]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_phy_tempmon' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_tempmon.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_phy_tempmon' (452#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_tempmon.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_calib_top' (453#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_calib_top.v:82]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_phy_top' (454#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_top.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_mem_intfc' (455#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_2_mem_intfc.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ui_top' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_2_ui_top.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ui_cmd' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_2_ui_cmd.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ui_cmd' (456#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_2_ui_cmd.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ui_wr_data' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_2_ui_wr_data.v:131]
INFO: [Synth 8-155] case statement is not full and has no default [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_2_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_2_ui_wr_data.v:380]
INFO: [Synth 8-4471] merging register 'app_wdf_rdy_r_copy1_reg' into 'occupied_counter.app_wdf_rdy_r_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_2_ui_wr_data.v:265]
INFO: [Synth 8-4471] merging register 'app_wdf_rdy_r_copy2_reg' into 'occupied_counter.app_wdf_rdy_r_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_2_ui_wr_data.v:181]
INFO: [Synth 8-4471] merging register 'app_wdf_rdy_r_copy3_reg' into 'occupied_counter.app_wdf_rdy_r_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_2_ui_wr_data.v:267]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ui_wr_data' (457#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_2_ui_wr_data.v:131]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ui_rd_data' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_2_ui_rd_data.v:140]
INFO: [Synth 8-155] case statement is not full and has no default [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_2_ui_rd_data.v:392]
INFO: [Synth 8-4471] merging register 'not_strict_mode.app_rd_data_valid_copy_reg' into 'not_strict_mode.app_rd_data_valid_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_2_ui_rd_data.v:380]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ui_rd_data' (458#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_2_ui_rd_data.v:140]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ui_top' (459#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_2_ui_top.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_axi_mc' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc.v:90]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_axi_register_slice' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_axic_register_slice' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_axic_register_slice' (460#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_axic_register_slice__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_axic_register_slice__parameterized0' (460#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_axic_register_slice__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_axic_register_slice__parameterized1' (460#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_axic_register_slice__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_axic_register_slice__parameterized2' (460#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_axi_register_slice' (461#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_axi_upsizer' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axi_upsizer.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_axi_register_slice__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_axic_register_slice__parameterized3' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_axic_register_slice__parameterized3' (461#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_axic_register_slice__parameterized4' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_axic_register_slice__parameterized4' (461#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_axic_register_slice__parameterized5' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_axic_register_slice__parameterized5' (461#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_axic_register_slice__parameterized6' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_axic_register_slice__parameterized6' (461#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_axi_register_slice__parameterized0' (461#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_axi_register_slice__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_axic_register_slice__parameterized7' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_axic_register_slice__parameterized7' (461#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_axic_register_slice__parameterized8' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_axic_register_slice__parameterized8' (461#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_axic_register_slice__parameterized9' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axic_register_slice.v:183]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_axic_register_slice__parameterized9' (461#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_axi_register_slice__parameterized1' (461#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_a_upsizer' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_a_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_carry_latch_and' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_carry_latch_and.v:61]
INFO: [Synth 8-638] synthesizing module 'AND2B1L' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:36]
INFO: [Synth 8-256] done synthesizing module 'AND2B1L' (462#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:36]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_carry_latch_and' (463#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_carry_latch_and.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_carry_and' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_carry_and.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_carry_and' (464#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_carry_and.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_command_fifo' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_command_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_carry_latch_or' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_carry_latch_or.v:61]
INFO: [Synth 8-638] synthesizing module 'OR2L' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:20853]
INFO: [Synth 8-256] done synthesizing module 'OR2L' (465#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:20853]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_carry_latch_or' (466#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_carry_latch_or.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_command_fifo' (467#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_command_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_a_upsizer' (468#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_a_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_w_upsizer' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_w_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_comparator_sel_static' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_comparator_sel_static.v:60]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_comparator_sel_static' (469#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_comparator_sel_static.v:60]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_carry_or' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_carry_or.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_carry_or' (470#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_carry_or.v:61]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized3' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized3' (471#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized4' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized4' (471#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized8' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized8' (471#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized15' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15910]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized15' (472#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15910]
INFO: [Synth 8-638] synthesizing module 'FDSE__parameterized0' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:3150]
INFO: [Synth 8-256] done synthesizing module 'FDSE__parameterized0' (473#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:3150]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_comparator_sel_static__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_comparator_sel_static.v:60]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_comparator_sel_static__parameterized0' (473#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_comparator_sel_static.v:60]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_comparator_sel' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_comparator_sel.v:60]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_comparator_sel' (474#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_comparator_sel.v:60]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized16' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15910]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized16' (474#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:15910]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_w_upsizer' (475#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_w_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_a_upsizer__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_a_upsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_a_upsizer__parameterized0' (475#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_a_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_r_upsizer' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_r_upsizer.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_r_upsizer' (476#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_r_upsizer.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_axi_upsizer' (477#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axi_upsizer.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_axi_register_slice__parameterized2' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_axic_register_slice__parameterized10' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_axic_register_slice__parameterized10' (477#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_ddr_axic_register_slice__parameterized11' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_axic_register_slice__parameterized11' (477#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_ddr_axi_register_slice__parameterized2' (477#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_axi_mc_aw_channel' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_aw_channel.v:57]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_axi_mc_cmd_translator' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_cmd_translator.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_axi_mc_incr_cmd' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_incr_cmd.v:64]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_axi_mc_incr_cmd' (478#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_incr_cmd.v:64]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_axi_mc_wrap_cmd' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_wrap_cmd.v:97]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_axi_mc_wrap_cmd' (479#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_wrap_cmd.v:97]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_axi_mc_cmd_translator' (480#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_cmd_translator.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_axi_mc_wr_cmd_fsm' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_wr_cmd_fsm.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_axi_mc_wr_cmd_fsm' (481#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_wr_cmd_fsm.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_axi_mc_aw_channel' (482#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_aw_channel.v:57]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_axi_mc_w_channel' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_w_channel.v:64]
WARNING: [Synth 8-3848] Net cmd_wr_bytes in module/entity mig_7series_v2_2_axi_mc_w_channel does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_w_channel.v:96]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_axi_mc_w_channel' (483#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_w_channel.v:64]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_axi_mc_b_channel' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_b_channel.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_axi_mc_fifo' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_fifo.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_axi_mc_fifo' (484#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_fifo.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_axi_mc_b_channel' (485#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_b_channel.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_axi_mc_ar_channel' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_ar_channel.v:57]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_axi_mc_cmd_translator__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_cmd_translator.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_axi_mc_incr_cmd__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_incr_cmd.v:64]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_axi_mc_incr_cmd__parameterized0' (485#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_incr_cmd.v:64]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_axi_mc_wrap_cmd__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_wrap_cmd.v:97]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_axi_mc_wrap_cmd__parameterized0' (485#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_wrap_cmd.v:97]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_axi_mc_cmd_translator__parameterized0' (485#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_cmd_translator.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_axi_mc_cmd_fsm' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_axi_mc_cmd_fsm' (486#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_axi_mc_ar_channel' (487#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_ar_channel.v:57]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_axi_mc_r_channel' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_r_channel.v:67]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_axi_mc_fifo__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_fifo.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_axi_mc_fifo__parameterized0' (487#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_fifo.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_axi_mc_fifo__parameterized1' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_fifo.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_axi_mc_fifo__parameterized1' (487#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_fifo.v:70]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_r_channel.v:189]
INFO: [Synth 8-155] case statement is not full and has no default [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_r_channel.v:315]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_axi_mc_r_channel' (488#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_r_channel.v:67]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_2_axi_mc_cmd_arbiter' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_cmd_arbiter.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_axi_mc_cmd_arbiter' (489#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc_cmd_arbiter.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_axi_mc' (490#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_2_axi_mc.v:90]
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v2_2_memc_ui_top_axi does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_2_memc_ui_top_axi.v:533]
WARNING: [Synth 8-3848] Net app_correct_en_i in module/entity mig_7series_v2_2_memc_ui_top_axi does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_2_memc_ui_top_axi.v:479]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_2_memc_ui_top_axi' (491#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_2_memc_ui_top_axi.v:72]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awvalid in module/entity mb_subsystem_mig_7series_0_0_mig does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0_mig.v:725]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awaddr in module/entity mb_subsystem_mig_7series_0_0_mig does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0_mig.v:727]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wvalid in module/entity mb_subsystem_mig_7series_0_0_mig does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0_mig.v:729]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wdata in module/entity mb_subsystem_mig_7series_0_0_mig does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0_mig.v:731]
WARNING: [Synth 8-3848] Net s_axi_ctrl_bready in module/entity mb_subsystem_mig_7series_0_0_mig does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0_mig.v:734]
WARNING: [Synth 8-3848] Net s_axi_ctrl_arvalid in module/entity mb_subsystem_mig_7series_0_0_mig does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0_mig.v:737]
WARNING: [Synth 8-3848] Net s_axi_ctrl_araddr in module/entity mb_subsystem_mig_7series_0_0_mig does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0_mig.v:739]
WARNING: [Synth 8-3848] Net s_axi_ctrl_rready in module/entity mb_subsystem_mig_7series_0_0_mig does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0_mig.v:742]
WARNING: [Synth 8-3848] Net clk_ref_p in module/entity mb_subsystem_mig_7series_0_0_mig does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0_mig.v:751]
WARNING: [Synth 8-3848] Net clk_ref_n in module/entity mb_subsystem_mig_7series_0_0_mig does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0_mig.v:752]
WARNING: [Synth 8-3848] Net device_temp_i in module/entity mb_subsystem_mig_7series_0_0_mig does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0_mig.v:755]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_mig_7series_0_0_mig' (492#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0_mig.v:74]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_mig_7series_0_0' (493#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/mb_subsystem_mig_7series_0_0.v:69]
WARNING: [Synth 8-350] instance 'mig_7series_0' of module 'mb_subsystem_mig_7series_0_0' requires 68 connections, but only 59 given [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:2727]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_proc_sys_reset_1_0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_proc_sys_reset_1_0/synth/mb_subsystem_proc_sys_reset_1_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (494#1) [C:/Xilinx/Vivado/2014.3/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (494#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (495#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (496#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (497#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized0' (498#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_proc_sys_reset_1_0' (499#1) [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_proc_sys_reset_1_0/synth/mb_subsystem_proc_sys_reset_1_0.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1' of module 'mb_subsystem_proc_sys_reset_1_0' requires 10 connections, but only 9 given [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:2787]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem' (500#1) [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem.v:1456]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_wrapper' (501#1) [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:26:05 ; elapsed = 00:26:51 . Memory (MB): peak = 1216.145 ; gain = 1057.313
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[70] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[69] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[68] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[67] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[61] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[60] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[59] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[52] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[51] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[50] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[44] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[43] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[42] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[41] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[24] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[23] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[14] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[5] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[70] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[69] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[68] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[67] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[62] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[61] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[60] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[59] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[52] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[51] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[50] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[44] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[43] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[42] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[41] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[34] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[33] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[32] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[25] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[24] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[23] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[16] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[15] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[14] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[7] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[6] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[5] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[13] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[12] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[11] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[10] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[9] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[8] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[7] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[6] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[5] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[4] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[3] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[2] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[1] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[0] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[70] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[69] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[68] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[67] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[61] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[60] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[59] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[52] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[51] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[50] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[44] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[43] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[42] to constant 0 [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/19f733e6/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:26:18 ; elapsed = 00:27:05 . Memory (MB): peak = 1216.145 ; gain = 1057.313
---------------------------------------------------------------------------------
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk' of type 'BUFR' is 'VIRTEX4'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S2.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S2.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S2.The_BRAMs[2].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S2.The_BRAMs[3].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S2.The_BRAMs[4].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S2.The_BRAMs[5].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S2.The_BRAMs[6].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S2.The_BRAMs[7].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S2.The_BRAMs[8].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S2.The_BRAMs[9].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S2.The_BRAMs[10].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S2.The_BRAMs[11].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S2.The_BRAMs[12].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S2.The_BRAMs[13].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S2.The_BRAMs[14].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S2.The_BRAMs[15].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B36_S2.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B36_S2.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B36_S2.The_BRAMs[2].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B36_S2.The_BRAMs[3].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B36_S2.The_BRAMs[4].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B36_S2.The_BRAMs[5].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B36_S2.The_BRAMs[6].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B36_S2.The_BRAMs[7].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B36_S2.The_BRAMs[8].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B36_S2.The_BRAMs[9].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B36_S2.The_BRAMs[10].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B36_S2.The_BRAMs[11].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B36_S2.The_BRAMs[12].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B36_S2.The_BRAMs[13].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B36_S2.The_BRAMs[14].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B36_S2.The_BRAMs[15].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 1949 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.3/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.3/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:676]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_0/mb_subsystem_microblaze_0_0.xdc] for cell 'mb_subsystem_i/microblaze_0/U0'
Finished Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_0/mb_subsystem_microblaze_0_0.xdc] for cell 'mb_subsystem_i/microblaze_0/U0'
Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc] for cell 'mb_subsystem_i/mig_7series_0'
Finished Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc] for cell 'mb_subsystem_i/mig_7series_0'
INFO: [Timing 38-2] Deriving generated clocks
write_xdc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1672.418 ; gain = 20.215
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_subsystem_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_subsystem_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0_board.xdc] for cell 'mb_subsystem_i/mig_7series_0'
Finished Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0_board.xdc] for cell 'mb_subsystem_i/mig_7series_0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0_board.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_subsystem_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_subsystem_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_dlmb_v10_0/mb_subsystem_dlmb_v10_0.xdc] for cell 'mb_subsystem_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_dlmb_v10_0/mb_subsystem_dlmb_v10_0.xdc] for cell 'mb_subsystem_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_ilmb_v10_1/mb_subsystem_ilmb_v10_1.xdc] for cell 'mb_subsystem_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_ilmb_v10_1/mb_subsystem_ilmb_v10_1.xdc] for cell 'mb_subsystem_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_axi_intc_0/mb_subsystem_microblaze_0_axi_intc_0.xdc] for cell 'mb_subsystem_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_axi_intc_0/mb_subsystem_microblaze_0_axi_intc_0.xdc] for cell 'mb_subsystem_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mdm_1_0/mb_subsystem_mdm_1_0.xdc] for cell 'mb_subsystem_i/mdm_1/U0'
Finished Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mdm_1_0/mb_subsystem_mdm_1_0.xdc] for cell 'mb_subsystem_i/mdm_1/U0'
Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_proc_sys_reset_1_0/mb_subsystem_proc_sys_reset_1_0_board.xdc] for cell 'mb_subsystem_i/proc_sys_reset_1'
Finished Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_proc_sys_reset_1_0/mb_subsystem_proc_sys_reset_1_0_board.xdc] for cell 'mb_subsystem_i/proc_sys_reset_1'
Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_proc_sys_reset_1_0/mb_subsystem_proc_sys_reset_1_0.xdc] for cell 'mb_subsystem_i/proc_sys_reset_1'
Finished Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_proc_sys_reset_1_0/mb_subsystem_proc_sys_reset_1_0.xdc] for cell 'mb_subsystem_i/proc_sys_reset_1'
Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_timer_0_0/mb_subsystem_axi_timer_0_0.xdc] for cell 'mb_subsystem_i/axi_timer_0'
Finished Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_timer_0_0/mb_subsystem_axi_timer_0_0.xdc] for cell 'mb_subsystem_i/axi_timer_0'
Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_uartlite_0_0/mb_subsystem_axi_uartlite_0_0_board.xdc] for cell 'mb_subsystem_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_uartlite_0_0/mb_subsystem_axi_uartlite_0_0_board.xdc] for cell 'mb_subsystem_i/axi_uartlite_0/U0'
Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_uartlite_0_0/mb_subsystem_axi_uartlite_0_0.xdc] for cell 'mb_subsystem_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_uartlite_0_0/mb_subsystem_axi_uartlite_0_0.xdc] for cell 'mb_subsystem_i/axi_uartlite_0/U0'
Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/bd_0_eth_buf_0_board.xdc] for cell 'mb_subsystem_i/axi_ethernet_0/inst/eth_buf/U0'
Finished Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/bd_0_eth_buf_0_board.xdc] for cell 'mb_subsystem_i/axi_ethernet_0/inst/eth_buf/U0'
Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_board.xdc] for cell 'mb_subsystem_i/axi_ethernet_0/inst/eth_mac/inst'
Finished Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_board.xdc] for cell 'mb_subsystem_i/axi_ethernet_0/inst/eth_mac/inst'
Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0.xdc] for cell 'mb_subsystem_i/axi_ethernet_0/inst/eth_mac/inst'
Finished Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0.xdc] for cell 'mb_subsystem_i/axi_ethernet_0/inst/eth_mac/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_subsystem_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_subsystem_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_dma_0/mb_subsystem_axi_ethernet_0_dma_0.xdc] for cell 'mb_subsystem_i/axi_ethernet_0_dma/U0'
Finished Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_dma_0/mb_subsystem_axi_ethernet_0_dma_0.xdc] for cell 'mb_subsystem_i/axi_ethernet_0_dma/U0'
Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_clk_wiz_0_0/mb_subsystem_clk_wiz_0_0_board.xdc] for cell 'mb_subsystem_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_clk_wiz_0_0/mb_subsystem_clk_wiz_0_0_board.xdc] for cell 'mb_subsystem_i/clk_wiz_0/inst'
Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_clk_wiz_0_0/mb_subsystem_clk_wiz_0_0.xdc] for cell 'mb_subsystem_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_clk_wiz_0_0/mb_subsystem_clk_wiz_0_0.xdc] for cell 'mb_subsystem_i/clk_wiz_0/inst'
Parsing XDC File [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/constrs_1/new/system.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'sys_clk_pin' completely overrides clock 'sys_clk'. [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/constrs_1/new/system.xdc:9]
Finished Parsing XDC File [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/constrs_1/new/system.xdc]
INFO: [Timing 38-2] Deriving generated clocks
write_xdc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1683.152 ; gain = 8.406
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_subsystem_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_subsystem_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_subsystem_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_subsystem_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_axi_intc_0/mb_subsystem_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_subsystem_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_axi_intc_0/mb_subsystem_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_subsystem_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0_eth_buf_0.xdc] for cell 'mb_subsystem_i/axi_ethernet_0/inst/eth_buf/U0'
Finished Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0_eth_buf_0.xdc] for cell 'mb_subsystem_i/axi_ethernet_0/inst/eth_buf/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0_eth_buf_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_subsystem_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_subsystem_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_clocks.xdc] for cell 'mb_subsystem_i/axi_ethernet_0/inst/eth_mac/inst'
Finished Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_clocks.xdc] for cell 'mb_subsystem_i/axi_ethernet_0/inst/eth_mac/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_subsystem_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_subsystem_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_dma_0/mb_subsystem_axi_ethernet_0_dma_0_clocks.xdc] for cell 'mb_subsystem_i/axi_ethernet_0_dma/U0'
Finished Parsing XDC File [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_dma_0/mb_subsystem_axi_ethernet_0_dma_0_clocks.xdc] for cell 'mb_subsystem_i/axi_ethernet_0_dma/U0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1269 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 1 instances
  FD => FDRE: 3 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 180 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 25 instances
  FDS => FDSE: 3 instances
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, OBUFTDS_DCIEN, OBUFTDS_DCIEN, INV): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 108 instances
  MULT_AND => LUT2: 11 instances
  MUXCY_L => MUXCY: 465 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 203 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 160 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.380 . Memory (MB): peak = 1737.707 ; gain = 1.461
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:28:21 ; elapsed = 00:29:12 . Memory (MB): peak = 1737.707 ; gain = 1578.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:28:21 ; elapsed = 00:29:12 . Memory (MB): peak = 1737.707 ; gain = 1578.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for mb_subsystem_i. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/microblaze_0. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/mig_7series_0. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/microblaze_0_local_memory/dlmb_v10. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 16).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/microblaze_0_local_memory/ilmb_v10. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 19).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 25).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/microblaze_0_local_memory/lmb_bram. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 28).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/microblaze_0_axi_periph. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 31).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/microblaze_0_axi_intc. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 34).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/microblaze_0_xlconcat. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 37).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/mdm_1. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 40).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/proc_sys_reset_1. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/axi_timer_0. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/axi_uartlite_0. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 49).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/axi_bram_ctrl_0. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 52).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/blk_mem_gen_0. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 55).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/axi_mem_intercon. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 58).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/axi_ethernet_0. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 61).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/axi_ethernet_0/inst. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 64).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/axi_ethernet_0/inst/eth_buf. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 67).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/axi_ethernet_0/inst/eth_mac. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 70).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/axi_ethernet_0_dma. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 73).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/clk_wiz_0. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 76).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/axi_mem_intercon/xbar. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 79).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/microblaze_0_axi_periph/xbar. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 82).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/axi_mem_intercon/s00_couplers/s00_regslice. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 85).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/axi_mem_intercon/s00_couplers/s00_data_fifo. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 88).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/axi_mem_intercon/s01_couplers/s01_regslice. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 91).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/axi_mem_intercon/s01_couplers/s01_data_fifo. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 94).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/axi_mem_intercon/s02_couplers/s02_regslice. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 97).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/axi_mem_intercon/s02_couplers/s02_data_fifo. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 100).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/axi_mem_intercon/s03_couplers/s03_regslice. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 103).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/axi_mem_intercon/s03_couplers/s03_data_fifo. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 106).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/axi_mem_intercon/s04_couplers/s04_regslice. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 109).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/axi_mem_intercon/s04_couplers/s04_data_fifo. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 112).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/axi_mem_intercon/m00_couplers/m00_regslice. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 115).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/axi_mem_intercon/m01_couplers/m01_regslice. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 118).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/microblaze_0/U0. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 121).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/microblaze_0_local_memory/dlmb_v10/U0. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 134).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/microblaze_0_local_memory/ilmb_v10/U0. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 139).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/microblaze_0_axi_intc/U0. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 150).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/mdm_1/U0. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 158).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/axi_uartlite_0/U0. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 176).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/axi_ethernet_0/inst/eth_buf/U0. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 188).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/axi_ethernet_0/inst/eth_mac/inst. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 196).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/axi_ethernet_0_dma/U0. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 213).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/clk_wiz_0/inst. (constraint file  C:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.runs/synth_1/dont_touch.xdc, line 219).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:28:31 ; elapsed = 00:29:22 . Memory (MB): peak = 1737.707 ; gain = 1578.875
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/rx_if/rx_axistream_if.vhd:557]
INFO: [Synth 8-802] inferred FSM for state register 'rxs_axistream_current_state_reg' in module 'rx_axistream_if__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'rxd_axistream_current_state_reg' in module 'rx_axistream_if__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'receive_frame_current_state_reg' in module 'rx_emac_if__parameterized0'
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/tx_if/tx_csum_full_calc_if.vhd:245]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/tx_if/tx_csum_full_calc_if.vhd:280]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/tx_if/tx_csum_full_calc_if.vhd:245]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/tx_if/tx_csum_full_calc_if.vhd:280]
INFO: [Synth 8-4471] merging register 'not_tcp_udp_int_reg' into 'do_ipv4_int_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/tx_if/tx_csum_full_fsm.vhd:1345]
INFO: [Synth 8-802] inferred FSM for state register 'fcsum_wr_cs_reg' in module 'tx_csum_full_fsm__parameterized0'
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/tx_if/tx_csum_full_if.vhd:2363]
INFO: [Synth 8-802] inferred FSM for state register 'txc_wr_cs_reg' in module 'tx_csum_full_if__parameterized0'
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/tx_if/tx_emac_if.vhd:1156]
INFO: [Synth 8-802] inferred FSM for state register 'txc_rd_cs_reg' in module 'tx_emac_if__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'idelay_reset_cnt_reg' in module 'bd_0_eth_mac_0_support_resets'
INFO: [Synth 8-802] inferred FSM for state register 'access_cs_reg' in module 'bd_0_eth_mac_0_slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'tri_mode_ethernet_mac_v8_3_tx_axi_intf'
INFO: [Synth 8-4471] merging register 'rx_av_b_tuser_reg' into 'rx_av_a_tuser_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/axi_strm/tri_mode_ethernet_mac_v8_3_rx_axi_intf.v:413]
INFO: [Synth 8-4471] merging register 'rx_ptp_tuser_reg' into 'rx_av_a_tuser_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/axi_strm/tri_mode_ethernet_mac_v8_3_rx_axi_intf.v:414]
INFO: [Synth 8-4471] merging register 'rx_legacy_tuser_reg' into 'rx_av_a_tuser_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/axi_strm/tri_mode_ethernet_mac_v8_3_rx_axi_intf.v:415]
INFO: [Synth 8-4471] merging register 'priority_counter[1].tvalid_int_reg[1:1]' into 'priority_counter[0].tvalid_int_reg[0:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_rx_cntl.v:578]
INFO: [Synth 8-4471] merging register 'priority_counter[2].tvalid_int_reg[2:2]' into 'priority_counter[0].tvalid_int_reg[0:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_rx_cntl.v:578]
INFO: [Synth 8-4471] merging register 'priority_counter[3].tvalid_int_reg[3:3]' into 'priority_counter[0].tvalid_int_reg[0:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_rx_cntl.v:578]
INFO: [Synth 8-4471] merging register 'priority_counter[4].tvalid_int_reg[4:4]' into 'priority_counter[0].tvalid_int_reg[0:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_rx_cntl.v:578]
INFO: [Synth 8-4471] merging register 'priority_counter[5].tvalid_int_reg[5:5]' into 'priority_counter[0].tvalid_int_reg[0:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_rx_cntl.v:578]
INFO: [Synth 8-4471] merging register 'priority_counter[6].tvalid_int_reg[6:6]' into 'priority_counter[0].tvalid_int_reg[0:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_rx_cntl.v:578]
INFO: [Synth 8-4471] merging register 'priority_counter[7].tvalid_int_reg[7:7]' into 'priority_counter[0].tvalid_int_reg[0:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_rx_cntl.v:578]
INFO: [Synth 8-4471] merging register 'priority_fsm[0].priority_req_reg[0:0]' into 'priority_fsm[0].quanta_low_reg[0:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_pfc_tx_cntl.v:369]
INFO: [Synth 8-4471] merging register 'priority_fsm[1].quanta_low_reg[1:1]' into 'priority_fsm[0].quanta_low_reg[0:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_pfc_tx_cntl.v:370]
INFO: [Synth 8-4471] merging register 'priority_fsm[1].priority_req_reg[1:1]' into 'priority_fsm[0].quanta_low_reg[0:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_pfc_tx_cntl.v:369]
INFO: [Synth 8-4471] merging register 'priority_fsm[2].quanta_low_reg[2:2]' into 'priority_fsm[0].quanta_low_reg[0:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_pfc_tx_cntl.v:370]
INFO: [Synth 8-4471] merging register 'priority_fsm[2].priority_req_reg[2:2]' into 'priority_fsm[0].quanta_low_reg[0:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_pfc_tx_cntl.v:369]
INFO: [Synth 8-4471] merging register 'priority_fsm[3].quanta_low_reg[3:3]' into 'priority_fsm[0].quanta_low_reg[0:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_pfc_tx_cntl.v:370]
INFO: [Synth 8-4471] merging register 'priority_fsm[3].priority_req_reg[3:3]' into 'priority_fsm[0].quanta_low_reg[0:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_pfc_tx_cntl.v:369]
INFO: [Synth 8-4471] merging register 'priority_fsm[4].quanta_low_reg[4:4]' into 'priority_fsm[0].quanta_low_reg[0:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_pfc_tx_cntl.v:370]
INFO: [Synth 8-4471] merging register 'priority_fsm[4].priority_req_reg[4:4]' into 'priority_fsm[0].quanta_low_reg[0:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_pfc_tx_cntl.v:369]
INFO: [Synth 8-4471] merging register 'priority_fsm[5].quanta_low_reg[5:5]' into 'priority_fsm[0].quanta_low_reg[0:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_pfc_tx_cntl.v:370]
INFO: [Synth 8-4471] merging register 'priority_fsm[5].priority_req_reg[5:5]' into 'priority_fsm[0].quanta_low_reg[0:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_pfc_tx_cntl.v:369]
INFO: [Synth 8-4471] merging register 'priority_fsm[6].quanta_low_reg[6:6]' into 'priority_fsm[0].quanta_low_reg[0:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_pfc_tx_cntl.v:370]
INFO: [Synth 8-4471] merging register 'priority_fsm[6].priority_req_reg[6:6]' into 'priority_fsm[0].quanta_low_reg[0:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_pfc_tx_cntl.v:369]
INFO: [Synth 8-4471] merging register 'priority_fsm[7].quanta_low_reg[7:7]' into 'priority_fsm[0].quanta_low_reg[0:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_pfc_tx_cntl.v:370]
INFO: [Synth 8-4471] merging register 'priority_fsm[7].priority_req_reg[7:7]' into 'priority_fsm[0].quanta_low_reg[0:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_3_pfc_tx_cntl.v:369]
INFO: [Synth 8-802] inferred FSM for state register 'legacy_state_reg' in module 'tri_mode_ethernet_mac_v8_3_pfc_tx_cntl'
INFO: [Synth 8-4471] merging register 'int_rx_inband_ts_enable_reg' into 'int_rx_half_duplex_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/man/tri_mode_ethernet_mac_v8_3_config.v:456]
INFO: [Synth 8-4471] merging register 'int_tx_inband_cf_enable_reg' into 'int_tx_half_duplex_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/man/tri_mode_ethernet_mac_v8_3_config.v:457]
INFO: [Synth 8-4471] merging register 'int_rx_priority_en_reg[7:0]' into 'int_tx_priority_en_reg[7:0]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/man/tri_mode_ethernet_mac_v8_3_config.v:463]
INFO: [Synth 8-4471] merging register 'rx_filter_match_reg[4:4]' into 'configurable_match_cap_reg[4:4]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/af/tri_mode_ethernet_mac_v8_3_addr_filter.v:1139]
INFO: [Synth 8-4471] merging register 'ram_compare_wr_reg[4:4]' into 'ram_field_wr_reg[4:4]' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/af/tri_mode_ethernet_mac_v8_3_addr_filter.v:1391]
INFO: [Synth 8-4471] merging register 'rx_av_a_match_reg' into 'rx_ptp_match_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/af/tri_mode_ethernet_mac_v8_3_addr_filter.v:1124]
INFO: [Synth 8-4471] merging register 'rx_av_b_match_reg' into 'rx_ptp_match_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v8_3/hdl/af/tri_mode_ethernet_mac_v8_3_addr_filter.v:1125]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rst_wvalid_re_reg' into 'GEN_SYNC_WRITE.bvalid_i_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:271]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.rst_rvalid_re_reg' into 'GEN_SYNC_READ.s_axi_lite_rvalid_i_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:1042]
INFO: [Synth 8-4471] merging register 'GEN_NO_HOLD_DATA.mm2s_cmnd_pending_reg' into 'GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:181]
INFO: [Synth 8-802] inferred FSM for state register 'mm2s_cs_reg' in module 'axi_dma_mm2s_sm'
INFO: [Synth 8-4471] merging register 'GEN_HOLD_NO_DATA.s2mm_cmnd_pending_reg' into 'GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:218]
INFO: [Synth 8-802] inferred FSM for state register 'GEN_SM_FOR_LENGTH.s2mm_cs_reg' in module 'axi_dma_s2mm_sm'
INFO: [Synth 8-4471] merging register 'GEN_DESC_UPDT_QUEUE.s2mm_pending_pntr_updt_reg' into 'updt_data_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd:783]
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:609]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_wr_sf.vhd:1297]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:3159]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:3159]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2'
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/fpu_addsub.vhd:620]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/fpu_div.vhd:263]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/4853bf7a/hdl/vhdl/div_unit_gti.vhd:294]
INFO: [Synth 8-802] inferred FSM for state register 'cache_state_reg' in module 'Icache'
INFO: [Synth 8-802] inferred FSM for state register 'Using_Victim_Cache.victim_state_reg' in module 'DCache_wb__parameterized0'
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_init.v:2845]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_init.v:2845]
INFO: [Synth 8-41] '+' operator could not be merged with '*' operator due to loss of accuracy [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_init.v:2846]
INFO: [Synth 8-41] '+' operator could not be merged with '*' operator due to loss of accuracy [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_init.v:2846]
INFO: [Synth 8-41] '+' operator could not be merged with '*' operator due to loss of accuracy [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_init.v:2846]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_oclkdelay_cal.v:891]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_oclkdelay_cal.v:891]
INFO: [Synth 8-802] inferred FSM for state register 'ocal_state_r_reg' in module 'mig_7series_v2_2_ddr_phy_oclkdelay_cal'
INFO: [Synth 8-802] inferred FSM for state register 'fine_adj_state_r_reg' in module 'mig_7series_v2_2_ddr_phy_dqs_found_cal'
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_rdlvl.v:2710]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_rdlvl.v:2570]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_prbs_rdlvl.v:1103]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_prbs_rdlvl.v:1103]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_prbs_rdlvl.v:1013]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_prbs_rdlvl.v:1013]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_prbs_rdlvl.v:1013]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_prbs_rdlvl.v:1013]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_prbs_rdlvl.v:1013]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_prbs_rdlvl.v:1013]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_prbs_rdlvl.v:1013]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_prbs_rdlvl.v:1013]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tempmon_state_reg' in module 'mig_7series_v2_2_ddr_phy_tempmon'
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_2_ui_wr_data.v:380]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_2_ui_rd_data.v:392]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mig_7series_v2_2_axi_mc_r_channel'
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg' using encoding 'sequential' in module 'wr_chnl'
INFO: [Synth 8-3354] encoded FSM with state register 'rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
INFO: [Synth 8-3354] encoded FSM with state register 'rxs_axistream_current_state_reg' using encoding 'sequential' in module 'rx_axistream_if__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'rxd_axistream_current_state_reg' using encoding 'sequential' in module 'rx_axistream_if__parameterized0'
WARNING: [Synth 8-3848] Net saveExtendedMulticastReject in module/entity rx_emac_if__parameterized0 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/rx_if/rx_emac_if.vhd:548]
WARNING: [Synth 8-3848] Net rxCsumVld in module/entity rx_emac_if__parameterized0 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0/hdl/rx_if/rx_emac_if.vhd:544]
INFO: [Synth 8-3354] encoded FSM with state register 'receive_frame_current_state_reg' using encoding 'sequential' in module 'rx_emac_if__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'fcsum_wr_cs_reg' using encoding 'one-hot' in module 'tx_csum_full_fsm__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'txc_wr_cs_reg' using encoding 'sequential' in module 'tx_csum_full_if__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'txc_rd_cs_reg' using encoding 'sequential' in module 'tx_emac_if__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'idelay_reset_cnt_reg' using encoding 'sequential' in module 'bd_0_eth_mac_0_support_resets'
INFO: [Synth 8-3354] encoded FSM with state register 'access_cs_reg' using encoding 'sequential' in module 'bd_0_eth_mac_0_slave_attachment'
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'tri_mode_ethernet_mac_v8_3_tx_axi_intf'
INFO: [Synth 8-3354] encoded FSM with state register 'legacy_state_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_v8_3_pfc_tx_cntl'
INFO: [Synth 8-3354] encoded FSM with state register 'mm2s_cs_reg' using encoding 'sequential' in module 'axi_dma_mm2s_sm'
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_SM_FOR_LENGTH.s2mm_cs_reg' using encoding 'sequential' in module 'axi_dma_s2mm_sm'
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma__parameterized0 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:913]
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/wr_pf_ss.vhd:171]
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss__parameterized0 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/fifo_generator_v12_0/hdl/common/wr_pf_ss.vhd:171]
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2'
INFO: [Synth 8-3354] encoded FSM with state register 'cache_state_reg' using encoding 'sequential' in module 'Icache'
INFO: [Synth 8-3354] encoded FSM with state register 'Using_Victim_Cache.victim_state_reg' using encoding 'sequential' in module 'DCache_wb__parameterized0'
WARNING: [Synth 8-3848] Net inh_group in module/entity mig_7series_v2_2_round_robin_arb__parameterized0 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_round_robin_arb.v:153]
WARNING: [Synth 8-3848] Net col_row_r in module/entity mig_7series_v2_2_arb_select does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_2_arb_select.v:390]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_2_ddr_byte_lane does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:266]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_2_ddr_byte_lane does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:267]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized0 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:266]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized0 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:267]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized1 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:266]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized1 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:267]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized2 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:266]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized2 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:267]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v2_2_ddr_byte_group_io__parameterized1 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v2_2_ddr_byte_group_io__parameterized1 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v2_2_ddr_byte_group_io__parameterized1 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v2_2_ddr_byte_group_io__parameterized1 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized3 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:144]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized3 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:190]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized3 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:192]
WARNING: [Synth 8-3848] Net pi_counter_read_val in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized3 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized3 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v2_2_ddr_byte_lane__parameterized3 does not have driver. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_byte_lane.v:272]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3354] encoded FSM with state register 'ocal_state_r_reg' using encoding 'one-hot' in module 'mig_7series_v2_2_ddr_phy_oclkdelay_cal'
INFO: [Synth 8-3354] encoded FSM with state register 'fine_adj_state_r_reg' using encoding 'sequential' in module 'mig_7series_v2_2_ddr_phy_dqs_found_cal'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mig_7series_v2_2_axi_mc_r_channel'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:29:57 ; elapsed = 00:30:53 . Memory (MB): peak = 1737.707 ; gain = 1578.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------+------------+----------+
|      |RTL Partition                                        |Replication |Instances |
+------+-----------------------------------------------------+------------+----------+
|1     |bd_0_eth_mac_0_gmii_if__GC0                          |           1|        33|
|2     |bd_0_eth_mac_0_block__GC0                            |           1|     10657|
|3     |bd_0_eth_mac_0_support__GC0                          |           1|        30|
|4     |bd_0__GC0                                            |           1|     23091|
|5     |mig_7series_v2_2_ddr_byte_lane__parameterized4__GC0  |           1|       493|
|6     |mig_7series_v2_2_ddr_phy_4lanes__parameterized0__GC0 |           1|      1958|
|7     |mig_7series_v2_2_ddr_mc_phy__GC0                     |           1|      9255|
|8     |mig_7series_v2_2_ddr_mc_phy_wrapper__GC0             |           1|     29220|
|9     |mig_7series_v2_2_ddr_calib_top__GB0                  |           1|     33266|
|10    |mig_7series_v2_2_ddr_calib_top__GB1                  |           1|      8597|
|11    |mig_7series_v2_2_ddr_phy_top__GC0                    |           1|       698|
|12    |mig_7series_v2_2_mc                                  |           1|      4916|
|13    |mig_7series_v2_2_memc_ui_top_axi__GC0                |           1|     18572|
|14    |mb_subsystem_mig_7series_0_0_mig__GC0                |           1|       297|
|15    |mb_subsystem__GCB0                                   |           1|     34749|
|16    |mb_subsystem__GCB1                                   |           1|     29317|
+------+-----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:30:03 ; elapsed = 00:30:59 . Memory (MB): peak = 1737.707 ; gain = 1578.875
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_init.v:1074]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_2_ddr_phy_init.v:1072]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/67cc4884/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1658]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/d7ee63c6/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:30:48 ; elapsed = 00:31:46 . Memory (MB): peak = 1737.707 ; gain = 1578.875
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:30:48 ; elapsed = 00:31:46 . Memory (MB): peak = 1737.707 ; gain = 1578.875

Report RTL Partitions: 
+------+-----------------------------------------------------+------------+----------+
|      |RTL Partition                                        |Replication |Instances |
+------+-----------------------------------------------------+------------+----------+
|1     |bd_0_eth_mac_0_gmii_if__GC0                          |           1|        33|
|2     |bd_0_eth_mac_0_block__GC0                            |           1|     11199|
|3     |bd_0_eth_mac_0_support__GC0                          |           1|        30|
|4     |bd_0__GC0                                            |           1|     24153|
|5     |mig_7series_v2_2_ddr_byte_lane__parameterized4__GC0  |           1|       719|
|6     |mig_7series_v2_2_ddr_phy_4lanes__parameterized0__GC0 |           1|      2408|
|7     |mig_7series_v2_2_ddr_mc_phy__GC0                     |           1|     12448|
|8     |mig_7series_v2_2_ddr_mc_phy_wrapper__GC0             |           1|     29487|
|9     |mig_7series_v2_2_ddr_calib_top__GB0                  |           1|     33689|
|10    |mig_7series_v2_2_ddr_calib_top__GB1                  |           1|      7973|
|11    |mig_7series_v2_2_ddr_phy_top__GC0                    |           1|      1944|
|12    |mig_7series_v2_2_mc                                  |           1|      4870|
|13    |mig_7series_v2_2_memc_ui_top_axi__GC0                |           1|     23521|
|14    |mb_subsystem_mig_7series_0_0_mig__GC0                |           1|       297|
|15    |mb_subsystem__GCB0                                   |           1|     31163|
|16    |mb_subsystem__GCB1                                   |           1|     33527|
+------+-----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\TX_SM1/BYTE_COUNT_reg[1][14] ) is unused and will be removed from module tri_mode_ethernet_mac_v8_3_tx.
WARNING: [Synth 8-3332] Sequential element (\bank_mach0/arb_mux0/arb_row_col0/sent_col_lcl_r_reg ) is unused and will be removed from module mig_7series_v2_2_mc.
WARNING: [Synth 8-3332] Sequential element (\bank_mach0/arb_mux0/arb_select0/col_mux.col_rmw_r_reg ) is unused and will be removed from module mig_7series_v2_2_mc.
WARNING: [Synth 8-3332] Sequential element (\bank_mach0/arb_mux0/arb_select0/col_mux.col_size_r_reg ) is unused and will be removed from module mig_7series_v2_2_mc.
WARNING: [Synth 8-3332] Sequential element (\bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_cmd_r_reg[2] ) is unused and will be removed from module mig_7series_v2_2_mc.
WARNING: [Synth 8-3332] Sequential element (\bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_cmd_r_reg[2] ) is unused and will be removed from module mig_7series_v2_2_mc.
WARNING: [Synth 8-3332] Sequential element (\bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_cmd_r_reg[2] ) is unused and will be removed from module mig_7series_v2_2_mc.
WARNING: [Synth 8-3332] Sequential element (\bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_cmd_r_reg[2] ) is unused and will be removed from module mig_7series_v2_2_mc.
INFO: [Synth 8-3332] Sequential element (\I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.eof_latch_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.first_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/sg_rresp_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_done_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[28] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_tag_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_tag_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_tag_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[6] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[5] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[4] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_done_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[28] ) is unused and will be removed from module axi_sg.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_subsystem_i/mig_7series_0/u_ddr_calib_topi_0/u_ddr_phy_rdlvl/cal1_dlyinc_dq_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_subsystem_i/mig_7series_0/u_ddr_calib_topi_0/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_subsystem_i/mig_7series_0/u_ddr_calib_topi_0/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/u_ddr_calib_topi_0/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/u_ddr_calib_topi_0/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/u_ddr_calib_topi_0/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/u_ddr_calib_topi_0/u_ddr_phy_wrcal/wrcal_act_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/u_ddr_calib_topi_0/\ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl /\prbs_state_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/u_ddr_calib_topi_0/u_ddr_phy_init/\gen_single_slot_odt.phy_tmp_odt_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/u_ddr_calib_topi_0/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/u_ddr_calib_topi_0/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/u_ddr_calib_topi_0/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/u_ddr_calib_topi_0/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/u_ddr_calib_topi_0/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_subsystem_i/mig_7series_0/u_ddr_calib_topi_0/\calib_zero_ctrl_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/u_ddr_calib_topi_0/\oclk_calib.u_ddr_phy_oclkdelay_cal /po_stg3_incdec_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/u_ddr_calib_topi_0/u_ddr_phy_init/\calib_cas_slot_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_subsystem_i/mig_7series_0/u_ddr_calib_topi_0/u_ddr_phy_init/\odd_cwl.phy_ras_n_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_subsystem_i/mig_7series_0/u_ddr_calib_topi_0/u_ddr_phy_init/\gen_div4_ca_tieoff.phy_ras_n_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/u_ddr_calib_topi_0/\oclk_calib.u_ddr_phy_oclkdelay_cal /po_stg3_dec_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/u_ddr_calib_topi_0/\oclk_calib.u_ddr_phy_oclkdelay_cal /po_stg3_dec_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/u_ddr_calib_topi_1/\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/po_stg2_f_incdec_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/u_ddr_calib_topi_1/dbg_pi_f_en_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/u_ddr_calib_topi_1/\dqsfind_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_any_bank_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/\u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_odt_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_subsystem_i/mig_7series_0/\u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_ras_n_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/\u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_odt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/u_memc_ui_top_axii_3/u_axi_mc/\axi_mc_r_channel_0/r_ignore_end_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/u_memc_ui_top_axii_3/u_axi_mc/\USE_UPSIZER.upsizer_d2 /mi_register_slice_inst/\r_pipe/storage_data2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/u_memc_ui_top_axii_3/u_ui_top/\ui_cmd0/app_addr_r1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/u_memc_ui_top_axii_3/u_ui_top/\ui_cmd0/app_hi_pri_r1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/u_memc_ui_top_axii_3/u_axi_mc/\USE_UPSIZER.upsizer_d2 /mi_register_slice_inst/\r_pipe/storage_data1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_migi_4/\temp_mon_enabled.u_tempmon/xadc_supplied_temperature.tempmon_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/ddr_phy_top0i_2/\gen_ddr3_noparity.parity_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_ii_1/\axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rresp_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_ii_1/\axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_bresp_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/\u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper /i_0/\phy_ctl_wd_i1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/\u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper /i_0/\phy_ctl_wd_i1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/\u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper /u_ddr_mc_phy/\ddr_phy_4lanes_1.u_ddr_phy_4lanes /i_0/pi_fine_overflow_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/u_ddr_calib_topi_0/u_ddr_phy_init/wrcal_final_chk_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/u_ddr_calib_topi_0/u_ddr_phy_rdlvl/\cal1_cnt_cpt_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/u_ddr_calib_topi_0/u_ddr_phy_rdlvl/\rd_mux_sel_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/u_ddr_calib_topi_0/u_ddr_phy_init/wrcal_sanity_chk_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/u_ddr_calib_topi_0/u_ddr_phy_wrcal/wrcal_sanity_chk_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/\u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/\u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/\u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_subsystem_i/mig_7series_0/\u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_reg[2] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:33:11 ; elapsed = 00:34:19 . Memory (MB): peak = 1737.707 ; gain = 1578.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:33:11 ; elapsed = 00:34:19 . Memory (MB): peak = 1737.707 ; gain = 1578.875
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:33:11 ; elapsed = 00:34:19 . Memory (MB): peak = 1737.707 ; gain = 1578.875

Report RTL Partitions: 
+------+-----------------------------------------------------+------------+----------+
|      |RTL Partition                                        |Replication |Instances |
+------+-----------------------------------------------------+------------+----------+
|1     |bd_0_eth_mac_0_gmii_if__GC0                          |           1|        33|
|2     |bd_0_eth_mac_0_block__GC0                            |           1|      8939|
|3     |bd_0_eth_mac_0_support__GC0                          |           1|        30|
|4     |bd_0__GC0                                            |           1|     18762|
|5     |mig_7series_v2_2_ddr_byte_lane__parameterized4__GC0  |           1|       207|
|6     |mig_7series_v2_2_ddr_phy_4lanes__parameterized0__GC0 |           1|       783|
|7     |mig_7series_v2_2_ddr_mc_phy__GC0                     |           1|      4851|
|8     |mig_7series_v2_2_ddr_mc_phy_wrapper__GC0             |           1|      1198|
|9     |mig_7series_v2_2_ddr_calib_top__GB0                  |           1|     16465|
|10    |mig_7series_v2_2_ddr_calib_top__GB1                  |           1|      4437|
|11    |mig_7series_v2_2_ddr_phy_top__GC0                    |           1|      1849|
|12    |mig_7series_v2_2_mc                                  |           1|      3050|
|13    |mig_7series_v2_2_memc_ui_top_axi__GC0                |           1|     18603|
|14    |mb_subsystem_mig_7series_0_0_mig__GC0                |           1|       276|
|15    |mb_subsystem__GCB0                                   |           1|     28239|
|16    |mb_subsystem__GCB1                                   |           1|     27404|
+------+-----------------------------------------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:33:11 ; elapsed = 00:34:19 . Memory (MB): peak = 1737.707 ; gain = 1578.875
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] Empty from list for constraint at line 89 of c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0.xdc. [c:/PROJECT_FOR_RELEASE/KC705_150MHZ_64KB/project_150MHz/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0.xdc:89]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:33:47 ; elapsed = 00:34:56 . Memory (MB): peak = 1737.707 ; gain = 1578.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:34:01 ; elapsed = 00:35:10 . Memory (MB): peak = 1737.707 ; gain = 1578.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------+------------+----------+
|      |RTL Partition                                        |Replication |Instances |
+------+-----------------------------------------------------+------------+----------+
|1     |bd_0_eth_mac_0_gmii_if__GC0                          |           1|        33|
|2     |bd_0_eth_mac_0_block__GC0                            |           1|      8939|
|3     |bd_0_eth_mac_0_support__GC0                          |           1|        30|
|4     |bd_0__GC0                                            |           1|     18762|
|5     |mig_7series_v2_2_ddr_byte_lane__parameterized4__GC0  |           1|       207|
|6     |mig_7series_v2_2_ddr_phy_4lanes__parameterized0__GC0 |           1|       783|
|7     |mig_7series_v2_2_ddr_mc_phy__GC0                     |           1|      4851|
|8     |mig_7series_v2_2_ddr_mc_phy_wrapper__GC0             |           1|      1198|
|9     |mig_7series_v2_2_ddr_calib_top__GB0                  |           1|     16465|
|10    |mig_7series_v2_2_ddr_calib_top__GB1                  |           1|      4437|
|11    |mig_7series_v2_2_ddr_phy_top__GC0                    |           1|      1849|
|12    |mig_7series_v2_2_mc                                  |           1|      3050|
|13    |mig_7series_v2_2_memc_ui_top_axi__GC0                |           1|     18603|
|14    |mb_subsystem_mig_7series_0_0_mig__GC0                |           1|       276|
|15    |mb_subsystem__GCB0                                   |           1|     28239|
|16    |mb_subsystem__GCB1                                   |           1|     27404|
+------+-----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:35:54 ; elapsed = 00:37:18 . Memory (MB): peak = 1812.121 ; gain = 1653.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0] is being inverted and renamed to u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1] is being inverted and renamed to u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2] is being inverted and renamed to u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3] is being inverted and renamed to u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4] is being inverted and renamed to u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5] is being inverted and renamed to u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6] is being inverted and renamed to u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7] is being inverted and renamed to u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-5365] Flop u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0] is being inverted and renamed to u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1] is being inverted and renamed to u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2] is being inverted and renamed to u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3] is being inverted and renamed to u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4] is being inverted and renamed to u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5] is being inverted and renamed to u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6] is being inverted and renamed to u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7] is being inverted and renamed to u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state [1]. Fanout reduced from 522 to 49 by creating 10 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 100 on net \u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET . Fanout reduced from 1823 to 96 by creating 19 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r [0]. Fanout reduced from 96 to 49 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r [1]. Fanout reduced from 94 to 47 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r [2]. Fanout reduced from 72 to 25 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_done_r . Fanout reduced from 52 to 27 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state [0]. Fanout reduced from 537 to 49 by creating 10 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1 . Fanout reduced from 1521 to 49 by creating 31 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \n_0_u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg . Fanout reduced from 700 to 50 by creating 14 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:36:03 ; elapsed = 00:37:27 . Memory (MB): peak = 1812.121 ; gain = 1653.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:36:04 ; elapsed = 00:37:28 . Memory (MB): peak = 1812.121 ; gain = 1653.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:36:26 ; elapsed = 00:37:50 . Memory (MB): peak = 1812.121 ; gain = 1653.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |AND2B1L          |    16|
|2     |BSCANE2          |     1|
|3     |BUFG             |    12|
|4     |BUFGMUX          |     1|
|5     |BUFH             |     2|
|6     |BUFIO            |     4|
|7     |BUFR             |     1|
|8     |CARRY4           |   609|
|9     |DSP48E1          |     1|
|10    |DSP48E1_1        |     1|
|11    |DSP48E1_3        |     3|
|12    |DSP48E1_4        |     1|
|13    |GND              |     6|
|14    |IDELAYCTRL       |     2|
|15    |IDELAYE2         |    10|
|16    |IDELAYE2_1       |    64|
|17    |INV              |    10|
|18    |IN_FIFO          |     8|
|19    |ISERDESE2        |    64|
|20    |LUT1             |  1205|
|21    |LUT2             |  2788|
|22    |LUT3             |  6756|
|23    |LUT4             |  4544|
|24    |LUT5             |  6662|
|25    |LUT6             |  9132|
|26    |LUT6_2           |    92|
|27    |MMCME2_ADV       |     2|
|28    |MULT_AND         |    10|
|29    |MUXCY            |   365|
|30    |MUXCY_L          |   768|
|31    |MUXF7            |   775|
|32    |MUXF8            |    67|
|33    |ODDR             |     1|
|34    |ODDR_1           |    17|
|35    |OR2L             |     2|
|36    |OSERDESE2        |    23|
|37    |OSERDESE2_1      |     8|
|38    |OSERDESE2_2      |    72|
|39    |OUT_FIFO         |     3|
|40    |OUT_FIFO_1       |     8|
|41    |PHASER_IN_PHY    |     8|
|42    |PHASER_OUT_PHY   |     3|
|43    |PHASER_OUT_PHY_1 |     8|
|44    |PHASER_REF       |     3|
|45    |PHY_CONTROL      |     3|
|46    |PLLE2_ADV        |     1|
|47    |RAM16X1D         |    32|
|48    |RAM32M           |   535|
|49    |RAM64M           |    22|
|50    |RAM64X1D         |   160|
|51    |RAMB18E1_1       |     1|
|52    |RAMB18E1_2       |     1|
|53    |RAMB36E1         |    12|
|54    |RAMB36E1_1       |     8|
|55    |RAMB36E1_2       |     1|
|56    |RAMB36E1_3       |     7|
|57    |RAMB36E1_4       |     1|
|58    |RAMB36E1_5       |    32|
|59    |RAMB36E1_6       |     1|
|60    |RAMB36E1_7       |     4|
|61    |RAMB36E1_8       |    32|
|62    |SRL16            |     1|
|63    |SRL16E           |   429|
|64    |SRLC16E          |     8|
|65    |SRLC32E          |   654|
|66    |VCC              |     1|
|67    |XADC             |     1|
|68    |XORCY            |   733|
|69    |FD               |     3|
|70    |FDCE             |   677|
|71    |FDC_1            |     1|
|72    |FDE              |    32|
|73    |FDPE             |   410|
|74    |FDR              |   133|
|75    |FDRE             | 33261|
|76    |FDRE_1           |     1|
|77    |FDS              |     3|
|78    |FDSE             |  1089|
|79    |IBUF             |    14|
|80    |IBUFGDS          |     1|
|81    |IOBUF            |     1|
|82    |IOBUFDS_DCIEN    |     8|
|83    |IOBUF_DCIEN      |    64|
|84    |OBUF             |    38|
|85    |OBUFDS           |     1|
|86    |OBUFT            |     8|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:36:29 ; elapsed = 00:37:53 . Memory (MB): peak = 1812.121 ; gain = 1653.289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2105 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:31:02 . Memory (MB): peak = 1812.121 ; gain = 984.844
Synthesis Optimization Complete : Time (s): cpu = 00:36:29 ; elapsed = 00:37:53 . Memory (MB): peak = 1812.121 ; gain = 1653.289
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk' of type 'BUFR' is 'VIRTEX4'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B36_S2.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B36_S2.The_BRAMs[10].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B36_S2.The_BRAMs[11].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B36_S2.The_BRAMs[12].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B36_S2.The_BRAMs[13].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B36_S2.The_BRAMs[14].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B36_S2.The_BRAMs[15].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B36_S2.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B36_S2.The_BRAMs[2].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B36_S2.The_BRAMs[3].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B36_S2.The_BRAMs[4].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B36_S2.The_BRAMs[5].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B36_S2.The_BRAMs[6].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B36_S2.The_BRAMs[7].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B36_S2.The_BRAMs[8].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B36_S2.The_BRAMs[9].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S2.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S2.The_BRAMs[10].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S2.The_BRAMs[11].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S2.The_BRAMs[12].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S2.The_BRAMs[13].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S2.The_BRAMs[14].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S2.The_BRAMs[15].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S2.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S2.The_BRAMs[2].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S2.The_BRAMs[3].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S2.The_BRAMs[4].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S2.The_BRAMs[5].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S2.The_BRAMs[6].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S2.The_BRAMs[7].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S2.The_BRAMs[8].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S2.The_BRAMs[9].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 3491 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mb_subsystem_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and mb_subsystem_i/axi_mem_intercon/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-138] Pushed 10 inverter(s) to 76 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1464 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 348 instances
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 1 instances
  FD => FDRE: 3 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 133 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 3 instances
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 92 instances
  MULT_AND => LUT2: 10 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 535 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 22 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 160 instances
  SRL16 => SRL16E: 1 instances
  SRLC16E => SRL16E: 1 instances
  SRLC32E => SRL16E: 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
2926 Infos, 282 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:36:52 ; elapsed = 00:38:08 . Memory (MB): peak = 1812.121 ; gain = 1506.406
INFO: [Common 17-600] The following parameters have non-default value.
synth.vivado.isSynthRun
# write_checkpoint mb_subsystem_wrapper.dcp
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1812.121 ; gain = 0.000
# catch { report_utilization -file mb_subsystem_wrapper_utilization_synth.rpt -pb mb_subsystem_wrapper_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1812.121 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Sep 23 11:38:04 2014...
