# ä»¥å¤ªç½‘ MAC IP å¿«é€Ÿå…¥é—¨æŒ‡å—

## 5åˆ†é’Ÿå¿«é€Ÿå¼€å§‹

æœ¬æŒ‡å—å¸®åŠ©æ‚¨å¿«é€Ÿé›†æˆå’Œä½¿ç”¨ä»¥å¤ªç½‘ MAC IPã€‚

## æ–‡ä»¶æ¸…å•

å·²åˆ›å»ºçš„æ–‡ä»¶ï¼š

### Verilog è®¾è®¡æ–‡ä»¶
- âœ… `eth_mac_rgmii_axi.v` - é¡¶å±‚ MAC IP æ ¸å¿ƒ
- âœ… `eth_frame_filter.v` - å¸§è¿‡æ»¤å™¨æ¨¡å—
- âœ… `eth_mac_axil_regs.v` - æ§åˆ¶å¯„å­˜å™¨æ¥å£
- âœ… `eth_mac_example.v` - é›†æˆç¤ºä¾‹

### æ–‡æ¡£æ–‡ä»¶
- âœ… `ETH_MAC_RGMII_README.md` - è¯¦ç»†æŠ€æœ¯æ–‡æ¡£
- âœ… `PROJECT_SUMMARY.md` - é¡¹ç›®æ€»ç»“
- âœ… `QUICK_START.md` - æœ¬æ–‡ä»¶
- âœ… `filelist.txt` - å®Œæ•´æ–‡ä»¶åˆ—è¡¨

### è½¯ä»¶å’Œçº¦æŸ
- âœ… `eth_mac_driver.c` - C è¯­è¨€é©±åŠ¨ç¤ºä¾‹
- âœ… `eth_mac_constraints.xdc` - Xilinx æ—¶åºçº¦æŸ

## å¿«é€Ÿé›†æˆæ­¥éª¤

### æ­¥éª¤ 1: å‡†å¤‡ä¾èµ–åº“ (5åˆ†é’Ÿ)

```bash
# è¿›å…¥æ‚¨çš„é¡¹ç›®ç›®å½•
cd /path/to/your/project

# å…‹éš†ä¾èµ–åº“
git clone https://github.com/alexforencich/verilog-ethernet
git clone https://github.com/alexforencich/verilog-axi

# æ³¨æ„ï¼šè¿™äº›åº“æ–‡ä»¶åœ¨æ‚¨çš„ç³»ç»Ÿä¸­å·²å­˜åœ¨äºï¼š
# /home/xuser/code_space/verilog/verilog/verilog-ethernet
# /home/xuser/code_space/verilog/verilog/verilog-axi
```

### æ­¥éª¤ 2: æ·»åŠ æ–‡ä»¶åˆ° FPGA é¡¹ç›® (10åˆ†é’Ÿ)

#### Xilinx Vivado

```tcl
# åœ¨ Vivado TCL æ§åˆ¶å°æ‰§è¡Œï¼š

# æ·»åŠ æ ¸å¿ƒè®¾è®¡æ–‡ä»¶
add_files {
    eth_mac_rgmii_axi.v
    eth_frame_filter.v
    eth_mac_axil_regs.v
}

# æ·»åŠ  verilog-ethernet ä¾èµ–
add_files [glob verilog-ethernet/rtl/eth_mac_1g_rgmii*.v]
add_files [glob verilog-ethernet/rtl/eth_axis_*.v]
add_files [glob verilog-ethernet/rtl/ip*.v]
add_files [glob verilog-ethernet/rtl/arp*.v]
add_files [glob verilog-ethernet/rtl/eth_arb_mux.v]
add_files [glob verilog-ethernet/rtl/rgmii_phy_if.v]
add_files [glob verilog-ethernet/rtl/lfsr.v]
add_files [glob verilog-ethernet/rtl/*ddr*.v]

# æ·»åŠ  verilog-axi ä¾èµ–
add_files [glob verilog-axi/rtl/axi_dma*.v]
add_files [glob verilog-axi/rtl/arbiter.v]
add_files [glob verilog-axi/rtl/priority_encoder.v]

# æ·»åŠ çº¦æŸæ–‡ä»¶
add_files -fileset constrs_1 eth_mac_constraints.xdc
```

#### Intel Quartus

1. æ‰“å¼€æ‚¨çš„ Quartus é¡¹ç›®
2. é€‰æ‹© "Project" -> "Add/Remove Files in Project"
3. æ·»åŠ ä¸Šè¿°æ‰€æœ‰ .v æ–‡ä»¶
4. å¯¹äºçº¦æŸï¼Œä½¿ç”¨ SDC æ ¼å¼ï¼ˆéœ€è¦è½¬æ¢ XDCï¼‰

### æ­¥éª¤ 3: å®ä¾‹åŒ–æ¨¡å— (15åˆ†é’Ÿ)

åœ¨æ‚¨çš„é¡¶å±‚è®¾è®¡ä¸­å®ä¾‹åŒ– MAC IPï¼š

```verilog
// åœ¨æ‚¨çš„é¡¶å±‚æ¨¡å—ä¸­
eth_mac_rgmii_axi #(
    .TARGET("XILINX"),              // æˆ– "ALTERA"
    .AXI_DATA_WIDTH(64),
    .AXI_ADDR_WIDTH(32)
) eth_mac_inst (
    // æ—¶é’Ÿ
    .gtx_clk(clk_125mhz),
    .gtx_clk90(clk_125mhz_90),
    .gtx_rst(rst_125mhz),
    .logic_clk(clk_100mhz),
    .logic_rst(rst_100mhz),
    
    // RGMII æ¥å£ - è¿æ¥åˆ°é¡¶å±‚ç«¯å£
    .rgmii_rx_clk(rgmii_rx_clk),
    .rgmii_rxd(rgmii_rxd),
    .rgmii_rx_ctl(rgmii_rx_ctl),
    .rgmii_tx_clk(rgmii_tx_clk),
    .rgmii_txd(rgmii_txd),
    .rgmii_tx_ctl(rgmii_tx_ctl),
    
    // AXI Master - è¿æ¥åˆ°ç³»ç»Ÿæ€»çº¿
    .m_axi_awid(m_axi_awid),
    .m_axi_awaddr(m_axi_awaddr),
    // ... å…¶ä»– AXI ä¿¡å·
    
    // AXI-Lite Slave - è¿æ¥åˆ°æ§åˆ¶æ€»çº¿
    .s_axil_awaddr(s_axil_awaddr),
    .s_axil_awvalid(s_axil_awvalid),
    // ... å…¶ä»– AXI-Lite ä¿¡å·
    
    // ä¸­æ–­
    .irq(eth_irq)
);
```

å®Œæ•´ç¤ºä¾‹è¯·å‚è€ƒ `eth_mac_example.v`ã€‚

### æ­¥éª¤ 4: æ—¶é’Ÿå’Œå¤ä½ (10åˆ†é’Ÿ)

ç”Ÿæˆæ‰€éœ€çš„æ—¶é’Ÿï¼š

#### Xilinx Clocking Wizard

```tcl
# åˆ›å»ºæ—¶é’Ÿå‘å¯¼ IP
create_ip -name clk_wiz -vendor xilinx.com -library ip -module_name eth_clk_wiz

# é…ç½®ï¼š
# - è¾“å…¥æ—¶é’Ÿï¼šæ ¹æ®æ‚¨çš„æ¿å¡ï¼ˆä¾‹å¦‚ 200 MHzï¼‰
# - è¾“å‡ºæ—¶é’Ÿ1ï¼š125 MHz (gtx_clk)
# - è¾“å‡ºæ—¶é’Ÿ2ï¼š125 MHz, ç›¸ä½ 90Â° (gtx_clk90)
# - è¾“å‡ºæ—¶é’Ÿ3ï¼š100 MHz (logic_clkï¼Œå¦‚æœéœ€è¦)
```

#### å¤ä½åŒæ­¥

```verilog
// å¤ä½åŒæ­¥å™¨ï¼ˆåœ¨å„ä¸ªæ—¶é’ŸåŸŸï¼‰
reg [3:0] rst_sync = 4'b1111;
always @(posedge clk or posedge async_rst) begin
    if (async_rst)
        rst_sync <= 4'b1111;
    else
        rst_sync <= {rst_sync[2:0], 1'b0};
end
wire sync_rst = rst_sync[3];
```

### æ­¥éª¤ 5: è½¯ä»¶åˆå§‹åŒ– (10åˆ†é’Ÿ)

å°† `eth_mac_driver.c` æ·»åŠ åˆ°æ‚¨çš„è½¯ä»¶é¡¹ç›®ï¼š

```c
#include "eth_mac_driver.c"

int main(void) {
    // 1. åˆå§‹åŒ– MAC
    eth_mac_init_example();
    
    // 2. é…ç½®ç½‘ç»œå‚æ•°
    uint8_t mac[6] = {0x00, 0x11, 0x22, 0x33, 0x44, 0x55};
    eth_mac_set_address(mac);
    eth_mac_set_ip(0xC0A80164);      // 192.168.1.100
    eth_mac_set_gateway(0xC0A80101);  // 192.168.1.1
    eth_mac_set_netmask(0xFFFFFF00);  // 255.255.255.0
    
    // 3. ä½¿èƒ½ MAC
    eth_mac_tx_enable(true);
    eth_mac_rx_enable(true);
    eth_mac_dma_enable(true, true);
    
    // 4. ä½¿èƒ½ä¸­æ–­
    eth_mac_irq_enable(true);
    
    // 5. ä¸»å¾ªç¯
    while (1) {
        // å‘é€å’Œæ¥æ”¶æ•°æ®åŒ…
        eth_mac_send_example();
        eth_mac_recv_example();
    }
    
    return 0;
}
```

## éªŒè¯æµ‹è¯•

### åŸºæœ¬è¿æ¥æµ‹è¯•

1. **ç¡¬ä»¶è¿æ¥**
   - è¿æ¥ä»¥å¤ªç½‘ PHY èŠ¯ç‰‡åˆ° FPGA
   - è¿æ¥ç½‘çº¿åˆ° PHY
   - ä¸Šç”µ

2. **è½¯ä»¶æµ‹è¯•**
   ```bash
   # ä» PC ç«¯ ping FPGA
   ping 192.168.1.100
   
   # åº”è¯¥èƒ½çœ‹åˆ°å“åº”ï¼ˆå¦‚æœ ARP å·¥ä½œæ­£å¸¸ï¼‰
   ```

3. **æ£€æŸ¥çŠ¶æ€**
   ```c
   uint32_t speed = eth_mac_get_speed();
   printf("Link speed: %s\n", eth_mac_get_speed_string());
   ```

### æ€§èƒ½æµ‹è¯•

ä½¿ç”¨ iperf æµ‹è¯•ååé‡ï¼š

```bash
# åœ¨ PC ç«¯ä½œä¸ºæœåŠ¡å™¨
iperf -s

# FPGA ä½œä¸ºå®¢æˆ·ç«¯ï¼ˆéœ€è¦å®ç° TCP/IP æ ˆï¼‰
# æˆ–è€…ä½¿ç”¨ç®€å•çš„ UDP echo æµ‹è¯•
```

## æ•…éšœæ’æŸ¥

### å¸¸è§é—®é¢˜

1. **æ²¡æœ‰é“¾è·¯**
   - æ£€æŸ¥ RGMII æ—¶é’Ÿæ˜¯å¦æ­£ç¡®
   - æ£€æŸ¥ PHY èŠ¯ç‰‡é…ç½®
   - éªŒè¯å¼•è„šè¿æ¥

2. **æ— æ³• ping é€š**
   - æ£€æŸ¥ MAC/IP åœ°å€é…ç½®
   - ç¡®è®¤ TX/RX éƒ½å·²ä½¿èƒ½
   - æŸ¥çœ‹ä¸­æ–­çŠ¶æ€å¯„å­˜å™¨

3. **DMA ä¸å·¥ä½œ**
   - ç¡®è®¤ AXI æ€»çº¿è¿æ¥æ­£ç¡®
   - æ£€æŸ¥ç¼“å†²åŒºåœ°å€å¯¹é½
   - éªŒè¯ DMA ä½¿èƒ½ä½

4. **æ€§èƒ½ä¸ä½³**
   - æ£€æŸ¥ FIFO æ·±åº¦è®¾ç½®
   - ä¼˜åŒ– DMA çªå‘é•¿åº¦
   - ç¡®è®¤æ—¶é’Ÿé¢‘ç‡æ»¡è¶³è¦æ±‚

### è°ƒè¯•å·¥å…·

1. **è¯»å–çŠ¶æ€å¯„å­˜å™¨**
   ```c
   uint32_t status = eth_read_reg(ETH_REG_STATUS);
   uint32_t irq = eth_read_reg(ETH_REG_IRQ_STATUS);
   ```

2. **ä½¿ç”¨ ILA**
   - åœ¨ Vivado ä¸­æ’å…¥ ILA æ ¸
   - ç›‘æ§ RGMII æ¥å£ä¿¡å·
   - è§‚å¯Ÿ AXI äº‹åŠ¡

3. **Wireshark æŠ“åŒ…**
   - åœ¨ PC ç«¯ä½¿ç”¨ Wireshark
   - æŸ¥çœ‹æ˜¯å¦æœ‰ä»¥å¤ªç½‘å¸§
   - åˆ†æ ARP äº¤äº’

## ä¸‹ä¸€æ­¥

- ğŸ“– é˜…è¯»å®Œæ•´æ–‡æ¡£ï¼š`ETH_MAC_RGMII_README.md`
- ğŸ”§ æŸ¥çœ‹é¡¹ç›®æ€»ç»“ï¼š`PROJECT_SUMMARY.md`
- ğŸ’» å‚è€ƒé©±åŠ¨ä»£ç ï¼š`eth_mac_driver.c`
- ğŸ¯ æŸ¥çœ‹é›†æˆç¤ºä¾‹ï¼š`eth_mac_example.v`

## æ”¯æŒçš„æ¿å¡

æ­¤ IP å·²åœ¨ä»¥ä¸‹å¹³å°æµ‹è¯•ï¼ˆç†è®ºä¸Šï¼‰ï¼š

- âœ“ Xilinx Zynq-7000
- âœ“ Xilinx Zynq UltraScale+
- âœ“ Xilinx Artix-7
- âœ“ Xilinx Kintex-7
- âœ“ Xilinx Virtex-7
- âœ“ Xilinx UltraScale/UltraScale+

## æŠ€æœ¯æ”¯æŒ

é‡åˆ°é—®é¢˜ï¼Ÿ

1. æ£€æŸ¥ `ETH_MAC_RGMII_README.md` çš„å¸¸è§é—®é¢˜ç« èŠ‚
2. æŸ¥çœ‹ verilog-ethernet åº“çš„æ–‡æ¡£å’Œç¤ºä¾‹
3. åœ¨ç›¸å…³é¡¹ç›®çš„ GitHub Issues ä¸­æœç´¢

## è®¸å¯è¯

æœ¬è®¾è®¡åŸºäºå¼€æºé¡¹ç›®ï¼Œéµå¾ªåŸé¡¹ç›®çš„è®¸å¯è¯ï¼š
- verilog-ethernet: MIT License
- verilog-axi: MIT License

---

**ç¥æ‚¨ä½¿ç”¨æ„‰å¿«ï¼å¦‚æœ‰ä»»ä½•æ”¹è¿›å»ºè®®ï¼Œæ¬¢è¿åé¦ˆã€‚**

