Quartus Prime Archive log --	P:/Documents/ESN11/lab2/Regent_lab2_tmp_archive.qarlog

Archive:	P:/Documents/ESN11/lab2/Regent_lab2_tmp_archive.qar
Date:		Wed Jan 17 09:40:18 2024
Quartus Prime		18.1.1 Build 646 04/11/2019 SJ Standard Edition

	=========== Files Selected: ===========
P:/Documents/ESN11/lab2/Regent_lab2.qpf
P:/Documents/ESN11/lab2/Regent_lab2.qsf
P:/Documents/ESN11/lab2/bin_to_7seg.vhd
P:/Documents/ESN11/lab2/lab2_sys.qsys
P:/Documents/ESN11/lab2/lab2_sys.sopcinfo
P:/Documents/ESN11/lab2/lab2_sys/lab2_sys.bsf
P:/Documents/ESN11/lab2/lab2_sys/lab2_sys.cmp
P:/Documents/ESN11/lab2/lab2_sys/lab2_sys.html
P:/Documents/ESN11/lab2/lab2_sys/lab2_sys.xml
P:/Documents/ESN11/lab2/lab2_sys/lab2_sys_bb.v
P:/Documents/ESN11/lab2/lab2_sys/lab2_sys_generation.rpt
P:/Documents/ESN11/lab2/lab2_sys/lab2_sys_generation_previous.rpt
P:/Documents/ESN11/lab2/lab2_sys/lab2_sys_inst.v
P:/Documents/ESN11/lab2/lab2_sys/lab2_sys_inst.vhd
P:/Documents/ESN11/lab2/lab2_sys/synthesis/lab2_sys.debuginfo
P:/Documents/ESN11/lab2/lab2_sys/synthesis/lab2_sys.qip
P:/Documents/ESN11/lab2/lab2_sys/synthesis/lab2_sys.regmap
P:/Documents/ESN11/lab2/lab2_sys/synthesis/lab2_sys.vhd
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/altera_avalon_sc_fifo.v
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/altera_merlin_arbitrator.sv
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/altera_merlin_master_agent.sv
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/altera_merlin_master_translator.sv
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/altera_merlin_slave_agent.sv
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/altera_merlin_slave_translator.sv
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/altera_reset_controller.sdc
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/altera_reset_controller.v
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/altera_reset_synchronizer.v
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/lab2_sys_irq_mapper.sv
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/lab2_sys_jtag_uart_0.v
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/lab2_sys_mm_interconnect_0.v
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/lab2_sys_mm_interconnect_0_avalon_st_adapter.v
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/lab2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/lab2_sys_mm_interconnect_0_cmd_demux.sv
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/lab2_sys_mm_interconnect_0_cmd_demux_001.sv
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/lab2_sys_mm_interconnect_0_cmd_mux.sv
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/lab2_sys_mm_interconnect_0_cmd_mux_003.sv
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/lab2_sys_mm_interconnect_0_router.sv
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/lab2_sys_mm_interconnect_0_router_001.sv
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/lab2_sys_mm_interconnect_0_router_002.sv
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/lab2_sys_mm_interconnect_0_router_005.sv
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/lab2_sys_mm_interconnect_0_rsp_demux.sv
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/lab2_sys_mm_interconnect_0_rsp_demux_003.sv
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/lab2_sys_mm_interconnect_0_rsp_mux.sv
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/lab2_sys_mm_interconnect_0_rsp_mux_001.sv
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/lab2_sys_nios2_gen2_0.v
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/lab2_sys_nios2_gen2_0_cpu.sdc
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/lab2_sys_nios2_gen2_0_cpu.v
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/lab2_sys_nios2_gen2_0_cpu_debug_slave_sysclk.v
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/lab2_sys_nios2_gen2_0_cpu_debug_slave_tck.v
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/lab2_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/lab2_sys_nios2_gen2_0_cpu_ociram_default_contents.mif
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/lab2_sys_nios2_gen2_0_cpu_rf_ram_a.mif
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/lab2_sys_nios2_gen2_0_cpu_rf_ram_b.mif
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/lab2_sys_nios2_gen2_0_cpu_test_bench.v
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/lab2_sys_onchip_memory2_0.v
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/lab2_sys_pio_0.v
P:/Documents/ESN11/lab2/lab2_sys/synthesis/submodules/lab2_sys_timer_0.v
P:/Documents/ESN11/lab2/regent_lab2.vhd
c:/intelfpga/18.1/quartus/bin64/assignment_defaults.qdf
	======= Total: 60 files to archive =======

	================ Status: ===============
All files archived successfully.


******* Archived project restoration attempt on Wed Jan 17 09:40:24 2024
Source archive file:	P:/Documents/ESN11/lab2/Regent_lab2_tmp_archive.qar
Archive was extracted into	P:/Documents/ESN11/lab3/
		 - successfully.
