vendor_name = ModelSim
source_file = 1, pll/pll.qip
source_file = 1, SDRAM/synthesis/SDRAM.qip
source_file = 1, VideoFifo.qip
source_file = 1, C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/shifter_test/top.sv
source_file = 1, ../vidframetest/output_files/stp1.stp
source_file = 1, output_files/testingLEDs.stp
source_file = 1, output_files/testingLEDS.vwf
source_file = 1, hardwrite.sv
source_file = 1, output_files/testingLEDs_checkingLATandSCLKandSDOs.stp
source_file = 1, testingCustomHardwrite.stp
source_file = 1, testingCustomHardwrite_good.stp
source_file = 1, test_writing_data.stp
source_file = 1, C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/shifter_test/HDMI_fifo.qip
source_file = 1, C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/shifter_test/HDMI_fifo.v
source_file = 1, C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/shifter_test/unsaved/synthesis/unsaved.qip
source_file = 1, C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/shifter_test/unsaved/synthesis/unsaved.v
source_file = 1, C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/shifter_test/unsaved/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/shifter_test/unsaved/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/shifter_test/unsaved/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/shifter_test/unsaved/synthesis/submodules/unsaved_new_sdram_controller_0.v
source_file = 1, C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/shifter_test/led_driver_shift_reg.qip
source_file = 1, C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/shifter_test/led_driver_shift_reg.v
source_file = 1, C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/shifter_test/Waveform.vwf
source_file = 1, C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/shifter_test/test_shifter.vwf
source_file = 1, C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/shifter_test/pll.v
source_file = 1, f:/quartus19.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, f:/quartus19.1/quartus/libraries/megafunctions/aglobal191.inc
source_file = 1, f:/quartus19.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, f:/quartus19.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, f:/quartus19.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, f:/quartus19.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/shifter_test/db/pll_altpll.v
source_file = 1, f:/quartus19.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf
source_file = 1, f:/quartus19.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, f:/quartus19.1/quartus/libraries/megafunctions/dffeea.inc
design_name = top
instance = comp, \LAT~output , LAT~output, top, 1
instance = comp, \SCLK~output , SCLK~output, top, 1
instance = comp, \GSCLK~output , GSCLK~output, top, 1
instance = comp, \TESTCLK~output , TESTCLK~output, top, 1
instance = comp, \SDO[0][0]~output , SDO[0][0]~output, top, 1
instance = comp, \SDO[0][1]~output , SDO[0][1]~output, top, 1
instance = comp, \SDO[0][2]~output , SDO[0][2]~output, top, 1
instance = comp, \SDO[0][3]~output , SDO[0][3]~output, top, 1
instance = comp, \SDO[1][0]~output , SDO[1][0]~output, top, 1
instance = comp, \SDO[1][1]~output , SDO[1][1]~output, top, 1
instance = comp, \SDO[1][2]~output , SDO[1][2]~output, top, 1
instance = comp, \SDO[1][3]~output , SDO[1][3]~output, top, 1
instance = comp, \SDO[2][0]~output , SDO[2][0]~output, top, 1
instance = comp, \SDO[2][1]~output , SDO[2][1]~output, top, 1
instance = comp, \SDO[2][2]~output , SDO[2][2]~output, top, 1
instance = comp, \SDO[2][3]~output , SDO[2][3]~output, top, 1
instance = comp, \SDO[3][0]~output , SDO[3][0]~output, top, 1
instance = comp, \SDO[3][1]~output , SDO[3][1]~output, top, 1
instance = comp, \SDO[3][2]~output , SDO[3][2]~output, top, 1
instance = comp, \SDO[3][3]~output , SDO[3][3]~output, top, 1
instance = comp, \SDO[4][0]~output , SDO[4][0]~output, top, 1
instance = comp, \SDO[4][1]~output , SDO[4][1]~output, top, 1
instance = comp, \SDO[4][2]~output , SDO[4][2]~output, top, 1
instance = comp, \SDO[4][3]~output , SDO[4][3]~output, top, 1
instance = comp, \SDO[5][0]~output , SDO[5][0]~output, top, 1
instance = comp, \SDO[5][1]~output , SDO[5][1]~output, top, 1
instance = comp, \SDO[5][2]~output , SDO[5][2]~output, top, 1
instance = comp, \SDO[5][3]~output , SDO[5][3]~output, top, 1
instance = comp, \SDO[6][0]~output , SDO[6][0]~output, top, 1
instance = comp, \SDO[6][1]~output , SDO[6][1]~output, top, 1
instance = comp, \SDO[6][2]~output , SDO[6][2]~output, top, 1
instance = comp, \SDO[6][3]~output , SDO[6][3]~output, top, 1
instance = comp, \SDO[7][0]~output , SDO[7][0]~output, top, 1
instance = comp, \SDO[7][1]~output , SDO[7][1]~output, top, 1
instance = comp, \SDO[7][2]~output , SDO[7][2]~output, top, 1
instance = comp, \SDO[7][3]~output , SDO[7][3]~output, top, 1
instance = comp, \SDO[8][0]~output , SDO[8][0]~output, top, 1
instance = comp, \SDO[8][1]~output , SDO[8][1]~output, top, 1
instance = comp, \SDO[8][2]~output , SDO[8][2]~output, top, 1
instance = comp, \SDO[8][3]~output , SDO[8][3]~output, top, 1
instance = comp, \SDO[9][0]~output , SDO[9][0]~output, top, 1
instance = comp, \SDO[9][1]~output , SDO[9][1]~output, top, 1
instance = comp, \SDO[9][2]~output , SDO[9][2]~output, top, 1
instance = comp, \SDO[9][3]~output , SDO[9][3]~output, top, 1
instance = comp, \SDO[10][0]~output , SDO[10][0]~output, top, 1
instance = comp, \SDO[10][1]~output , SDO[10][1]~output, top, 1
instance = comp, \SDO[10][2]~output , SDO[10][2]~output, top, 1
instance = comp, \SDO[10][3]~output , SDO[10][3]~output, top, 1
instance = comp, \SDO[11][0]~output , SDO[11][0]~output, top, 1
instance = comp, \SDO[11][1]~output , SDO[11][1]~output, top, 1
instance = comp, \SDO[11][2]~output , SDO[11][2]~output, top, 1
instance = comp, \SDO[11][3]~output , SDO[11][3]~output, top, 1
instance = comp, \STATE_CHECK[0]~output , STATE_CHECK[0]~output, top, 1
instance = comp, \STATE_CHECK[1]~output , STATE_CHECK[1]~output, top, 1
instance = comp, \STATE_CHECK[2]~output , STATE_CHECK[2]~output, top, 1
instance = comp, \STATE_CHECK[3]~output , STATE_CHECK[3]~output, top, 1
instance = comp, \SDRAM_ADDR[0]~output , SDRAM_ADDR[0]~output, top, 1
instance = comp, \SDRAM_ADDR[1]~output , SDRAM_ADDR[1]~output, top, 1
instance = comp, \SDRAM_ADDR[2]~output , SDRAM_ADDR[2]~output, top, 1
instance = comp, \SDRAM_ADDR[3]~output , SDRAM_ADDR[3]~output, top, 1
instance = comp, \SDRAM_ADDR[4]~output , SDRAM_ADDR[4]~output, top, 1
instance = comp, \SDRAM_ADDR[5]~output , SDRAM_ADDR[5]~output, top, 1
instance = comp, \SDRAM_ADDR[6]~output , SDRAM_ADDR[6]~output, top, 1
instance = comp, \SDRAM_ADDR[7]~output , SDRAM_ADDR[7]~output, top, 1
instance = comp, \SDRAM_ADDR[8]~output , SDRAM_ADDR[8]~output, top, 1
instance = comp, \SDRAM_ADDR[9]~output , SDRAM_ADDR[9]~output, top, 1
instance = comp, \SDRAM_ADDR[10]~output , SDRAM_ADDR[10]~output, top, 1
instance = comp, \SDRAM_ADDR[11]~output , SDRAM_ADDR[11]~output, top, 1
instance = comp, \SDRAM_ADDR[12]~output , SDRAM_ADDR[12]~output, top, 1
instance = comp, \SDRAM_BA[0]~output , SDRAM_BA[0]~output, top, 1
instance = comp, \SDRAM_BA[1]~output , SDRAM_BA[1]~output, top, 1
instance = comp, \SDRAM_CAS_N~output , SDRAM_CAS_N~output, top, 1
instance = comp, \SDRAM_CKE~output , SDRAM_CKE~output, top, 1
instance = comp, \SDRAM_CLK~output , SDRAM_CLK~output, top, 1
instance = comp, \SDRAM_CS_N~output , SDRAM_CS_N~output, top, 1
instance = comp, \SDRAM_DQM[0]~output , SDRAM_DQM[0]~output, top, 1
instance = comp, \SDRAM_DQM[1]~output , SDRAM_DQM[1]~output, top, 1
instance = comp, \SDRAM_RAS_N~output , SDRAM_RAS_N~output, top, 1
instance = comp, \SDRAM_WE_N~output , SDRAM_WE_N~output, top, 1
instance = comp, \SDRAM_DQ[0]~output , SDRAM_DQ[0]~output, top, 1
instance = comp, \SDRAM_DQ[1]~output , SDRAM_DQ[1]~output, top, 1
instance = comp, \SDRAM_DQ[2]~output , SDRAM_DQ[2]~output, top, 1
instance = comp, \SDRAM_DQ[3]~output , SDRAM_DQ[3]~output, top, 1
instance = comp, \SDRAM_DQ[4]~output , SDRAM_DQ[4]~output, top, 1
instance = comp, \SDRAM_DQ[5]~output , SDRAM_DQ[5]~output, top, 1
instance = comp, \SDRAM_DQ[6]~output , SDRAM_DQ[6]~output, top, 1
instance = comp, \SDRAM_DQ[7]~output , SDRAM_DQ[7]~output, top, 1
instance = comp, \SDRAM_DQ[8]~output , SDRAM_DQ[8]~output, top, 1
instance = comp, \SDRAM_DQ[9]~output , SDRAM_DQ[9]~output, top, 1
instance = comp, \SDRAM_DQ[10]~output , SDRAM_DQ[10]~output, top, 1
instance = comp, \SDRAM_DQ[11]~output , SDRAM_DQ[11]~output, top, 1
instance = comp, \SDRAM_DQ[12]~output , SDRAM_DQ[12]~output, top, 1
instance = comp, \SDRAM_DQ[13]~output , SDRAM_DQ[13]~output, top, 1
instance = comp, \SDRAM_DQ[14]~output , SDRAM_DQ[14]~output, top, 1
instance = comp, \SDRAM_DQ[15]~output , SDRAM_DQ[15]~output, top, 1
instance = comp, \~ALTERA_DCLK~~obuf , ~ALTERA_DCLK~~obuf, top, 1
instance = comp, \TESTCLK2~input , TESTCLK2~input, top, 1
instance = comp, \TESTCLK2~inputclkctrl , TESTCLK2~inputclkctrl, top, 1
instance = comp, \nReset~input , nReset~input, top, 1
instance = comp, \Add1~0 , Add1~0, top, 1
instance = comp, \bit_num~7 , bit_num~7, top, 1
instance = comp, \init~0 , init~0, top, 1
instance = comp, \state~44 , state~44, top, 1
instance = comp, \state.00000000000000000000000000000001 , state.00000000000000000000000000000001, top, 1
instance = comp, \state~45 , state~45, top, 1
instance = comp, \state.00000000000000000000000000000010 , state.00000000000000000000000000000010, top, 1
instance = comp, \Selector547~0 , Selector547~0, top, 1
instance = comp, \state.00000000000000000000000000000011 , state.00000000000000000000000000000011, top, 1
instance = comp, \bit_num[13]~3 , bit_num[13]~3, top, 1
instance = comp, \daisy_num[29]~0 , daisy_num[29]~0, top, 1
instance = comp, \bit_num[13]~36 , bit_num[13]~36, top, 1
instance = comp, \daisy_num[31]~2 , daisy_num[31]~2, top, 1
instance = comp, \Add0~0 , Add0~0, top, 1
instance = comp, \daisy_num~5 , daisy_num~5, top, 1
instance = comp, \daisy_num~6 , daisy_num~6, top, 1
instance = comp, \daisy_num~7 , daisy_num~7, top, 1
instance = comp, \daisy_num[0] , daisy_num[0], top, 1
instance = comp, \Add0~2 , Add0~2, top, 1
instance = comp, \daisy_num~1 , daisy_num~1, top, 1
instance = comp, \daisy_num[1] , daisy_num[1], top, 1
instance = comp, \Add0~4 , Add0~4, top, 1
instance = comp, \daisy_num~3 , daisy_num~3, top, 1
instance = comp, \daisy_num[2] , daisy_num[2], top, 1
instance = comp, \Add0~6 , Add0~6, top, 1
instance = comp, \daisy_num~4 , daisy_num~4, top, 1
instance = comp, \daisy_num[3] , daisy_num[3], top, 1
instance = comp, \Add0~8 , Add0~8, top, 1
instance = comp, \daisy_num~8 , daisy_num~8, top, 1
instance = comp, \daisy_num[4] , daisy_num[4], top, 1
instance = comp, \Add0~10 , Add0~10, top, 1
instance = comp, \daisy_num~9 , daisy_num~9, top, 1
instance = comp, \daisy_num[5] , daisy_num[5], top, 1
instance = comp, \Add0~12 , Add0~12, top, 1
instance = comp, \daisy_num~10 , daisy_num~10, top, 1
instance = comp, \daisy_num[6] , daisy_num[6], top, 1
instance = comp, \Add0~14 , Add0~14, top, 1
instance = comp, \daisy_num~11 , daisy_num~11, top, 1
instance = comp, \daisy_num[7] , daisy_num[7], top, 1
instance = comp, \Add0~16 , Add0~16, top, 1
instance = comp, \daisy_num~12 , daisy_num~12, top, 1
instance = comp, \daisy_num[8] , daisy_num[8], top, 1
instance = comp, \Add0~18 , Add0~18, top, 1
instance = comp, \daisy_num~13 , daisy_num~13, top, 1
instance = comp, \daisy_num[9] , daisy_num[9], top, 1
instance = comp, \Add0~20 , Add0~20, top, 1
instance = comp, \daisy_num~14 , daisy_num~14, top, 1
instance = comp, \daisy_num[10] , daisy_num[10], top, 1
instance = comp, \Add0~22 , Add0~22, top, 1
instance = comp, \daisy_num~15 , daisy_num~15, top, 1
instance = comp, \daisy_num[11] , daisy_num[11], top, 1
instance = comp, \Add0~24 , Add0~24, top, 1
instance = comp, \daisy_num~16 , daisy_num~16, top, 1
instance = comp, \daisy_num[12] , daisy_num[12], top, 1
instance = comp, \Add0~26 , Add0~26, top, 1
instance = comp, \daisy_num~17 , daisy_num~17, top, 1
instance = comp, \daisy_num[13] , daisy_num[13], top, 1
instance = comp, \Add0~28 , Add0~28, top, 1
instance = comp, \daisy_num~18 , daisy_num~18, top, 1
instance = comp, \daisy_num[14] , daisy_num[14], top, 1
instance = comp, \Add0~30 , Add0~30, top, 1
instance = comp, \daisy_num~19 , daisy_num~19, top, 1
instance = comp, \daisy_num[15] , daisy_num[15], top, 1
instance = comp, \Add0~32 , Add0~32, top, 1
instance = comp, \daisy_num~20 , daisy_num~20, top, 1
instance = comp, \daisy_num[16] , daisy_num[16], top, 1
instance = comp, \Add0~34 , Add0~34, top, 1
instance = comp, \daisy_num~21 , daisy_num~21, top, 1
instance = comp, \daisy_num[17] , daisy_num[17], top, 1
instance = comp, \Add0~36 , Add0~36, top, 1
instance = comp, \daisy_num~22 , daisy_num~22, top, 1
instance = comp, \daisy_num[18] , daisy_num[18], top, 1
instance = comp, \Add0~38 , Add0~38, top, 1
instance = comp, \daisy_num~23 , daisy_num~23, top, 1
instance = comp, \daisy_num[19] , daisy_num[19], top, 1
instance = comp, \Add0~40 , Add0~40, top, 1
instance = comp, \daisy_num~24 , daisy_num~24, top, 1
instance = comp, \daisy_num[20] , daisy_num[20], top, 1
instance = comp, \Add0~42 , Add0~42, top, 1
instance = comp, \daisy_num~25 , daisy_num~25, top, 1
instance = comp, \daisy_num[21] , daisy_num[21], top, 1
instance = comp, \Add0~44 , Add0~44, top, 1
instance = comp, \daisy_num~26 , daisy_num~26, top, 1
instance = comp, \daisy_num[22] , daisy_num[22], top, 1
instance = comp, \Add0~46 , Add0~46, top, 1
instance = comp, \daisy_num~27 , daisy_num~27, top, 1
instance = comp, \daisy_num[23] , daisy_num[23], top, 1
instance = comp, \Add0~48 , Add0~48, top, 1
instance = comp, \daisy_num~28 , daisy_num~28, top, 1
instance = comp, \daisy_num[24] , daisy_num[24], top, 1
instance = comp, \Add0~50 , Add0~50, top, 1
instance = comp, \daisy_num~29 , daisy_num~29, top, 1
instance = comp, \daisy_num[25] , daisy_num[25], top, 1
instance = comp, \Add0~52 , Add0~52, top, 1
instance = comp, \daisy_num~30 , daisy_num~30, top, 1
instance = comp, \daisy_num[26] , daisy_num[26], top, 1
instance = comp, \Add0~54 , Add0~54, top, 1
instance = comp, \daisy_num~31 , daisy_num~31, top, 1
instance = comp, \daisy_num[27] , daisy_num[27], top, 1
instance = comp, \Add0~56 , Add0~56, top, 1
instance = comp, \daisy_num~32 , daisy_num~32, top, 1
instance = comp, \daisy_num[28] , daisy_num[28], top, 1
instance = comp, \Add0~58 , Add0~58, top, 1
instance = comp, \daisy_num~33 , daisy_num~33, top, 1
instance = comp, \daisy_num[29] , daisy_num[29], top, 1
instance = comp, \Add0~60 , Add0~60, top, 1
instance = comp, \daisy_num~34 , daisy_num~34, top, 1
instance = comp, \daisy_num[30] , daisy_num[30], top, 1
instance = comp, \Add0~62 , Add0~62, top, 1
instance = comp, \daisy_num[31]~35 , daisy_num[31]~35, top, 1
instance = comp, \daisy_num[31] , daisy_num[31], top, 1
instance = comp, \LessThan1~5 , LessThan1~5, top, 1
instance = comp, \LessThan1~6 , LessThan1~6, top, 1
instance = comp, \LessThan1~7 , LessThan1~7, top, 1
instance = comp, \LessThan1~8 , LessThan1~8, top, 1
instance = comp, \LessThan1~9 , LessThan1~9, top, 1
instance = comp, \LessThan1~3 , LessThan1~3, top, 1
instance = comp, \LessThan1~1 , LessThan1~1, top, 1
instance = comp, \LessThan1~2 , LessThan1~2, top, 1
instance = comp, \LessThan1~0 , LessThan1~0, top, 1
instance = comp, \LessThan1~4 , LessThan1~4, top, 1
instance = comp, \LessThan1~10 , LessThan1~10, top, 1
instance = comp, \bit_num[13]~4 , bit_num[13]~4, top, 1
instance = comp, \bit_num[0] , bit_num[0], top, 1
instance = comp, \Add1~2 , Add1~2, top, 1
instance = comp, \bit_num~2 , bit_num~2, top, 1
instance = comp, \bit_num[1] , bit_num[1], top, 1
instance = comp, \Add1~4 , Add1~4, top, 1
instance = comp, \bit_num~5 , bit_num~5, top, 1
instance = comp, \bit_num[2] , bit_num[2], top, 1
instance = comp, \Add1~6 , Add1~6, top, 1
instance = comp, \bit_num~6 , bit_num~6, top, 1
instance = comp, \bit_num[3] , bit_num[3], top, 1
instance = comp, \Add1~8 , Add1~8, top, 1
instance = comp, \bit_num~8 , bit_num~8, top, 1
instance = comp, \bit_num[4] , bit_num[4], top, 1
instance = comp, \Add1~10 , Add1~10, top, 1
instance = comp, \bit_num~9 , bit_num~9, top, 1
instance = comp, \bit_num[5] , bit_num[5], top, 1
instance = comp, \Add1~12 , Add1~12, top, 1
instance = comp, \bit_num~10 , bit_num~10, top, 1
instance = comp, \bit_num[6] , bit_num[6], top, 1
instance = comp, \Add1~14 , Add1~14, top, 1
instance = comp, \bit_num~11 , bit_num~11, top, 1
instance = comp, \bit_num[7] , bit_num[7], top, 1
instance = comp, \Add1~16 , Add1~16, top, 1
instance = comp, \bit_num~14 , bit_num~14, top, 1
instance = comp, \bit_num[8] , bit_num[8], top, 1
instance = comp, \Add1~18 , Add1~18, top, 1
instance = comp, \bit_num~15 , bit_num~15, top, 1
instance = comp, \bit_num[9] , bit_num[9], top, 1
instance = comp, \Add1~20 , Add1~20, top, 1
instance = comp, \bit_num~12 , bit_num~12, top, 1
instance = comp, \bit_num[10] , bit_num[10], top, 1
instance = comp, \Add1~22 , Add1~22, top, 1
instance = comp, \bit_num~13 , bit_num~13, top, 1
instance = comp, \bit_num[11] , bit_num[11], top, 1
instance = comp, \Add1~24 , Add1~24, top, 1
instance = comp, \bit_num~16 , bit_num~16, top, 1
instance = comp, \bit_num[12] , bit_num[12], top, 1
instance = comp, \Add1~26 , Add1~26, top, 1
instance = comp, \bit_num~17 , bit_num~17, top, 1
instance = comp, \bit_num[13] , bit_num[13], top, 1
instance = comp, \Add1~28 , Add1~28, top, 1
instance = comp, \bit_num~18 , bit_num~18, top, 1
instance = comp, \bit_num[14] , bit_num[14], top, 1
instance = comp, \Add1~30 , Add1~30, top, 1
instance = comp, \bit_num~19 , bit_num~19, top, 1
instance = comp, \bit_num[15] , bit_num[15], top, 1
instance = comp, \Add1~32 , Add1~32, top, 1
instance = comp, \bit_num~20 , bit_num~20, top, 1
instance = comp, \bit_num[16] , bit_num[16], top, 1
instance = comp, \Add1~34 , Add1~34, top, 1
instance = comp, \bit_num~21 , bit_num~21, top, 1
instance = comp, \bit_num[17] , bit_num[17], top, 1
instance = comp, \Add1~36 , Add1~36, top, 1
instance = comp, \bit_num~22 , bit_num~22, top, 1
instance = comp, \bit_num[18] , bit_num[18], top, 1
instance = comp, \Add1~38 , Add1~38, top, 1
instance = comp, \bit_num~23 , bit_num~23, top, 1
instance = comp, \bit_num[19] , bit_num[19], top, 1
instance = comp, \Add1~40 , Add1~40, top, 1
instance = comp, \bit_num~24 , bit_num~24, top, 1
instance = comp, \bit_num[20] , bit_num[20], top, 1
instance = comp, \Add1~42 , Add1~42, top, 1
instance = comp, \bit_num~25 , bit_num~25, top, 1
instance = comp, \bit_num[21] , bit_num[21], top, 1
instance = comp, \Add1~44 , Add1~44, top, 1
instance = comp, \bit_num~26 , bit_num~26, top, 1
instance = comp, \bit_num[22] , bit_num[22], top, 1
instance = comp, \Add1~46 , Add1~46, top, 1
instance = comp, \bit_num~27 , bit_num~27, top, 1
instance = comp, \bit_num[23] , bit_num[23], top, 1
instance = comp, \LessThan0~6 , LessThan0~6, top, 1
instance = comp, \LessThan0~5 , LessThan0~5, top, 1
instance = comp, \LessThan0~7 , LessThan0~7, top, 1
instance = comp, \bit_num~34 , bit_num~34, top, 1
instance = comp, \Add1~48 , Add1~48, top, 1
instance = comp, \bit_num~28 , bit_num~28, top, 1
instance = comp, \bit_num[24] , bit_num[24], top, 1
instance = comp, \Add1~50 , Add1~50, top, 1
instance = comp, \bit_num~29 , bit_num~29, top, 1
instance = comp, \bit_num[25] , bit_num[25], top, 1
instance = comp, \Add1~52 , Add1~52, top, 1
instance = comp, \bit_num~30 , bit_num~30, top, 1
instance = comp, \bit_num[26] , bit_num[26], top, 1
instance = comp, \Add1~54 , Add1~54, top, 1
instance = comp, \bit_num~31 , bit_num~31, top, 1
instance = comp, \bit_num[27] , bit_num[27], top, 1
instance = comp, \Add1~56 , Add1~56, top, 1
instance = comp, \bit_num~32 , bit_num~32, top, 1
instance = comp, \bit_num[28] , bit_num[28], top, 1
instance = comp, \Add1~58 , Add1~58, top, 1
instance = comp, \bit_num~33 , bit_num~33, top, 1
instance = comp, \bit_num[29] , bit_num[29], top, 1
instance = comp, \Add1~60 , Add1~60, top, 1
instance = comp, \bit_num~37 , bit_num~37, top, 1
instance = comp, \bit_num[30] , bit_num[30], top, 1
instance = comp, \Add1~62 , Add1~62, top, 1
instance = comp, \bit_num[31]~35 , bit_num[31]~35, top, 1
instance = comp, \bit_num[31] , bit_num[31], top, 1
instance = comp, \LessThan0~0 , LessThan0~0, top, 1
instance = comp, \LessThan0~1 , LessThan0~1, top, 1
instance = comp, \LessThan0~2 , LessThan0~2, top, 1
instance = comp, \LessThan0~3 , LessThan0~3, top, 1
instance = comp, \LessThan0~4 , LessThan0~4, top, 1
instance = comp, \LessThan0~8 , LessThan0~8, top, 1
instance = comp, \LessThan0~9 , LessThan0~9, top, 1
instance = comp, \enable_shifter~0 , enable_shifter~0, top, 1
instance = comp, \enable_shifter~1 , enable_shifter~1, top, 1
instance = comp, \Selector548~0 , Selector548~0, top, 1
instance = comp, \state.00000000000000000000000000000100 , state.00000000000000000000000000000100, top, 1
instance = comp, \state~43 , state~43, top, 1
instance = comp, \state.00000000000000000000000000000000 , state.00000000000000000000000000000000, top, 1
instance = comp, \Selector0~0 , Selector0~0, top, 1
instance = comp, \LAT~reg0 , LAT~reg0, top, 1
instance = comp, \CLK_10M~input , CLK_10M~input, top, 1
instance = comp, \pll|altpll_component|auto_generated|pll1 , pll|altpll_component|auto_generated|pll1, top, 1
instance = comp, \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, top, 1
instance = comp, \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, top, 1
instance = comp, \pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl , pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl, top, 1
instance = comp, \ENC_ABS_HOME~input , ENC_ABS_HOME~input, top, 1
instance = comp, \ENC_360~input , ENC_360~input, top, 1
instance = comp, \VSYNC~input , VSYNC~input, top, 1
instance = comp, \DE~input , DE~input, top, 1
instance = comp, \SDRAM_DQ[0]~input , SDRAM_DQ[0]~input, top, 1
instance = comp, \SDRAM_DQ[1]~input , SDRAM_DQ[1]~input, top, 1
instance = comp, \SDRAM_DQ[2]~input , SDRAM_DQ[2]~input, top, 1
instance = comp, \SDRAM_DQ[3]~input , SDRAM_DQ[3]~input, top, 1
instance = comp, \SDRAM_DQ[4]~input , SDRAM_DQ[4]~input, top, 1
instance = comp, \SDRAM_DQ[5]~input , SDRAM_DQ[5]~input, top, 1
instance = comp, \SDRAM_DQ[6]~input , SDRAM_DQ[6]~input, top, 1
instance = comp, \SDRAM_DQ[7]~input , SDRAM_DQ[7]~input, top, 1
instance = comp, \SDRAM_DQ[8]~input , SDRAM_DQ[8]~input, top, 1
instance = comp, \SDRAM_DQ[9]~input , SDRAM_DQ[9]~input, top, 1
instance = comp, \SDRAM_DQ[10]~input , SDRAM_DQ[10]~input, top, 1
instance = comp, \SDRAM_DQ[11]~input , SDRAM_DQ[11]~input, top, 1
instance = comp, \SDRAM_DQ[12]~input , SDRAM_DQ[12]~input, top, 1
instance = comp, \SDRAM_DQ[13]~input , SDRAM_DQ[13]~input, top, 1
instance = comp, \SDRAM_DQ[14]~input , SDRAM_DQ[14]~input, top, 1
instance = comp, \SDRAM_DQ[15]~input , SDRAM_DQ[15]~input, top, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, top, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, top, 1
