

================================================================
== Vivado HLS Report for 'Loop_realfft_be_desc'
================================================================
* Date:           Sun Oct 17 19:11:17 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        be_vhls_prj_vivado
* Solution:       IPXACTExport
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.890 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      271|      271| 1.084 us | 1.084 us |  271|  271|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- realfft_be_descramble  |      269|      269|        15|          1|          1|   256|    yes   |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      4|       -|      -|    -|
|Expression       |        -|      -|       0|    847|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    153|    -|
|Register         |        0|      -|    2324|    288|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      4|    2324|   1288|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      1|       2|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |hls_xfft2real_macfYi_U10  |hls_xfft2real_macfYi  | i0 - i1 * i2 |
    |hls_xfft2real_macg8j_U11  |hls_xfft2real_macg8j  | i0 + i1 * i2 |
    |hls_xfft2real_muldEe_U8   |hls_xfft2real_muldEe  |    i0 * i1   |
    |hls_xfft2real_muleOg_U9   |hls_xfft2real_muleOg  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |twid_rom_0_U  |Loop_realfft_be_dbkb  |        1|  0|   0|    0|   256|   15|     1|         3840|
    |twid_rom_1_U  |Loop_realfft_be_dcud  |        1|  0|   0|    0|   256|   16|     1|         4096|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                      |        2|  0|   0|    0|   512|   31|     2|         7936|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |cdata1_M_imag_V_1_fu_609_p2         |     +    |      0|  0|  23|          16|          16|
    |cdata1_M_real_V_1_fu_604_p2         |     +    |      0|  0|  23|          16|          16|
    |cdata1_M_real_V_fu_624_p2           |     +    |      0|  0|  23|          16|          16|
    |i_fu_300_p2                         |     +    |      0|  0|  15|           9|           1|
    |ret_V_1_fu_390_p2                   |     +    |      0|  0|  24|          17|          17|
    |ret_V_fu_357_p2                     |     +    |      0|  0|  24|          17|          17|
    |cdata1_M_imag_V_fu_628_p2           |     -    |      0|  0|  23|          16|          16|
    |cdata2_M_imag_V_1_fu_619_p2         |     -    |      0|  0|  23|          16|          16|
    |cdata2_M_real_V_1_fu_614_p2         |     -    |      0|  0|  23|          16|          16|
    |p_Val2_4_fu_338_p2                  |     -    |      0|  0|  23|           1|          16|
    |r_V_fu_489_p2                       |     -    |      0|  0|  24|           1|          17|
    |ret_V_2_fu_396_p2                   |     -    |      0|  0|  24|          17|          17|
    |ret_V_3_fu_363_p2                   |     -    |      0|  0|  24|          17|          17|
    |sub_ln111_fu_343_p2                 |     -    |      0|  0|  15|           1|           8|
    |sub_ln1148_10_fu_802_p2             |     -    |      0|  0|  23|           1|          16|
    |sub_ln1148_11_fu_724_p2             |     -    |      0|  0|  24|           1|          17|
    |sub_ln1148_12_fu_817_p2             |     -    |      0|  0|  23|           1|          16|
    |sub_ln1148_13_fu_758_p2             |     -    |      0|  0|  24|           1|          17|
    |sub_ln1148_14_fu_832_p2             |     -    |      0|  0|  23|           1|          16|
    |sub_ln1148_1_fu_541_p2              |     -    |      0|  0|  23|           1|          16|
    |sub_ln1148_2_fu_473_p2              |     -    |      0|  0|  25|           1|          18|
    |sub_ln1148_3_fu_552_p2              |     -    |      0|  0|  23|           1|          16|
    |sub_ln1148_4_fu_502_p2              |     -    |      0|  0|  23|           1|          16|
    |sub_ln1148_5_fu_525_p2              |     -    |      0|  0|  25|           1|          18|
    |sub_ln1148_6_fu_563_p2              |     -    |      0|  0|  23|           1|          16|
    |sub_ln1148_7_fu_656_p2              |     -    |      0|  0|  24|           1|          17|
    |sub_ln1148_8_fu_787_p2              |     -    |      0|  0|  23|           1|          16|
    |sub_ln1148_9_fu_690_p2              |     -    |      0|  0|  24|           1|          17|
    |sub_ln1148_fu_454_p2                |     -    |      0|  0|  25|           1|          18|
    |sub_ln96_fu_316_p2                  |     -    |      0|  0|  15|           1|           8|
    |ap_block_pp0_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16_pp0_stage0_iter14  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op161           |    and   |      0|  0|   2|           1|           1|
    |icmp_ln87_fu_294_p2                 |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln91_fu_306_p2                 |   icmp   |      0|  0|  13|           9|           1|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |f_M_imag_V_fu_557_p3                |  select  |      0|  0|  16|           1|          16|
    |f_M_real_V_fu_546_p3                |  select  |      0|  0|  16|           1|          16|
    |select_ln1148_3_fu_517_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln1148_4_fu_568_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln1148_5_fu_837_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln1148_fu_822_p3             |  select  |      0|  0|  16|           1|          16|
    |tmp_M_imag_V_fu_807_p3              |  select  |      0|  0|  16|           1|          16|
    |tmp_M_real_V_fu_792_p3              |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 847|         225|         610|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  21|          4|    1|          4|
    |ap_done                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter14             |   9|          2|    1|          2|
    |ap_phi_mux_i2_0_i_phi_fu_250_p4      |   9|          2|    9|         18|
    |ap_phi_reg_pp0_iter12_t_V_4_reg_285  |  15|          3|   16|         48|
    |ap_phi_reg_pp0_iter12_t_V_5_reg_276  |  15|          3|   16|         48|
    |ap_phi_reg_pp0_iter12_t_V_6_reg_267  |  15|          3|   16|         48|
    |ap_phi_reg_pp0_iter12_t_V_7_reg_258  |  15|          3|   16|         48|
    |i2_0_i_reg_246                       |   9|          2|    9|         18|
    |real_spectrum_lo_V_M_imag_V_blk_n    |   9|          2|    1|          2|
    |real_spectrum_lo_V_M_real_V_blk_n    |   9|          2|    1|          2|
    |real_start                           |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 153|         32|   89|        244|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   3|   0|    3|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_t_V_4_reg_285    |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter10_t_V_5_reg_276    |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter10_t_V_6_reg_267    |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter10_t_V_7_reg_258    |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter11_t_V_4_reg_285    |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter11_t_V_5_reg_276    |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter11_t_V_6_reg_267    |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter11_t_V_7_reg_258    |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter12_t_V_4_reg_285    |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter12_t_V_5_reg_276    |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter12_t_V_6_reg_267    |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter12_t_V_7_reg_258    |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_t_V_4_reg_285     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_t_V_5_reg_276     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_t_V_6_reg_267     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_t_V_7_reg_258     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_t_V_4_reg_285     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_t_V_5_reg_276     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_t_V_6_reg_267     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_t_V_7_reg_258     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_t_V_4_reg_285     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_t_V_5_reg_276     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_t_V_6_reg_267     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_t_V_7_reg_258     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_t_V_4_reg_285     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_t_V_5_reg_276     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_t_V_6_reg_267     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_t_V_7_reg_258     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_t_V_4_reg_285     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_t_V_5_reg_276     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_t_V_6_reg_267     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_t_V_7_reg_258     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_t_V_4_reg_285     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_t_V_5_reg_276     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_t_V_6_reg_267     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_t_V_7_reg_258     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter7_t_V_4_reg_285     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter7_t_V_5_reg_276     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter7_t_V_6_reg_267     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter7_t_V_7_reg_258     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter8_t_V_4_reg_285     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter8_t_V_5_reg_276     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter8_t_V_6_reg_267     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter8_t_V_7_reg_258     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter9_t_V_4_reg_285     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter9_t_V_5_reg_276     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter9_t_V_6_reg_267     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter9_t_V_7_reg_258     |  16|   0|   16|          0|
    |cdata1_M_imag_V_1_reg_1126             |  16|   0|   16|          0|
    |cdata1_M_imag_V_reg_1146               |  16|   0|   16|          0|
    |cdata1_M_real_V_1_reg_1121             |  16|   0|   16|          0|
    |cdata1_M_real_V_reg_1141               |  16|   0|   16|          0|
    |cdata2_M_imag_V_1_reg_1136             |  16|   0|   16|          0|
    |cdata2_M_imag_V_reg_1156               |  16|   0|   16|          0|
    |cdata2_M_real_V_1_reg_1131             |  16|   0|   16|          0|
    |cdata2_M_real_V_reg_1151               |  16|   0|   16|          0|
    |f_M_imag_V_reg_1066                    |  16|   0|   16|          0|
    |f_M_real_V_reg_1060                    |  16|   0|   16|          0|
    |i2_0_i_reg_246                         |   9|   0|    9|          0|
    |i2_0_i_reg_246_pp0_iter1_reg           |   9|   0|    9|          0|
    |i_reg_887                              |   9|   0|    9|          0|
    |icmp_ln87_reg_883                      |   1|   0|    1|          0|
    |icmp_ln91_reg_892                      |   1|   0|    1|          0|
    |mul_ln1192_reg_1106                    |  31|   0|   31|          0|
    |p_Val2_18_reg_970                      |  15|   0|   15|          0|
    |p_Val2_19_reg_975                      |  16|   0|   16|          0|
    |p_Val2_1_reg_953                       |  16|   0|   16|          0|
    |p_Val2_2_reg_926                       |  16|   0|   16|          0|
    |p_Val2_3_reg_960                       |  16|   0|   16|          0|
    |p_Val2_4_reg_965                       |  16|   0|   16|          0|
    |p_Val2_s_reg_946                       |  16|   0|   16|          0|
    |r_V_1_reg_1101                         |  31|   0|   31|          0|
    |ret_V_1_reg_1005                       |  17|   0|   17|          0|
    |ret_V_2_reg_1010                       |  17|   0|   17|          0|
    |ret_V_3_reg_990                        |  17|   0|   17|          0|
    |ret_V_4_reg_1111                       |  31|   0|   31|          0|
    |ret_V_5_reg_1116                       |  31|   0|   31|          0|
    |ret_V_reg_985                          |  17|   0|   17|          0|
    |select_ln1148_3_reg_1050               |  16|   0|   16|          0|
    |select_ln1148_4_reg_1072               |  16|   0|   16|          0|
    |select_ln1148_5_reg_1236               |  16|   0|   16|          0|
    |select_ln1148_reg_1231                 |  16|   0|   16|          0|
    |sext_ln1118_2_reg_1089                 |  31|   0|   31|          0|
    |start_once_reg                         |   1|   0|    1|          0|
    |sub_ln111_reg_980                      |   8|   0|    8|          0|
    |sub_ln96_reg_896                       |   8|   0|    8|          0|
    |tmp_2_reg_1015                         |   1|   0|    1|          0|
    |tmp_2_reg_1015_pp0_iter5_reg           |   1|   0|    1|          0|
    |tmp_4_reg_1030                         |   1|   0|    1|          0|
    |tmp_4_reg_1030_pp0_iter5_reg           |   1|   0|    1|          0|
    |tmp_5_reg_1161                         |   1|   0|    1|          0|
    |tmp_6_reg_1176                         |   1|   0|    1|          0|
    |tmp_7_reg_1191                         |   1|   0|    1|          0|
    |tmp_8_reg_1206                         |   1|   0|    1|          0|
    |tmp_M_imag_V_reg_1226                  |  16|   0|   16|          0|
    |tmp_M_real_V_reg_1221                  |  16|   0|   16|          0|
    |tmp_reg_995                            |   1|   0|    1|          0|
    |tmp_reg_995_pp0_iter5_reg              |   1|   0|    1|          0|
    |trunc_ln111_reg_941                    |   8|   0|    8|          0|
    |trunc_ln1148_10_reg_1181               |  16|   0|   16|          0|
    |trunc_ln1148_11_reg_1186               |  15|   0|   15|          0|
    |trunc_ln1148_12_reg_1196               |  16|   0|   16|          0|
    |trunc_ln1148_13_reg_1201               |  15|   0|   15|          0|
    |trunc_ln1148_14_reg_1211               |  16|   0|   16|          0|
    |trunc_ln1148_15_reg_1216               |  15|   0|   15|          0|
    |trunc_ln1148_1_reg_1040                |  16|   0|   16|          0|
    |trunc_ln1148_2_reg_1000                |  16|   0|   16|          0|
    |trunc_ln1148_2_reg_1000_pp0_iter5_reg  |  16|   0|   16|          0|
    |trunc_ln1148_3_reg_1035                |  16|   0|   16|          0|
    |trunc_ln1148_3_reg_1035_pp0_iter5_reg  |  16|   0|   16|          0|
    |trunc_ln1148_4_reg_1045                |  16|   0|   16|          0|
    |trunc_ln1148_5_reg_1020                |  16|   0|   16|          0|
    |trunc_ln1148_5_reg_1020_pp0_iter5_reg  |  16|   0|   16|          0|
    |trunc_ln1148_6_reg_1166                |  16|   0|   16|          0|
    |trunc_ln1148_7_reg_1025                |  16|   0|   16|          0|
    |trunc_ln1148_9_reg_1171                |  15|   0|   15|          0|
    |trunc_ln1148_s_reg_1055                |  16|   0|   16|          0|
    |zext_ln1116_reg_1077                   |  15|   0|   31|         16|
    |zext_ln96_reg_901                      |   8|   0|   64|         56|
    |f_M_imag_V_reg_1066                    |  64|  32|   16|          0|
    |f_M_real_V_reg_1060                    |  64|  32|   16|          0|
    |icmp_ln87_reg_883                      |  64|  32|    1|          0|
    |icmp_ln91_reg_892                      |  64|  32|    1|          0|
    |p_Val2_18_reg_970                      |  64|  32|   15|          0|
    |p_Val2_19_reg_975                      |  64|  32|   16|          0|
    |p_Val2_1_reg_953                       |  64|  32|   16|          0|
    |p_Val2_s_reg_946                       |  64|  32|   16|          0|
    |sub_ln111_reg_980                      |  64|  32|    8|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |2324| 288| 1925|         72|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+-----------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                              |  in |    1| ap_ctrl_hs |     Loop_realfft_be_desc    | return value |
|ap_rst                              |  in |    1| ap_ctrl_hs |     Loop_realfft_be_desc    | return value |
|ap_start                            |  in |    1| ap_ctrl_hs |     Loop_realfft_be_desc    | return value |
|start_full_n                        |  in |    1| ap_ctrl_hs |     Loop_realfft_be_desc    | return value |
|ap_done                             | out |    1| ap_ctrl_hs |     Loop_realfft_be_desc    | return value |
|ap_continue                         |  in |    1| ap_ctrl_hs |     Loop_realfft_be_desc    | return value |
|ap_idle                             | out |    1| ap_ctrl_hs |     Loop_realfft_be_desc    | return value |
|ap_ready                            | out |    1| ap_ctrl_hs |     Loop_realfft_be_desc    | return value |
|start_out                           | out |    1| ap_ctrl_hs |     Loop_realfft_be_desc    | return value |
|start_write                         | out |    1| ap_ctrl_hs |     Loop_realfft_be_desc    | return value |
|real_spectrum_lo_V_M_real_V_din     | out |   16|   ap_fifo  | real_spectrum_lo_V_M_real_V |    pointer   |
|real_spectrum_lo_V_M_real_V_full_n  |  in |    1|   ap_fifo  | real_spectrum_lo_V_M_real_V |    pointer   |
|real_spectrum_lo_V_M_real_V_write   | out |    1|   ap_fifo  | real_spectrum_lo_V_M_real_V |    pointer   |
|real_spectrum_lo_V_M_imag_V_din     | out |   16|   ap_fifo  | real_spectrum_lo_V_M_imag_V |    pointer   |
|real_spectrum_lo_V_M_imag_V_full_n  |  in |    1|   ap_fifo  | real_spectrum_lo_V_M_imag_V |    pointer   |
|real_spectrum_lo_V_M_imag_V_write   | out |    1|   ap_fifo  | real_spectrum_lo_V_M_imag_V |    pointer   |
|real_spectrum_hi_buf_i_0_address0   | out |    8|  ap_memory |   real_spectrum_hi_buf_i_0  |     array    |
|real_spectrum_hi_buf_i_0_ce0        | out |    1|  ap_memory |   real_spectrum_hi_buf_i_0  |     array    |
|real_spectrum_hi_buf_i_0_we0        | out |    1|  ap_memory |   real_spectrum_hi_buf_i_0  |     array    |
|real_spectrum_hi_buf_i_0_d0         | out |   16|  ap_memory |   real_spectrum_hi_buf_i_0  |     array    |
|real_spectrum_hi_buf_i_1_address0   | out |    8|  ap_memory |   real_spectrum_hi_buf_i_1  |     array    |
|real_spectrum_hi_buf_i_1_ce0        | out |    1|  ap_memory |   real_spectrum_hi_buf_i_1  |     array    |
|real_spectrum_hi_buf_i_1_we0        | out |    1|  ap_memory |   real_spectrum_hi_buf_i_1  |     array    |
|real_spectrum_hi_buf_i_1_d0         | out |   16|  ap_memory |   real_spectrum_hi_buf_i_1  |     array    |
|descramble_buf_1_M_real_V_address0  | out |    8|  ap_memory |  descramble_buf_1_M_real_V  |     array    |
|descramble_buf_1_M_real_V_ce0       | out |    1|  ap_memory |  descramble_buf_1_M_real_V  |     array    |
|descramble_buf_1_M_real_V_q0        |  in |   16|  ap_memory |  descramble_buf_1_M_real_V  |     array    |
|descramble_buf_1_M_real_V_address1  | out |    8|  ap_memory |  descramble_buf_1_M_real_V  |     array    |
|descramble_buf_1_M_real_V_ce1       | out |    1|  ap_memory |  descramble_buf_1_M_real_V  |     array    |
|descramble_buf_1_M_real_V_q1        |  in |   16|  ap_memory |  descramble_buf_1_M_real_V  |     array    |
|descramble_buf_1_M_imag_V_address0  | out |    8|  ap_memory |  descramble_buf_1_M_imag_V  |     array    |
|descramble_buf_1_M_imag_V_ce0       | out |    1|  ap_memory |  descramble_buf_1_M_imag_V  |     array    |
|descramble_buf_1_M_imag_V_q0        |  in |   16|  ap_memory |  descramble_buf_1_M_imag_V  |     array    |
|descramble_buf_1_M_imag_V_address1  | out |    8|  ap_memory |  descramble_buf_1_M_imag_V  |     array    |
|descramble_buf_1_M_imag_V_ce1       | out |    1|  ap_memory |  descramble_buf_1_M_imag_V  |     array    |
|descramble_buf_1_M_imag_V_q1        |  in |   16|  ap_memory |  descramble_buf_1_M_imag_V  |     array    |
|descramble_buf_0_M_real_V_address0  | out |    8|  ap_memory |  descramble_buf_0_M_real_V  |     array    |
|descramble_buf_0_M_real_V_ce0       | out |    1|  ap_memory |  descramble_buf_0_M_real_V  |     array    |
|descramble_buf_0_M_real_V_q0        |  in |   16|  ap_memory |  descramble_buf_0_M_real_V  |     array    |
|descramble_buf_0_M_imag_V_address0  | out |    8|  ap_memory |  descramble_buf_0_M_imag_V  |     array    |
|descramble_buf_0_M_imag_V_ce0       | out |    1|  ap_memory |  descramble_buf_0_M_imag_V  |     array    |
|descramble_buf_0_M_imag_V_q0        |  in |   16|  ap_memory |  descramble_buf_0_M_imag_V  |     array    |
+------------------------------------+-----+-----+------------+-----------------------------+--------------+

