

================================================================
== Vivado HLS Report for 'colorToNdg'
================================================================
* Date:           Tue May 15 13:41:41 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        project_tracking_on_soc
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.38|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	3  / true

* FSM state operations: 

 <State 1> : 5.63ns
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imgColor_data_stream_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imgColor_data_stream_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imgColor_data_stream, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %imgColor_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %imgColor_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%imgColor_rows_V_read = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %imgColor_rows_V)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "%imgColor_cols_V_read = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %imgColor_cols_V)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_cast = sext i11 %imgColor_cols_V_read to i12" [project_tracking_on_soc/sources/tracking_tools.cpp:6]
ST_1 : Operation 13 [1/1] (1.97ns)   --->   "%tmp_4 = add i12 %tmp_cast, 1" [project_tracking_on_soc/sources/tracking_tools.cpp:6]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_4_cast = sext i12 %tmp_4 to i32" [project_tracking_on_soc/sources/tracking_tools.cpp:6]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_5_cast = sext i12 %imgColor_rows_V_read to i13" [project_tracking_on_soc/sources/tracking_tools.cpp:6]
ST_1 : Operation 16 [1/1] (1.99ns)   --->   "%tmp_6 = add i13 %tmp_5_cast, 1" [project_tracking_on_soc/sources/tracking_tools.cpp:6]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_6_cast = sext i13 %tmp_6 to i32" [project_tracking_on_soc/sources/tracking_tools.cpp:6]
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "br label %.loopexit" [project_tracking_on_soc/sources/tracking_tools.cpp:6]

 <State 2> : 2.55ns
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%lig_i = phi i32 [ 0, %entry ], [ %lig, %.loopexit.loopexit ]"
ST_2 : Operation 20 [1/1] (2.47ns)   --->   "%exitcond1 = icmp eq i32 %lig_i, %tmp_6_cast" [project_tracking_on_soc/sources/tracking_tools.cpp:6]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (2.55ns)   --->   "%lig = add nsw i32 %lig_i, 1" [project_tracking_on_soc/sources/tracking_tools.cpp:6]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.exit, label %.preheader.i.preheader" [project_tracking_on_soc/sources/tracking_tools.cpp:6]
ST_2 : Operation 23 [1/1] (1.76ns)   --->   "br label %.preheader.i" [project_tracking_on_soc/sources/tracking_tools.cpp:8]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret void"

 <State 3> : 5.55ns
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%col_i = phi i32 [ %col, %read.exit.i ], [ 0, %.preheader.i.preheader ]"
ST_3 : Operation 26 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i32 %col_i, %tmp_4_cast" [project_tracking_on_soc/sources/tracking_tools.cpp:8]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (2.55ns)   --->   "%col = add nsw i32 %col_i, 1" [project_tracking_on_soc/sources/tracking_tools.cpp:8]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %read.exit.i" [project_tracking_on_soc/sources/tracking_tools.cpp:8]
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_13_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str716)" [/usr/lsa/apps/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:617->project_tracking_on_soc/sources/tracking_tools.cpp:11]
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str11) nounwind" [/usr/lsa/apps/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:621->project_tracking_on_soc/sources/tracking_tools.cpp:11]
ST_3 : Operation 31 [1/1] (3.63ns)   --->   "%tmp_2 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %imgColor_data_stream)" [/usr/lsa/apps/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:624->project_tracking_on_soc/sources/tracking_tools.cpp:11]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_3 : Operation 32 [1/1] (3.63ns)   --->   "%tmp_3 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %imgColor_data_stream_5)" [/usr/lsa/apps/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:624->project_tracking_on_soc/sources/tracking_tools.cpp:11]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_3 : Operation 33 [1/1] (3.63ns)   --->   "%tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %imgColor_data_stream_6)" [/usr/lsa/apps/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:624->project_tracking_on_soc/sources/tracking_tools.cpp:11]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str716, i32 %tmp_13_i)" [/usr/lsa/apps/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:626->project_tracking_on_soc/sources/tracking_tools.cpp:11]
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_7_cast_i = zext i8 %tmp_2 to i9" [project_tracking_on_soc/sources/tracking_tools.cpp:12]
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_8_cast_i = zext i8 %tmp_3 to i9" [project_tracking_on_soc/sources/tracking_tools.cpp:12]
ST_3 : Operation 37 [1/1] (1.91ns)   --->   "%tmp_1_i = add i9 %tmp_8_cast_i, %tmp_7_cast_i" [project_tracking_on_soc/sources/tracking_tools.cpp:12]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %.loopexit"

 <State 4> : 6.38ns
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_9_cast_i = zext i8 %tmp to i10" [project_tracking_on_soc/sources/tracking_tools.cpp:12]
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_1_cast_i = zext i9 %tmp_1_i to i10" [project_tracking_on_soc/sources/tracking_tools.cpp:12]
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2_i = add i10 %tmp_1_cast_i, %tmp_9_cast_i" [project_tracking_on_soc/sources/tracking_tools.cpp:12]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_cast = zext i10 %tmp_2_i to i22" [project_tracking_on_soc/sources/tracking_tools.cpp:12]
ST_4 : Operation 43 [1/1] (6.38ns)   --->   "%mul = mul i22 %zext_cast, 1366" [project_tracking_on_soc/sources/tracking_tools.cpp:12]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i22.i32.i32(i22 %mul, i32 12, i32 19)" [project_tracking_on_soc/sources/tracking_tools.cpp:14]
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_15_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str312)" [/usr/lsa/apps/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:641->project_tracking_on_soc/sources/tracking_tools.cpp:15]
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str11) nounwind" [/usr/lsa/apps/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:645->project_tracking_on_soc/sources/tracking_tools.cpp:15]
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i8P(i8* %imgNdg_data_stream_V, i8 %tmp_1)" [/usr/lsa/apps/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:648->project_tracking_on_soc/sources/tracking_tools.cpp:15]
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str312, i32 %tmp_15_i)" [/usr/lsa/apps/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:650->project_tracking_on_soc/sources/tracking_tools.cpp:15]
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br label %.preheader.i" [project_tracking_on_soc/sources/tracking_tools.cpp:8]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 5.63ns
The critical path consists of the following:
	fifo read on port 'imgColor_rows_V' [12]  (3.63 ns)
	'add' operation ('tmp_6', project_tracking_on_soc/sources/tracking_tools.cpp:6) [18]  (2 ns)

 <State 2>: 2.55ns
The critical path consists of the following:
	'phi' operation ('lig') with incoming values : ('lig', project_tracking_on_soc/sources/tracking_tools.cpp:6) [22]  (0 ns)
	'add' operation ('lig', project_tracking_on_soc/sources/tracking_tools.cpp:6) [24]  (2.55 ns)

 <State 3>: 5.55ns
The critical path consists of the following:
	fifo read on port 'imgColor_data_stream' (/usr/lsa/apps/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:624->project_tracking_on_soc/sources/tracking_tools.cpp:11) [36]  (3.63 ns)
	'add' operation ('tmp_1_i', project_tracking_on_soc/sources/tracking_tools.cpp:12) [43]  (1.92 ns)

 <State 4>: 6.38ns
The critical path consists of the following:
	'add' operation ('tmp_2_i', project_tracking_on_soc/sources/tracking_tools.cpp:12) [45]  (0 ns)
	'mul' operation ('mul', project_tracking_on_soc/sources/tracking_tools.cpp:12) [47]  (6.38 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
