<stg><name>fp2div2_503_Pipeline_VITIS_LOOP_78_1212</name>


<trans_list>

<trans id="70" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_241 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_241"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:1 %sext_ln75_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sext_ln75_1

]]></Node>
<StgValue><ssdm name="sext_ln75_1_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:2 %sext_ln75_1_cast = select i1 %sext_ln75_1_read, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="sext_ln75_1_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %store_ln74 = store i4 0, i4 %i_241

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc.i31

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.i31:1 %i = load i4 %i_241

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i31:2 %icmp_ln78 = icmp_eq  i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i31:4 %br_ln78 = br i1 %icmp_ln78, void %for.inc.i31.split, void %for.inc.i.i41.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="4">
<![CDATA[
for.inc.i31.split:1 %trunc_ln78_1 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln78_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i31.split:5 %tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
for.inc.i31.split:6 %tmp_1018_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 1, i2 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1018_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i31.split:7 %zext_ln79 = zext i3 %tmp_1018_cast

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i31.split:8 %c_0_addr = getelementptr i64 %c_0, i32 0, i32 %zext_ln79

]]></Node>
<StgValue><ssdm name="c_0_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i31.split:9 %c_1_addr = getelementptr i64 %c_1, i32 0, i32 %zext_ln79

]]></Node>
<StgValue><ssdm name="c_1_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i31.split:10 %c_0_load = load i3 %c_0_addr

]]></Node>
<StgValue><ssdm name="c_0_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i31.split:11 %c_1_load = load i3 %c_1_addr

]]></Node>
<StgValue><ssdm name="c_1_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i31.split:15 %zext_ln79_2 = zext i3 %trunc_ln78_1

]]></Node>
<StgValue><ssdm name="zext_ln79_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i31.split:16 %p503_1_addr = getelementptr i64 %p503_1, i32 0, i32 %zext_ln79_2

]]></Node>
<StgValue><ssdm name="p503_1_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i31.split:17 %p503_1_load = load i3 %p503_1_addr

]]></Node>
<StgValue><ssdm name="p503_1_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="26" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i31:3 %add_ln78 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="4">
<![CDATA[
for.inc.i31.split:0 %trunc_ln78 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln78"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i31.split:10 %c_0_load = load i3 %c_0_addr

]]></Node>
<StgValue><ssdm name="c_0_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i31.split:11 %c_1_load = load i3 %c_1_addr

]]></Node>
<StgValue><ssdm name="c_1_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i31.split:12 %select_ln79 = select i1 %trunc_ln78, i64 %c_1_load, i64 %c_0_load

]]></Node>
<StgValue><ssdm name="select_ln79"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i31.split:17 %p503_1_load = load i3 %p503_1_addr

]]></Node>
<StgValue><ssdm name="p503_1_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i31.split:18 %and_ln79 = and i64 %p503_1_load, i64 %sext_ln75_1_cast

]]></Node>
<StgValue><ssdm name="and_ln79"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i31.split:20 %br_ln79 = br i1 %trunc_ln78, void %arrayidx7.i155312.case.0, void %arrayidx7.i155312.case.1

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx7.i155312.exit:11 %store_ln74 = store i4 %add_ln78, i4 %i_241

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.i31:0 %carry = phi i1 0, void %newFuncRoot, i1 %tmp, void %arrayidx7.i155312.exit

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i31.split:2 %specpipeline_ln74 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln74"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i31.split:3 %speclooptripcount_ln74 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln74"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i31.split:4 %specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_95

]]></Node>
<StgValue><ssdm name="specloopname_ln78"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="1">
<![CDATA[
for.inc.i31.split:13 %zext_ln79_1 = zext i1 %carry

]]></Node>
<StgValue><ssdm name="zext_ln79_1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i31.split:14 %tempReg = add i64 %select_ln79, i64 %zext_ln79_1

]]></Node>
<StgValue><ssdm name="tempReg"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i31.split:19 %add_ln79 = add i64 %and_ln79, i64 %tempReg

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0">
<![CDATA[
for.inc.i.i41.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="42" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="trunc_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
arrayidx7.i155312.case.0:0 %store_ln79 = store i64 %add_ln79, i3 %c_0_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="trunc_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7.i155312.case.0:1 %br_ln79 = br void %arrayidx7.i155312.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="trunc_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
arrayidx7.i155312.case.1:0 %store_ln79 = store i64 %add_ln79, i3 %c_1_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="trunc_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7.i155312.case.1:1 %br_ln79 = br void %arrayidx7.i155312.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx7.i155312.exit:0 %xor_ln79 = xor i64 %add_ln79, i64 %tempReg

]]></Node>
<StgValue><ssdm name="xor_ln79"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx7.i155312.exit:1 %xor_ln79_1 = xor i64 %and_ln79, i64 %tempReg

]]></Node>
<StgValue><ssdm name="xor_ln79_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx7.i155312.exit:2 %or_ln79 = or i64 %xor_ln79, i64 %xor_ln79_1

]]></Node>
<StgValue><ssdm name="or_ln79"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx7.i155312.exit:3 %bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63

]]></Node>
<StgValue><ssdm name="bit_sel1"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx7.i155312.exit:4 %xor_ln79_2 = xor i1 %bit_sel1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln79_2"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="63" op_0_bw="64">
<![CDATA[
arrayidx7.i155312.exit:5 %trunc_ln79 = trunc i64 %tempReg

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
arrayidx7.i155312.exit:6 %xor_ln79_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln79_2, i63 %trunc_ln79

]]></Node>
<StgValue><ssdm name="xor_ln79_6"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx7.i155312.exit:7 %and_ln79_1 = and i64 %xor_ln79_6, i64 %select_ln79

]]></Node>
<StgValue><ssdm name="and_ln79_1"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx7.i155312.exit:8 %xor_ln79_3 = xor i64 %or_ln79, i64 %add_ln79

]]></Node>
<StgValue><ssdm name="xor_ln79_3"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx7.i155312.exit:9 %or_ln79_1 = or i64 %xor_ln79_3, i64 %and_ln79_1

]]></Node>
<StgValue><ssdm name="or_ln79_1"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayidx7.i155312.exit:10 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln79_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7.i155312.exit:12 %br_ln78 = br void %for.inc.i31

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="75" name="c_0" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="c_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="76" name="c_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="c_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="77" name="sext_ln75_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln75_1"/></StgValue>
</port>
<port id="78" name="p503_1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="p503_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="80" from="StgValue_79" to="i_241" fromId="79" toId="7">
</dataflow>
<dataflow id="82" from="_ssdm_op_Read.ap_auto.i1" to="sext_ln75_1_read" fromId="81" toId="8">
</dataflow>
<dataflow id="83" from="sext_ln75_1" to="sext_ln75_1_read" fromId="77" toId="8">
</dataflow>
<dataflow id="84" from="sext_ln75_1_read" to="sext_ln75_1_cast" fromId="8" toId="9">
</dataflow>
<dataflow id="86" from="StgValue_85" to="sext_ln75_1_cast" fromId="85" toId="9">
</dataflow>
<dataflow id="88" from="StgValue_87" to="sext_ln75_1_cast" fromId="87" toId="9">
</dataflow>
<dataflow id="90" from="StgValue_89" to="store_ln74" fromId="89" toId="10">
</dataflow>
<dataflow id="91" from="i_241" to="store_ln74" fromId="7" toId="10">
</dataflow>
<dataflow id="92" from="i_241" to="i" fromId="7" toId="12">
</dataflow>
<dataflow id="93" from="i" to="icmp_ln78" fromId="12" toId="13">
</dataflow>
<dataflow id="95" from="StgValue_94" to="icmp_ln78" fromId="94" toId="13">
</dataflow>
<dataflow id="96" from="icmp_ln78" to="br_ln78" fromId="13" toId="14">
</dataflow>
<dataflow id="97" from="i" to="trunc_ln78_1" fromId="12" toId="15">
</dataflow>
<dataflow id="99" from="_ssdm_op_PartSelect.i2.i4.i32.i32" to="tmp_s" fromId="98" toId="16">
</dataflow>
<dataflow id="100" from="i" to="tmp_s" fromId="12" toId="16">
</dataflow>
<dataflow id="101" from="StgValue_79" to="tmp_s" fromId="79" toId="16">
</dataflow>
<dataflow id="103" from="StgValue_102" to="tmp_s" fromId="102" toId="16">
</dataflow>
<dataflow id="105" from="_ssdm_op_BitConcatenate.i3.i1.i2" to="tmp_1018_cast" fromId="104" toId="17">
</dataflow>
<dataflow id="107" from="StgValue_106" to="tmp_1018_cast" fromId="106" toId="17">
</dataflow>
<dataflow id="108" from="tmp_s" to="tmp_1018_cast" fromId="16" toId="17">
</dataflow>
<dataflow id="109" from="tmp_1018_cast" to="zext_ln79" fromId="17" toId="18">
</dataflow>
<dataflow id="110" from="c_0" to="c_0_addr" fromId="75" toId="19">
</dataflow>
<dataflow id="112" from="StgValue_111" to="c_0_addr" fromId="111" toId="19">
</dataflow>
<dataflow id="113" from="zext_ln79" to="c_0_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="114" from="c_1" to="c_1_addr" fromId="76" toId="20">
</dataflow>
<dataflow id="115" from="StgValue_111" to="c_1_addr" fromId="111" toId="20">
</dataflow>
<dataflow id="116" from="zext_ln79" to="c_1_addr" fromId="18" toId="20">
</dataflow>
<dataflow id="117" from="c_0_addr" to="c_0_load" fromId="19" toId="21">
</dataflow>
<dataflow id="118" from="c_1_addr" to="c_1_load" fromId="20" toId="22">
</dataflow>
<dataflow id="119" from="trunc_ln78_1" to="zext_ln79_2" fromId="15" toId="23">
</dataflow>
<dataflow id="120" from="p503_1" to="p503_1_addr" fromId="78" toId="24">
</dataflow>
<dataflow id="121" from="StgValue_111" to="p503_1_addr" fromId="111" toId="24">
</dataflow>
<dataflow id="122" from="zext_ln79_2" to="p503_1_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="123" from="p503_1_addr" to="p503_1_load" fromId="24" toId="25">
</dataflow>
<dataflow id="124" from="i" to="add_ln78" fromId="12" toId="26">
</dataflow>
<dataflow id="126" from="StgValue_125" to="add_ln78" fromId="125" toId="26">
</dataflow>
<dataflow id="127" from="i" to="trunc_ln78" fromId="12" toId="27">
</dataflow>
<dataflow id="128" from="c_0_addr" to="c_0_load" fromId="19" toId="28">
</dataflow>
<dataflow id="129" from="c_1_addr" to="c_1_load" fromId="20" toId="29">
</dataflow>
<dataflow id="130" from="trunc_ln78" to="select_ln79" fromId="27" toId="30">
</dataflow>
<dataflow id="131" from="c_1_load" to="select_ln79" fromId="29" toId="30">
</dataflow>
<dataflow id="132" from="c_0_load" to="select_ln79" fromId="28" toId="30">
</dataflow>
<dataflow id="133" from="p503_1_addr" to="p503_1_load" fromId="24" toId="31">
</dataflow>
<dataflow id="134" from="p503_1_load" to="and_ln79" fromId="31" toId="32">
</dataflow>
<dataflow id="135" from="sext_ln75_1_cast" to="and_ln79" fromId="9" toId="32">
</dataflow>
<dataflow id="136" from="trunc_ln78" to="br_ln79" fromId="27" toId="33">
</dataflow>
<dataflow id="137" from="add_ln78" to="store_ln74" fromId="26" toId="34">
</dataflow>
<dataflow id="138" from="i_241" to="store_ln74" fromId="7" toId="34">
</dataflow>
<dataflow id="140" from="StgValue_139" to="carry" fromId="139" toId="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="141" from="br_ln0" to="carry" fromId="11" toId="35">
</dataflow>
<dataflow id="142" from="tmp" to="carry" fromId="56" toId="35">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="143" from="br_ln78" to="carry" fromId="57" toId="35">
<BackEdge/>
</dataflow>
<dataflow id="145" from="_ssdm_op_SpecPipeline" to="specpipeline_ln74" fromId="144" toId="36">
</dataflow>
<dataflow id="147" from="StgValue_146" to="specpipeline_ln74" fromId="146" toId="36">
</dataflow>
<dataflow id="148" from="StgValue_111" to="specpipeline_ln74" fromId="111" toId="36">
</dataflow>
<dataflow id="149" from="StgValue_111" to="specpipeline_ln74" fromId="111" toId="36">
</dataflow>
<dataflow id="150" from="StgValue_111" to="specpipeline_ln74" fromId="111" toId="36">
</dataflow>
<dataflow id="152" from="empty_44" to="specpipeline_ln74" fromId="151" toId="36">
</dataflow>
<dataflow id="154" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln74" fromId="153" toId="37">
</dataflow>
<dataflow id="156" from="StgValue_155" to="speclooptripcount_ln74" fromId="155" toId="37">
</dataflow>
<dataflow id="157" from="StgValue_155" to="speclooptripcount_ln74" fromId="155" toId="37">
</dataflow>
<dataflow id="158" from="StgValue_155" to="speclooptripcount_ln74" fromId="155" toId="37">
</dataflow>
<dataflow id="160" from="_ssdm_op_SpecLoopName" to="specloopname_ln78" fromId="159" toId="38">
</dataflow>
<dataflow id="162" from="empty_95" to="specloopname_ln78" fromId="161" toId="38">
</dataflow>
<dataflow id="163" from="carry" to="zext_ln79_1" fromId="35" toId="39">
</dataflow>
<dataflow id="164" from="select_ln79" to="tempReg" fromId="30" toId="40">
</dataflow>
<dataflow id="165" from="zext_ln79_1" to="tempReg" fromId="39" toId="40">
</dataflow>
<dataflow id="166" from="and_ln79" to="add_ln79" fromId="32" toId="41">
</dataflow>
<dataflow id="167" from="tempReg" to="add_ln79" fromId="40" toId="41">
</dataflow>
<dataflow id="168" from="add_ln79" to="store_ln79" fromId="41" toId="42">
</dataflow>
<dataflow id="169" from="c_0_addr" to="store_ln79" fromId="19" toId="42">
</dataflow>
<dataflow id="170" from="add_ln79" to="store_ln79" fromId="41" toId="44">
</dataflow>
<dataflow id="171" from="c_1_addr" to="store_ln79" fromId="20" toId="44">
</dataflow>
<dataflow id="172" from="add_ln79" to="xor_ln79" fromId="41" toId="46">
</dataflow>
<dataflow id="173" from="tempReg" to="xor_ln79" fromId="40" toId="46">
</dataflow>
<dataflow id="174" from="and_ln79" to="xor_ln79_1" fromId="32" toId="47">
</dataflow>
<dataflow id="175" from="tempReg" to="xor_ln79_1" fromId="40" toId="47">
</dataflow>
<dataflow id="176" from="xor_ln79" to="or_ln79" fromId="46" toId="48">
</dataflow>
<dataflow id="177" from="xor_ln79_1" to="or_ln79" fromId="47" toId="48">
</dataflow>
<dataflow id="179" from="_ssdm_op_BitSelect.i1.i64.i64" to="bit_sel1" fromId="178" toId="49">
</dataflow>
<dataflow id="180" from="tempReg" to="bit_sel1" fromId="40" toId="49">
</dataflow>
<dataflow id="182" from="StgValue_181" to="bit_sel1" fromId="181" toId="49">
</dataflow>
<dataflow id="183" from="bit_sel1" to="xor_ln79_2" fromId="49" toId="50">
</dataflow>
<dataflow id="184" from="StgValue_106" to="xor_ln79_2" fromId="106" toId="50">
</dataflow>
<dataflow id="185" from="tempReg" to="trunc_ln79" fromId="40" toId="51">
</dataflow>
<dataflow id="187" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="xor_ln79_6" fromId="186" toId="52">
</dataflow>
<dataflow id="188" from="xor_ln79_2" to="xor_ln79_6" fromId="50" toId="52">
</dataflow>
<dataflow id="189" from="trunc_ln79" to="xor_ln79_6" fromId="51" toId="52">
</dataflow>
<dataflow id="190" from="xor_ln79_6" to="and_ln79_1" fromId="52" toId="53">
</dataflow>
<dataflow id="191" from="select_ln79" to="and_ln79_1" fromId="30" toId="53">
</dataflow>
<dataflow id="192" from="or_ln79" to="xor_ln79_3" fromId="48" toId="54">
</dataflow>
<dataflow id="193" from="add_ln79" to="xor_ln79_3" fromId="41" toId="54">
</dataflow>
<dataflow id="194" from="xor_ln79_3" to="or_ln79_1" fromId="54" toId="55">
</dataflow>
<dataflow id="195" from="and_ln79_1" to="or_ln79_1" fromId="53" toId="55">
</dataflow>
<dataflow id="197" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp" fromId="196" toId="56">
</dataflow>
<dataflow id="198" from="or_ln79_1" to="tmp" fromId="55" toId="56">
</dataflow>
<dataflow id="200" from="StgValue_199" to="tmp" fromId="199" toId="56">
</dataflow>
<dataflow id="201" from="icmp_ln78" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="202" from="icmp_ln78" to="StgValue_3" fromId="13" toId="3">
</dataflow>
<dataflow id="203" from="icmp_ln78" to="StgValue_4" fromId="13" toId="4">
</dataflow>
<dataflow id="204" from="icmp_ln78" to="StgValue_5" fromId="13" toId="5">
</dataflow>
<dataflow id="205" from="trunc_ln78" to="StgValue_5" fromId="27" toId="5">
</dataflow>
</dataflows>


</stg>
