

================================================================
== Vivado HLS Report for 'dut_dense'
================================================================
* Date:           Sat Oct 29 00:24:24 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  13091|  13091|  13091|  13091|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- LOOP_DENSE_0   |  13090|  13090|      1309|          -|          -|    10|    no    |
        | + LOOP_DENSE_1  |   1287|   1287|        13|          5|          1|   256|    yes   |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 35
* Pipeline: 1
  Pipeline-0: II = 5, D = 13, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	16  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	3  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_36 [1/1] 1.57ns
:0  br label %1


 <State 2>: 1.88ns
ST_2: max [1/1] 0.00ns
:0  %max = phi float [ -1.000000e+02, %0 ], [ %biased_max, %5 ]

ST_2: n [1/1] 0.00ns
:1  %n = phi i4 [ 0, %0 ], [ %n_1, %5 ]

ST_2: exitcond2 [1/1] 1.88ns
:2  %exitcond2 = icmp eq i4 %n, -6

ST_2: n_1 [1/1] 0.80ns
:3  %n_1 = add i4 %n, 1

ST_2: stg_41 [1/1] 0.00ns
:4  br i1 %exitcond2, label %6, label %2

ST_2: n_cast5 [1/1] 0.00ns
:0  %n_cast5 = zext i4 %n to i10

ST_2: empty [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_2: stg_44 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str23) nounwind

ST_2: tmp_s [1/1] 0.00ns
:3  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str23)

ST_2: stg_46 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

ST_2: stg_47 [1/1] 1.57ns
:5  br label %3

ST_2: stg_48 [1/1] 0.00ns
:0  ret void


 <State 3>: 6.07ns
ST_3: one_out [1/1] 0.00ns
:0  %one_out = phi float [ 0.000000e+00, %2 ], [ %one_out_1, %4 ]

ST_3: m [1/1] 0.00ns
:1  %m = phi i9 [ 0, %2 ], [ %m_3, %4 ]

ST_3: exitcond [1/1] 2.03ns
:2  %exitcond = icmp eq i9 %m, -256

ST_3: m_3 [1/1] 1.84ns
:3  %m_3 = add i9 %m, 1

ST_3: stg_53 [1/1] 0.00ns
:4  br i1 %exitcond, label %5, label %4

ST_3: tmp_32 [1/1] 0.00ns
:4  %tmp_32 = trunc i9 %m to i8

ST_3: p_shl [1/1] 0.00ns
:5  %p_shl = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_32, i3 0)

ST_3: p_shl_cast [1/1] 0.00ns
:6  %p_shl_cast = zext i11 %p_shl to i12

ST_3: tmp_33 [1/1] 0.00ns (grouped into LUT with out node tmp1)
:7  %tmp_33 = shl i9 %m, 1

ST_3: p_shl1_cast [1/1] 0.00ns (grouped into LUT with out node tmp1)
:8  %p_shl1_cast = zext i9 %tmp_33 to i10

ST_3: tmp1 [1/1] 1.84ns (out node of the LUT)
:9  %tmp1 = add i10 %p_shl1_cast, %n_cast5

ST_3: tmp1_cast [1/1] 0.00ns
:10  %tmp1_cast = zext i10 %tmp1 to i12

ST_3: w_index [1/1] 1.84ns
:11  %w_index = add i12 %tmp1_cast, %p_shl_cast

ST_3: newIndex9 [1/1] 0.00ns
:12  %newIndex9 = zext i9 %m to i64

ST_3: input_0_addr [1/1] 0.00ns
:13  %input_0_addr = getelementptr [648 x i1]* %input_0, i64 0, i64 %newIndex9

ST_3: input_0_load [2/2] 2.39ns
:14  %input_0_load = load i1* %input_0_addr, align 1

ST_3: tmp_20 [1/1] 0.00ns
:15  %tmp_20 = zext i12 %w_index to i64

ST_3: w_fc2_addr [1/1] 0.00ns
:16  %w_fc2_addr = getelementptr [2560 x i1]* @w_fc2, i64 0, i64 %tmp_20

ST_3: w_fc2_load [2/2] 2.39ns
:17  %w_fc2_load = load i1* %w_fc2_addr, align 1


 <State 4>: 3.76ns
ST_4: input_0_load [1/2] 2.39ns
:14  %input_0_load = load i1* %input_0_addr, align 1

ST_4: w_fc2_load [1/2] 2.39ns
:17  %w_fc2_load = load i1* %w_fc2_addr, align 1

ST_4: tmp2 [1/1] 0.00ns (grouped into LUT with out node tmp_21)
:18  %tmp2 = xor i1 %input_0_load, true

ST_4: tmp_21 [1/1] 1.37ns (out node of the LUT)
:19  %tmp_21 = xor i1 %w_fc2_load, %tmp2


 <State 5>: 6.41ns
ST_5: tmp_22 [1/1] 0.00ns
:20  %tmp_22 = zext i1 %tmp_21 to i32

ST_5: tmp_23 [6/6] 6.41ns
:21  %tmp_23 = sitofp i32 %tmp_22 to float


 <State 6>: 6.41ns
ST_6: tmp_23 [5/6] 6.41ns
:21  %tmp_23 = sitofp i32 %tmp_22 to float


 <State 7>: 6.41ns
ST_7: tmp_23 [4/6] 6.41ns
:21  %tmp_23 = sitofp i32 %tmp_22 to float


 <State 8>: 6.41ns
ST_8: tmp_23 [3/6] 6.41ns
:21  %tmp_23 = sitofp i32 %tmp_22 to float


 <State 9>: 6.41ns
ST_9: tmp_23 [2/6] 6.41ns
:21  %tmp_23 = sitofp i32 %tmp_22 to float


 <State 10>: 6.41ns
ST_10: tmp_23 [1/6] 6.41ns
:21  %tmp_23 = sitofp i32 %tmp_22 to float


 <State 11>: 7.26ns
ST_11: one_out_1 [5/5] 7.26ns
:22  %one_out_1 = fadd float %one_out, %tmp_23


 <State 12>: 7.26ns
ST_12: one_out_1 [4/5] 7.26ns
:22  %one_out_1 = fadd float %one_out, %tmp_23


 <State 13>: 7.26ns
ST_13: one_out_1 [3/5] 7.26ns
:22  %one_out_1 = fadd float %one_out, %tmp_23


 <State 14>: 7.26ns
ST_14: one_out_1 [2/5] 7.26ns
:22  %one_out_1 = fadd float %one_out, %tmp_23


 <State 15>: 7.26ns
ST_15: empty_33 [1/1] 0.00ns
:0  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_15: stg_84 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str24) nounwind

ST_15: tmp_28 [1/1] 0.00ns
:2  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)

ST_15: stg_86 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

ST_15: one_out_1 [1/5] 7.26ns
:22  %one_out_1 = fadd float %one_out, %tmp_23

ST_15: empty_34 [1/1] 0.00ns
:23  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_28)

ST_15: stg_89 [1/1] 0.00ns
:24  br label %3


 <State 16>: 5.70ns
ST_16: tmp_16 [4/4] 5.70ns
:0  %tmp_16 = fmul float %one_out, 2.000000e+00


 <State 17>: 5.70ns
ST_17: tmp_16 [3/4] 5.70ns
:0  %tmp_16 = fmul float %one_out, 2.000000e+00


 <State 18>: 5.70ns
ST_18: tmp_16 [2/4] 5.70ns
:0  %tmp_16 = fmul float %one_out, 2.000000e+00


 <State 19>: 5.70ns
ST_19: tmp_16 [1/4] 5.70ns
:0  %tmp_16 = fmul float %one_out, 2.000000e+00


 <State 20>: 7.26ns
ST_20: tmp_17 [5/5] 7.26ns
:1  %tmp_17 = fadd float %tmp_16, -2.560000e+02


 <State 21>: 7.26ns
ST_21: tmp_17 [4/5] 7.26ns
:1  %tmp_17 = fadd float %tmp_16, -2.560000e+02


 <State 22>: 7.26ns
ST_22: tmp_17 [3/5] 7.26ns
:1  %tmp_17 = fadd float %tmp_16, -2.560000e+02


 <State 23>: 7.26ns
ST_23: tmp_17 [2/5] 7.26ns
:1  %tmp_17 = fadd float %tmp_16, -2.560000e+02


 <State 24>: 7.26ns
ST_24: tmp_17 [1/5] 7.26ns
:1  %tmp_17 = fadd float %tmp_16, -2.560000e+02


 <State 25>: 5.70ns
ST_25: one_out_2 [4/4] 5.70ns
:2  %one_out_2 = fmul float %tmp_17, 0x3FB6A09E60000000


 <State 26>: 5.70ns
ST_26: one_out_2 [3/4] 5.70ns
:2  %one_out_2 = fmul float %tmp_17, 0x3FB6A09E60000000


 <State 27>: 5.70ns
ST_27: one_out_2 [2/4] 5.70ns
:2  %one_out_2 = fmul float %tmp_17, 0x3FB6A09E60000000

ST_27: tmp_18 [1/1] 0.00ns
:3  %tmp_18 = zext i4 %n to i64

ST_27: b_fc2_addr [1/1] 0.00ns
:4  %b_fc2_addr = getelementptr [10 x float]* @b_fc2, i64 0, i64 %tmp_18

ST_27: b_fc2_load [2/2] 2.39ns
:5  %b_fc2_load = load float* %b_fc2_addr, align 4


 <State 28>: 5.70ns
ST_28: one_out_2 [1/4] 5.70ns
:2  %one_out_2 = fmul float %tmp_17, 0x3FB6A09E60000000

ST_28: b_fc2_load [1/2] 2.39ns
:5  %b_fc2_load = load float* %b_fc2_addr, align 4


 <State 29>: 7.26ns
ST_29: biased [5/5] 7.26ns
:6  %biased = fadd float %one_out_2, %b_fc2_load


 <State 30>: 7.26ns
ST_30: biased [4/5] 7.26ns
:6  %biased = fadd float %one_out_2, %b_fc2_load


 <State 31>: 7.26ns
ST_31: biased [3/5] 7.26ns
:6  %biased = fadd float %one_out_2, %b_fc2_load


 <State 32>: 7.26ns
ST_32: biased [2/5] 7.26ns
:6  %biased = fadd float %one_out_2, %b_fc2_load


 <State 33>: 7.26ns
ST_33: biased [1/5] 7.26ns
:6  %biased = fadd float %one_out_2, %b_fc2_load


 <State 34>: 6.79ns
ST_34: tmp_30 [1/1] 6.79ns
:20  %tmp_30 = fcmp ogt float %biased, %max


 <State 35>: 6.15ns
ST_35: biased_to_int [1/1] 0.00ns
:7  %biased_to_int = bitcast float %biased to i32

ST_35: tmp [1/1] 0.00ns
:8  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %biased_to_int, i32 23, i32 30)

ST_35: tmp_24 [1/1] 0.00ns
:9  %tmp_24 = trunc i32 %biased_to_int to i23

ST_35: max_to_int [1/1] 0.00ns
:10  %max_to_int = bitcast float %max to i32

ST_35: tmp_19 [1/1] 0.00ns
:11  %tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_to_int, i32 23, i32 30)

ST_35: tmp_25 [1/1] 0.00ns
:12  %tmp_25 = trunc i32 %max_to_int to i23

ST_35: notlhs [1/1] 2.00ns
:13  %notlhs = icmp ne i8 %tmp, -1

ST_35: notrhs [1/1] 2.39ns
:14  %notrhs = icmp eq i23 %tmp_24, 0

ST_35: tmp_26 [1/1] 0.00ns (grouped into LUT with out node tmp_31)
:15  %tmp_26 = or i1 %notrhs, %notlhs

ST_35: notlhs6 [1/1] 2.00ns
:16  %notlhs6 = icmp ne i8 %tmp_19, -1

ST_35: notrhs7 [1/1] 2.39ns
:17  %notrhs7 = icmp eq i23 %tmp_25, 0

ST_35: tmp_27 [1/1] 0.00ns (grouped into LUT with out node tmp_31)
:18  %tmp_27 = or i1 %notrhs7, %notlhs6

ST_35: tmp_29 [1/1] 0.00ns (grouped into LUT with out node tmp_31)
:19  %tmp_29 = and i1 %tmp_26, %tmp_27

ST_35: tmp_31 [1/1] 1.37ns (out node of the LUT)
:21  %tmp_31 = and i1 %tmp_29, %tmp_30

ST_35: output_0_addr [1/1] 0.00ns
:22  %output_0_addr = getelementptr [648 x i1]* %output_0, i64 0, i64 %tmp_18

ST_35: biased_max [1/1] 1.37ns
:23  %biased_max = select i1 %tmp_31, float %biased, float %max

ST_35: stg_129 [1/1] 2.39ns
:24  store i1 %tmp_31, i1* %output_0_addr, align 1

ST_35: empty_35 [1/1] 0.00ns
:25  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str23, i32 %tmp_s)

ST_35: stg_131 [1/1] 0.00ns
:26  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_fc2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b_fc2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_36        (br               ) [ 011111111111111111111111111111111111]
max           (phi              ) [ 001111111111111111111111111111111111]
n             (phi              ) [ 001111111111111111111111111100000000]
exitcond2     (icmp             ) [ 001111111111111111111111111111111111]
n_1           (add              ) [ 011111111111111111111111111111111111]
stg_41        (br               ) [ 000000000000000000000000000000000000]
n_cast5       (zext             ) [ 000111111111111100000000000000000000]
empty         (speclooptripcount) [ 000000000000000000000000000000000000]
stg_44        (specloopname     ) [ 000000000000000000000000000000000000]
tmp_s         (specregionbegin  ) [ 000111111111111111111111111111111111]
stg_46        (specpipeline     ) [ 000000000000000000000000000000000000]
stg_47        (br               ) [ 001111111111111111111111111111111111]
stg_48        (ret              ) [ 000000000000000000000000000000000000]
one_out       (phi              ) [ 000111111111111111110000000000000000]
m             (phi              ) [ 000100000000000000000000000000000000]
exitcond      (icmp             ) [ 001111111111111111111111111111111111]
m_3           (add              ) [ 001111111111111111111111111111111111]
stg_53        (br               ) [ 000000000000000000000000000000000000]
tmp_32        (trunc            ) [ 000000000000000000000000000000000000]
p_shl         (bitconcatenate   ) [ 000000000000000000000000000000000000]
p_shl_cast    (zext             ) [ 000000000000000000000000000000000000]
tmp_33        (shl              ) [ 000000000000000000000000000000000000]
p_shl1_cast   (zext             ) [ 000000000000000000000000000000000000]
tmp1          (add              ) [ 000000000000000000000000000000000000]
tmp1_cast     (zext             ) [ 000000000000000000000000000000000000]
w_index       (add              ) [ 000000000000000000000000000000000000]
newIndex9     (zext             ) [ 000000000000000000000000000000000000]
input_0_addr  (getelementptr    ) [ 000010000000000000000000000000000000]
tmp_20        (zext             ) [ 000000000000000000000000000000000000]
w_fc2_addr    (getelementptr    ) [ 000010000000000000000000000000000000]
input_0_load  (load             ) [ 000000000000000000000000000000000000]
w_fc2_load    (load             ) [ 000000000000000000000000000000000000]
tmp2          (xor              ) [ 000000000000000000000000000000000000]
tmp_21        (xor              ) [ 000001000000000000000000000000000000]
tmp_22        (zext             ) [ 000111111110000000000000000000000000]
tmp_23        (sitofp           ) [ 000111110001111100000000000000000000]
empty_33      (speclooptripcount) [ 000000000000000000000000000000000000]
stg_84        (specloopname     ) [ 000000000000000000000000000000000000]
tmp_28        (specregionbegin  ) [ 000000000000000000000000000000000000]
stg_86        (specpipeline     ) [ 000000000000000000000000000000000000]
one_out_1     (fadd             ) [ 001111111111111111111111111111111111]
empty_34      (specregionend    ) [ 000000000000000000000000000000000000]
stg_89        (br               ) [ 001111111111111111111111111111111111]
tmp_16        (fmul             ) [ 000000000000000000001111100000000000]
tmp_17        (fadd             ) [ 000000000000000000000000011110000000]
tmp_18        (zext             ) [ 000000000000000000000000000011111111]
b_fc2_addr    (getelementptr    ) [ 000000000000000000000000000010000000]
one_out_2     (fmul             ) [ 000000000000000000000000000001111100]
b_fc2_load    (load             ) [ 000000000000000000000000000001111100]
biased        (fadd             ) [ 000000000000000000000000000000000011]
tmp_30        (fcmp             ) [ 000000000000000000000000000000000001]
biased_to_int (bitcast          ) [ 000000000000000000000000000000000000]
tmp           (partselect       ) [ 000000000000000000000000000000000000]
tmp_24        (trunc            ) [ 000000000000000000000000000000000000]
max_to_int    (bitcast          ) [ 000000000000000000000000000000000000]
tmp_19        (partselect       ) [ 000000000000000000000000000000000000]
tmp_25        (trunc            ) [ 000000000000000000000000000000000000]
notlhs        (icmp             ) [ 000000000000000000000000000000000000]
notrhs        (icmp             ) [ 000000000000000000000000000000000000]
tmp_26        (or               ) [ 000000000000000000000000000000000000]
notlhs6       (icmp             ) [ 000000000000000000000000000000000000]
notrhs7       (icmp             ) [ 000000000000000000000000000000000000]
tmp_27        (or               ) [ 000000000000000000000000000000000000]
tmp_29        (and              ) [ 000000000000000000000000000000000000]
tmp_31        (and              ) [ 000000000000000000000000000000000000]
output_0_addr (getelementptr    ) [ 000000000000000000000000000000000000]
biased_max    (select           ) [ 011111111111111111111111111111111111]
stg_129       (store            ) [ 000000000000000000000000000000000000]
empty_35      (specregionend    ) [ 000000000000000000000000000000000000]
stg_131       (br               ) [ 011111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w_fc2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_fc2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_fc2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_fc2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="input_0_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="9" slack="0"/>
<pin id="78" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="10" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="84" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="w_fc2_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="12" slack="0"/>
<pin id="90" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_fc2_addr/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="12" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="96" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_fc2_load/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="b_fc2_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="4" slack="0"/>
<pin id="102" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_fc2_addr/27 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_fc2_load/27 "/>
</bind>
</comp>

<comp id="110" class="1004" name="output_0_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="4" slack="8"/>
<pin id="114" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr/35 "/>
</bind>
</comp>

<comp id="117" class="1004" name="stg_129_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="10" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_129/35 "/>
</bind>
</comp>

<comp id="122" class="1005" name="max_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="max_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="32" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max/2 "/>
</bind>
</comp>

<comp id="134" class="1005" name="n_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="1"/>
<pin id="136" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="n_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="one_out_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="one_out (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="one_out_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="32" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="one_out/3 "/>
</bind>
</comp>

<comp id="158" class="1005" name="m_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="9" slack="1"/>
<pin id="160" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="m_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="9" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="one_out_1/11 tmp_17/20 biased/29 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_16/16 one_out_2/25 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_23/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_30_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="0" index="1" bw="32" slack="20"/>
<pin id="188" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_30/34 "/>
</bind>
</comp>

<comp id="190" class="1005" name="reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 one_out_2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 biased "/>
</bind>
</comp>

<comp id="201" class="1004" name="exitcond2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="0" index="1" bw="4" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="n_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="n_cast5_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast5/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="exitcond_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="9" slack="0"/>
<pin id="219" dir="0" index="1" bw="9" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="m_3_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="9" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_3/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_32_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="9" slack="0"/>
<pin id="231" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_32/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_shl_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="11" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="p_shl_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="11" slack="0"/>
<pin id="243" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_33_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="9" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_33/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="p_shl1_cast_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="9" slack="0"/>
<pin id="253" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="0"/>
<pin id="257" dir="0" index="1" bw="4" slack="1"/>
<pin id="258" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp1_cast_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="0"/>
<pin id="262" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="w_index_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="10" slack="0"/>
<pin id="266" dir="0" index="1" bw="11" slack="0"/>
<pin id="267" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="newIndex9_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="9" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex9/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_20_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="12" slack="0"/>
<pin id="277" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_21_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_22_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_18_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="13"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18/27 "/>
</bind>
</comp>

<comp id="301" class="1004" name="biased_to_int_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="2"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="biased_to_int/35 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="0" index="2" bw="6" slack="0"/>
<pin id="309" dir="0" index="3" bw="6" slack="0"/>
<pin id="310" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/35 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_24_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/35 "/>
</bind>
</comp>

<comp id="319" class="1004" name="max_to_int_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="21"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="max_to_int/35 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_19_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="0" index="2" bw="6" slack="0"/>
<pin id="327" dir="0" index="3" bw="6" slack="0"/>
<pin id="328" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/35 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_25_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/35 "/>
</bind>
</comp>

<comp id="337" class="1004" name="notlhs_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/35 "/>
</bind>
</comp>

<comp id="343" class="1004" name="notrhs_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="23" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/35 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_26_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_26/35 "/>
</bind>
</comp>

<comp id="355" class="1004" name="notlhs6_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs6/35 "/>
</bind>
</comp>

<comp id="361" class="1004" name="notrhs7_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="23" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs7/35 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_27_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_27/35 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_29_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_29/35 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_31_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="1"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_31/35 "/>
</bind>
</comp>

<comp id="385" class="1004" name="biased_max_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="2"/>
<pin id="388" dir="0" index="2" bw="32" slack="21"/>
<pin id="389" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="biased_max/35 "/>
</bind>
</comp>

<comp id="393" class="1005" name="exitcond2_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="1"/>
<pin id="395" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="397" class="1005" name="n_1_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="0"/>
<pin id="399" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="402" class="1005" name="n_cast5_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="10" slack="1"/>
<pin id="404" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="n_cast5 "/>
</bind>
</comp>

<comp id="407" class="1005" name="exitcond_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="411" class="1005" name="m_3_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="9" slack="0"/>
<pin id="413" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="m_3 "/>
</bind>
</comp>

<comp id="416" class="1005" name="input_0_addr_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="10" slack="1"/>
<pin id="418" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="421" class="1005" name="w_fc2_addr_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="12" slack="1"/>
<pin id="423" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="w_fc2_addr "/>
</bind>
</comp>

<comp id="426" class="1005" name="tmp_21_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="1"/>
<pin id="428" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="431" class="1005" name="tmp_22_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="436" class="1005" name="tmp_23_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="441" class="1005" name="one_out_1_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="1"/>
<pin id="443" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="one_out_1 "/>
</bind>
</comp>

<comp id="446" class="1005" name="tmp_18_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="64" slack="8"/>
<pin id="448" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="451" class="1005" name="b_fc2_addr_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="1"/>
<pin id="453" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_fc2_addr "/>
</bind>
</comp>

<comp id="456" class="1005" name="b_fc2_load_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_fc2_load "/>
</bind>
</comp>

<comp id="461" class="1005" name="tmp_30_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="1"/>
<pin id="463" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="466" class="1005" name="biased_max_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="biased_max "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="48" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="48" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="48" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="48" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="126" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="149"><net_src comp="36" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="150" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="146" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="60" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="146" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="58" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="181"><net_src comp="62" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="189"><net_src comp="122" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="193"><net_src comp="175" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="198"><net_src comp="169" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="205"><net_src comp="138" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="12" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="138" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="14" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="138" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="162" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="40" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="162" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="42" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="162" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="44" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="46" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="244"><net_src comp="233" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="162" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="42" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="245" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="255" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="241" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="162" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="278"><net_src comp="264" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="284"><net_src comp="81" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="50" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="93" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="280" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="292" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="299"><net_src comp="134" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="304"><net_src comp="195" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="64" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="301" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="66" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="314"><net_src comp="68" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="318"><net_src comp="301" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="122" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="64" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="319" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="66" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="68" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="336"><net_src comp="319" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="305" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="70" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="315" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="72" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="343" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="337" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="323" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="70" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="333" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="72" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="355" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="349" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="367" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="379" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="390"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="195" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="122" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="396"><net_src comp="201" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="207" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="405"><net_src comp="213" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="410"><net_src comp="217" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="223" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="419"><net_src comp="74" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="424"><net_src comp="86" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="429"><net_src comp="286" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="434"><net_src comp="292" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="439"><net_src comp="182" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="444"><net_src comp="169" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="449"><net_src comp="296" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="454"><net_src comp="98" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="459"><net_src comp="105" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="464"><net_src comp="185" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="469"><net_src comp="385" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="126" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0 | {35 }
 - Input state : 
	Port: dut_dense : input_0 | {3 4 }
	Port: dut_dense : w_fc2 | {3 4 }
	Port: dut_dense : b_fc2 | {27 28 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		n_1 : 1
		stg_41 : 2
		n_cast5 : 1
	State 3
		exitcond : 1
		m_3 : 1
		stg_53 : 2
		tmp_32 : 1
		p_shl : 2
		p_shl_cast : 3
		tmp_33 : 1
		p_shl1_cast : 1
		tmp1 : 2
		tmp1_cast : 3
		w_index : 4
		newIndex9 : 1
		input_0_addr : 2
		input_0_load : 3
		tmp_20 : 5
		w_fc2_addr : 6
		w_fc2_load : 7
	State 4
		tmp2 : 1
		tmp_21 : 1
	State 5
		tmp_23 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		empty_34 : 1
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		b_fc2_addr : 1
		b_fc2_load : 2
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		tmp : 1
		tmp_24 : 1
		tmp_19 : 1
		tmp_25 : 1
		notlhs : 2
		notrhs : 2
		tmp_26 : 3
		notlhs6 : 2
		notrhs7 : 2
		tmp_27 : 3
		tmp_29 : 3
		tmp_31 : 3
		biased_max : 3
		stg_129 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|  sitofp  |     grp_fu_182     |    0    |   340   |   554   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_169     |    2    |   205   |   390   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_175     |    3    |   143   |   321   |
|----------|--------------------|---------|---------|---------|
|   fcmp   |    tmp_30_fu_185   |    0    |    66   |   239   |
|----------|--------------------|---------|---------|---------|
|          |     n_1_fu_207     |    0    |    0    |    4    |
|    add   |     m_3_fu_223     |    0    |    0    |    9    |
|          |     tmp1_fu_255    |    0    |    0    |    9    |
|          |   w_index_fu_264   |    0    |    0    |    11   |
|----------|--------------------|---------|---------|---------|
|  select  |  biased_max_fu_385 |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|          |  exitcond2_fu_201  |    0    |    0    |    2    |
|          |   exitcond_fu_217  |    0    |    0    |    3    |
|   icmp   |    notlhs_fu_337   |    0    |    0    |    3    |
|          |    notrhs_fu_343   |    0    |    0    |    8    |
|          |   notlhs6_fu_355   |    0    |    0    |    3    |
|          |   notrhs7_fu_361   |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|    xor   |     tmp2_fu_280    |    0    |    0    |    1    |
|          |    tmp_21_fu_286   |    0    |    0    |    1    |
|----------|--------------------|---------|---------|---------|
|    or    |    tmp_26_fu_349   |    0    |    0    |    1    |
|          |    tmp_27_fu_367   |    0    |    0    |    1    |
|----------|--------------------|---------|---------|---------|
|    and   |    tmp_29_fu_373   |    0    |    0    |    1    |
|          |    tmp_31_fu_379   |    0    |    0    |    1    |
|----------|--------------------|---------|---------|---------|
|          |   n_cast5_fu_213   |    0    |    0    |    0    |
|          |  p_shl_cast_fu_241 |    0    |    0    |    0    |
|          | p_shl1_cast_fu_251 |    0    |    0    |    0    |
|   zext   |  tmp1_cast_fu_260  |    0    |    0    |    0    |
|          |  newIndex9_fu_270  |    0    |    0    |    0    |
|          |    tmp_20_fu_275   |    0    |    0    |    0    |
|          |    tmp_22_fu_292   |    0    |    0    |    0    |
|          |    tmp_18_fu_296   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_32_fu_229   |    0    |    0    |    0    |
|   trunc  |    tmp_24_fu_315   |    0    |    0    |    0    |
|          |    tmp_25_fu_333   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    p_shl_fu_233    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|    shl   |    tmp_33_fu_245   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|     tmp_fu_305     |    0    |    0    |    0    |
|          |    tmp_19_fu_323   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   754   |   1602  |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| b_fc2_addr_reg_451 |    4   |
| b_fc2_load_reg_456 |   32   |
| biased_max_reg_466 |   32   |
|  exitcond2_reg_393 |    1   |
|  exitcond_reg_407  |    1   |
|input_0_addr_reg_416|   10   |
|     m_3_reg_411    |    9   |
|      m_reg_158     |    9   |
|     max_reg_122    |   32   |
|     n_1_reg_397    |    4   |
|   n_cast5_reg_402  |   10   |
|      n_reg_134     |    4   |
|  one_out_1_reg_441 |   32   |
|   one_out_reg_146  |   32   |
|       reg_190      |   32   |
|       reg_195      |   32   |
|   tmp_18_reg_446   |   64   |
|   tmp_21_reg_426   |    1   |
|   tmp_22_reg_431   |   32   |
|   tmp_23_reg_436   |   32   |
|   tmp_30_reg_461   |    1   |
| w_fc2_addr_reg_421 |   12   |
+--------------------+--------+
|        Total       |   418  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_81 |  p0  |   2  |  10  |   20   ||    10   |
|  grp_access_fu_93 |  p0  |   2  |  12  |   24   ||    12   |
| grp_access_fu_105 |  p0  |   2  |   4  |    8   ||    4    |
|    max_reg_122    |  p0  |   2  |  32  |   64   ||    32   |
|     n_reg_134     |  p0  |   2  |   4  |    8   ||    4    |
|  one_out_reg_146  |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_169    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_169    |  p1  |   3  |  32  |   96   ||    32   |
|     grp_fu_175    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_175    |  p1  |   2  |  32  |   64   |
|     grp_fu_182    |  p0  |   2  |   1  |    2   ||    1    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   478  ||  17.281 ||   191   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   754  |  1602  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   191  |
|  Register |    -   |    -   |   418  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   17   |  1172  |  1793  |
+-----------+--------+--------+--------+--------+
