##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for Joystick_ADC_IntClock
		4.3::Critical Path Report for PWM_Clock
		4.4::Critical Path Report for UART_LOG_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Joystick_ADC_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_LOG_IntClock:R)
		5.4::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
		5.5::Critical Path Report for (Joystick_ADC_IntClock:R vs. CyBUS_CLK:R)
		5.6::Critical Path Report for (Joystick_ADC_IntClock:R vs. Joystick_ADC_IntClock:R)
		5.7::Critical Path Report for (UART_LOG_IntClock:R vs. UART_LOG_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CyBUS_CLK                      | Frequency: 58.54 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                      | N/A                   | Target: 24.00 MHz  | 
Clock: Joystick_ADC_IntClock          | Frequency: 26.58 MHz  | Target: 1.60 MHz   | 
Clock: Joystick_ADC_IntClock(routed)  | N/A                   | Target: 1.60 MHz   | 
Clock: PWM_Clock                      | Frequency: 85.23 MHz  | Target: 12.00 MHz  | 
Clock: UART_LOG_IntClock              | Frequency: 50.89 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK              CyBUS_CLK              41666.7          32705       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Joystick_ADC_IntClock  41666.7          34316       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              UART_LOG_IntClock      41666.7          24584       N/A              N/A         N/A              N/A         N/A              N/A         
Joystick_ADC_IntClock  CyBUS_CLK              41666.7          32783       N/A              N/A         N/A              N/A         N/A              N/A         
Joystick_ADC_IntClock  Joystick_ADC_IntClock  625000           587382      N/A              N/A         N/A              N/A         N/A              N/A         
PWM_Clock              PWM_Clock              83333.3          71600       N/A              N/A         N/A              N/A         N/A              N/A         
UART_LOG_IntClock      UART_LOG_IntClock      1.08333e+006     1063684     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase     
--------------  ------------  -------------------  
RGB_B(0)_PAD    22924         PWM_Clock:R          
RGB_G(0)_PAD    23677         PWM_Clock:R          
RGB_R(0)_PAD    23950         PWM_Clock:R          
Tx_port(0)_PAD  32799         UART_LOG_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 58.54 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_port(0)/fb
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24584p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13613
-------------------------------------   ----- 
End-of-path arrival time (ps)           13613
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_port(0)/in_clock                                         iocell7             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_port(0)/fb                               iocell7         2009   2009  24584  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_1         macrocell9      5963   7972  24584  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell9      3350  11322  24584  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2291  13613  24584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Joystick_ADC_IntClock
***************************************************
Clock: Joystick_ADC_IntClock
Frequency: 26.58 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 587382p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34108
-------------------------------------   ----- 
End-of-path arrival time (ps)           34108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell24  10901  34108  587382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell24         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for PWM_Clock
***************************************
Clock: PWM_Clock
Frequency: 85.23 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_red:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \RGB_PWM_red:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 71600p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   83333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5674
-------------------------------------   ---- 
End-of-path arrival time (ps)           5674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:runmode_enable\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\RGB_PWM_red:PWMUDB:runmode_enable\/q        macrocell89     1250   1250  71600  RISE       1
\RGB_PWM_red:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell3   4424   5674  71600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_LOG_IntClock
***********************************************
Clock: UART_LOG_IntClock
Frequency: 50.89 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1063684p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13459
-------------------------------------   ----- 
End-of-path arrival time (ps)           13459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q                      macrocell92     1250   1250  1063684  RISE       1
\UART_LOG:BUART:counter_load_not\/main_0           macrocell5      6559   7809  1063684  RISE       1
\UART_LOG:BUART:counter_load_not\/q                macrocell5      3350  11159  1063684  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2300  13459  1063684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:Sync:genblk1[0]:INST\/out
Path End       : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 32705p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5452
-------------------------------------   ---- 
End-of-path arrival time (ps)           5452
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:Sync:genblk1[0]:INST\/clock                   synccell            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Joystick_ADC:Sync:genblk1[0]:INST\/out         synccell      1020   1020  32705  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell83   4432   5452  32705  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell83         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Joystick_ADC_IntClock:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_207/main_0
Capture Clock  : Net_207/clock_0
Path slack     : 34316p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Joystick_ADC_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell83         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell83   1250   1250  34316  RISE       1
Net_207/main_0                             macrocell82   2591   3841  34316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_207/clock_0                                            macrocell82         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_LOG_IntClock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_port(0)/fb
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24584p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13613
-------------------------------------   ----- 
End-of-path arrival time (ps)           13613
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_port(0)/in_clock                                         iocell7             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_port(0)/fb                               iocell7         2009   2009  24584  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_1         macrocell9      5963   7972  24584  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell9      3350  11322  24584  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2291  13613  24584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1


5.4::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_red:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \RGB_PWM_red:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 71600p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   83333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5674
-------------------------------------   ---- 
End-of-path arrival time (ps)           5674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:runmode_enable\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\RGB_PWM_red:PWMUDB:runmode_enable\/q        macrocell89     1250   1250  71600  RISE       1
\RGB_PWM_red:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell3   4424   5674  71600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1


5.5::Critical Path Report for (Joystick_ADC_IntClock:R vs. CyBUS_CLK:R)
***********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_207/q
Path End       : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 32783p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5374
-------------------------------------   ---- 
End-of-path arrival time (ps)           5374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_207/clock_0                                            macrocell82         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_207/q                                       macrocell82   1250   1250  32783  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell83   4124   5374  32783  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell83         0      0  RISE       1


5.6::Critical Path Report for (Joystick_ADC_IntClock:R vs. Joystick_ADC_IntClock:R)
***********************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 587382p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34108
-------------------------------------   ----- 
End-of-path arrival time (ps)           34108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell24  10901  34108  587382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell24         0      0  RISE       1


5.7::Critical Path Report for (UART_LOG_IntClock:R vs. UART_LOG_IntClock:R)
***************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1063684p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13459
-------------------------------------   ----- 
End-of-path arrival time (ps)           13459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q                      macrocell92     1250   1250  1063684  RISE       1
\UART_LOG:BUART:counter_load_not\/main_0           macrocell5      6559   7809  1063684  RISE       1
\UART_LOG:BUART:counter_load_not\/q                macrocell5      3350  11159  1063684  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2300  13459  1063684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_port(0)/fb
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24584p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13613
-------------------------------------   ----- 
End-of-path arrival time (ps)           13613
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_port(0)/in_clock                                         iocell7             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_port(0)/fb                               iocell7         2009   2009  24584  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_1         macrocell9      5963   7972  24584  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell9      3350  11322  24584  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2291  13613  24584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_port(0)/fb
Path End       : \UART_LOG:BUART:pollcount_1\/main_3
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 30184p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7972
-------------------------------------   ---- 
End-of-path arrival time (ps)           7972
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_port(0)/in_clock                                         iocell7             0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_port(0)/fb                        iocell7        2009   2009  24584  RISE       1
\UART_LOG:BUART:pollcount_1\/main_3  macrocell103   5963   7972  30184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_port(0)/fb
Path End       : \UART_LOG:BUART:pollcount_0\/main_2
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 30184p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7972
-------------------------------------   ---- 
End-of-path arrival time (ps)           7972
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_port(0)/in_clock                                         iocell7             0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_port(0)/fb                        iocell7        2009   2009  24584  RISE       1
\UART_LOG:BUART:pollcount_0\/main_2  macrocell104   5963   7972  30184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell104        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_port(0)/fb
Path End       : \UART_LOG:BUART:rx_state_0\/main_9
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 31003p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7154
-------------------------------------   ---- 
End-of-path arrival time (ps)           7154
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_port(0)/in_clock                                         iocell7             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_port(0)/fb                       iocell7       2009   2009  24584  RISE       1
\UART_LOG:BUART:rx_state_0\/main_9  macrocell97   5145   7154  31003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_port(0)/fb
Path End       : \UART_LOG:BUART:rx_status_3\/main_6
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 31003p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7154
-------------------------------------   ---- 
End-of-path arrival time (ps)           7154
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_port(0)/in_clock                                         iocell7             0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_port(0)/fb                        iocell7        2009   2009  24584  RISE       1
\UART_LOG:BUART:rx_status_3\/main_6  macrocell105   5145   7154  31003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell105        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_port(0)/fb
Path End       : \UART_LOG:BUART:rx_state_2\/main_8
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 31026p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7130
-------------------------------------   ---- 
End-of-path arrival time (ps)           7130
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_port(0)/in_clock                                         iocell7             0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_port(0)/fb                       iocell7        2009   2009  24584  RISE       1
\UART_LOG:BUART:rx_state_2\/main_8  macrocell100   5121   7130  31026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_port(0)/fb
Path End       : \UART_LOG:BUART:rx_last\/main_0
Capture Clock  : \UART_LOG:BUART:rx_last\/clock_0
Path slack     : 31026p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7130
-------------------------------------   ---- 
End-of-path arrival time (ps)           7130
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_port(0)/in_clock                                         iocell7             0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_port(0)/fb                    iocell7        2009   2009  24584  RISE       1
\UART_LOG:BUART:rx_last\/main_0  macrocell106   5121   7130  31026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_last\/clock_0                           macrocell106        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:Sync:genblk1[0]:INST\/out
Path End       : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 32705p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5452
-------------------------------------   ---- 
End-of-path arrival time (ps)           5452
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:Sync:genblk1[0]:INST\/clock                   synccell            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Joystick_ADC:Sync:genblk1[0]:INST\/out         synccell      1020   1020  32705  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell83   4432   5452  32705  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell83         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_207/q
Path End       : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 32783p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5374
-------------------------------------   ---- 
End-of-path arrival time (ps)           5374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_207/clock_0                                            macrocell82         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_207/q                                       macrocell82   1250   1250  32783  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell83   4124   5374  32783  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell83         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_207/main_0
Capture Clock  : Net_207/clock_0
Path slack     : 34316p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Joystick_ADC_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell83         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell83   1250   1250  34316  RISE       1
Net_207/main_0                             macrocell82   2591   3841  34316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_207/clock_0                                            macrocell82         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \Joystick_ADC:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \Joystick_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34316p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Joystick_ADC_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell83         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell83   1250   1250  34316  RISE       1
\Joystick_ADC:bSAR_SEQ:nrq_reg\/main_0     macrocell84   2591   3841  34316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:nrq_reg\/clock_0                    macrocell84         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34319p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell83         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell83   1250   1250  34319  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell83   2588   3838  34319  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell83         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_red:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \RGB_PWM_red:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 71600p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   83333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5674
-------------------------------------   ---- 
End-of-path arrival time (ps)           5674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:runmode_enable\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\RGB_PWM_red:PWMUDB:runmode_enable\/q        macrocell89     1250   1250  71600  RISE       1
\RGB_PWM_red:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell3   4424   5674  71600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:runmode_enable\/q
Path End       : Net_403/main_0
Capture Clock  : Net_403/clock_0
Path slack     : 72657p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7166
-------------------------------------   ---- 
End-of-path arrival time (ps)           7166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:runmode_enable\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\RGB_PWM_red:PWMUDB:runmode_enable\/q  macrocell89   1250   1250  71600  RISE       1
Net_403/main_0                         macrocell90   5916   7166  72657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_403/clock_0                                            macrocell90         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72698p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   83333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  72698  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2286   4576  72698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \RGB_PWM_blue:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \RGB_PWM_blue:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72698p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   83333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\RGB_PWM_blue:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  72698  RISE       1
\RGB_PWM_blue:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2286   4576  72698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \RGB_PWM_red:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \RGB_PWM_red:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72698p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   83333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\RGB_PWM_red:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell3   2290   2290  72698  RISE       1
\RGB_PWM_red:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell3   2286   4576  72698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_blue:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \RGB_PWM_blue:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72811p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   83333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:runmode_enable\/clock_0               macrocell87         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\RGB_PWM_blue:PWMUDB:runmode_enable\/q        macrocell87     1250   1250  72811  RISE       1
\RGB_PWM_blue:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   3213   4463  72811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 73413p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   83333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/clock_0              macrocell85         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\RGB_PWM_green:PWMUDB:runmode_enable\/q        macrocell85     1250   1250  73413  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2610   3860  73413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_429/main_1
Capture Clock  : Net_429/clock_0
Path slack     : 74380p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5444
-------------------------------------   ---- 
End-of-path arrival time (ps)           5444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\RGB_PWM_blue:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  74380  RISE       1
Net_429/main_1                               macrocell88     2934   5444  74380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_429/clock_0                                            macrocell88         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_481/main_1
Capture Clock  : Net_481/clock_0
Path slack     : 74993p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  74993  RISE       1
Net_481/main_1                                macrocell86     2321   4831  74993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_481/clock_0                                            macrocell86         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_403/main_1
Capture Clock  : Net_403/clock_0
Path slack     : 74997p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\RGB_PWM_red:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  74997  RISE       1
Net_403/main_1                              macrocell90     2317   4827  74997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_403/clock_0                                            macrocell90         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \RGB_PWM_green:PWMUDB:runmode_enable\/main_0
Capture Clock  : \RGB_PWM_green:PWMUDB:runmode_enable\/clock_0
Path slack     : 75725p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4098
-------------------------------------   ---- 
End-of-path arrival time (ps)           4098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\/clock               controlcell2        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  75725  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/main_0      macrocell85    2888   4098  75725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/clock_0              macrocell85         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:runmode_enable\/q
Path End       : Net_481/main_0
Capture Clock  : Net_481/clock_0
Path slack     : 75974p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/clock_0              macrocell85         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\RGB_PWM_green:PWMUDB:runmode_enable\/q  macrocell85   1250   1250  73413  RISE       1
Net_481/main_0                           macrocell86   2600   3850  75974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_481/clock_0                                            macrocell86         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \RGB_PWM_blue:PWMUDB:runmode_enable\/main_0
Capture Clock  : \RGB_PWM_blue:PWMUDB:runmode_enable\/clock_0
Path slack     : 76273p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  76273  RISE       1
\RGB_PWM_blue:PWMUDB:runmode_enable\/main_0      macrocell87    2340   3550  76273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:runmode_enable\/clock_0               macrocell87         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \RGB_PWM_red:PWMUDB:runmode_enable\/main_0
Capture Clock  : \RGB_PWM_red:PWMUDB:runmode_enable\/clock_0
Path slack     : 76273p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:genblk1:ctrlreg\/clock                 controlcell4        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\RGB_PWM_red:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  76273  RISE       1
\RGB_PWM_red:PWMUDB:runmode_enable\/main_0      macrocell89    2340   3550  76273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:runmode_enable\/clock_0                macrocell89         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:runmode_enable\/q
Path End       : Net_429/main_0
Capture Clock  : Net_429/clock_0
Path slack     : 76285p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:runmode_enable\/clock_0               macrocell87         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\RGB_PWM_blue:PWMUDB:runmode_enable\/q  macrocell87   1250   1250  72811  RISE       1
Net_429/main_0                          macrocell88   2289   3539  76285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_429/clock_0                                            macrocell88         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 587382p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34108
-------------------------------------   ----- 
End-of-path arrival time (ps)           34108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell24  10901  34108  587382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell24         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 587382p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34108
-------------------------------------   ----- 
End-of-path arrival time (ps)           34108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell29  10901  34108  587382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell29         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 587382p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34108
-------------------------------------   ----- 
End-of-path arrival time (ps)           34108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell46  10901  34108  587382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell46         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 587382p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34108
-------------------------------------   ----- 
End-of-path arrival time (ps)           34108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell75  10901  34108  587382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell75         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 587391p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34099
-------------------------------------   ----- 
End-of-path arrival time (ps)           34099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell20  10893  34099  587391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell20         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 587391p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34099
-------------------------------------   ----- 
End-of-path arrival time (ps)           34099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell22  10893  34099  587391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell22         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 587391p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34099
-------------------------------------   ----- 
End-of-path arrival time (ps)           34099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell28  10893  34099  587391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell28         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 587391p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34099
-------------------------------------   ----- 
End-of-path arrival time (ps)           34099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell79  10893  34099  587391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell79         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 587400p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34090
-------------------------------------   ----- 
End-of-path arrival time (ps)           34090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell39  10883  34090  587400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell39         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 587400p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34090
-------------------------------------   ----- 
End-of-path arrival time (ps)           34090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell56  10883  34090  587400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell56         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 587678p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33812
-------------------------------------   ----- 
End-of-path arrival time (ps)           33812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell35  10605  33812  587678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell35         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 587678p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33812
-------------------------------------   ----- 
End-of-path arrival time (ps)           33812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell53  10605  33812  587678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell53         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 587678p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33812
-------------------------------------   ----- 
End-of-path arrival time (ps)           33812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell61  10605  33812  587678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell61         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 587678p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33812
-------------------------------------   ----- 
End-of-path arrival time (ps)           33812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell73  10605  33812  587678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell73         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 588102p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33388
-------------------------------------   ----- 
End-of-path arrival time (ps)           33388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell44  10181  33388  588102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell44         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 588236p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33254
-------------------------------------   ----- 
End-of-path arrival time (ps)           33254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell26  10047  33254  588236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell26         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 588236p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33254
-------------------------------------   ----- 
End-of-path arrival time (ps)           33254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell50  10047  33254  588236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell50         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 588462p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33028
-------------------------------------   ----- 
End-of-path arrival time (ps)           33028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell57   9821  33028  588462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell57         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 589017p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32473
-------------------------------------   ----- 
End-of-path arrival time (ps)           32473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell60   9266  32473  589017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell60         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 589017p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32473
-------------------------------------   ----- 
End-of-path arrival time (ps)           32473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell71   9266  32473  589017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell71         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 589017p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32473
-------------------------------------   ----- 
End-of-path arrival time (ps)           32473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell80   9266  32473  589017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell80         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 589276p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32214
-------------------------------------   ----- 
End-of-path arrival time (ps)           32214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell32   9007  32214  589276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell32         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 589276p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32214
-------------------------------------   ----- 
End-of-path arrival time (ps)           32214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell40   9007  32214  589276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell40         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 589276p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32214
-------------------------------------   ----- 
End-of-path arrival time (ps)           32214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell59   9007  32214  589276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell59         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 589276p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32214
-------------------------------------   ----- 
End-of-path arrival time (ps)           32214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell70   9007  32214  589276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell70         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 589479p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32011
-------------------------------------   ----- 
End-of-path arrival time (ps)           32011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell55   8804  32011  589479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell55         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 589479p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32011
-------------------------------------   ----- 
End-of-path arrival time (ps)           32011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell65   8804  32011  589479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell65         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 589479p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32011
-------------------------------------   ----- 
End-of-path arrival time (ps)           32011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell67   8804  32011  589479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell67         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 589479p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32011
-------------------------------------   ----- 
End-of-path arrival time (ps)           32011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell78   8804  32011  589479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell78         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 589815p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31675
-------------------------------------   ----- 
End-of-path arrival time (ps)           31675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell27   8468  31675  589815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell27         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 589815p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31675
-------------------------------------   ----- 
End-of-path arrival time (ps)           31675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell34   8468  31675  589815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell34         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 589815p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31675
-------------------------------------   ----- 
End-of-path arrival time (ps)           31675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell36   8468  31675  589815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell36         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 590628p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30862
-------------------------------------   ----- 
End-of-path arrival time (ps)           30862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell30   7655  30862  590628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell30         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 591177p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30313
-------------------------------------   ----- 
End-of-path arrival time (ps)           30313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell25   7106  30313  591177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell25         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 591177p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30313
-------------------------------------   ----- 
End-of-path arrival time (ps)           30313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell43   7106  30313  591177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell43         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 591177p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30313
-------------------------------------   ----- 
End-of-path arrival time (ps)           30313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell64   7106  30313  591177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell64         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 591547p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29943
-------------------------------------   ----- 
End-of-path arrival time (ps)           29943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell38   6736  29943  591547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell38         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 591547p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29943
-------------------------------------   ----- 
End-of-path arrival time (ps)           29943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell45   6736  29943  591547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell45         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 591547p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29943
-------------------------------------   ----- 
End-of-path arrival time (ps)           29943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell68   6736  29943  591547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell68         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 591596p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29894
-------------------------------------   ----- 
End-of-path arrival time (ps)           29894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell21   6687  29894  591596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell21         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 591596p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29894
-------------------------------------   ----- 
End-of-path arrival time (ps)           29894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell51   6687  29894  591596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell51         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 591596p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29894
-------------------------------------   ----- 
End-of-path arrival time (ps)           29894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell66   6687  29894  591596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell66         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 591596p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29894
-------------------------------------   ----- 
End-of-path arrival time (ps)           29894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell81   6687  29894  591596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell81         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 591738p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29752
-------------------------------------   ----- 
End-of-path arrival time (ps)           29752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell42   6545  29752  591738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell42         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 591738p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29752
-------------------------------------   ----- 
End-of-path arrival time (ps)           29752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell47   6545  29752  591738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell47         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 591738p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29752
-------------------------------------   ----- 
End-of-path arrival time (ps)           29752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell58   6545  29752  591738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell58         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 591738p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29752
-------------------------------------   ----- 
End-of-path arrival time (ps)           29752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell63   6545  29752  591738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell63         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 592114p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29376
-------------------------------------   ----- 
End-of-path arrival time (ps)           29376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell31   6169  29376  592114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell31         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 592114p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29376
-------------------------------------   ----- 
End-of-path arrival time (ps)           29376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell48   6169  29376  592114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell48         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 592114p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29376
-------------------------------------   ----- 
End-of-path arrival time (ps)           29376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell72   6169  29376  592114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell72         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 592114p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29376
-------------------------------------   ----- 
End-of-path arrival time (ps)           29376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell77   6169  29376  592114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell77         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 592143p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29347
-------------------------------------   ----- 
End-of-path arrival time (ps)           29347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell18   6140  29347  592143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell18         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 592143p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29347
-------------------------------------   ----- 
End-of-path arrival time (ps)           29347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell19   6140  29347  592143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell19         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 592143p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29347
-------------------------------------   ----- 
End-of-path arrival time (ps)           29347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell41   6140  29347  592143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell41         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 592143p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29347
-------------------------------------   ----- 
End-of-path arrival time (ps)           29347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell52   6140  29347  592143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell52         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 592918p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28572
-------------------------------------   ----- 
End-of-path arrival time (ps)           28572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell37   5365  28572  592918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell37         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 592918p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28572
-------------------------------------   ----- 
End-of-path arrival time (ps)           28572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell49   5365  28572  592918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell49         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 592918p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28572
-------------------------------------   ----- 
End-of-path arrival time (ps)           28572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell74   5365  28572  592918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell74         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 593730p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27760
-------------------------------------   ----- 
End-of-path arrival time (ps)           27760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell33   4553  27760  593730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell33         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 593730p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27760
-------------------------------------   ----- 
End-of-path arrival time (ps)           27760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell62   4553  27760  593730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell62         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 593730p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27760
-------------------------------------   ----- 
End-of-path arrival time (ps)           27760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell69   4553  27760  593730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell69         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 593731p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27759
-------------------------------------   ----- 
End-of-path arrival time (ps)           27759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell23   4552  27759  593731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell23         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 593731p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27759
-------------------------------------   ----- 
End-of-path arrival time (ps)           27759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell54   4552  27759  593731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell54         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 593731p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27759
-------------------------------------   ----- 
End-of-path arrival time (ps)           27759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10759  12009  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15359  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    4498  19857  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  23207  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell76   4552  27759  593731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell76         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 603878p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17612
-------------------------------------   ----- 
End-of-path arrival time (ps)           17612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell24  16362  17612  603878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell24         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 603878p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17612
-------------------------------------   ----- 
End-of-path arrival time (ps)           17612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell29  16362  17612  603878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell29         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 603878p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17612
-------------------------------------   ----- 
End-of-path arrival time (ps)           17612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell46  16362  17612  603878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell46         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 603878p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17612
-------------------------------------   ----- 
End-of-path arrival time (ps)           17612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell75  16362  17612  603878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell75         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 603888p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17602
-------------------------------------   ----- 
End-of-path arrival time (ps)           17602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell39  16352  17602  603888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell39         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 603888p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17602
-------------------------------------   ----- 
End-of-path arrival time (ps)           17602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell56  16352  17602  603888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell56         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 603892p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17598
-------------------------------------   ----- 
End-of-path arrival time (ps)           17598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell20  16348  17598  603892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell20         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 603892p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17598
-------------------------------------   ----- 
End-of-path arrival time (ps)           17598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell22  16348  17598  603892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell22         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 603892p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17598
-------------------------------------   ----- 
End-of-path arrival time (ps)           17598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell28  16348  17598  603892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell28         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 603892p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17598
-------------------------------------   ----- 
End-of-path arrival time (ps)           17598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell79  16348  17598  603892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell79         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 605109p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16381
-------------------------------------   ----- 
End-of-path arrival time (ps)           16381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell26  15131  16381  605109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell26         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 605109p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16381
-------------------------------------   ----- 
End-of-path arrival time (ps)           16381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell50  15131  16381  605109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell50         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 605146p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16344
-------------------------------------   ----- 
End-of-path arrival time (ps)           16344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell35  15094  16344  605146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell35         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 605146p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16344
-------------------------------------   ----- 
End-of-path arrival time (ps)           16344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell53  15094  16344  605146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell53         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 605146p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16344
-------------------------------------   ----- 
End-of-path arrival time (ps)           16344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell61  15094  16344  605146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell61         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 605146p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16344
-------------------------------------   ----- 
End-of-path arrival time (ps)           16344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell73  15094  16344  605146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell73         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 605545p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15945
-------------------------------------   ----- 
End-of-path arrival time (ps)           15945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell20  14695  15945  605545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell20         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 605545p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15945
-------------------------------------   ----- 
End-of-path arrival time (ps)           15945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell22  14695  15945  605545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell22         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 605545p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15945
-------------------------------------   ----- 
End-of-path arrival time (ps)           15945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell28  14695  15945  605545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell28         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 605545p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15945
-------------------------------------   ----- 
End-of-path arrival time (ps)           15945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell79  14695  15945  605545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell79         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 605640p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15850
-------------------------------------   ----- 
End-of-path arrival time (ps)           15850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell32  14600  15850  605640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell32         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 605640p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15850
-------------------------------------   ----- 
End-of-path arrival time (ps)           15850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell40  14600  15850  605640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell40         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 605640p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15850
-------------------------------------   ----- 
End-of-path arrival time (ps)           15850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell59  14600  15850  605640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell59         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 605640p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15850
-------------------------------------   ----- 
End-of-path arrival time (ps)           15850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell70  14600  15850  605640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell70         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 606107p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15383
-------------------------------------   ----- 
End-of-path arrival time (ps)           15383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell24  14133  15383  606107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell24         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 606107p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15383
-------------------------------------   ----- 
End-of-path arrival time (ps)           15383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell29  14133  15383  606107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell29         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 606107p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15383
-------------------------------------   ----- 
End-of-path arrival time (ps)           15383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell46  14133  15383  606107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell46         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 606107p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15383
-------------------------------------   ----- 
End-of-path arrival time (ps)           15383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell75  14133  15383  606107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell75         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 606140p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15350
-------------------------------------   ----- 
End-of-path arrival time (ps)           15350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell39  14100  15350  606140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell39         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 606140p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15350
-------------------------------------   ----- 
End-of-path arrival time (ps)           15350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell56  14100  15350  606140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell56         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 606173p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15317
-------------------------------------   ----- 
End-of-path arrival time (ps)           15317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell27  14067  15317  606173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell27         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 606173p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15317
-------------------------------------   ----- 
End-of-path arrival time (ps)           15317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell34  14067  15317  606173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell34         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 606173p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15317
-------------------------------------   ----- 
End-of-path arrival time (ps)           15317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell36  14067  15317  606173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell36         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 606232p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15258
-------------------------------------   ----- 
End-of-path arrival time (ps)           15258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell26  14008  15258  606232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell26         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 606232p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15258
-------------------------------------   ----- 
End-of-path arrival time (ps)           15258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell50  14008  15258  606232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell50         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 606249p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15241
-------------------------------------   ----- 
End-of-path arrival time (ps)           15241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell35  13991  15241  606249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell35         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 606249p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15241
-------------------------------------   ----- 
End-of-path arrival time (ps)           15241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell53  13991  15241  606249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell53         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 606249p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15241
-------------------------------------   ----- 
End-of-path arrival time (ps)           15241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell61  13991  15241  606249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell61         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 606249p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15241
-------------------------------------   ----- 
End-of-path arrival time (ps)           15241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell73  13991  15241  606249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell73         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 606654p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14836
-------------------------------------   ----- 
End-of-path arrival time (ps)           14836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell55  13586  14836  606654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell55         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 606654p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14836
-------------------------------------   ----- 
End-of-path arrival time (ps)           14836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell65  13586  14836  606654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell65         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 606654p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14836
-------------------------------------   ----- 
End-of-path arrival time (ps)           14836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell67  13586  14836  606654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell67         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 606654p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14836
-------------------------------------   ----- 
End-of-path arrival time (ps)           14836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell78  13586  14836  606654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell78         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 606666p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14824
-------------------------------------   ----- 
End-of-path arrival time (ps)           14824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell44  13574  14824  606666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell44         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 606978p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14512
-------------------------------------   ----- 
End-of-path arrival time (ps)           14512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell57  13262  14512  606978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell57         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 607060p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14430
-------------------------------------   ----- 
End-of-path arrival time (ps)           14430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell39  13180  14430  607060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell39         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 607060p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14430
-------------------------------------   ----- 
End-of-path arrival time (ps)           14430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell56  13180  14430  607060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell56         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 607308p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14182
-------------------------------------   ----- 
End-of-path arrival time (ps)           14182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell20  12932  14182  607308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell20         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 607308p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14182
-------------------------------------   ----- 
End-of-path arrival time (ps)           14182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell22  12932  14182  607308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell22         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 607308p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14182
-------------------------------------   ----- 
End-of-path arrival time (ps)           14182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell28  12932  14182  607308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell28         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 607308p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14182
-------------------------------------   ----- 
End-of-path arrival time (ps)           14182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell79  12932  14182  607308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell79         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 607309p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14181
-------------------------------------   ----- 
End-of-path arrival time (ps)           14181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell39  12931  14181  607309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell39         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 607309p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14181
-------------------------------------   ----- 
End-of-path arrival time (ps)           14181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell56  12931  14181  607309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell56         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 607333p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14157
-------------------------------------   ----- 
End-of-path arrival time (ps)           14157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell24  12907  14157  607333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell24         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 607333p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14157
-------------------------------------   ----- 
End-of-path arrival time (ps)           14157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell29  12907  14157  607333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell29         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 607333p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14157
-------------------------------------   ----- 
End-of-path arrival time (ps)           14157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell46  12907  14157  607333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell46         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 607333p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14157
-------------------------------------   ----- 
End-of-path arrival time (ps)           14157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell75  12907  14157  607333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell75         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 607438p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14052
-------------------------------------   ----- 
End-of-path arrival time (ps)           14052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell27  12802  14052  607438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell27         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 607438p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14052
-------------------------------------   ----- 
End-of-path arrival time (ps)           14052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell34  12802  14052  607438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell34         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 607438p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14052
-------------------------------------   ----- 
End-of-path arrival time (ps)           14052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell36  12802  14052  607438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell36         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 607450p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14040
-------------------------------------   ----- 
End-of-path arrival time (ps)           14040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell32  12790  14040  607450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell32         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 607450p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14040
-------------------------------------   ----- 
End-of-path arrival time (ps)           14040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell40  12790  14040  607450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell40         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 607450p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14040
-------------------------------------   ----- 
End-of-path arrival time (ps)           14040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell59  12790  14040  607450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell59         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 607450p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14040
-------------------------------------   ----- 
End-of-path arrival time (ps)           14040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell70  12790  14040  607450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell70         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 607549p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13941
-------------------------------------   ----- 
End-of-path arrival time (ps)           13941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell60  12691  13941  607549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell60         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 607549p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13941
-------------------------------------   ----- 
End-of-path arrival time (ps)           13941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell71  12691  13941  607549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell71         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 607549p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13941
-------------------------------------   ----- 
End-of-path arrival time (ps)           13941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell80  12691  13941  607549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell80         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 607564p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13926
-------------------------------------   ----- 
End-of-path arrival time (ps)           13926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell24  12676  13926  607564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell24         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 607564p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13926
-------------------------------------   ----- 
End-of-path arrival time (ps)           13926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell29  12676  13926  607564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell29         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 607564p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13926
-------------------------------------   ----- 
End-of-path arrival time (ps)           13926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell46  12676  13926  607564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell46         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 607564p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13926
-------------------------------------   ----- 
End-of-path arrival time (ps)           13926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell75  12676  13926  607564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell75         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 607610p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13880
-------------------------------------   ----- 
End-of-path arrival time (ps)           13880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell32  12630  13880  607610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell32         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 607610p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13880
-------------------------------------   ----- 
End-of-path arrival time (ps)           13880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell40  12630  13880  607610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell40         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 607610p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13880
-------------------------------------   ----- 
End-of-path arrival time (ps)           13880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell59  12630  13880  607610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell59         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 607610p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13880
-------------------------------------   ----- 
End-of-path arrival time (ps)           13880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell70  12630  13880  607610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell70         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 607621p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13869
-------------------------------------   ----- 
End-of-path arrival time (ps)           13869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell24  12619  13869  607621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell24         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 607621p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13869
-------------------------------------   ----- 
End-of-path arrival time (ps)           13869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell29  12619  13869  607621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell29         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 607621p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13869
-------------------------------------   ----- 
End-of-path arrival time (ps)           13869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell46  12619  13869  607621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell46         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 607621p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13869
-------------------------------------   ----- 
End-of-path arrival time (ps)           13869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell75  12619  13869  607621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell75         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 607622p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13868
-------------------------------------   ----- 
End-of-path arrival time (ps)           13868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell20  12618  13868  607622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell20         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 607622p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13868
-------------------------------------   ----- 
End-of-path arrival time (ps)           13868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell22  12618  13868  607622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell22         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 607622p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13868
-------------------------------------   ----- 
End-of-path arrival time (ps)           13868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell28  12618  13868  607622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell28         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 607622p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13868
-------------------------------------   ----- 
End-of-path arrival time (ps)           13868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell79  12618  13868  607622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell79         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 607631p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13859
-------------------------------------   ----- 
End-of-path arrival time (ps)           13859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell39  12609  13859  607631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell39         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 607631p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13859
-------------------------------------   ----- 
End-of-path arrival time (ps)           13859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell56  12609  13859  607631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell56         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 607634p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13856
-------------------------------------   ----- 
End-of-path arrival time (ps)           13856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell20  12606  13856  607634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell20         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 607634p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13856
-------------------------------------   ----- 
End-of-path arrival time (ps)           13856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell22  12606  13856  607634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell22         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 607634p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13856
-------------------------------------   ----- 
End-of-path arrival time (ps)           13856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell28  12606  13856  607634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell28         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 607634p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13856
-------------------------------------   ----- 
End-of-path arrival time (ps)           13856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell79  12606  13856  607634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell79         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 607958p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13532
-------------------------------------   ----- 
End-of-path arrival time (ps)           13532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell21  12282  13532  607958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell21         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 607958p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13532
-------------------------------------   ----- 
End-of-path arrival time (ps)           13532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell51  12282  13532  607958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell51         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 607958p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13532
-------------------------------------   ----- 
End-of-path arrival time (ps)           13532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell66  12282  13532  607958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell66         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 607958p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13532
-------------------------------------   ----- 
End-of-path arrival time (ps)           13532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell81  12282  13532  607958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell81         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 607985p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13505
-------------------------------------   ----- 
End-of-path arrival time (ps)           13505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell26  12255  13505  607985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell26         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 607985p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13505
-------------------------------------   ----- 
End-of-path arrival time (ps)           13505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell50  12255  13505  607985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell50         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 607994p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13496
-------------------------------------   ----- 
End-of-path arrival time (ps)           13496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell35  12246  13496  607994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell35         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 607994p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13496
-------------------------------------   ----- 
End-of-path arrival time (ps)           13496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell53  12246  13496  607994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell53         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 607994p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13496
-------------------------------------   ----- 
End-of-path arrival time (ps)           13496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell61  12246  13496  607994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell61         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 607994p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13496
-------------------------------------   ----- 
End-of-path arrival time (ps)           13496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell73  12246  13496  607994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell73         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 608136p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13354
-------------------------------------   ----- 
End-of-path arrival time (ps)           13354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell27  12104  13354  608136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell27         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 608136p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13354
-------------------------------------   ----- 
End-of-path arrival time (ps)           13354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell34  12104  13354  608136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell34         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 608136p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13354
-------------------------------------   ----- 
End-of-path arrival time (ps)           13354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell36  12104  13354  608136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell36         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 608499p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12991
-------------------------------------   ----- 
End-of-path arrival time (ps)           12991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell21  11741  12991  608499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell21         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 608499p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12991
-------------------------------------   ----- 
End-of-path arrival time (ps)           12991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell51  11741  12991  608499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell51         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 608499p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12991
-------------------------------------   ----- 
End-of-path arrival time (ps)           12991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell66  11741  12991  608499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell66         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 608499p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12991
-------------------------------------   ----- 
End-of-path arrival time (ps)           12991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell81  11741  12991  608499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell81         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 608735p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12755
-------------------------------------   ----- 
End-of-path arrival time (ps)           12755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell27  11505  12755  608735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell27         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 608735p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12755
-------------------------------------   ----- 
End-of-path arrival time (ps)           12755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell34  11505  12755  608735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell34         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 608735p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12755
-------------------------------------   ----- 
End-of-path arrival time (ps)           12755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell36  11505  12755  608735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell36         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 608852p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12638
-------------------------------------   ----- 
End-of-path arrival time (ps)           12638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell26  11388  12638  608852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell26         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 608852p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12638
-------------------------------------   ----- 
End-of-path arrival time (ps)           12638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell50  11388  12638  608852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell50         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 608854p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12636
-------------------------------------   ----- 
End-of-path arrival time (ps)           12636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell30  11386  12636  608854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell30         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 608871p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12619
-------------------------------------   ----- 
End-of-path arrival time (ps)           12619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell35  11369  12619  608871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell35         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 608871p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12619
-------------------------------------   ----- 
End-of-path arrival time (ps)           12619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell53  11369  12619  608871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell53         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 608871p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12619
-------------------------------------   ----- 
End-of-path arrival time (ps)           12619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell61  11369  12619  608871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell61         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 608871p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12619
-------------------------------------   ----- 
End-of-path arrival time (ps)           12619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell73  11369  12619  608871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell73         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 608886p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12604
-------------------------------------   ----- 
End-of-path arrival time (ps)           12604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell31  11354  12604  608886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell31         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 608886p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12604
-------------------------------------   ----- 
End-of-path arrival time (ps)           12604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell48  11354  12604  608886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell48         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 608886p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12604
-------------------------------------   ----- 
End-of-path arrival time (ps)           12604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell72  11354  12604  608886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell72         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 608886p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12604
-------------------------------------   ----- 
End-of-path arrival time (ps)           12604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell77  11354  12604  608886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell77         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 608996p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12494
-------------------------------------   ----- 
End-of-path arrival time (ps)           12494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell55  11244  12494  608996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell55         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 608996p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12494
-------------------------------------   ----- 
End-of-path arrival time (ps)           12494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell65  11244  12494  608996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell65         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 608996p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12494
-------------------------------------   ----- 
End-of-path arrival time (ps)           12494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell67  11244  12494  608996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell67         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 608996p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12494
-------------------------------------   ----- 
End-of-path arrival time (ps)           12494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell78  11244  12494  608996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell78         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 608998p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12492
-------------------------------------   ----- 
End-of-path arrival time (ps)           12492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell57  11242  12492  608998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell57         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 609261p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12229
-------------------------------------   ----- 
End-of-path arrival time (ps)           12229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell32  10979  12229  609261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell32         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 609261p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12229
-------------------------------------   ----- 
End-of-path arrival time (ps)           12229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell40  10979  12229  609261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell40         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 609261p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12229
-------------------------------------   ----- 
End-of-path arrival time (ps)           12229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell59  10979  12229  609261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell59         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 609261p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12229
-------------------------------------   ----- 
End-of-path arrival time (ps)           12229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell70  10979  12229  609261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell70         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 609263p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12227
-------------------------------------   ----- 
End-of-path arrival time (ps)           12227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell44  10977  12227  609263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell44         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609269p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12221
-------------------------------------   ----- 
End-of-path arrival time (ps)           12221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell25  10971  12221  609269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell25         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 609269p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12221
-------------------------------------   ----- 
End-of-path arrival time (ps)           12221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell43  10971  12221  609269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell43         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 609269p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12221
-------------------------------------   ----- 
End-of-path arrival time (ps)           12221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell64  10971  12221  609269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell64         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 609412p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12078
-------------------------------------   ----- 
End-of-path arrival time (ps)           12078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell38  10828  12078  609412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell38         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609412p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12078
-------------------------------------   ----- 
End-of-path arrival time (ps)           12078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell45  10828  12078  609412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell45         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 609412p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12078
-------------------------------------   ----- 
End-of-path arrival time (ps)           12078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell68  10828  12078  609412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell68         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 609425p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12065
-------------------------------------   ----- 
End-of-path arrival time (ps)           12065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell31  10815  12065  609425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell31         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 609425p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12065
-------------------------------------   ----- 
End-of-path arrival time (ps)           12065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell48  10815  12065  609425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell48         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 609425p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12065
-------------------------------------   ----- 
End-of-path arrival time (ps)           12065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell72  10815  12065  609425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell72         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 609425p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12065
-------------------------------------   ----- 
End-of-path arrival time (ps)           12065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell77  10815  12065  609425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell77         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 609535p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11955
-------------------------------------   ----- 
End-of-path arrival time (ps)           11955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell30  10705  11955  609535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell30         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 609592p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11898
-------------------------------------   ----- 
End-of-path arrival time (ps)           11898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell27  10648  11898  609592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell27         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 609592p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11898
-------------------------------------   ----- 
End-of-path arrival time (ps)           11898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell34  10648  11898  609592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell34         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 609592p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11898
-------------------------------------   ----- 
End-of-path arrival time (ps)           11898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell36  10648  11898  609592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell36         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 609604p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11886
-------------------------------------   ----- 
End-of-path arrival time (ps)           11886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell32  10636  11886  609604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell32         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 609604p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11886
-------------------------------------   ----- 
End-of-path arrival time (ps)           11886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell40  10636  11886  609604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell40         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 609604p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11886
-------------------------------------   ----- 
End-of-path arrival time (ps)           11886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell59  10636  11886  609604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell59         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 609604p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11886
-------------------------------------   ----- 
End-of-path arrival time (ps)           11886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell70  10636  11886  609604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell70         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 609724p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11766
-------------------------------------   ----- 
End-of-path arrival time (ps)           11766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell60  10516  11766  609724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell60         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 609724p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11766
-------------------------------------   ----- 
End-of-path arrival time (ps)           11766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell71  10516  11766  609724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell71         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 609724p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11766
-------------------------------------   ----- 
End-of-path arrival time (ps)           11766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell80  10516  11766  609724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell80         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 609830p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11660
-------------------------------------   ----- 
End-of-path arrival time (ps)           11660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell42  10410  11660  609830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell42         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 609830p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11660
-------------------------------------   ----- 
End-of-path arrival time (ps)           11660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell47  10410  11660  609830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell47         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 609830p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11660
-------------------------------------   ----- 
End-of-path arrival time (ps)           11660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell58  10410  11660  609830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell58         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 609830p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11660
-------------------------------------   ----- 
End-of-path arrival time (ps)           11660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell63  10410  11660  609830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell63         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 609914p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11576
-------------------------------------   ----- 
End-of-path arrival time (ps)           11576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell21  10326  11576  609914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell21         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 609914p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11576
-------------------------------------   ----- 
End-of-path arrival time (ps)           11576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell51  10326  11576  609914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell51         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609914p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11576
-------------------------------------   ----- 
End-of-path arrival time (ps)           11576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell66  10326  11576  609914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell66         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 609914p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11576
-------------------------------------   ----- 
End-of-path arrival time (ps)           11576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell81  10326  11576  609914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell81         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 609945p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11545
-------------------------------------   ----- 
End-of-path arrival time (ps)           11545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell35  10295  11545  609945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell35         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609945p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11545
-------------------------------------   ----- 
End-of-path arrival time (ps)           11545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell53  10295  11545  609945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell53         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 609945p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11545
-------------------------------------   ----- 
End-of-path arrival time (ps)           11545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell61  10295  11545  609945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell61         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 609945p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11545
-------------------------------------   ----- 
End-of-path arrival time (ps)           11545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell73  10295  11545  609945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell73         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 609956p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11534
-------------------------------------   ----- 
End-of-path arrival time (ps)           11534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell26  10284  11534  609956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell26         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 609956p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11534
-------------------------------------   ----- 
End-of-path arrival time (ps)           11534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell50  10284  11534  609956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell50         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 610041p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11449
-------------------------------------   ----- 
End-of-path arrival time (ps)           11449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell21  10199  11449  610041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell21         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610041p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11449
-------------------------------------   ----- 
End-of-path arrival time (ps)           11449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell51  10199  11449  610041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell51         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 610041p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11449
-------------------------------------   ----- 
End-of-path arrival time (ps)           11449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell66  10199  11449  610041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell66         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 610041p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11449
-------------------------------------   ----- 
End-of-path arrival time (ps)           11449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell81  10199  11449  610041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell81         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610239p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11251
-------------------------------------   ----- 
End-of-path arrival time (ps)           11251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell18  10001  11251  610239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell18         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 610239p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11251
-------------------------------------   ----- 
End-of-path arrival time (ps)           11251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell19  10001  11251  610239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell19         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 610239p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11251
-------------------------------------   ----- 
End-of-path arrival time (ps)           11251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell41  10001  11251  610239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell41         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 610239p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11251
-------------------------------------   ----- 
End-of-path arrival time (ps)           11251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell52  10001  11251  610239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell52         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 610664p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10826
-------------------------------------   ----- 
End-of-path arrival time (ps)           10826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell21   9576  10826  610664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell21         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610664p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10826
-------------------------------------   ----- 
End-of-path arrival time (ps)           10826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell51   9576  10826  610664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell51         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 610664p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10826
-------------------------------------   ----- 
End-of-path arrival time (ps)           10826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell66   9576  10826  610664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell66         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 610664p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10826
-------------------------------------   ----- 
End-of-path arrival time (ps)           10826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell81   9576  10826  610664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell81         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 610758p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10732
-------------------------------------   ----- 
End-of-path arrival time (ps)           10732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell26   9482  10732  610758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell26         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 610758p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10732
-------------------------------------   ----- 
End-of-path arrival time (ps)           10732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell50   9482  10732  610758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell50         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610775p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10715
-------------------------------------   ----- 
End-of-path arrival time (ps)           10715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell35   9465  10715  610775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell35         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 610775p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10715
-------------------------------------   ----- 
End-of-path arrival time (ps)           10715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell53   9465  10715  610775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell53         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 610775p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10715
-------------------------------------   ----- 
End-of-path arrival time (ps)           10715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell61   9465  10715  610775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell61         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 610775p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10715
-------------------------------------   ----- 
End-of-path arrival time (ps)           10715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell73   9465  10715  610775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell73         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 610821p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10669
-------------------------------------   ----- 
End-of-path arrival time (ps)           10669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell31   9419  10669  610821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell31         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 610821p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10669
-------------------------------------   ----- 
End-of-path arrival time (ps)           10669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell48   9419  10669  610821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell48         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610821p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10669
-------------------------------------   ----- 
End-of-path arrival time (ps)           10669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell72   9419  10669  610821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell72         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 610821p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10669
-------------------------------------   ----- 
End-of-path arrival time (ps)           10669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell77   9419  10669  610821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell77         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610867p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10623
-------------------------------------   ----- 
End-of-path arrival time (ps)           10623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell37   9373  10623  610867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell37         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610867p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10623
-------------------------------------   ----- 
End-of-path arrival time (ps)           10623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell49   9373  10623  610867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell49         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 610867p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10623
-------------------------------------   ----- 
End-of-path arrival time (ps)           10623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell74   9373  10623  610867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell74         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 611256p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -4060
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             620940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9684
-------------------------------------   ---- 
End-of-path arrival time (ps)           9684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  611256  RISE       1
\Joystick_ADC:bSAR_SEQ:cnt_enable\/main_1      macrocell3     2812   4022  611256  RISE       1
\Joystick_ADC:bSAR_SEQ:cnt_enable\/q           macrocell3     3350   7372  611256  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/enable  count7cell     2312   9684  611256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611389p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10101
-------------------------------------   ----- 
End-of-path arrival time (ps)           10101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell38   8851  10101  611389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell38         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 611389p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10101
-------------------------------------   ----- 
End-of-path arrival time (ps)           10101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell45   8851  10101  611389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell45         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611389p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10101
-------------------------------------   ----- 
End-of-path arrival time (ps)           10101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell68   8851  10101  611389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell68         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 611393p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10097
-------------------------------------   ----- 
End-of-path arrival time (ps)           10097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell30   8847  10097  611393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell30         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 611428p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10062
-------------------------------------   ----- 
End-of-path arrival time (ps)           10062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell23   8812  10062  611428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell23         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 611428p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10062
-------------------------------------   ----- 
End-of-path arrival time (ps)           10062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell54   8812  10062  611428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell54         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 611428p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10062
-------------------------------------   ----- 
End-of-path arrival time (ps)           10062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell76   8812  10062  611428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell76         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 611490p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10000
-------------------------------------   ----- 
End-of-path arrival time (ps)           10000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell60   8750  10000  611490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell60         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611490p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10000
-------------------------------------   ----- 
End-of-path arrival time (ps)           10000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell71   8750  10000  611490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell71         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 611490p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10000
-------------------------------------   ----- 
End-of-path arrival time (ps)           10000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell80   8750  10000  611490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell80         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 611558p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9932
-------------------------------------   ---- 
End-of-path arrival time (ps)           9932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell25   8682   9932  611558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell25         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 611558p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9932
-------------------------------------   ---- 
End-of-path arrival time (ps)           9932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell43   8682   9932  611558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell43         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 611558p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9932
-------------------------------------   ---- 
End-of-path arrival time (ps)           9932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell64   8682   9932  611558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell64         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 611828p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9662
-------------------------------------   ---- 
End-of-path arrival time (ps)           9662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell39   8412   9662  611828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell39         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 611828p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9662
-------------------------------------   ---- 
End-of-path arrival time (ps)           9662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell56   8412   9662  611828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell56         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 611835p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9655
-------------------------------------   ---- 
End-of-path arrival time (ps)           9655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell20   8405   9655  611835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell20         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 611835p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9655
-------------------------------------   ---- 
End-of-path arrival time (ps)           9655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell22   8405   9655  611835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell22         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 611835p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9655
-------------------------------------   ---- 
End-of-path arrival time (ps)           9655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell28   8405   9655  611835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell28         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611835p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9655
-------------------------------------   ---- 
End-of-path arrival time (ps)           9655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell79   8405   9655  611835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell79         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 611837p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9653
-------------------------------------   ---- 
End-of-path arrival time (ps)           9653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell33   8403   9653  611837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell33         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 611837p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9653
-------------------------------------   ---- 
End-of-path arrival time (ps)           9653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell62   8403   9653  611837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell62         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 611837p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9653
-------------------------------------   ---- 
End-of-path arrival time (ps)           9653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell69   8403   9653  611837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell69         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 611859p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9631
-------------------------------------   ---- 
End-of-path arrival time (ps)           9631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell24   8381   9631  611859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell24         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611859p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9631
-------------------------------------   ---- 
End-of-path arrival time (ps)           9631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell29   8381   9631  611859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell29         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 611859p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9631
-------------------------------------   ---- 
End-of-path arrival time (ps)           9631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell46   8381   9631  611859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell46         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611859p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9631
-------------------------------------   ---- 
End-of-path arrival time (ps)           9631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell75   8381   9631  611859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell75         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 611899p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9591
-------------------------------------   ---- 
End-of-path arrival time (ps)           9591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell30   8341   9591  611899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell30         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 612036p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9454
-------------------------------------   ---- 
End-of-path arrival time (ps)           9454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell44   8204   9454  612036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell44         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 612128p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9362
-------------------------------------   ---- 
End-of-path arrival time (ps)           9362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell18   8112   9362  612128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell18         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 612128p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9362
-------------------------------------   ---- 
End-of-path arrival time (ps)           9362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell19   8112   9362  612128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell19         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 612128p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9362
-------------------------------------   ---- 
End-of-path arrival time (ps)           9362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell41   8112   9362  612128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell41         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 612128p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9362
-------------------------------------   ---- 
End-of-path arrival time (ps)           9362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell52   8112   9362  612128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell52         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 612311p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9179
-------------------------------------   ---- 
End-of-path arrival time (ps)           9179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell31   7929   9179  612311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell31         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 612311p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9179
-------------------------------------   ---- 
End-of-path arrival time (ps)           9179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell48   7929   9179  612311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell48         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 612311p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9179
-------------------------------------   ---- 
End-of-path arrival time (ps)           9179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell72   7929   9179  612311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell72         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 612311p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9179
-------------------------------------   ---- 
End-of-path arrival time (ps)           9179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell77   7929   9179  612311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell77         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 612469p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9021
-------------------------------------   ---- 
End-of-path arrival time (ps)           9021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell38   7771   9021  612469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell38         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 612469p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9021
-------------------------------------   ---- 
End-of-path arrival time (ps)           9021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell45   7771   9021  612469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell45         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 612469p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9021
-------------------------------------   ---- 
End-of-path arrival time (ps)           9021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell68   7771   9021  612469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell68         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 612475p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9015
-------------------------------------   ---- 
End-of-path arrival time (ps)           9015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell30   7765   9015  612475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell30         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 612480p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9010
-------------------------------------   ---- 
End-of-path arrival time (ps)           9010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell38   7760   9010  612480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell38         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 612480p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9010
-------------------------------------   ---- 
End-of-path arrival time (ps)           9010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell45   7760   9010  612480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell45         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 612480p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9010
-------------------------------------   ---- 
End-of-path arrival time (ps)           9010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell68   7760   9010  612480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell68         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 612488p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9002
-------------------------------------   ---- 
End-of-path arrival time (ps)           9002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell57   7752   9002  612488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell57         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 612491p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8999
-------------------------------------   ---- 
End-of-path arrival time (ps)           8999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell55   7749   8999  612491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell55         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 612491p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8999
-------------------------------------   ---- 
End-of-path arrival time (ps)           8999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell65   7749   8999  612491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell65         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 612491p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8999
-------------------------------------   ---- 
End-of-path arrival time (ps)           8999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell67   7749   8999  612491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell67         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 612491p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8999
-------------------------------------   ---- 
End-of-path arrival time (ps)           8999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell78   7749   8999  612491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell78         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 612500p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8990
-------------------------------------   ---- 
End-of-path arrival time (ps)           8990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell31   7740   8990  612500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell31         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 612500p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8990
-------------------------------------   ---- 
End-of-path arrival time (ps)           8990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell48   7740   8990  612500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell48         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 612500p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8990
-------------------------------------   ---- 
End-of-path arrival time (ps)           8990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell72   7740   8990  612500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell72         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 612500p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8990
-------------------------------------   ---- 
End-of-path arrival time (ps)           8990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell77   7740   8990  612500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell77         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 612533p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8957
-------------------------------------   ---- 
End-of-path arrival time (ps)           8957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell42   7707   8957  612533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell42         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 612533p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8957
-------------------------------------   ---- 
End-of-path arrival time (ps)           8957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell47   7707   8957  612533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell47         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 612533p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8957
-------------------------------------   ---- 
End-of-path arrival time (ps)           8957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell58   7707   8957  612533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell58         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612533p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8957
-------------------------------------   ---- 
End-of-path arrival time (ps)           8957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell63   7707   8957  612533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell63         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 612811p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8679
-------------------------------------   ---- 
End-of-path arrival time (ps)           8679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell33   7429   8679  612811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell33         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612811p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8679
-------------------------------------   ---- 
End-of-path arrival time (ps)           8679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell62   7429   8679  612811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell62         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 612811p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8679
-------------------------------------   ---- 
End-of-path arrival time (ps)           8679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell69   7429   8679  612811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell69         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 612824p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8666
-------------------------------------   ---- 
End-of-path arrival time (ps)           8666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell37   7416   8666  612824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell37         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 612824p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8666
-------------------------------------   ---- 
End-of-path arrival time (ps)           8666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell49   7416   8666  612824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell49         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 612824p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8666
-------------------------------------   ---- 
End-of-path arrival time (ps)           8666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell74   7416   8666  612824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell74         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 612991p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8499
-------------------------------------   ---- 
End-of-path arrival time (ps)           8499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell37   7249   8499  612991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell37         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 612991p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8499
-------------------------------------   ---- 
End-of-path arrival time (ps)           8499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell49   7249   8499  612991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell49         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 612991p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8499
-------------------------------------   ---- 
End-of-path arrival time (ps)           8499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell74   7249   8499  612991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell74         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 613065p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8425
-------------------------------------   ---- 
End-of-path arrival time (ps)           8425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  594561  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell13   6485   8425  613065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 613080p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8410
-------------------------------------   ---- 
End-of-path arrival time (ps)           8410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  594574  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell15   6470   8410  613080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 613231p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8259
-------------------------------------   ---- 
End-of-path arrival time (ps)           8259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell42   7009   8259  613231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell42         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 613231p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8259
-------------------------------------   ---- 
End-of-path arrival time (ps)           8259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell47   7009   8259  613231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell47         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 613231p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8259
-------------------------------------   ---- 
End-of-path arrival time (ps)           8259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell58   7009   8259  613231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell58         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 613231p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8259
-------------------------------------   ---- 
End-of-path arrival time (ps)           8259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell63   7009   8259  613231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell63         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 613467p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8023
-------------------------------------   ---- 
End-of-path arrival time (ps)           8023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell23   6773   8023  613467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell23         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 613467p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8023
-------------------------------------   ---- 
End-of-path arrival time (ps)           8023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell54   6773   8023  613467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell54         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 613467p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8023
-------------------------------------   ---- 
End-of-path arrival time (ps)           8023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell76   6773   8023  613467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell76         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 613483p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8007
-------------------------------------   ---- 
End-of-path arrival time (ps)           8007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell37   6757   8007  613483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell37         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 613483p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8007
-------------------------------------   ---- 
End-of-path arrival time (ps)           8007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell49   6757   8007  613483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell49         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 613483p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8007
-------------------------------------   ---- 
End-of-path arrival time (ps)           8007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell74   6757   8007  613483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell74         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 613543p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7947
-------------------------------------   ---- 
End-of-path arrival time (ps)           7947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell23   6697   7947  613543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell23         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 613543p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7947
-------------------------------------   ---- 
End-of-path arrival time (ps)           7947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell54   6697   7947  613543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell54         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 613543p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7947
-------------------------------------   ---- 
End-of-path arrival time (ps)           7947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell76   6697   7947  613543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell76         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 613566p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7924
-------------------------------------   ---- 
End-of-path arrival time (ps)           7924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  592054  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell17   5984   7924  613566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613813p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7677
-------------------------------------   ---- 
End-of-path arrival time (ps)           7677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell25   6427   7677  613813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell25         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 613813p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7677
-------------------------------------   ---- 
End-of-path arrival time (ps)           7677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell43   6427   7677  613813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell43         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 613813p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7677
-------------------------------------   ---- 
End-of-path arrival time (ps)           7677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell64   6427   7677  613813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell64         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 613962p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7528
-------------------------------------   ---- 
End-of-path arrival time (ps)           7528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell33   6278   7528  613962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell33         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613962p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7528
-------------------------------------   ---- 
End-of-path arrival time (ps)           7528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell62   6278   7528  613962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell62         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 613962p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7528
-------------------------------------   ---- 
End-of-path arrival time (ps)           7528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell69   6278   7528  613962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell69         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 614085p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7405
-------------------------------------   ---- 
End-of-path arrival time (ps)           7405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell23   6155   7405  614085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell23         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 614085p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7405
-------------------------------------   ---- 
End-of-path arrival time (ps)           7405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell54   6155   7405  614085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell54         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614085p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7405
-------------------------------------   ---- 
End-of-path arrival time (ps)           7405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell76   6155   7405  614085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell76         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 614086p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7404
-------------------------------------   ---- 
End-of-path arrival time (ps)           7404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  594567  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell14   5464   7404  614086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 614115p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7375
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell27   6125   7375  614115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell27         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 614115p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7375
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell34   6125   7375  614115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell34         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 614115p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7375
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell36   6125   7375  614115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell36         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 614124p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7366
-------------------------------------   ---- 
End-of-path arrival time (ps)           7366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell23   6116   7366  614124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell23         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 614124p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7366
-------------------------------------   ---- 
End-of-path arrival time (ps)           7366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell54   6116   7366  614124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell54         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614124p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7366
-------------------------------------   ---- 
End-of-path arrival time (ps)           7366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell76   6116   7366  614124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell76         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 614127p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7363
-------------------------------------   ---- 
End-of-path arrival time (ps)           7363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell32   6113   7363  614127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell32         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 614127p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7363
-------------------------------------   ---- 
End-of-path arrival time (ps)           7363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell40   6113   7363  614127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell40         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 614127p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7363
-------------------------------------   ---- 
End-of-path arrival time (ps)           7363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell59   6113   7363  614127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell59         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 614127p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7363
-------------------------------------   ---- 
End-of-path arrival time (ps)           7363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell70   6113   7363  614127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell70         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 614128p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7362
-------------------------------------   ---- 
End-of-path arrival time (ps)           7362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell33   6112   7362  614128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell33         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 614128p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7362
-------------------------------------   ---- 
End-of-path arrival time (ps)           7362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell62   6112   7362  614128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell62         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 614128p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7362
-------------------------------------   ---- 
End-of-path arrival time (ps)           7362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell69   6112   7362  614128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell69         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 614202p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7288
-------------------------------------   ---- 
End-of-path arrival time (ps)           7288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell18   6038   7288  614202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell18         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614202p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7288
-------------------------------------   ---- 
End-of-path arrival time (ps)           7288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell19   6038   7288  614202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell19         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 614202p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7288
-------------------------------------   ---- 
End-of-path arrival time (ps)           7288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell41   6038   7288  614202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell41         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 614202p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7288
-------------------------------------   ---- 
End-of-path arrival time (ps)           7288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell52   6038   7288  614202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell52         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 614292p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7198
-------------------------------------   ---- 
End-of-path arrival time (ps)           7198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell37   5948   7198  614292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell37         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 614292p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7198
-------------------------------------   ---- 
End-of-path arrival time (ps)           7198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell49   5948   7198  614292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell49         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 614292p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7198
-------------------------------------   ---- 
End-of-path arrival time (ps)           7198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591232  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell74   5948   7198  614292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell74         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 614334p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7156
-------------------------------------   ---- 
End-of-path arrival time (ps)           7156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell18   5906   7156  614334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell18         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614334p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7156
-------------------------------------   ---- 
End-of-path arrival time (ps)           7156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell19   5906   7156  614334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell19         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 614334p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7156
-------------------------------------   ---- 
End-of-path arrival time (ps)           7156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell41   5906   7156  614334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell41         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 614334p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7156
-------------------------------------   ---- 
End-of-path arrival time (ps)           7156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell52   5906   7156  614334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell52         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 614772p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6718
-------------------------------------   ---- 
End-of-path arrival time (ps)           6718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell33   5468   6718  614772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell33         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 614772p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6718
-------------------------------------   ---- 
End-of-path arrival time (ps)           6718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell62   5468   6718  614772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell62         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 614772p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6718
-------------------------------------   ---- 
End-of-path arrival time (ps)           6718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell69   5468   6718  614772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell69         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 614906p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell25   5334   6584  614906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell25         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 614906p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell43   5334   6584  614906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell43         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 614906p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell64   5334   6584  614906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell64         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 615185p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6305
-------------------------------------   ---- 
End-of-path arrival time (ps)           6305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  593644  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell16   4365   6305  615185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 615197p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6293
-------------------------------------   ---- 
End-of-path arrival time (ps)           6293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell21   5043   6293  615197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell21         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 615197p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6293
-------------------------------------   ---- 
End-of-path arrival time (ps)           6293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell51   5043   6293  615197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell51         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 615197p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6293
-------------------------------------   ---- 
End-of-path arrival time (ps)           6293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell66   5043   6293  615197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell66         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 615197p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6293
-------------------------------------   ---- 
End-of-path arrival time (ps)           6293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell81   5043   6293  615197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell81         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 615310p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6180
-------------------------------------   ---- 
End-of-path arrival time (ps)           6180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell38   4930   6180  615310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell38         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 615310p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6180
-------------------------------------   ---- 
End-of-path arrival time (ps)           6180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell45   4930   6180  615310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell45         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 615310p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6180
-------------------------------------   ---- 
End-of-path arrival time (ps)           6180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590758  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell68   4930   6180  615310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell68         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 615438p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell25   4802   6052  615438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell25         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 615438p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell43   4802   6052  615438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell43         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 615438p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell64   4802   6052  615438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell64         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 615448p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6042
-------------------------------------   ---- 
End-of-path arrival time (ps)           6042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell42   4792   6042  615448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell42         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 615448p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6042
-------------------------------------   ---- 
End-of-path arrival time (ps)           6042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell47   4792   6042  615448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell47         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 615448p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6042
-------------------------------------   ---- 
End-of-path arrival time (ps)           6042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell58   4792   6042  615448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell58         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615448p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6042
-------------------------------------   ---- 
End-of-path arrival time (ps)           6042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell63   4792   6042  615448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell63         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 615452p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6038
-------------------------------------   ---- 
End-of-path arrival time (ps)           6038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell18   4788   6038  615452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell18         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 615452p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6038
-------------------------------------   ---- 
End-of-path arrival time (ps)           6038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell19   4788   6038  615452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell19         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 615452p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6038
-------------------------------------   ---- 
End-of-path arrival time (ps)           6038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell41   4788   6038  615452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell41         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 615452p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6038
-------------------------------------   ---- 
End-of-path arrival time (ps)           6038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell52   4788   6038  615452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell52         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 615559p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5931
-------------------------------------   ---- 
End-of-path arrival time (ps)           5931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  594550  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell12   3991   5931  615559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 615569p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5921
-------------------------------------   ---- 
End-of-path arrival time (ps)           5921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell25   4671   5921  615569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell25         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 615569p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5921
-------------------------------------   ---- 
End-of-path arrival time (ps)           5921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell43   4671   5921  615569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell43         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 615569p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5921
-------------------------------------   ---- 
End-of-path arrival time (ps)           5921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell64   4671   5921  615569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell64         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 615578p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5912
-------------------------------------   ---- 
End-of-path arrival time (ps)           5912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell42   4662   5912  615578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell42         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 615578p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5912
-------------------------------------   ---- 
End-of-path arrival time (ps)           5912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell47   4662   5912  615578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell47         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 615578p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5912
-------------------------------------   ---- 
End-of-path arrival time (ps)           5912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell58   4662   5912  615578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell58         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615578p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5912
-------------------------------------   ---- 
End-of-path arrival time (ps)           5912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell63   4662   5912  615578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell63         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 615582p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5908
-------------------------------------   ---- 
End-of-path arrival time (ps)           5908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell18   4658   5908  615582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell18         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 615582p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5908
-------------------------------------   ---- 
End-of-path arrival time (ps)           5908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell19   4658   5908  615582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell19         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 615582p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5908
-------------------------------------   ---- 
End-of-path arrival time (ps)           5908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell41   4658   5908  615582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell41         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 615582p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5908
-------------------------------------   ---- 
End-of-path arrival time (ps)           5908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell52   4658   5908  615582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell52         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 615644p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -5360
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3996
-------------------------------------   ---- 
End-of-path arrival time (ps)           3996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  611256  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/load  count7cell     2786   3996  615644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 615769p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5721
-------------------------------------   ---- 
End-of-path arrival time (ps)           5721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell23   4471   5721  615769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell23         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 615769p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5721
-------------------------------------   ---- 
End-of-path arrival time (ps)           5721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell54   4471   5721  615769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell54         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 615769p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5721
-------------------------------------   ---- 
End-of-path arrival time (ps)           5721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell76   4471   5721  615769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell76         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 615772p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5718
-------------------------------------   ---- 
End-of-path arrival time (ps)           5718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell33   4468   5718  615772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell33         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 615772p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5718
-------------------------------------   ---- 
End-of-path arrival time (ps)           5718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell62   4468   5718  615772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell62         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 615772p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5718
-------------------------------------   ---- 
End-of-path arrival time (ps)           5718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell69   4468   5718  615772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell69         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 615799p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5691
-------------------------------------   ---- 
End-of-path arrival time (ps)           5691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell37   4441   5691  615799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell37         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 615799p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5691
-------------------------------------   ---- 
End-of-path arrival time (ps)           5691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell49   4441   5691  615799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell49         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615799p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5691
-------------------------------------   ---- 
End-of-path arrival time (ps)           5691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell74   4441   5691  615799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell74         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 615875p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5615
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell42   4365   5615  615875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell42         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 615875p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5615
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell47   4365   5615  615875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell47         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 615875p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5615
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell58   4365   5615  615875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell58         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615875p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5615
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell63   4365   5615  615875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell63         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 616650p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4840
-------------------------------------   ---- 
End-of-path arrival time (ps)           4840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell60   3590   4840  616650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell60         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 616650p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4840
-------------------------------------   ---- 
End-of-path arrival time (ps)           4840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell71   3590   4840  616650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell71         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 616650p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4840
-------------------------------------   ---- 
End-of-path arrival time (ps)           4840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell80   3590   4840  616650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell80         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 616651p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell57   3589   4839  616651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell57         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 616698p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4792
-------------------------------------   ---- 
End-of-path arrival time (ps)           4792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell44   3542   4792  616698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell44         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 616701p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell60   3539   4789  616701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell60         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 616701p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell71   3539   4789  616701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell71         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 616701p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell80   3539   4789  616701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell80         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 616706p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell57   3534   4784  616706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell57         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 616707p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell55   3533   4783  616707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell55         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 616707p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell65   3533   4783  616707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell65         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 616707p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell67   3533   4783  616707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell67         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 616707p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  587382  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell78   3533   4783  616707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell78         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 616779p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4711
-------------------------------------   ---- 
End-of-path arrival time (ps)           4711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell55   3461   4711  616779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell55         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 616779p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4711
-------------------------------------   ---- 
End-of-path arrival time (ps)           4711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell65   3461   4711  616779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell65         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 616779p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4711
-------------------------------------   ---- 
End-of-path arrival time (ps)           4711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell67   3461   4711  616779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell67         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 616779p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4711
-------------------------------------   ---- 
End-of-path arrival time (ps)           4711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell78   3461   4711  616779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell78         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 616786p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4704
-------------------------------------   ---- 
End-of-path arrival time (ps)           4704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  587994  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell44   3454   4704  616786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell44         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 616834p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell44   3406   4656  616834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell44         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 616838p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell60   3402   4652  616838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell60         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 616838p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell71   3402   4652  616838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell71         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 616838p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell80   3402   4652  616838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell80         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 616841p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell55   3399   4649  616841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell55         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 616841p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell65   3399   4649  616841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell65         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 616841p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell67   3399   4649  616841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell67         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 616841p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell78   3399   4649  616841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell78         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 617017p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell30   3223   4473  617017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell30         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_207/q
Path End       : \Joystick_ADC:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \Joystick_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 617018p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                 -500
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7482
-------------------------------------   ---- 
End-of-path arrival time (ps)           7482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_207/clock_0                                            macrocell82         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
Net_207/q                                macrocell82   1250   1250  617018  RISE       1
\Joystick_ADC:bSAR_SEQ:EOCSts\/status_0  statuscell1   6232   7482  617018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:EOCSts\/clock                       statuscell1         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 617020p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell38   3220   4470  617020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell38         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 617020p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell45   3220   4470  617020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell45         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 617020p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell68   3220   4470  617020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell68         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 617024p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell31   3216   4466  617024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell31         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 617024p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell48   3216   4466  617024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell48         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 617024p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell72   3216   4466  617024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell72         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 617024p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  594924  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell77   3216   4466  617024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell77         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 617146p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589867  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell57   3094   4344  617146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell57         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:nrq_reg\/q
Path End       : Net_207/main_1
Capture Clock  : Net_207/clock_0
Path slack     : 617949p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:nrq_reg\/clock_0                    macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:nrq_reg\/q  macrocell84   1250   1250  617949  RISE       1
Net_207/main_1                     macrocell82   2291   3541  617949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_207/clock_0                                            macrocell82         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \Joystick_ADC:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \Joystick_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 618474p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  618474  RISE       1
\Joystick_ADC:bSAR_SEQ:EOCSts\/clk_en      statuscell1    3216   4426  618474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:EOCSts\/clock                       statuscell1         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 619399p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3501
-------------------------------------   ---- 
End-of-path arrival time (ps)           3501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  618474  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     2291   3501  619399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_207/clk_en
Capture Clock  : Net_207/clock_0
Path slack     : 619399p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3501
-------------------------------------   ---- 
End-of-path arrival time (ps)           3501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  618474  RISE       1
Net_207/clk_en                             macrocell82    2291   3501  619399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_207/clock_0                                            macrocell82         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \Joystick_ADC:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \Joystick_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 619399p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3501
-------------------------------------   ---- 
End-of-path arrival time (ps)           3501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  618474  RISE       1
\Joystick_ADC:bSAR_SEQ:nrq_reg\/clk_en     macrocell84    2291   3501  619399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:nrq_reg\/clock_0                    macrocell84         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1063684p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13459
-------------------------------------   ----- 
End-of-path arrival time (ps)           13459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q                      macrocell92     1250   1250  1063684  RISE       1
\UART_LOG:BUART:counter_load_not\/main_0           macrocell5      6559   7809  1063684  RISE       1
\UART_LOG:BUART:counter_load_not\/q                macrocell5      3350  11159  1063684  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2300  13459  1063684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064969p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13005
-------------------------------------   ----- 
End-of-path arrival time (ps)           13005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell97         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q            macrocell97   1250   1250  1064969  RISE       1
\UART_LOG:BUART:rx_counter_load\/main_1  macrocell8    6153   7403  1064969  RISE       1
\UART_LOG:BUART:rx_counter_load\/q       macrocell8    3350  10753  1064969  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/load   count7cell    2252  13005  1064969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_LOG:BUART:sTX:TxSts\/clock
Path slack     : 1067864p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14969
-------------------------------------   ----- 
End-of-path arrival time (ps)           14969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q        macrocell92    1250   1250  1063684  RISE       1
\UART_LOG:BUART:tx_status_0\/main_0  macrocell6     7473   8723  1067864  RISE       1
\UART_LOG:BUART:tx_status_0\/q       macrocell6     3350  12073  1067864  RISE       1
\UART_LOG:BUART:sTX:TxSts\/status_0  statusicell1   2896  14969  1067864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_LOG:BUART:sRX:RxSts\/clock
Path slack     : 1070672p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12161
-------------------------------------   ----- 
End-of-path arrival time (ps)           12161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  1070672  RISE       1
\UART_LOG:BUART:rx_status_4\/main_1                 macrocell10     2292   5872  1070672  RISE       1
\UART_LOG:BUART:rx_status_4\/q                      macrocell10     3350   9222  1070672  RISE       1
\UART_LOG:BUART:sRX:RxSts\/status_4                 statusicell2    2939  12161  1070672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070796p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6527
-------------------------------------   ---- 
End-of-path arrival time (ps)           6527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1068712  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   6337   6527  1070796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1071103p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8720
-------------------------------------   ---- 
End-of-path arrival time (ps)           8720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell92   1250   1250  1063684  RISE       1
\UART_LOG:BUART:tx_state_1\/main_0  macrocell92   7470   8720  1071103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1071103p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8720
-------------------------------------   ---- 
End-of-path arrival time (ps)           8720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell92   1250   1250  1063684  RISE       1
\UART_LOG:BUART:tx_state_0\/main_0  macrocell93   7470   8720  1071103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:tx_state_0\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1071217p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8607
-------------------------------------   ---- 
End-of-path arrival time (ps)           8607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1068519  RISE       1
\UART_LOG:BUART:tx_state_0\/main_3                  macrocell93     5027   8607  1071217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071387p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell97         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q                macrocell97     1250   1250  1064969  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   4686   5936  1071387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071623p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5701
-------------------------------------   ---- 
End-of-path arrival time (ps)           5701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q         macrocell96     1250   1250  1066108  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   4451   5701  1071623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071845p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5478
-------------------------------------   ---- 
End-of-path arrival time (ps)           5478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q                macrocell92     1250   1250  1063684  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   4228   5478  1071845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1072004p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7820
-------------------------------------   ---- 
End-of-path arrival time (ps)           7820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell92   1250   1250  1063684  RISE       1
\UART_LOG:BUART:tx_state_2\/main_0  macrocell94   6570   7820  1072004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1072421p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7403
-------------------------------------   ---- 
End-of-path arrival time (ps)           7403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell97         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell97    1250   1250  1064969  RISE       1
\UART_LOG:BUART:rx_state_2\/main_1  macrocell100   6153   7403  1072421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072421p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7403
-------------------------------------   ---- 
End-of-path arrival time (ps)           7403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell97         0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q               macrocell97    1250   1250  1064969  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_1  macrocell102   6153   7403  1072421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell102        0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072626p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4697
-------------------------------------   ---- 
End-of-path arrival time (ps)           4697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q                macrocell93     1250   1250  1065892  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   3447   4697  1072626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1072672p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7151
-------------------------------------   ---- 
End-of-path arrival time (ps)           7151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell101        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell101   1250   1250  1072672  RISE       1
\UART_LOG:BUART:rx_state_0\/main_2   macrocell97    5901   7151  1072672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1072672p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7151
-------------------------------------   ---- 
End-of-path arrival time (ps)           7151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell101        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q   macrocell101   1250   1250  1072672  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_2  macrocell98    5901   7151  1072672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell98         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1072672p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7151
-------------------------------------   ---- 
End-of-path arrival time (ps)           7151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell101        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell101   1250   1250  1072672  RISE       1
\UART_LOG:BUART:rx_state_3\/main_2   macrocell99    5901   7151  1072672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_2
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1072672p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7151
-------------------------------------   ---- 
End-of-path arrival time (ps)           7151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell101        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell101   1250   1250  1072672  RISE       1
\UART_LOG:BUART:rx_status_3\/main_2  macrocell105   5901   7151  1072672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell105        0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1072672p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7151
-------------------------------------   ---- 
End-of-path arrival time (ps)           7151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell96   1250   1250  1066108  RISE       1
\UART_LOG:BUART:rx_state_0\/main_0    macrocell97   5901   7151  1072672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1072672p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7151
-------------------------------------   ---- 
End-of-path arrival time (ps)           7151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell96   1250   1250  1066108  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_0  macrocell98   5901   7151  1072672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell98         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1072672p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7151
-------------------------------------   ---- 
End-of-path arrival time (ps)           7151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell96   1250   1250  1066108  RISE       1
\UART_LOG:BUART:rx_state_3\/main_0    macrocell99   5901   7151  1072672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_0
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1072672p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7151
-------------------------------------   ---- 
End-of-path arrival time (ps)           7151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell96    1250   1250  1066108  RISE       1
\UART_LOG:BUART:rx_status_3\/main_0   macrocell105   5901   7151  1072672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell105        0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:txn\/main_1
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1073102p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6721
-------------------------------------   ---- 
End-of-path arrival time (ps)           6721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q  macrocell92   1250   1250  1063684  RISE       1
\UART_LOG:BUART:txn\/main_1    macrocell91   5471   6721  1073102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell91         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1073102p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6721
-------------------------------------   ---- 
End-of-path arrival time (ps)           6721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q      macrocell92   1250   1250  1063684  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_0  macrocell95   5471   6721  1073102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell95         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_LOG:BUART:txn\/main_3
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1073133p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6691
-------------------------------------   ---- 
End-of-path arrival time (ps)           6691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  1073133  RISE       1
\UART_LOG:BUART:txn\/main_3                macrocell91     2321   6691  1073133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell91         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:txn\/main_4
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1073224p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6599
-------------------------------------   ---- 
End-of-path arrival time (ps)           6599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q  macrocell94   1250   1250  1067461  RISE       1
\UART_LOG:BUART:txn\/main_4    macrocell91   5349   6599  1073224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell91         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1073224p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6599
-------------------------------------   ---- 
End-of-path arrival time (ps)           6599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q      macrocell94   1250   1250  1067461  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_3  macrocell95   5349   6599  1073224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell95         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1073295p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6528
-------------------------------------   ---- 
End-of-path arrival time (ps)           6528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1068712  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_2                macrocell95     6338   6528  1073295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell95         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_1\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1073432p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6391
-------------------------------------   ---- 
End-of-path arrival time (ps)           6391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1068712  RISE       1
\UART_LOG:BUART:tx_state_1\/main_2               macrocell92     6201   6391  1073432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_0\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1073432p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6391
-------------------------------------   ---- 
End-of-path arrival time (ps)           6391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1068712  RISE       1
\UART_LOG:BUART:tx_state_0\/main_2               macrocell93     6201   6391  1073432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1073560p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6263
-------------------------------------   ---- 
End-of-path arrival time (ps)           6263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell96    1250   1250  1066108  RISE       1
\UART_LOG:BUART:rx_state_2\/main_0    macrocell100   5013   6263  1073560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073560p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6263
-------------------------------------   ---- 
End-of-path arrival time (ps)           6263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q        macrocell96    1250   1250  1066108  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_0  macrocell102   5013   6263  1073560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell102        0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073779p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell101        0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q          macrocell101    1250   1250  1072672  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   2294   3544  1073779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1074150p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5674
-------------------------------------   ---- 
End-of-path arrival time (ps)           5674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell101        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell101   1250   1250  1072672  RISE       1
\UART_LOG:BUART:rx_state_2\/main_2   macrocell100   4424   5674  1074150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1074190p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5633
-------------------------------------   ---- 
End-of-path arrival time (ps)           5633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell93   1250   1250  1065892  RISE       1
\UART_LOG:BUART:tx_state_2\/main_1  macrocell94   4383   5633  1074190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1074194p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5630
-------------------------------------   ---- 
End-of-path arrival time (ps)           5630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell94   1250   1250  1067461  RISE       1
\UART_LOG:BUART:tx_state_1\/main_3  macrocell92   4380   5630  1074194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1074194p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5630
-------------------------------------   ---- 
End-of-path arrival time (ps)           5630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell94   1250   1250  1067461  RISE       1
\UART_LOG:BUART:tx_state_0\/main_4  macrocell93   4380   5630  1074194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_load_fifo\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1074415p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5789
-------------------------------------   ---- 
End-of-path arrival time (ps)           5789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell98         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_load_fifo\/q            macrocell98     1250   1250  1071754  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   4539   5789  1074415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074670p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5154
-------------------------------------   ---- 
End-of-path arrival time (ps)           5154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell97         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell97   1250   1250  1064969  RISE       1
\UART_LOG:BUART:rx_state_0\/main_1  macrocell97   3904   5154  1074670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1074670p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5154
-------------------------------------   ---- 
End-of-path arrival time (ps)           5154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell97         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q         macrocell97   1250   1250  1064969  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_1  macrocell98   3904   5154  1074670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell98         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1074670p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5154
-------------------------------------   ---- 
End-of-path arrival time (ps)           5154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell97         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell97   1250   1250  1064969  RISE       1
\UART_LOG:BUART:rx_state_3\/main_1  macrocell99   3904   5154  1074670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_1
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1074670p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5154
-------------------------------------   ---- 
End-of-path arrival time (ps)           5154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell97         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q        macrocell97    1250   1250  1064969  RISE       1
\UART_LOG:BUART:rx_status_3\/main_1  macrocell105   3904   5154  1074670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell105        0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1074979p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell93   1250   1250  1065892  RISE       1
\UART_LOG:BUART:tx_state_1\/main_1  macrocell92   3595   4845  1074979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1074979p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell93   1250   1250  1065892  RISE       1
\UART_LOG:BUART:tx_state_0\/main_1  macrocell93   3595   4845  1074979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:txn\/main_2
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1074979p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4844
-------------------------------------   ---- 
End-of-path arrival time (ps)           4844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q  macrocell93   1250   1250  1065892  RISE       1
\UART_LOG:BUART:txn\/main_2    macrocell91   3594   4844  1074979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell91         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1074979p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4844
-------------------------------------   ---- 
End-of-path arrival time (ps)           4844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q      macrocell93   1250   1250  1065892  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_1  macrocell95   3594   4844  1074979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell95         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075039p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1075039  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_0   macrocell101   2844   4784  1075039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:pollcount_1\/main_0
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1075039p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1075039  RISE       1
\UART_LOG:BUART:pollcount_1\/main_0        macrocell103   2844   4784  1075039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:pollcount_0\/main_0
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1075039p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1075039  RISE       1
\UART_LOG:BUART:pollcount_0\/main_0        macrocell104   2844   4784  1075039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell104        0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075041p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4782
-------------------------------------   ---- 
End-of-path arrival time (ps)           4782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1075041  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_1   macrocell101   2842   4782  1075041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:pollcount_1\/main_1
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1075041p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4782
-------------------------------------   ---- 
End-of-path arrival time (ps)           4782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1075041  RISE       1
\UART_LOG:BUART:pollcount_1\/main_1        macrocell103   2842   4782  1075041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:pollcount_0\/main_1
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1075041p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4782
-------------------------------------   ---- 
End-of-path arrival time (ps)           4782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1075041  RISE       1
\UART_LOG:BUART:pollcount_0\/main_1        macrocell104   2842   4782  1075041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell104        0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075049p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  1075049  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_2   macrocell101   2834   4774  1075049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075063p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell95   1250   1250  1075063  RISE       1
\UART_LOG:BUART:tx_state_2\/main_5  macrocell94   3510   4760  1075063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_2\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075180p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1075180  RISE       1
\UART_LOG:BUART:rx_state_2\/main_6         macrocell100   2703   4643  1075180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_2\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075184p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1075184  RISE       1
\UART_LOG:BUART:rx_state_2\/main_5         macrocell100   2700   4640  1075184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_8
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075187p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell103        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q      macrocell103   1250   1250  1070334  RISE       1
\UART_LOG:BUART:rx_state_0\/main_8  macrocell97    3386   4636  1075187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_5
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075187p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell103        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q       macrocell103   1250   1250  1070334  RISE       1
\UART_LOG:BUART:rx_status_3\/main_5  macrocell105   3386   4636  1075187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell105        0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_0\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075191p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075180  RISE       1
\UART_LOG:BUART:rx_state_0\/main_6         macrocell97   2692   4632  1075191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075191p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075180  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_6       macrocell98   2692   4632  1075191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell98         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_3\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075191p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075180  RISE       1
\UART_LOG:BUART:rx_state_3\/main_6         macrocell99   2692   4632  1075191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_0\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075194p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075184  RISE       1
\UART_LOG:BUART:rx_state_0\/main_5         macrocell97   2689   4629  1075194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075194p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075184  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_5       macrocell98   2689   4629  1075194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell98         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_3\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075194p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075184  RISE       1
\UART_LOG:BUART:rx_state_3\/main_5         macrocell99   2689   4629  1075194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_2\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075322p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1075322  RISE       1
\UART_LOG:BUART:rx_state_2\/main_7         macrocell100   2562   4502  1075322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_0\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075329p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075322  RISE       1
\UART_LOG:BUART:rx_state_0\/main_7         macrocell97   2554   4494  1075329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075329p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075322  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_7       macrocell98   2554   4494  1075329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell98         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_3\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075329p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075322  RISE       1
\UART_LOG:BUART:rx_state_3\/main_7         macrocell99   2554   4494  1075329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_10
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075395p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell104        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell104   1250   1250  1070677  RISE       1
\UART_LOG:BUART:rx_state_0\/main_10  macrocell97    3178   4428  1075395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_7
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075395p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell104        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell104   1250   1250  1070677  RISE       1
\UART_LOG:BUART:rx_status_3\/main_7  macrocell105   3178   4428  1075395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell105        0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075782p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell94   1250   1250  1067461  RISE       1
\UART_LOG:BUART:tx_state_2\/main_3  macrocell94   2791   4041  1075782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075861p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3963
-------------------------------------   ---- 
End-of-path arrival time (ps)           3963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell99    1250   1250  1068409  RISE       1
\UART_LOG:BUART:rx_state_2\/main_3  macrocell100   2713   3963  1075861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075861p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3963
-------------------------------------   ---- 
End-of-path arrival time (ps)           3963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q               macrocell99    1250   1250  1068409  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_2  macrocell102   2713   3963  1075861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell102        0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075865p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3959
-------------------------------------   ---- 
End-of-path arrival time (ps)           3959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell99   1250   1250  1068409  RISE       1
\UART_LOG:BUART:rx_state_0\/main_3  macrocell97   2709   3959  1075865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075865p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3959
-------------------------------------   ---- 
End-of-path arrival time (ps)           3959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q         macrocell99   1250   1250  1068409  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_3  macrocell98   2709   3959  1075865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell98         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075865p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3959
-------------------------------------   ---- 
End-of-path arrival time (ps)           3959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell99   1250   1250  1068409  RISE       1
\UART_LOG:BUART:rx_state_3\/main_3  macrocell99   2709   3959  1075865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_3
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075865p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3959
-------------------------------------   ---- 
End-of-path arrival time (ps)           3959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q        macrocell99    1250   1250  1068409  RISE       1
\UART_LOG:BUART:rx_status_3\/main_3  macrocell105   2709   3959  1075865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell105        0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:pollcount_1\/main_2
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1075935p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3888
-------------------------------------   ---- 
End-of-path arrival time (ps)           3888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell103        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q       macrocell103   1250   1250  1070334  RISE       1
\UART_LOG:BUART:pollcount_1\/main_2  macrocell103   2638   3888  1075935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075982p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell95   1250   1250  1075063  RISE       1
\UART_LOG:BUART:tx_state_1\/main_5  macrocell92   2591   3841  1075982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075982p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell95   1250   1250  1075063  RISE       1
\UART_LOG:BUART:tx_state_0\/main_5  macrocell93   2591   3841  1075982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:txn\/main_6
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1075990p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell95         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q  macrocell95   1250   1250  1075063  RISE       1
\UART_LOG:BUART:txn\/main_6   macrocell91   2583   3833  1075990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell91         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1076039p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell100        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell100   1250   1250  1068587  RISE       1
\UART_LOG:BUART:rx_state_0\/main_4  macrocell97    2535   3785  1076039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1076039p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell100        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q         macrocell100   1250   1250  1068587  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_4  macrocell98    2535   3785  1076039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell98         0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1076039p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell100        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell100   1250   1250  1068587  RISE       1
\UART_LOG:BUART:rx_state_3\/main_4  macrocell99    2535   3785  1076039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_4
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1076039p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell100        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q        macrocell100   1250   1250  1068587  RISE       1
\UART_LOG:BUART:rx_status_3\/main_4  macrocell105   2535   3785  1076039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell105        0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1076039p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell100        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell100   1250   1250  1068587  RISE       1
\UART_LOG:BUART:rx_state_2\/main_4  macrocell100   2534   3784  1076039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1076039p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell100        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q               macrocell100   1250   1250  1068587  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_3  macrocell102   2534   3784  1076039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell102        0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:tx_state_1\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1076261p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1076261  RISE       1
\UART_LOG:BUART:tx_state_1\/main_4               macrocell92     3372   3562  1076261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:txn\/main_5
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1076271p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1076261  RISE       1
\UART_LOG:BUART:txn\/main_5                      macrocell91     3362   3552  1076271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell91         0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:pollcount_1\/main_4
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1076277p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell104        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell104   1250   1250  1070677  RISE       1
\UART_LOG:BUART:pollcount_1\/main_4  macrocell103   2296   3546  1076277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:pollcount_0\/main_3
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1076277p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell104        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell104   1250   1250  1070677  RISE       1
\UART_LOG:BUART:pollcount_0\/main_3  macrocell104   2296   3546  1076277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell104        0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:txn\/q
Path End       : \UART_LOG:BUART:txn\/main_0
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1076287p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell91         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:txn\/q       macrocell91   1250   1250  1076287  RISE       1
\UART_LOG:BUART:txn\/main_0  macrocell91   2286   3536  1076287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell91         0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_last\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_9
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1076330p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_last\/clock_0                           macrocell106        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_last\/q          macrocell106   1250   1250  1076330  RISE       1
\UART_LOG:BUART:rx_state_2\/main_9  macrocell100   2243   3493  1076330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_2\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1077033p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2790
-------------------------------------   ---- 
End-of-path arrival time (ps)           2790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1068712  RISE       1
\UART_LOG:BUART:tx_state_2\/main_2               macrocell94     2600   2790  1077033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:tx_state_2\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1077307p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2516
-------------------------------------   ---- 
End-of-path arrival time (ps)           2516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1076261  RISE       1
\UART_LOG:BUART:tx_state_2\/main_4               macrocell94     2326   2516  1077307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_status_3\/q
Path End       : \UART_LOG:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_LOG:BUART:sRX:RxSts\/clock
Path slack     : 1077965p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell105        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_status_3\/q       macrocell105   1250   1250  1077965  RISE       1
\UART_LOG:BUART:sRX:RxSts\/status_3  statusicell2   3618   4868  1077965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

