// Seed: 1654396440
module module_0 (
    output wand id_0
    , id_20,
    input tri1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output tri0 id_4,
    input tri0 id_5,
    input wor id_6,
    input tri id_7,
    output wor id_8,
    input uwire id_9,
    output wand id_10,
    output tri1 id_11,
    input wire id_12,
    input supply0 id_13,
    input tri0 id_14,
    output supply1 id_15,
    input uwire id_16,
    input tri1 id_17,
    input tri0 id_18
);
  assign id_15 = id_1;
endmodule
module module_1 (
    output wor  id_0,
    input  tri0 id_1,
    input  tri  id_2
);
  logic id_4;
  ;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_2,
      id_0,
      id_1,
      id_2,
      id_1,
      id_0,
      id_2,
      id_0,
      id_0,
      id_1,
      id_2,
      id_1,
      id_0,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_12 = 0;
  wire id_5;
endmodule
