Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jun  2 06:14:34 2025
| Host         : DESKTOP-CSP9PGO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Pong_Top_timing_summary_routed.rpt -pb Pong_Top_timing_summary_routed.pb -rpx Pong_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Pong_Top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.834        0.000                      0                  114        0.150        0.000                      0                  114        4.500        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.834        0.000                      0                  114        0.150        0.000                      0                  114        4.500        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.834ns  (required time - arrival time)
  Source:                 pixGen/vert_ball_corner_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_post_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.132ns  (logic 2.139ns (34.883%)  route 3.993ns (65.117%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.208    pixGen/CLK
    SLICE_X4Y18          FDCE                                         r  pixGen/vert_ball_corner_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.664 r  pixGen/vert_ball_corner_reg[5]/Q
                         net (fo=13, routed)          1.344     7.009    pixGen/vert_ball_corner_reg[9]_0[4]
    SLICE_X7Y20          LUT5 (Prop_lut5_I4_O)        0.152     7.161 r  pixGen/horz_speed_pre2_carry_i_12/O
                         net (fo=6, routed)           0.580     7.740    pixGen/horz_speed_pre2_carry_i_12_n_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I1_O)        0.326     8.066 f  pixGen/horz_speed_pre2_carry_i_10/O
                         net (fo=6, routed)           0.771     8.837    vga/sq_ball_c0_carry__0_0
    SLICE_X5Y21          LUT4 (Prop_lut4_I3_O)        0.352     9.189 r  vga/sq_ball_c0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.189    pixGen/rgb_post[0]_i_3_1[0]
    SLICE_X5Y21          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.545 r  pixGen/sq_ball_c0_carry__0/CO[0]
                         net (fo=1, routed)           0.854    10.399    pixGen/sq_ball_c0
    SLICE_X4Y22          LUT6 (Prop_lut6_I2_O)        0.373    10.772 f  pixGen/rgb_post[0]_i_3/O
                         net (fo=1, routed)           0.444    11.216    vga/rgb_post_reg[0]
    SLICE_X4Y22          LUT6 (Prop_lut6_I4_O)        0.124    11.340 r  vga/rgb_post[0]_i_1/O
                         net (fo=1, routed)           0.000    11.340    rgb_pre[0]
    SLICE_X4Y22          FDRE                                         r  rgb_post_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.503    14.908    i_clock_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  rgb_post_reg[0]/C
                         clock pessimism              0.272    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X4Y22          FDRE (Setup_fdre_C_D)        0.029    15.174    rgb_post_reg[0]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                  3.834    

Slack (MET) :             4.020ns  (required time - arrival time)
  Source:                 pixGen/vert_ball_corner_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixGen/horz_speed_post_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.993ns  (logic 1.909ns (31.856%)  route 4.084ns (68.144%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.208    pixGen/CLK
    SLICE_X4Y18          FDCE                                         r  pixGen/vert_ball_corner_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.664 r  pixGen/vert_ball_corner_reg[5]/Q
                         net (fo=13, routed)          1.344     7.009    pixGen/vert_ball_corner_reg[9]_0[4]
    SLICE_X7Y20          LUT5 (Prop_lut5_I4_O)        0.152     7.161 r  pixGen/horz_speed_pre2_carry_i_12/O
                         net (fo=6, routed)           0.580     7.740    pixGen/horz_speed_pre2_carry_i_12_n_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I1_O)        0.326     8.066 r  pixGen/horz_speed_pre2_carry_i_10/O
                         net (fo=6, routed)           0.696     8.762    pixGen/vert_ball_corner_reg[9]_1
    SLICE_X7Y18          LUT4 (Prop_lut4_I0_O)        0.326     9.088 r  pixGen/horz_speed_pre2_carry_i_6/O
                         net (fo=1, routed)           0.000     9.088    pixGen/horz_speed_pre2_carry_i_6_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.489 r  pixGen/horz_speed_pre2_carry/CO[3]
                         net (fo=1, routed)           0.968    10.458    pixGen/horz_speed_pre2
    SLICE_X6Y24          LUT6 (Prop_lut6_I4_O)        0.124    10.582 r  pixGen/horz_speed_post[8]_i_3/O
                         net (fo=1, routed)           0.495    11.077    pixGen/horz_speed_post[8]_i_3_n_0
    SLICE_X6Y23          LUT4 (Prop_lut4_I1_O)        0.124    11.201 r  pixGen/horz_speed_post[8]_i_1/O
                         net (fo=1, routed)           0.000    11.201    pixGen/horz_speed_post[8]_i_1_n_0
    SLICE_X6Y23          FDCE                                         r  pixGen/horz_speed_post_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.502    14.907    pixGen/CLK
    SLICE_X6Y23          FDCE                                         r  pixGen/horz_speed_post_reg[8]/C
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X6Y23          FDCE (Setup_fdce_C_D)        0.077    15.221    pixGen/horz_speed_post_reg[8]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                  4.020    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 pixGen/vert_paddle_post_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_post_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 1.997ns (35.838%)  route 3.575ns (64.162%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.208    pixGen/CLK
    SLICE_X5Y18          FDCE                                         r  pixGen/vert_paddle_post_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.456     5.664 f  pixGen/vert_paddle_post_reg[5]/Q
                         net (fo=12, routed)          1.025     6.690    pixGen/Q[4]
    SLICE_X7Y19          LUT6 (Prop_lut6_I1_O)        0.124     6.814 r  pixGen/pad_c0_carry__0_i_3/O
                         net (fo=6, routed)           0.591     7.405    pixGen/pad_c0_carry__0_i_3_n_0
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.124     7.529 r  pixGen/pad_c0_carry_i_9/O
                         net (fo=5, routed)           0.585     8.114    pixGen/vert_paddle_post_reg[7]_0
    SLICE_X4Y20          LUT4 (Prop_lut4_I0_O)        0.124     8.238 r  pixGen/pad_c0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.238    pixGen/pad_c0_carry_i_5_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  pixGen/pad_c0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.639    pixGen/pad_c0_carry_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  pixGen/pad_c0_carry__0/CO[0]
                         net (fo=2, routed)           0.307     9.217    vga/rgb_post_reg[0]_0[0]
    SLICE_X5Y22          LUT5 (Prop_lut5_I3_O)        0.373     9.590 f  vga/rgb_post[2]_i_3/O
                         net (fo=1, routed)           0.445    10.035    vga/rgb_post[2]_i_3_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I3_O)        0.124    10.159 r  vga/rgb_post[2]_i_1/O
                         net (fo=2, routed)           0.622    10.781    rgb_pre[2]
    SLICE_X3Y21          FDRE                                         r  rgb_post_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.507    14.912    i_clock_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  rgb_post_reg[2]/C
                         clock pessimism              0.259    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X3Y21          FDRE (Setup_fdre_C_D)       -0.067    15.069    rgb_post_reg[2]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 pixGen/vert_paddle_post_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_post_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 1.997ns (36.254%)  route 3.511ns (63.746%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.208    pixGen/CLK
    SLICE_X5Y18          FDCE                                         r  pixGen/vert_paddle_post_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.456     5.664 f  pixGen/vert_paddle_post_reg[5]/Q
                         net (fo=12, routed)          1.025     6.690    pixGen/Q[4]
    SLICE_X7Y19          LUT6 (Prop_lut6_I1_O)        0.124     6.814 r  pixGen/pad_c0_carry__0_i_3/O
                         net (fo=6, routed)           0.591     7.405    pixGen/pad_c0_carry__0_i_3_n_0
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.124     7.529 r  pixGen/pad_c0_carry_i_9/O
                         net (fo=5, routed)           0.585     8.114    pixGen/vert_paddle_post_reg[7]_0
    SLICE_X4Y20          LUT4 (Prop_lut4_I0_O)        0.124     8.238 r  pixGen/pad_c0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.238    pixGen/pad_c0_carry_i_5_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.639 r  pixGen/pad_c0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.639    pixGen/pad_c0_carry_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.910 r  pixGen/pad_c0_carry__0/CO[0]
                         net (fo=2, routed)           0.307     9.217    vga/rgb_post_reg[0]_0[0]
    SLICE_X5Y22          LUT5 (Prop_lut5_I3_O)        0.373     9.590 f  vga/rgb_post[2]_i_3/O
                         net (fo=1, routed)           0.445    10.035    vga/rgb_post[2]_i_3_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I3_O)        0.124    10.159 r  vga/rgb_post[2]_i_1/O
                         net (fo=2, routed)           0.558    10.717    rgb_pre[2]
    SLICE_X3Y21          FDRE                                         r  rgb_post_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.507    14.912    i_clock_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  rgb_post_reg[2]_lopt_replica/C
                         clock pessimism              0.259    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X3Y21          FDRE (Setup_fdre_C_D)       -0.072    15.064    rgb_post_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 vga/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixGen/vert_paddle_post_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 1.185ns (25.006%)  route 3.554ns (74.994%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.617     5.201    vga/CLK
    SLICE_X5Y23          FDRE                                         r  vga/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.456     5.657 f  vga/h_count_reg[8]/Q
                         net (fo=13, routed)          1.246     6.904    vga/Q[6]
    SLICE_X3Y25          LUT2 (Prop_lut2_I0_O)        0.154     7.058 f  vga/vert_ball_corner[9]_i_4/O
                         net (fo=1, routed)           0.491     7.548    vga/vert_ball_corner[9]_i_4_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I5_O)        0.327     7.875 f  vga/vert_ball_corner[9]_i_3/O
                         net (fo=1, routed)           0.670     8.545    vga/vert_ball_corner[9]_i_3_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I5_O)        0.124     8.669 r  vga/vert_ball_corner[9]_i_1/O
                         net (fo=19, routed)          0.660     9.329    pixGen/E[0]
    SLICE_X6Y18          LUT3 (Prop_lut3_I0_O)        0.124     9.453 r  pixGen/vert_paddle_post[9]_i_1/O
                         net (fo=9, routed)           0.488     9.940    pixGen/vert_paddle_pre
    SLICE_X5Y17          FDCE                                         r  pixGen/vert_paddle_post_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.509    14.914    pixGen/CLK
    SLICE_X5Y17          FDCE                                         r  pixGen/vert_paddle_post_reg[1]/C
                         clock pessimism              0.272    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X5Y17          FDCE (Setup_fdce_C_CE)      -0.205    14.946    pixGen/vert_paddle_post_reg[1]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 vga/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixGen/vert_paddle_post_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 1.185ns (25.006%)  route 3.554ns (74.994%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.617     5.201    vga/CLK
    SLICE_X5Y23          FDRE                                         r  vga/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.456     5.657 f  vga/h_count_reg[8]/Q
                         net (fo=13, routed)          1.246     6.904    vga/Q[6]
    SLICE_X3Y25          LUT2 (Prop_lut2_I0_O)        0.154     7.058 f  vga/vert_ball_corner[9]_i_4/O
                         net (fo=1, routed)           0.491     7.548    vga/vert_ball_corner[9]_i_4_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I5_O)        0.327     7.875 f  vga/vert_ball_corner[9]_i_3/O
                         net (fo=1, routed)           0.670     8.545    vga/vert_ball_corner[9]_i_3_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I5_O)        0.124     8.669 r  vga/vert_ball_corner[9]_i_1/O
                         net (fo=19, routed)          0.660     9.329    pixGen/E[0]
    SLICE_X6Y18          LUT3 (Prop_lut3_I0_O)        0.124     9.453 r  pixGen/vert_paddle_post[9]_i_1/O
                         net (fo=9, routed)           0.488     9.940    pixGen/vert_paddle_pre
    SLICE_X5Y17          FDCE                                         r  pixGen/vert_paddle_post_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.509    14.914    pixGen/CLK
    SLICE_X5Y17          FDCE                                         r  pixGen/vert_paddle_post_reg[2]/C
                         clock pessimism              0.272    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X5Y17          FDCE (Setup_fdce_C_CE)      -0.205    14.946    pixGen/vert_paddle_post_reg[2]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 vga/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixGen/vert_paddle_post_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 1.185ns (25.006%)  route 3.554ns (74.994%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.617     5.201    vga/CLK
    SLICE_X5Y23          FDRE                                         r  vga/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.456     5.657 f  vga/h_count_reg[8]/Q
                         net (fo=13, routed)          1.246     6.904    vga/Q[6]
    SLICE_X3Y25          LUT2 (Prop_lut2_I0_O)        0.154     7.058 f  vga/vert_ball_corner[9]_i_4/O
                         net (fo=1, routed)           0.491     7.548    vga/vert_ball_corner[9]_i_4_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I5_O)        0.327     7.875 f  vga/vert_ball_corner[9]_i_3/O
                         net (fo=1, routed)           0.670     8.545    vga/vert_ball_corner[9]_i_3_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I5_O)        0.124     8.669 r  vga/vert_ball_corner[9]_i_1/O
                         net (fo=19, routed)          0.660     9.329    pixGen/E[0]
    SLICE_X6Y18          LUT3 (Prop_lut3_I0_O)        0.124     9.453 r  pixGen/vert_paddle_post[9]_i_1/O
                         net (fo=9, routed)           0.488     9.940    pixGen/vert_paddle_pre
    SLICE_X5Y17          FDCE                                         r  pixGen/vert_paddle_post_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.509    14.914    pixGen/CLK
    SLICE_X5Y17          FDCE                                         r  pixGen/vert_paddle_post_reg[3]/C
                         clock pessimism              0.272    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X5Y17          FDCE (Setup_fdce_C_CE)      -0.205    14.946    pixGen/vert_paddle_post_reg[3]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 vga/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixGen/vert_paddle_post_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 1.185ns (25.677%)  route 3.430ns (74.323%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.617     5.201    vga/CLK
    SLICE_X5Y23          FDRE                                         r  vga/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.456     5.657 f  vga/h_count_reg[8]/Q
                         net (fo=13, routed)          1.246     6.904    vga/Q[6]
    SLICE_X3Y25          LUT2 (Prop_lut2_I0_O)        0.154     7.058 f  vga/vert_ball_corner[9]_i_4/O
                         net (fo=1, routed)           0.491     7.548    vga/vert_ball_corner[9]_i_4_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I5_O)        0.327     7.875 f  vga/vert_ball_corner[9]_i_3/O
                         net (fo=1, routed)           0.670     8.545    vga/vert_ball_corner[9]_i_3_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I5_O)        0.124     8.669 r  vga/vert_ball_corner[9]_i_1/O
                         net (fo=19, routed)          0.660     9.329    pixGen/E[0]
    SLICE_X6Y18          LUT3 (Prop_lut3_I0_O)        0.124     9.453 r  pixGen/vert_paddle_post[9]_i_1/O
                         net (fo=9, routed)           0.364     9.816    pixGen/vert_paddle_pre
    SLICE_X5Y19          FDCE                                         r  pixGen/vert_paddle_post_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.506    14.911    pixGen/CLK
    SLICE_X5Y19          FDCE                                         r  pixGen/vert_paddle_post_reg[8]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X5Y19          FDCE (Setup_fdce_C_CE)      -0.205    14.943    pixGen/vert_paddle_post_reg[8]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 vga/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixGen/vert_paddle_post_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 1.185ns (25.677%)  route 3.430ns (74.323%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.617     5.201    vga/CLK
    SLICE_X5Y23          FDRE                                         r  vga/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.456     5.657 f  vga/h_count_reg[8]/Q
                         net (fo=13, routed)          1.246     6.904    vga/Q[6]
    SLICE_X3Y25          LUT2 (Prop_lut2_I0_O)        0.154     7.058 f  vga/vert_ball_corner[9]_i_4/O
                         net (fo=1, routed)           0.491     7.548    vga/vert_ball_corner[9]_i_4_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I5_O)        0.327     7.875 f  vga/vert_ball_corner[9]_i_3/O
                         net (fo=1, routed)           0.670     8.545    vga/vert_ball_corner[9]_i_3_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I5_O)        0.124     8.669 r  vga/vert_ball_corner[9]_i_1/O
                         net (fo=19, routed)          0.660     9.329    pixGen/E[0]
    SLICE_X6Y18          LUT3 (Prop_lut3_I0_O)        0.124     9.453 r  pixGen/vert_paddle_post[9]_i_1/O
                         net (fo=9, routed)           0.364     9.816    pixGen/vert_paddle_pre
    SLICE_X5Y19          FDCE                                         r  pixGen/vert_paddle_post_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.506    14.911    pixGen/CLK
    SLICE_X5Y19          FDCE                                         r  pixGen/vert_paddle_post_reg[9]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X5Y19          FDCE (Setup_fdce_C_CE)      -0.205    14.943    pixGen/vert_paddle_post_reg[9]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 vga/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixGen/vert_paddle_post_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 1.185ns (25.773%)  route 3.413ns (74.227%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.617     5.201    vga/CLK
    SLICE_X5Y23          FDRE                                         r  vga/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.456     5.657 f  vga/h_count_reg[8]/Q
                         net (fo=13, routed)          1.246     6.904    vga/Q[6]
    SLICE_X3Y25          LUT2 (Prop_lut2_I0_O)        0.154     7.058 f  vga/vert_ball_corner[9]_i_4/O
                         net (fo=1, routed)           0.491     7.548    vga/vert_ball_corner[9]_i_4_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I5_O)        0.327     7.875 f  vga/vert_ball_corner[9]_i_3/O
                         net (fo=1, routed)           0.670     8.545    vga/vert_ball_corner[9]_i_3_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I5_O)        0.124     8.669 r  vga/vert_ball_corner[9]_i_1/O
                         net (fo=19, routed)          0.660     9.329    pixGen/E[0]
    SLICE_X6Y18          LUT3 (Prop_lut3_I0_O)        0.124     9.453 r  pixGen/vert_paddle_post[9]_i_1/O
                         net (fo=9, routed)           0.347     9.799    pixGen/vert_paddle_pre
    SLICE_X5Y18          FDCE                                         r  pixGen/vert_paddle_post_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.507    14.912    pixGen/CLK
    SLICE_X5Y18          FDCE                                         r  pixGen/vert_paddle_post_reg[4]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X5Y18          FDCE (Setup_fdce_C_CE)      -0.205    14.944    pixGen/vert_paddle_post_reg[4]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  5.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 vga/h_sync_pre_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_sync_post_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.581     1.525    vga/CLK
    SLICE_X5Y23          FDSE                                         r  vga/h_sync_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDSE (Prop_fdse_C_Q)         0.141     1.666 r  vga/h_sync_pre_reg/Q
                         net (fo=1, routed)           0.115     1.781    vga/h_sync_pre
    SLICE_X3Y23          FDRE                                         r  vga/h_sync_post_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.851     2.041    vga/CLK
    SLICE_X3Y23          FDRE                                         r  vga/h_sync_post_reg/C
                         clock pessimism             -0.480     1.561    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.070     1.631    vga/h_sync_post_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 vga/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.513%)  route 0.155ns (45.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.585     1.529    vga/CLK
    SLICE_X1Y21          FDRE                                         r  vga/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.670 r  vga/v_count_reg[5]/Q
                         net (fo=14, routed)          0.155     1.825    vga/v_count_reg[9]_0[4]
    SLICE_X2Y21          LUT5 (Prop_lut5_I3_O)        0.045     1.870 r  vga/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.870    vga/v_count[8]
    SLICE_X2Y21          FDRE                                         r  vga/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.854     2.044    vga/CLK
    SLICE_X2Y21          FDRE                                         r  vga/v_count_reg[8]/C
                         clock pessimism             -0.501     1.543    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.120     1.663    vga/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.002%)  route 0.146ns (43.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.585     1.529    vga/CLK
    SLICE_X1Y21          FDRE                                         r  vga/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.670 r  vga/v_count_reg[5]/Q
                         net (fo=14, routed)          0.146     1.816    vga/v_count_reg[9]_0[4]
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.045     1.861 r  vga/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.861    vga/v_count[5]
    SLICE_X1Y21          FDRE                                         r  vga/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.854     2.044    vga/CLK
    SLICE_X1Y21          FDRE                                         r  vga/v_count_reg[5]/C
                         clock pessimism             -0.515     1.529    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.092     1.621    vga/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 pixGen/horz_ball_corner_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixGen/horz_ball_corner_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.293ns (76.453%)  route 0.090ns (23.547%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.582     1.526    pixGen/CLK
    SLICE_X2Y24          FDCE                                         r  pixGen/horz_ball_corner_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.164     1.690 r  pixGen/horz_ball_corner_reg[8]/Q
                         net (fo=8, routed)           0.090     1.780    pixGen/horz_ball_corner_reg[9]_0[7]
    SLICE_X2Y24          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.909 r  pixGen/horz_ball_corner0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.909    pixGen/horz_ball_corner0[9]
    SLICE_X2Y24          FDCE                                         r  pixGen/horz_ball_corner_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.850     2.040    pixGen/CLK
    SLICE_X2Y24          FDCE                                         r  pixGen/horz_ball_corner_reg[9]/C
                         clock pessimism             -0.514     1.526    
    SLICE_X2Y24          FDCE (Hold_fdce_C_D)         0.134     1.660    pixGen/horz_ball_corner_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 pixGen/horz_ball_corner_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixGen/horz_ball_corner_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.293ns (76.453%)  route 0.090ns (23.547%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.583     1.527    pixGen/CLK
    SLICE_X2Y23          FDCE                                         r  pixGen/horz_ball_corner_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.164     1.691 r  pixGen/horz_ball_corner_reg[4]/Q
                         net (fo=8, routed)           0.090     1.781    pixGen/horz_ball_corner_reg[9]_0[3]
    SLICE_X2Y23          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.910 r  pixGen/horz_ball_corner0_carry/O[3]
                         net (fo=1, routed)           0.000     1.910    pixGen/horz_ball_corner0[5]
    SLICE_X2Y23          FDCE                                         r  pixGen/horz_ball_corner_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.851     2.041    pixGen/CLK
    SLICE_X2Y23          FDCE                                         r  pixGen/horz_ball_corner_reg[5]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X2Y23          FDCE (Hold_fdce_C_D)         0.134     1.661    pixGen/horz_ball_corner_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/display_on_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.346%)  route 0.199ns (51.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.581     1.525    vga/CLK
    SLICE_X5Y23          FDRE                                         r  vga/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     1.666 f  vga/h_count_reg[8]/Q
                         net (fo=13, routed)          0.199     1.864    vga/Q[6]
    SLICE_X3Y22          LUT5 (Prop_lut5_I0_O)        0.045     1.909 r  vga/display_on_i_1/O
                         net (fo=1, routed)           0.000     1.909    vga/display_on0
    SLICE_X3Y22          FDRE                                         r  vga/display_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.853     2.043    vga/CLK
    SLICE_X3Y22          FDRE                                         r  vga/display_on_reg/C
                         clock pessimism             -0.480     1.563    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.091     1.654    vga/display_on_reg
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 pixGen/vert_ball_corner_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixGen/vert_ball_corner_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.268ns (73.995%)  route 0.094ns (26.005%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.585     1.529    pixGen/CLK
    SLICE_X4Y19          FDCE                                         r  pixGen/vert_ball_corner_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.141     1.670 r  pixGen/vert_ball_corner_reg[8]/Q
                         net (fo=11, routed)          0.094     1.764    pixGen/vert_ball_corner_reg[9]_0[7]
    SLICE_X4Y19          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.891 r  pixGen/vert_ball_corner0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.891    pixGen/vert_ball_corner0[9]
    SLICE_X4Y19          FDCE                                         r  pixGen/vert_ball_corner_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.854     2.044    pixGen/CLK
    SLICE_X4Y19          FDCE                                         r  pixGen/vert_ball_corner_reg[9]/C
                         clock pessimism             -0.515     1.529    
    SLICE_X4Y19          FDCE (Hold_fdce_C_D)         0.105     1.634    pixGen/vert_ball_corner_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.579%)  route 0.154ns (42.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.585     1.529    vga/CLK
    SLICE_X2Y22          FDRE                                         r  vga/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     1.693 r  vga/h_count_reg[0]/Q
                         net (fo=15, routed)          0.154     1.847    vga/horiz_pixel[0]
    SLICE_X3Y22          LUT5 (Prop_lut5_I3_O)        0.045     1.892 r  vga/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.892    vga/h_count[4]_i_1_n_0
    SLICE_X3Y22          FDRE                                         r  vga/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.853     2.043    vga/CLK
    SLICE_X3Y22          FDRE                                         r  vga/h_count_reg[4]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.092     1.634    vga/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.744%)  route 0.167ns (47.256%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.585     1.529    vga/CLK
    SLICE_X1Y21          FDRE                                         r  vga/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.670 r  vga/v_count_reg[7]/Q
                         net (fo=12, routed)          0.167     1.836    vga/v_count_reg[9]_0[6]
    SLICE_X1Y21          LUT4 (Prop_lut4_I0_O)        0.045     1.881 r  vga/v_count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.881    vga/v_count[7]
    SLICE_X1Y21          FDRE                                         r  vga/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.854     2.044    vga/CLK
    SLICE_X1Y21          FDRE                                         r  vga/v_count_reg[7]/C
                         clock pessimism             -0.515     1.529    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.092     1.621    vga/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 pixGen/vert_ball_corner_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixGen/vert_ball_corner_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.265ns (72.463%)  route 0.101ns (27.537%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.585     1.529    pixGen/CLK
    SLICE_X4Y19          FDCE                                         r  pixGen/vert_ball_corner_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.141     1.670 r  pixGen/vert_ball_corner_reg[6]/Q
                         net (fo=15, routed)          0.101     1.770    pixGen/vert_ball_corner_reg[9]_0[5]
    SLICE_X4Y19          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.894 r  pixGen/vert_ball_corner0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.894    pixGen/vert_ball_corner0[7]
    SLICE_X4Y19          FDCE                                         r  pixGen/vert_ball_corner_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.854     2.044    pixGen/CLK
    SLICE_X4Y19          FDCE                                         r  pixGen/vert_ball_corner_reg[7]/C
                         clock pessimism             -0.515     1.529    
    SLICE_X4Y19          FDCE (Hold_fdce_C_D)         0.105     1.634    pixGen/vert_ball_corner_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y22    rgb_post_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y21    rgb_post_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y21    rgb_post_reg[2]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y24    pixGen/horz_ball_corner_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y23    pixGen/horz_ball_corner_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y23    pixGen/horz_ball_corner_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y23    pixGen/horz_ball_corner_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y23    pixGen/horz_ball_corner_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y24    pixGen/horz_ball_corner_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    rgb_post_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    rgb_post_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y21    rgb_post_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y21    rgb_post_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y21    rgb_post_reg[2]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y21    rgb_post_reg[2]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y24    pixGen/horz_ball_corner_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y24    pixGen/horz_ball_corner_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    pixGen/horz_ball_corner_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    pixGen/horz_ball_corner_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    rgb_post_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    rgb_post_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y21    rgb_post_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y21    rgb_post_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y21    rgb_post_reg[2]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y21    rgb_post_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y24    pixGen/horz_ball_corner_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y24    pixGen/horz_ball_corner_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    pixGen/horz_ball_corner_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    pixGen/horz_ball_corner_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_sync_post_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.363ns  (logic 4.097ns (64.380%)  route 2.267ns (35.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.626     5.210    vga/CLK
    SLICE_X2Y19          FDRE                                         r  vga/v_sync_post_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.518     5.728 r  vga/v_sync_post_reg/Q
                         net (fo=1, routed)           2.267     7.995    o_vsync_OBUF
    R7                   OBUF (Prop_obuf_I_O)         3.579    11.574 r  o_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.574    o_vsync
    R7                                                                r  o_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_post_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_blue
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.270ns  (logic 4.027ns (64.225%)  route 2.243ns (35.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.618     5.202    i_clock_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  rgb_post_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.456     5.658 r  rgb_post_reg[0]/Q
                         net (fo=1, routed)           2.243     7.902    o_blue_OBUF
    T7                   OBUF (Prop_obuf_I_O)         3.571    11.472 r  o_blue_OBUF_inst/O
                         net (fo=0)                   0.000    11.472    o_blue
    T7                                                                r  o_blue (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_post_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.098ns  (logic 4.022ns (65.954%)  route 2.076ns (34.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.620     5.204    vga/CLK
    SLICE_X3Y23          FDRE                                         r  vga/h_sync_post_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.660 r  vga/h_sync_post_reg/Q
                         net (fo=1, routed)           2.076     7.736    o_hsync_OBUF
    P9                   OBUF (Prop_obuf_I_O)         3.566    11.302 r  o_hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.302    o_hsync
    P9                                                                r  o_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_post_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_green
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.899ns  (logic 4.022ns (68.184%)  route 1.877ns (31.816%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.208    i_clock_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  rgb_post_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.664 r  rgb_post_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.877     7.541    rgb_post_reg[2]_lopt_replica_1
    N9                   OBUF (Prop_obuf_I_O)         3.566    11.107 r  o_green_OBUF_inst/O
                         net (fo=0)                   0.000    11.107    o_green
    N9                                                                r  o_green (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_post_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_red
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.878ns  (logic 4.029ns (68.551%)  route 1.848ns (31.449%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.208    i_clock_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  rgb_post_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.664 r  rgb_post_reg[2]/Q
                         net (fo=1, routed)           1.848     7.513    o_green_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.573    11.086 r  o_red_OBUF_inst/O
                         net (fo=0)                   0.000    11.086    o_red
    R10                                                               r  o_red (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_post_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_red
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.415ns (77.808%)  route 0.403ns (22.192%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.585     1.529    i_clock_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  rgb_post_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.670 r  rgb_post_reg[2]/Q
                         net (fo=1, routed)           0.403     2.073    o_green_OBUF
    R10                  OBUF (Prop_obuf_I_O)         1.274     3.347 r  o_red_OBUF_inst/O
                         net (fo=0)                   0.000     3.347    o_red
    R10                                                               r  o_red (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_post_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_green
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.819ns  (logic 1.407ns (77.368%)  route 0.412ns (22.632%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.585     1.529    i_clock_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  rgb_post_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.670 r  rgb_post_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.412     2.081    rgb_post_reg[2]_lopt_replica_1
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.348 r  o_green_OBUF_inst/O
                         net (fo=0)                   0.000     3.348    o_green
    N9                                                                r  o_green (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_post_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.915ns  (logic 1.407ns (73.477%)  route 0.508ns (26.523%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.583     1.527    vga/CLK
    SLICE_X3Y23          FDRE                                         r  vga/h_sync_post_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.668 r  vga/h_sync_post_reg/Q
                         net (fo=1, routed)           0.508     2.176    o_hsync_OBUF
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.442 r  o_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.442    o_hsync
    P9                                                                r  o_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_post_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_blue
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.982ns  (logic 1.412ns (71.279%)  route 0.569ns (28.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.583     1.527    i_clock_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  rgb_post_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     1.668 r  rgb_post_reg[0]/Q
                         net (fo=1, routed)           0.569     2.237    o_blue_OBUF
    T7                   OBUF (Prop_obuf_I_O)         1.271     3.508 r  o_blue_OBUF_inst/O
                         net (fo=0)                   0.000     3.508    o_blue
    T7                                                                r  o_blue (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_post_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.443ns (71.521%)  route 0.575ns (28.479%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.587     1.531    vga/CLK
    SLICE_X2Y19          FDRE                                         r  vga/v_sync_post_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.695 r  vga/v_sync_post_reg/Q
                         net (fo=1, routed)           0.575     2.269    o_vsync_OBUF
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.548 r  o_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.548    o_vsync
    R7                                                                r  o_vsync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_up_but
                            (input port)
  Destination:            pixGen/vert_paddle_post_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.074ns  (logic 2.609ns (51.416%)  route 2.465ns (48.584%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  i_up_but (IN)
                         net (fo=0)                   0.000     0.000    i_up_but
    T10                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  i_up_but_IBUF_inst/O
                         net (fo=1, routed)           1.445     2.957    pixGen/i_up_but_IBUF
    SLICE_X6Y18          LUT6 (Prop_lut6_I0_O)        0.124     3.081 r  pixGen/vert_paddle_pre0_carry_i_2/O
                         net (fo=5, routed)           1.020     4.101    pixGen/vert_paddle_pre11_out
    SLICE_X5Y17          LUT2 (Prop_lut2_I0_O)        0.124     4.225 r  pixGen/vert_paddle_pre0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.225    pixGen/vert_paddle_pre0_carry_i_3_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.626 r  pixGen/vert_paddle_pre0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.626    pixGen/vert_paddle_pre0_carry_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  pixGen/vert_paddle_pre0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.740    pixGen/vert_paddle_pre0_carry__0_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.074 r  pixGen/vert_paddle_pre0_carry__1/O[1]
                         net (fo=1, routed)           0.000     5.074    pixGen/vert_paddle_pre0_carry__1_n_6
    SLICE_X5Y19          FDCE                                         r  pixGen/vert_paddle_post_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.506     4.911    pixGen/CLK
    SLICE_X5Y19          FDCE                                         r  pixGen/vert_paddle_post_reg[9]/C

Slack:                    inf
  Source:                 i_up_but
                            (input port)
  Destination:            pixGen/vert_paddle_post_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.963ns  (logic 2.498ns (50.330%)  route 2.465ns (49.670%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  i_up_but (IN)
                         net (fo=0)                   0.000     0.000    i_up_but
    T10                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  i_up_but_IBUF_inst/O
                         net (fo=1, routed)           1.445     2.957    pixGen/i_up_but_IBUF
    SLICE_X6Y18          LUT6 (Prop_lut6_I0_O)        0.124     3.081 r  pixGen/vert_paddle_pre0_carry_i_2/O
                         net (fo=5, routed)           1.020     4.101    pixGen/vert_paddle_pre11_out
    SLICE_X5Y17          LUT2 (Prop_lut2_I0_O)        0.124     4.225 r  pixGen/vert_paddle_pre0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.225    pixGen/vert_paddle_pre0_carry_i_3_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.626 r  pixGen/vert_paddle_pre0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.626    pixGen/vert_paddle_pre0_carry_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  pixGen/vert_paddle_pre0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.740    pixGen/vert_paddle_pre0_carry__0_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.963 r  pixGen/vert_paddle_pre0_carry__1/O[0]
                         net (fo=1, routed)           0.000     4.963    pixGen/vert_paddle_pre0_carry__1_n_7
    SLICE_X5Y19          FDCE                                         r  pixGen/vert_paddle_post_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.506     4.911    pixGen/CLK
    SLICE_X5Y19          FDCE                                         r  pixGen/vert_paddle_post_reg[8]/C

Slack:                    inf
  Source:                 i_up_but
                            (input port)
  Destination:            pixGen/vert_paddle_post_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.960ns  (logic 2.495ns (50.300%)  route 2.465ns (49.700%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  i_up_but (IN)
                         net (fo=0)                   0.000     0.000    i_up_but
    T10                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  i_up_but_IBUF_inst/O
                         net (fo=1, routed)           1.445     2.957    pixGen/i_up_but_IBUF
    SLICE_X6Y18          LUT6 (Prop_lut6_I0_O)        0.124     3.081 r  pixGen/vert_paddle_pre0_carry_i_2/O
                         net (fo=5, routed)           1.020     4.101    pixGen/vert_paddle_pre11_out
    SLICE_X5Y17          LUT2 (Prop_lut2_I0_O)        0.124     4.225 r  pixGen/vert_paddle_pre0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.225    pixGen/vert_paddle_pre0_carry_i_3_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.626 r  pixGen/vert_paddle_pre0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.626    pixGen/vert_paddle_pre0_carry_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.960 r  pixGen/vert_paddle_pre0_carry__0/O[1]
                         net (fo=1, routed)           0.000     4.960    pixGen/vert_paddle_pre0_carry__0_n_6
    SLICE_X5Y18          FDCE                                         r  pixGen/vert_paddle_post_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.507     4.912    pixGen/CLK
    SLICE_X5Y18          FDCE                                         r  pixGen/vert_paddle_post_reg[5]/C

Slack:                    inf
  Source:                 i_up_but
                            (input port)
  Destination:            pixGen/vert_paddle_post_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.939ns  (logic 2.474ns (50.088%)  route 2.465ns (49.912%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  i_up_but (IN)
                         net (fo=0)                   0.000     0.000    i_up_but
    T10                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  i_up_but_IBUF_inst/O
                         net (fo=1, routed)           1.445     2.957    pixGen/i_up_but_IBUF
    SLICE_X6Y18          LUT6 (Prop_lut6_I0_O)        0.124     3.081 r  pixGen/vert_paddle_pre0_carry_i_2/O
                         net (fo=5, routed)           1.020     4.101    pixGen/vert_paddle_pre11_out
    SLICE_X5Y17          LUT2 (Prop_lut2_I0_O)        0.124     4.225 r  pixGen/vert_paddle_pre0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.225    pixGen/vert_paddle_pre0_carry_i_3_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.626 r  pixGen/vert_paddle_pre0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.626    pixGen/vert_paddle_pre0_carry_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.939 r  pixGen/vert_paddle_pre0_carry__0/O[3]
                         net (fo=1, routed)           0.000     4.939    pixGen/vert_paddle_pre0_carry__0_n_4
    SLICE_X5Y18          FDCE                                         r  pixGen/vert_paddle_post_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.507     4.912    pixGen/CLK
    SLICE_X5Y18          FDCE                                         r  pixGen/vert_paddle_post_reg[7]/C

Slack:                    inf
  Source:                 i_up_but
                            (input port)
  Destination:            pixGen/vert_paddle_post_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.865ns  (logic 2.400ns (49.329%)  route 2.465ns (50.671%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  i_up_but (IN)
                         net (fo=0)                   0.000     0.000    i_up_but
    T10                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  i_up_but_IBUF_inst/O
                         net (fo=1, routed)           1.445     2.957    pixGen/i_up_but_IBUF
    SLICE_X6Y18          LUT6 (Prop_lut6_I0_O)        0.124     3.081 r  pixGen/vert_paddle_pre0_carry_i_2/O
                         net (fo=5, routed)           1.020     4.101    pixGen/vert_paddle_pre11_out
    SLICE_X5Y17          LUT2 (Prop_lut2_I0_O)        0.124     4.225 r  pixGen/vert_paddle_pre0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.225    pixGen/vert_paddle_pre0_carry_i_3_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.626 r  pixGen/vert_paddle_pre0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.626    pixGen/vert_paddle_pre0_carry_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.865 r  pixGen/vert_paddle_pre0_carry__0/O[2]
                         net (fo=1, routed)           0.000     4.865    pixGen/vert_paddle_pre0_carry__0_n_5
    SLICE_X5Y18          FDCE                                         r  pixGen/vert_paddle_post_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.507     4.912    pixGen/CLK
    SLICE_X5Y18          FDCE                                         r  pixGen/vert_paddle_post_reg[6]/C

Slack:                    inf
  Source:                 i_up_but
                            (input port)
  Destination:            pixGen/vert_paddle_post_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.849ns  (logic 2.384ns (49.162%)  route 2.465ns (50.838%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  i_up_but (IN)
                         net (fo=0)                   0.000     0.000    i_up_but
    T10                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  i_up_but_IBUF_inst/O
                         net (fo=1, routed)           1.445     2.957    pixGen/i_up_but_IBUF
    SLICE_X6Y18          LUT6 (Prop_lut6_I0_O)        0.124     3.081 r  pixGen/vert_paddle_pre0_carry_i_2/O
                         net (fo=5, routed)           1.020     4.101    pixGen/vert_paddle_pre11_out
    SLICE_X5Y17          LUT2 (Prop_lut2_I0_O)        0.124     4.225 r  pixGen/vert_paddle_pre0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.225    pixGen/vert_paddle_pre0_carry_i_3_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.626 r  pixGen/vert_paddle_pre0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.626    pixGen/vert_paddle_pre0_carry_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.849 r  pixGen/vert_paddle_pre0_carry__0/O[0]
                         net (fo=1, routed)           0.000     4.849    pixGen/vert_paddle_pre0_carry__0_n_7
    SLICE_X5Y18          FDCE                                         r  pixGen/vert_paddle_post_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.507     4.912    pixGen/CLK
    SLICE_X5Y18          FDCE                                         r  pixGen/vert_paddle_post_reg[4]/C

Slack:                    inf
  Source:                 i_up_but
                            (input port)
  Destination:            pixGen/vert_paddle_post_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.574ns  (logic 1.760ns (38.469%)  route 2.815ns (61.531%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  i_up_but (IN)
                         net (fo=0)                   0.000     0.000    i_up_but
    T10                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  i_up_but_IBUF_inst/O
                         net (fo=1, routed)           1.445     2.957    pixGen/i_up_but_IBUF
    SLICE_X6Y18          LUT6 (Prop_lut6_I0_O)        0.124     3.081 r  pixGen/vert_paddle_pre0_carry_i_2/O
                         net (fo=5, routed)           0.882     3.963    pixGen/vert_paddle_pre11_out
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.124     4.087 r  pixGen/vert_paddle_post[9]_i_1/O
                         net (fo=9, routed)           0.488     4.574    pixGen/vert_paddle_pre
    SLICE_X5Y17          FDCE                                         r  pixGen/vert_paddle_post_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.509     4.914    pixGen/CLK
    SLICE_X5Y17          FDCE                                         r  pixGen/vert_paddle_post_reg[1]/C

Slack:                    inf
  Source:                 i_up_but
                            (input port)
  Destination:            pixGen/vert_paddle_post_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.574ns  (logic 1.760ns (38.469%)  route 2.815ns (61.531%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  i_up_but (IN)
                         net (fo=0)                   0.000     0.000    i_up_but
    T10                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  i_up_but_IBUF_inst/O
                         net (fo=1, routed)           1.445     2.957    pixGen/i_up_but_IBUF
    SLICE_X6Y18          LUT6 (Prop_lut6_I0_O)        0.124     3.081 r  pixGen/vert_paddle_pre0_carry_i_2/O
                         net (fo=5, routed)           0.882     3.963    pixGen/vert_paddle_pre11_out
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.124     4.087 r  pixGen/vert_paddle_post[9]_i_1/O
                         net (fo=9, routed)           0.488     4.574    pixGen/vert_paddle_pre
    SLICE_X5Y17          FDCE                                         r  pixGen/vert_paddle_post_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.509     4.914    pixGen/CLK
    SLICE_X5Y17          FDCE                                         r  pixGen/vert_paddle_post_reg[2]/C

Slack:                    inf
  Source:                 i_up_but
                            (input port)
  Destination:            pixGen/vert_paddle_post_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.574ns  (logic 1.760ns (38.469%)  route 2.815ns (61.531%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  i_up_but (IN)
                         net (fo=0)                   0.000     0.000    i_up_but
    T10                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  i_up_but_IBUF_inst/O
                         net (fo=1, routed)           1.445     2.957    pixGen/i_up_but_IBUF
    SLICE_X6Y18          LUT6 (Prop_lut6_I0_O)        0.124     3.081 r  pixGen/vert_paddle_pre0_carry_i_2/O
                         net (fo=5, routed)           0.882     3.963    pixGen/vert_paddle_pre11_out
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.124     4.087 r  pixGen/vert_paddle_post[9]_i_1/O
                         net (fo=9, routed)           0.488     4.574    pixGen/vert_paddle_pre
    SLICE_X5Y17          FDCE                                         r  pixGen/vert_paddle_post_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.509     4.914    pixGen/CLK
    SLICE_X5Y17          FDCE                                         r  pixGen/vert_paddle_post_reg[3]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            vga/h_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.544ns  (logic 1.510ns (33.230%)  route 3.034ns (66.770%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  i_reset_IBUF_inst/O
                         net (fo=56, routed)          3.034     4.544    vga/i_reset_IBUF
    SLICE_X3Y25          FDRE                                         r  vga/h_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.502     4.907    vga/CLK
    SLICE_X3Y25          FDRE                                         r  vga/h_count_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            pixGen/vert_paddle_post_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.277ns (28.639%)  route 0.691ns (71.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  i_reset_IBUF_inst/O
                         net (fo=56, routed)          0.691     0.969    pixGen/i_reset_IBUF
    SLICE_X5Y18          FDCE                                         f  pixGen/vert_paddle_post_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.855     2.045    pixGen/CLK
    SLICE_X5Y18          FDCE                                         r  pixGen/vert_paddle_post_reg[4]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            pixGen/vert_paddle_post_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.277ns (28.639%)  route 0.691ns (71.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  i_reset_IBUF_inst/O
                         net (fo=56, routed)          0.691     0.969    pixGen/i_reset_IBUF
    SLICE_X5Y18          FDCE                                         f  pixGen/vert_paddle_post_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.855     2.045    pixGen/CLK
    SLICE_X5Y18          FDCE                                         r  pixGen/vert_paddle_post_reg[5]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            pixGen/vert_paddle_post_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.277ns (28.639%)  route 0.691ns (71.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  i_reset_IBUF_inst/O
                         net (fo=56, routed)          0.691     0.969    pixGen/i_reset_IBUF
    SLICE_X5Y18          FDCE                                         f  pixGen/vert_paddle_post_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.855     2.045    pixGen/CLK
    SLICE_X5Y18          FDCE                                         r  pixGen/vert_paddle_post_reg[6]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            pixGen/vert_paddle_post_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.277ns (28.639%)  route 0.691ns (71.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  i_reset_IBUF_inst/O
                         net (fo=56, routed)          0.691     0.969    pixGen/i_reset_IBUF
    SLICE_X5Y18          FDCE                                         f  pixGen/vert_paddle_post_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.855     2.045    pixGen/CLK
    SLICE_X5Y18          FDCE                                         r  pixGen/vert_paddle_post_reg[7]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            pixGen/vert_ball_corner_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.973ns  (logic 0.277ns (28.511%)  route 0.696ns (71.489%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  i_reset_IBUF_inst/O
                         net (fo=56, routed)          0.696     0.973    pixGen/i_reset_IBUF
    SLICE_X4Y18          FDCE                                         f  pixGen/vert_ball_corner_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.855     2.045    pixGen/CLK
    SLICE_X4Y18          FDCE                                         r  pixGen/vert_ball_corner_reg[2]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            pixGen/vert_ball_corner_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.973ns  (logic 0.277ns (28.511%)  route 0.696ns (71.489%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  i_reset_IBUF_inst/O
                         net (fo=56, routed)          0.696     0.973    pixGen/i_reset_IBUF
    SLICE_X4Y18          FDCE                                         f  pixGen/vert_ball_corner_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.855     2.045    pixGen/CLK
    SLICE_X4Y18          FDCE                                         r  pixGen/vert_ball_corner_reg[3]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            pixGen/vert_ball_corner_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.973ns  (logic 0.277ns (28.511%)  route 0.696ns (71.489%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  i_reset_IBUF_inst/O
                         net (fo=56, routed)          0.696     0.973    pixGen/i_reset_IBUF
    SLICE_X4Y18          FDCE                                         f  pixGen/vert_ball_corner_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.855     2.045    pixGen/CLK
    SLICE_X4Y18          FDCE                                         r  pixGen/vert_ball_corner_reg[4]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            pixGen/vert_ball_corner_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.973ns  (logic 0.277ns (28.511%)  route 0.696ns (71.489%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  i_reset_IBUF_inst/O
                         net (fo=56, routed)          0.696     0.973    pixGen/i_reset_IBUF
    SLICE_X4Y18          FDCE                                         f  pixGen/vert_ball_corner_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.855     2.045    pixGen/CLK
    SLICE_X4Y18          FDCE                                         r  pixGen/vert_ball_corner_reg[5]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            pixGen/vert_paddle_post_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.003ns  (logic 0.277ns (27.644%)  route 0.726ns (72.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  i_reset_IBUF_inst/O
                         net (fo=56, routed)          0.726     1.003    pixGen/i_reset_IBUF
    SLICE_X5Y17          FDCE                                         f  pixGen/vert_paddle_post_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.856     2.046    pixGen/CLK
    SLICE_X5Y17          FDCE                                         r  pixGen/vert_paddle_post_reg[1]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            pixGen/vert_paddle_post_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.003ns  (logic 0.277ns (27.644%)  route 0.726ns (72.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  i_reset_IBUF_inst/O
                         net (fo=56, routed)          0.726     1.003    pixGen/i_reset_IBUF
    SLICE_X5Y17          FDCE                                         f  pixGen/vert_paddle_post_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.856     2.046    pixGen/CLK
    SLICE_X5Y17          FDCE                                         r  pixGen/vert_paddle_post_reg[2]/C





