# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do Controleur_VGA_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {W:/MesDocuments/SIN1-ER1/Tp VGA/Controleur_VGA.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Controleur_VGA
# -- Compiling architecture Arch_Controleur_VGA of Controleur_VGA
# 
vsim work.controleur_vga
# vsim work.controleur_vga 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.controleur_vga(arch_controleur_vga)
add wave -position end  sim:/controleur_vga/clk
wave create -driver freeze -pattern clock -initialvalue U -period 20ns -dutycycle 50 -starttime 0ns -endtime 41600ns sim:/controleur_vga/clk
add wave -position end  sim:/controleur_vga/VA_h
add wave -position end  sim:/controleur_vga/VA_v
add wave -position end  sim:/controleur_vga/R_OUT
add wave -position end  sim:/controleur_vga/G_OUT
add wave -position end  sim:/controleur_vga/B_OUT
run -all
wave create -driver freeze -pattern clock -initialvalue U -period 20ns -dutycycle 50 -starttime 0ns -endtime 14000000ns sim:/controleur_vga/clk
add wave -position 0 -format Logic -height 17 -editable 2 Edit:/controleur_vga/clk
restart
run -all
