

================================================================
== Vivado HLS Report for 'sobel_filter'
================================================================
* Date:           Sun Apr 26 18:39:59 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab5_hw2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     9.634|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+----------+---------+----------+---------+
    |       Latency      |      Interval      | Pipeline|
    |   min   |    max   |   min   |    max   |   Type  |
    +---------+----------+---------+----------+---------+
    |  3149844|  29364244|  3149844|  29364244|   none  |
    +---------+----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+----------+------------------+-----------+-----------+------+----------+
        |                                  |       Latency      |     Iteration    |  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |    max   |      Latency     |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+----------+------------------+-----------+-----------+------+----------+
        |- Loop 1                          |  3147792|  29362192| 393474 ~ 3670274 |          -|          -|     8|    no    |
        | + Loop 1.1                       |   393472|   3670272|   3074 ~ 28674   |          -|          -|   128|    no    |
        |  ++ sobel_filter_label0          |     3072|     28672|      3 ~ 28      |          -|          -|  1024|    no    |
        |   +++ sobel_filter_label0.1      |       24|        24|                 8|          -|          -|     3|    no    |
        |    ++++ sobel_filter_label0.1.1  |        6|         6|                 2|          -|          -|     3|    no    |
        |- Loop 2                          |     2050|      2050|                 2|          -|          -|  1025|    no    |
        +----------------------------------+---------+----------+------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 11 
3 --> 4 2 
4 --> 5 3 
5 --> 10 9 6 
6 --> 9 7 
7 --> 8 6 
8 --> 7 
9 --> 4 
10 --> 9 
11 --> 12 
12 --> 11 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_dest_V = alloca i6"   --->   Operation 13 'alloca' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_keep_V = alloca i1"   --->   Operation 14 'alloca' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_strb_V = alloca i1"   --->   Operation 15 'alloca' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_user_V = alloca i2"   --->   Operation 16 'alloca' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_id_V = alloca i5"   --->   Operation 17 'alloca' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%window_val_2_2_1 = alloca i8"   --->   Operation 18 'alloca' 'window_val_2_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%window_val_2_2_2 = alloca i8"   --->   Operation 19 'alloca' 'window_val_2_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%window_val_0_1 = alloca i8"   --->   Operation 20 'alloca' 'window_val_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%window_val_2_2_3 = alloca i8"   --->   Operation 21 'alloca' 'window_val_2_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%window_val_1_0 = alloca i8"   --->   Operation 22 'alloca' 'window_val_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%window_val_1_1 = alloca i8"   --->   Operation 23 'alloca' 'window_val_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%window_val_2_2_4 = alloca i8"   --->   Operation 24 'alloca' 'window_val_2_2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%window_val_2_0 = alloca i8"   --->   Operation 25 'alloca' 'window_val_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%window_val_2_1 = alloca i8"   --->   Operation 26 'alloca' 'window_val_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %INPUT_IMAGE_V_data_V), !map !83"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_IMAGE_V_keep_V), !map !87"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_IMAGE_V_strb_V), !map !91"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %INPUT_IMAGE_V_user_V), !map !95"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_IMAGE_V_last_V), !map !99"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %INPUT_IMAGE_V_id_V), !map !103"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %INPUT_IMAGE_V_dest_V), !map !107"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %OUTPUT_IMAGE_V_data_V), !map !111"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_IMAGE_V_keep_V), !map !115"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_IMAGE_V_strb_V), !map !119"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %OUTPUT_IMAGE_V_user_V), !map !123"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_IMAGE_V_last_V), !map !127"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %OUTPUT_IMAGE_V_id_V), !map !131"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %OUTPUT_IMAGE_V_dest_V), !map !135"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @sobel_filter_str) nounwind"   --->   Operation 41 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%pixelbuffer_val_1 = alloca [1024 x i8], align 1" [../lab5_hw/sobel.cpp:26]   --->   Operation 42 'alloca' 'pixelbuffer_val_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 43 [1/1] (3.25ns)   --->   "%pixelbuffer_val_2 = alloca [1024 x i8], align 1" [../lab5_hw/sobel.cpp:26]   --->   Operation 43 'alloca' 'pixelbuffer_val_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../lab5_hw/sobel.cpp:10]   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %INPUT_IMAGE_V_data_V, i1* %INPUT_IMAGE_V_keep_V, i1* %INPUT_IMAGE_V_strb_V, i2* %INPUT_IMAGE_V_user_V, i1* %INPUT_IMAGE_V_last_V, i5* %INPUT_IMAGE_V_id_V, i6* %INPUT_IMAGE_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [12 x i8]* @p_str5, [1 x i8]* @p_str1) nounwind" [../lab5_hw/sobel.cpp:11]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %OUTPUT_IMAGE_V_data_V, i1* %OUTPUT_IMAGE_V_keep_V, i1* %OUTPUT_IMAGE_V_strb_V, i2* %OUTPUT_IMAGE_V_user_V, i1* %OUTPUT_IMAGE_V_last_V, i5* %OUTPUT_IMAGE_V_id_V, i6* %OUTPUT_IMAGE_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str6, [1 x i8]* @p_str1) nounwind" [../lab5_hw/sobel.cpp:12]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:627->../lab5_hw/sobel.cpp:26]   --->   Operation 47 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:627->../lab5_hw/sobel.cpp:26]   --->   Operation 48 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.76ns)   --->   "br label %.loopexit1" [../lab5_hw/sobel.cpp:29]   --->   Operation 49 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.22>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %"hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region" ], [ %i_2, %.loopexit1.loopexit ]"   --->   Operation 50 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%counter_0 = phi i21 [ -1, %"hls::LineBuffer<3, 1024, unsigned char, 0>::LineBuffer.1.region" ], [ %counter, %.loopexit1.loopexit ]"   --->   Operation 51 'phi' 'counter_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.30ns)   --->   "%icmp_ln29 = icmp eq i4 %i_0, -8" [../lab5_hw/sobel.cpp:29]   --->   Operation 52 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 53 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.73ns)   --->   "%i_2 = add i4 %i_0, 1" [../lab5_hw/sobel.cpp:29]   --->   Operation 54 'add' 'i_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %.preheader6.preheader, label %0" [../lab5_hw/sobel.cpp:29]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (2.22ns)   --->   "%counter = add i21 %counter_0, 131072" [../lab5_hw/sobel.cpp:34]   --->   Operation 56 'add' 'counter' <Predicate = (!icmp_ln29)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.30ns)   --->   "%icmp_ln41 = icmp eq i4 %i_0, 0" [../lab5_hw/sobel.cpp:41]   --->   Operation 57 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln29)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.76ns)   --->   "br label %.loopexit" [../lab5_hw/sobel.cpp:30]   --->   Operation 58 'br' <Predicate = (!icmp_ln29)> <Delay = 1.76>
ST_2 : Operation 59 [1/1] (1.76ns)   --->   "br label %.preheader6" [../lab5_hw/sobel.cpp:101]   --->   Operation 59 'br' <Predicate = (icmp_ln29)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.22>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%counter_1 = phi i21 [ %counter_0, %0 ], [ %add_ln34, %.loopexit.loopexit ]" [../lab5_hw/sobel.cpp:34]   --->   Operation 60 'phi' 'counter_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%row_assign = phi i8 [ 0, %0 ], [ %k, %.loopexit.loopexit ]"   --->   Operation 61 'phi' 'row_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.55ns)   --->   "%icmp_ln30 = icmp eq i8 %row_assign, -128" [../lab5_hw/sobel.cpp:30]   --->   Operation 62 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 63 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.91ns)   --->   "%k = add i8 %row_assign, 1" [../lab5_hw/sobel.cpp:30]   --->   Operation 64 'add' 'k' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %.loopexit1.loopexit, label %1" [../lab5_hw/sobel.cpp:30]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (2.22ns)   --->   "%add_ln34 = add i21 1024, %counter_1" [../lab5_hw/sobel.cpp:34]   --->   Operation 66 'add' 'add_ln34' <Predicate = (!icmp_ln30)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (1.55ns)   --->   "%icmp_ln41_1 = icmp ult i8 %row_assign, 3" [../lab5_hw/sobel.cpp:41]   --->   Operation 67 'icmp' 'icmp_ln41_1' <Predicate = (!icmp_ln30)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln274 = trunc i8 %row_assign to i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 68 'trunc' 'trunc_ln274' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.95ns)   --->   "%icmp_ln274_2 = icmp eq i2 %trunc_ln274, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 69 'icmp' 'icmp_ln274_2' <Predicate = (!icmp_ln30)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.95ns)   --->   "%icmp_ln274_3 = icmp eq i2 %trunc_ln274, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 70 'icmp' 'icmp_ln274_3' <Predicate = (!icmp_ln30)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (1.76ns)   --->   "br label %2" [../lab5_hw/sobel.cpp:31]   --->   Operation 71 'br' <Predicate = (!icmp_ln30)> <Delay = 1.76>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br label %.loopexit1"   --->   Operation 72 'br' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%col_assign = phi i11 [ 0, %1 ], [ %j, %sobel_filter_label0_end ]"   --->   Operation 73 'phi' 'col_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%counter_2 = phi i21 [ %counter_1, %1 ], [ %add_ln34_1, %sobel_filter_label0_end ]" [../lab5_hw/sobel.cpp:34]   --->   Operation 74 'phi' 'counter_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.88ns)   --->   "%icmp_ln31 = icmp eq i11 %col_assign, -1024" [../lab5_hw/sobel.cpp:31]   --->   Operation 75 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 76 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.63ns)   --->   "%j = add i11 %col_assign, 1" [../lab5_hw/sobel.cpp:31]   --->   Operation 77 'add' 'j' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.loopexit.loopexit, label %sobel_filter_label0_begin" [../lab5_hw/sobel.cpp:31]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln729 = zext i11 %col_assign to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:863->../lab5_hw/sobel.cpp:38]   --->   Operation 79 'zext' 'zext_ln729' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%pixelbuffer_val_1_a = getelementptr [1024 x i8]* %pixelbuffer_val_1, i64 0, i64 %zext_ln729" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:863->../lab5_hw/sobel.cpp:38]   --->   Operation 80 'getelementptr' 'pixelbuffer_val_1_a' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 81 [2/2] (3.25ns)   --->   "%window_val_0_2 = load i8* %pixelbuffer_val_1_a, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:863->../lab5_hw/sobel.cpp:38]   --->   Operation 81 'load' 'window_val_0_2' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%pixelbuffer_val_2_a = getelementptr [1024 x i8]* %pixelbuffer_val_2, i64 0, i64 %zext_ln729" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:863->../lab5_hw/sobel.cpp:38]   --->   Operation 82 'getelementptr' 'pixelbuffer_val_2_a' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 83 [2/2] (3.25ns)   --->   "%window_val_1_2 = load i8* %pixelbuffer_val_2_a, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:863->../lab5_hw/sobel.cpp:38]   --->   Operation 83 'load' 'window_val_1_2' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_4 : Operation 84 [1/1] (1.88ns)   --->   "%icmp_ln41_2 = icmp ult i11 %col_assign, 3" [../lab5_hw/sobel.cpp:41]   --->   Operation 84 'icmp' 'icmp_ln41_2' <Predicate = (!icmp_ln31)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln41_1)   --->   "%and_ln41 = and i1 %icmp_ln41_1, %icmp_ln41_2" [../lab5_hw/sobel.cpp:41]   --->   Operation 85 'and' 'and_ln41' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln41_1 = and i1 %and_ln41, %icmp_ln41" [../lab5_hw/sobel.cpp:41]   --->   Operation 86 'and' 'and_ln41_1' <Predicate = (!icmp_ln31)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 87 'br' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%window_val_2_2_1_l = load i8* %window_val_2_2_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 88 'load' 'window_val_2_2_1_l' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%window_val_2_2_2_l = load i8* %window_val_2_2_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 89 'load' 'window_val_2_2_2_l' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%window_val_0_1_loa = load i8* %window_val_0_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 90 'load' 'window_val_0_1_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%window_val_2_2_3_l = load i8* %window_val_2_2_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 91 'load' 'window_val_2_2_3_l' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%window_val_1_0_loa = load i8* %window_val_1_0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 92 'load' 'window_val_1_0_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%window_val_1_1_loa = load i8* %window_val_1_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 93 'load' 'window_val_1_1_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%window_val_2_2_4_l = load i8* %window_val_2_2_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 94 'load' 'window_val_2_2_4_l' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%window_val_2_0_loa = load i8* %window_val_2_0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 95 'load' 'window_val_2_0_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%window_val_2_1_loa = load i8* %window_val_2_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 96 'load' 'window_val_2_1_loa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str7) nounwind" [../lab5_hw/sobel.cpp:31]   --->   Operation 97 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str7)" [../lab5_hw/sobel.cpp:31]   --->   Operation 98 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (2.22ns)   --->   "%add_ln34_1 = add i21 1, %counter_2" [../lab5_hw/sobel.cpp:34]   --->   Operation 99 'add' 'add_ln34_1' <Predicate = true> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%empty_9 = call { i8, i1, i1, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %INPUT_IMAGE_V_data_V, i1* %INPUT_IMAGE_V_keep_V, i1* %INPUT_IMAGE_V_strb_V, i2* %INPUT_IMAGE_V_user_V, i1* %INPUT_IMAGE_V_last_V, i5* %INPUT_IMAGE_V_id_V, i6* %INPUT_IMAGE_V_dest_V)" [../lab5_hw/sobel.cpp:35]   --->   Operation 100 'read' 'empty_9' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_9, 0" [../lab5_hw/sobel.cpp:35]   --->   Operation 101 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_keep_V_3 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_9, 1" [../lab5_hw/sobel.cpp:35]   --->   Operation 102 'extractvalue' 'tmp_keep_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_strb_V_3 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_9, 2" [../lab5_hw/sobel.cpp:35]   --->   Operation 103 'extractvalue' 'tmp_strb_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_user_V_3 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_9, 3" [../lab5_hw/sobel.cpp:35]   --->   Operation 104 'extractvalue' 'tmp_user_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_id_V_3 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_9, 5" [../lab5_hw/sobel.cpp:35]   --->   Operation 105 'extractvalue' 'tmp_id_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_dest_V_3 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_9, 6" [../lab5_hw/sobel.cpp:35]   --->   Operation 106 'extractvalue' 'tmp_dest_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/2] (3.25ns)   --->   "%window_val_0_2 = load i8* %pixelbuffer_val_1_a, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:863->../lab5_hw/sobel.cpp:38]   --->   Operation 107 'load' 'window_val_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_5 : Operation 108 [1/2] (3.25ns)   --->   "%window_val_1_2 = load i8* %pixelbuffer_val_2_a, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:863->../lab5_hw/sobel.cpp:38]   --->   Operation 108 'load' 'window_val_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_5 : Operation 109 [1/1] (3.25ns)   --->   "store i8 %window_val_1_2, i8* %pixelbuffer_val_1_a, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:863->../lab5_hw/sobel.cpp:38]   --->   Operation 109 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_5 : Operation 110 [1/1] (3.25ns)   --->   "store i8 %tmp_data_V_1, i8* %pixelbuffer_val_2_a, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:765->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:883->../lab5_hw/sobel.cpp:39]   --->   Operation 110 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln274_1 = trunc i11 %col_assign to i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 111 'trunc' 'trunc_ln274_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (2.44ns)   --->   "%icmp_ln43 = icmp sgt i21 %add_ln34_1, 2048" [../lab5_hw/sobel.cpp:43]   --->   Operation 112 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node window_val_2_1_7)   --->   "%window_val_2_1_1 = select i1 %icmp_ln43, i8 %tmp_data_V_1, i8 %window_val_2_1_loa" [../lab5_hw/sobel.cpp:43]   --->   Operation 113 'select' 'window_val_2_1_1' <Predicate = (!and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln41)   --->   "%window_val_2_0_1 = select i1 %icmp_ln43, i8 %window_val_2_1_loa, i8 %window_val_2_0_loa" [../lab5_hw/sobel.cpp:43]   --->   Operation 114 'select' 'window_val_2_0_1' <Predicate = (!and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node window_val_2_2_51)   --->   "%window_val_2_2_13 = select i1 %icmp_ln43, i8 %window_val_2_0_loa, i8 %window_val_2_2_4_l" [../lab5_hw/sobel.cpp:43]   --->   Operation 115 'select' 'window_val_2_2_13' <Predicate = (!and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%window_val_1_2_1 = select i1 %icmp_ln43, i8 %window_val_1_2, i8 %window_val_1_1_loa" [../lab5_hw/sobel.cpp:43]   --->   Operation 116 'select' 'window_val_1_2_1' <Predicate = (!and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_3)   --->   "%window_val_1_0_1 = select i1 %icmp_ln43, i8 %window_val_1_1_loa, i8 %window_val_1_0_loa" [../lab5_hw/sobel.cpp:43]   --->   Operation 117 'select' 'window_val_1_0_1' <Predicate = (!and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node window_val_2_2_52)   --->   "%window_val_2_2_17 = select i1 %icmp_ln43, i8 %window_val_1_0_loa, i8 %window_val_2_2_3_l" [../lab5_hw/sobel.cpp:43]   --->   Operation 118 'select' 'window_val_2_2_17' <Predicate = (!and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_5)   --->   "%window_val_0_2_1 = select i1 %icmp_ln43, i8 %window_val_0_2, i8 %window_val_0_1_loa" [../lab5_hw/sobel.cpp:43]   --->   Operation 119 'select' 'window_val_0_2_1' <Predicate = (!and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_6)   --->   "%window_val_0_0 = select i1 %icmp_ln43, i8 %window_val_0_1_loa, i8 %window_val_2_2_2_l" [../lab5_hw/sobel.cpp:43]   --->   Operation 120 'select' 'window_val_0_0' <Predicate = (!and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node window_val_2_2_53)   --->   "%window_val_2_2_27 = select i1 %icmp_ln43, i8 %window_val_2_2_2_l, i8 %window_val_2_2_1_l" [../lab5_hw/sobel.cpp:43]   --->   Operation 121 'select' 'window_val_2_2_27' <Predicate = (!and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.95ns)   --->   "%icmp_ln274 = icmp eq i2 %trunc_ln274_1, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 122 'icmp' 'icmp_ln274' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node window_val_2_1_4)   --->   "%window_val_2_1_3 = select i1 %icmp_ln274, i8 %window_val_2_1_loa, i8 %tmp_data_V_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 123 'select' 'window_val_2_1_3' <Predicate = (!icmp_ln274_2 & !icmp_ln274_3 & and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.95ns)   --->   "%icmp_ln274_1 = icmp eq i2 %trunc_ln274_1, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 124 'icmp' 'icmp_ln274_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_1_4 = select i1 %icmp_ln274_1, i8 %window_val_2_1_loa, i8 %window_val_2_1_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 125 'select' 'window_val_2_1_4' <Predicate = (!icmp_ln274_2 & !icmp_ln274_3 & and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node window_val_2_2_33)   --->   "%window_val_2_2 = select i1 %icmp_ln274, i8 %tmp_data_V_1, i8 %window_val_2_0_loa" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 126 'select' 'window_val_2_2' <Predicate = (!icmp_ln274_2 & !icmp_ln274_3 & and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_2_33 = select i1 %icmp_ln274_1, i8 %window_val_2_0_loa, i8 %window_val_2_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 127 'select' 'window_val_2_2_33' <Predicate = (!icmp_ln274_2 & !icmp_ln274_3 & and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node window_val_2_2_43)   --->   "%window_val_2_2_34 = select i1 %icmp_ln274_1, i8 %tmp_data_V_1, i8 %window_val_2_2_4_l" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 128 'select' 'window_val_2_2_34' <Predicate = (!icmp_ln274_2 & !icmp_ln274_3 & and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node window_val_0_1_3)   --->   "%window_val_0_1_2 = select i1 %icmp_ln274, i8 %window_val_0_1_loa, i8 %tmp_data_V_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 129 'select' 'window_val_0_1_2' <Predicate = (icmp_ln274_3 & and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_0_1_3 = select i1 %icmp_ln274_1, i8 %window_val_0_1_loa, i8 %window_val_0_1_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 130 'select' 'window_val_0_1_3' <Predicate = (icmp_ln274_3 & and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node window_val_2_2_36)   --->   "%window_val_2_2_35 = select i1 %icmp_ln274, i8 %tmp_data_V_1, i8 %window_val_2_2_2_l" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 131 'select' 'window_val_2_2_35' <Predicate = (icmp_ln274_3 & and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_2_36 = select i1 %icmp_ln274_1, i8 %window_val_2_2_2_l, i8 %window_val_2_2_35" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 132 'select' 'window_val_2_2_36' <Predicate = (icmp_ln274_3 & and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node window_val_2_2_50)   --->   "%window_val_2_2_37 = select i1 %icmp_ln274_1, i8 %tmp_data_V_1, i8 %window_val_2_2_1_l" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 133 'select' 'window_val_2_2_37' <Predicate = (icmp_ln274_3 & and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node window_val_1_1_3)   --->   "%window_val_1_1_2 = select i1 %icmp_ln274, i8 %window_val_1_1_loa, i8 %tmp_data_V_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 134 'select' 'window_val_1_1_2' <Predicate = (icmp_ln274_2 & !icmp_ln274_3 & and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_1_1_3 = select i1 %icmp_ln274_1, i8 %window_val_1_1_loa, i8 %window_val_1_1_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 135 'select' 'window_val_1_1_3' <Predicate = (icmp_ln274_2 & !icmp_ln274_3 & and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node window_val_2_2_39)   --->   "%window_val_2_2_38 = select i1 %icmp_ln274, i8 %tmp_data_V_1, i8 %window_val_1_0_loa" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 136 'select' 'window_val_2_2_38' <Predicate = (icmp_ln274_2 & !icmp_ln274_3 & and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_2_39 = select i1 %icmp_ln274_1, i8 %window_val_1_0_loa, i8 %window_val_2_2_38" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 137 'select' 'window_val_2_2_39' <Predicate = (icmp_ln274_2 & !icmp_ln274_3 & and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node window_val_2_2_47)   --->   "%window_val_2_2_40 = select i1 %icmp_ln274_1, i8 %tmp_data_V_1, i8 %window_val_2_2_3_l" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 138 'select' 'window_val_2_2_40' <Predicate = (icmp_ln274_2 & !icmp_ln274_3 & and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node window_val_2_1_6)   --->   "%window_val_2_1_5 = select i1 %icmp_ln274_2, i8 %window_val_2_1_loa, i8 %window_val_2_1_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 139 'select' 'window_val_2_1_5' <Predicate = (!icmp_ln274_3 & and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_1_6 = select i1 %icmp_ln274_3, i8 %window_val_2_1_loa, i8 %window_val_2_1_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 140 'select' 'window_val_2_1_6' <Predicate = (and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node window_val_2_2_42)   --->   "%window_val_2_2_41 = select i1 %icmp_ln274_2, i8 %window_val_2_0_loa, i8 %window_val_2_2_33" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 141 'select' 'window_val_2_2_41' <Predicate = (!icmp_ln274_3 & and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_2_42 = select i1 %icmp_ln274_3, i8 %window_val_2_0_loa, i8 %window_val_2_2_41" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 142 'select' 'window_val_2_2_42' <Predicate = (and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_2_43 = select i1 %icmp_ln274_2, i8 %window_val_2_2_4_l, i8 %window_val_2_2_34" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 143 'select' 'window_val_2_2_43' <Predicate = (!icmp_ln274_3 & and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_2_44 = select i1 %icmp_ln274_3, i8 %window_val_2_2_4_l, i8 %window_val_2_2_43" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 144 'select' 'window_val_2_2_44' <Predicate = (and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node window_val_1_1_5)   --->   "%window_val_1_1_4 = select i1 %icmp_ln274_2, i8 %window_val_1_1_3, i8 %window_val_1_1_loa" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 145 'select' 'window_val_1_1_4' <Predicate = (!icmp_ln274_3 & and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_1_1_5 = select i1 %icmp_ln274_3, i8 %window_val_1_1_loa, i8 %window_val_1_1_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 146 'select' 'window_val_1_1_5' <Predicate = (and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node window_val_2_2_46)   --->   "%window_val_2_2_45 = select i1 %icmp_ln274_2, i8 %window_val_2_2_39, i8 %window_val_1_0_loa" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 147 'select' 'window_val_2_2_45' <Predicate = (!icmp_ln274_3 & and_ln41_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_2_46 = select i1 %icmp_ln274_3, i8 %window_val_1_0_loa, i8 %window_val_2_2_45" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 148 'select' 'window_val_2_2_46' <Predicate = (and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_2_47 = select i1 %icmp_ln274_2, i8 %window_val_2_2_40, i8 %window_val_2_2_3_l" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 149 'select' 'window_val_2_2_47' <Predicate = (!icmp_ln274_3 & and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_2_48 = select i1 %icmp_ln274_3, i8 %window_val_2_2_3_l, i8 %window_val_2_2_47" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 150 'select' 'window_val_2_2_48' <Predicate = (and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_0_1_4 = select i1 %icmp_ln274_3, i8 %window_val_0_1_3, i8 %window_val_0_1_loa" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 151 'select' 'window_val_0_1_4' <Predicate = (and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_2_49 = select i1 %icmp_ln274_3, i8 %window_val_2_2_36, i8 %window_val_2_2_2_l" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 152 'select' 'window_val_2_2_49' <Predicate = (and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_2_50 = select i1 %icmp_ln274_3, i8 %window_val_2_2_37, i8 %window_val_2_2_1_l" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:274->../lab5_hw/sobel.cpp:42]   --->   Operation 153 'select' 'window_val_2_2_50' <Predicate = (and_ln41_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_1_7 = select i1 %and_ln41_1, i8 %window_val_2_1_6, i8 %window_val_2_1_1" [../lab5_hw/sobel.cpp:41]   --->   Operation 154 'select' 'window_val_2_1_7' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41 = select i1 %and_ln41_1, i8 %window_val_2_2_42, i8 %window_val_2_0_1" [../lab5_hw/sobel.cpp:41]   --->   Operation 155 'select' 'select_ln41' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_2_51 = select i1 %and_ln41_1, i8 %window_val_2_2_44, i8 %window_val_2_2_13" [../lab5_hw/sobel.cpp:41]   --->   Operation 156 'select' 'window_val_2_2_51' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_2 = select i1 %and_ln41_1, i8 %window_val_1_1_5, i8 %window_val_1_2_1" [../lab5_hw/sobel.cpp:41]   --->   Operation 157 'select' 'select_ln41_2' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_3 = select i1 %and_ln41_1, i8 %window_val_2_2_46, i8 %window_val_1_0_1" [../lab5_hw/sobel.cpp:41]   --->   Operation 158 'select' 'select_ln41_3' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_2_52 = select i1 %and_ln41_1, i8 %window_val_2_2_48, i8 %window_val_2_2_17" [../lab5_hw/sobel.cpp:41]   --->   Operation 159 'select' 'window_val_2_2_52' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_5 = select i1 %and_ln41_1, i8 %window_val_0_1_4, i8 %window_val_0_2_1" [../lab5_hw/sobel.cpp:41]   --->   Operation 160 'select' 'select_ln41_5' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_6 = select i1 %and_ln41_1, i8 %window_val_2_2_49, i8 %window_val_0_0" [../lab5_hw/sobel.cpp:41]   --->   Operation 161 'select' 'select_ln41_6' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (1.24ns) (out node of the LUT)   --->   "%window_val_2_2_53 = select i1 %and_ln41_1, i8 %window_val_2_2_50, i8 %window_val_2_2_27" [../lab5_hw/sobel.cpp:41]   --->   Operation 162 'select' 'window_val_2_2_53' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (2.44ns)   --->   "%icmp_ln52 = icmp sgt i21 %add_ln34_1, 1024" [../lab5_hw/sobel.cpp:52]   --->   Operation 163 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (2.44ns)   --->   "%icmp_ln52_1 = icmp slt i21 %add_ln34_1, 2050" [../lab5_hw/sobel.cpp:52]   --->   Operation 164 'icmp' 'icmp_ln52_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.97ns)   --->   "%and_ln52 = and i1 %icmp_ln52, %icmp_ln52_1" [../lab5_hw/sobel.cpp:52]   --->   Operation 165 'and' 'and_ln52' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "br i1 %and_ln52, label %3, label %4" [../lab5_hw/sobel.cpp:52]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (2.44ns)   --->   "%icmp_ln61 = icmp sgt i21 %add_ln34_1, 2049" [../lab5_hw/sobel.cpp:61]   --->   Operation 167 'icmp' 'icmp_ln61' <Predicate = (!and_ln52)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61, label %.preheader184.preheader, label %sobel_filter_label0_end" [../lab5_hw/sobel.cpp:61]   --->   Operation 168 'br' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (1.76ns)   --->   "br label %.preheader184" [../lab5_hw/sobel.cpp:66]   --->   Operation 169 'br' <Predicate = (!and_ln52 & icmp_ln61)> <Delay = 1.76>
ST_5 : Operation 170 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %OUTPUT_IMAGE_V_data_V, i1* %OUTPUT_IMAGE_V_keep_V, i1* %OUTPUT_IMAGE_V_strb_V, i2* %OUTPUT_IMAGE_V_user_V, i1* %OUTPUT_IMAGE_V_last_V, i5* %OUTPUT_IMAGE_V_id_V, i6* %OUTPUT_IMAGE_V_dest_V, i8 0, i1 %tmp_keep_V_3, i1 %tmp_strb_V_3, i2 %tmp_user_V_3, i1 undef, i5 %tmp_id_V_3, i6 %tmp_dest_V_3)" [../lab5_hw/sobel.cpp:59]   --->   Operation 170 'write' <Predicate = (and_ln52)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 8.80>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%colOffset_0 = phi i3 [ %colOffset, %.preheader184.loopexit ], [ -1, %.preheader184.preheader ]"   --->   Operation 171 'phi' 'colOffset_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%x_dir_0 = phi i32 [ %x_dir_1, %.preheader184.loopexit ], [ 0, %.preheader184.preheader ]" [../lab5_hw/sobel.cpp:69]   --->   Operation 172 'phi' 'x_dir_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%y_dir_0 = phi i32 [ %y_dir_1, %.preheader184.loopexit ], [ 0, %.preheader184.preheader ]" [../lab5_hw/sobel.cpp:70]   --->   Operation 173 'phi' 'y_dir_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (1.13ns)   --->   "%icmp_ln66 = icmp eq i3 %colOffset_0, 2" [../lab5_hw/sobel.cpp:66]   --->   Operation 174 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 175 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %icmp_ln66, label %_ifconv, label %.preheader.preheader" [../lab5_hw/sobel.cpp:66]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i3 %colOffset_0 to i2" [../lab5_hw/sobel.cpp:68]   --->   Operation 177 'trunc' 'trunc_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (1.65ns)   --->   "%colOffset = add i3 1, %colOffset_0" [../lab5_hw/sobel.cpp:68]   --->   Operation 178 'add' 'colOffset' <Predicate = (!icmp_ln66)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln68_2 = zext i3 %colOffset to i5" [../lab5_hw/sobel.cpp:68]   --->   Operation 179 'zext' 'zext_ln68_2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (1.56ns)   --->   "%add_ln68_2 = add i2 1, %trunc_ln68" [../lab5_hw/sobel.cpp:68]   --->   Operation 180 'add' 'add_ln68_2' <Predicate = (!icmp_ln66)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i2 %add_ln68_2 to i4" [../lab5_hw/sobel.cpp:68]   --->   Operation 181 'zext' 'zext_ln68_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (1.76ns)   --->   "br label %.preheader" [../lab5_hw/sobel.cpp:67]   --->   Operation 182 'br' <Predicate = (!icmp_ln66)> <Delay = 1.76>
ST_6 : Operation 183 [1/1] (2.55ns)   --->   "%neg = sub i32 0, %x_dir_0" [../lab5_hw/sobel.cpp:69]   --->   Operation 183 'sub' 'neg' <Predicate = (icmp_ln66)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 184 [1/1] (2.47ns)   --->   "%abscond = icmp sgt i32 %x_dir_0, 0" [../lab5_hw/sobel.cpp:69]   --->   Operation 184 'icmp' 'abscond' <Predicate = (icmp_ln66)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%abs = select i1 %abscond, i32 %x_dir_0, i32 %neg" [../lab5_hw/sobel.cpp:69]   --->   Operation 185 'select' 'abs' <Predicate = (icmp_ln66)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 186 [1/1] (2.55ns)   --->   "%neg198 = sub i32 0, %y_dir_0" [../lab5_hw/sobel.cpp:70]   --->   Operation 186 'sub' 'neg198' <Predicate = (icmp_ln66)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [1/1] (2.47ns)   --->   "%abscond199 = icmp sgt i32 %y_dir_0, 0" [../lab5_hw/sobel.cpp:70]   --->   Operation 187 'icmp' 'abscond199' <Predicate = (icmp_ln66)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%abs200 = select i1 %abscond199, i32 %y_dir_0, i32 %neg198" [../lab5_hw/sobel.cpp:70]   --->   Operation 188 'select' 'abs200' <Predicate = (icmp_ln66)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 189 [1/1] (2.55ns) (out node of the LUT)   --->   "%result = sub nsw i32 %abs, %abs200" [../lab5_hw/sobel.cpp:75]   --->   Operation 189 'sub' 'result' <Predicate = (icmp_ln66)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_2 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %col_assign, i32 1, i32 10)" [../lab5_hw/sobel.cpp:80]   --->   Operation 190 'partselect' 'tmp_2' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (1.77ns)   --->   "%icmp_ln80 = icmp eq i10 %tmp_2, 0" [../lab5_hw/sobel.cpp:80]   --->   Operation 191 'icmp' 'icmp_ln80' <Predicate = (icmp_ln66)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_4 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %result, i32 8, i32 31)" [../lab5_hw/sobel.cpp:82]   --->   Operation 192 'partselect' 'tmp_4' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (2.45ns)   --->   "%icmp_ln82 = icmp sgt i24 %tmp_4, 0" [../lab5_hw/sobel.cpp:82]   --->   Operation 193 'icmp' 'icmp_ln82' <Predicate = (icmp_ln66)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V)   --->   "%empty_12 = trunc i32 %result to i8" [../lab5_hw/sobel.cpp:75]   --->   Operation 194 'trunc' 'empty_12' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V)   --->   "%xor_ln80 = xor i1 %icmp_ln80, true" [../lab5_hw/sobel.cpp:80]   --->   Operation 195 'xor' 'xor_ln80' <Predicate = (icmp_ln66)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V)   --->   "%select_ln80 = select i1 %xor_ln80, i8 -1, i8 0" [../lab5_hw/sobel.cpp:80]   --->   Operation 196 'select' 'select_ln80' <Predicate = (icmp_ln66)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V)   --->   "%or_ln80 = or i1 %icmp_ln80, %icmp_ln82" [../lab5_hw/sobel.cpp:80]   --->   Operation 197 'or' 'or_ln80' <Predicate = (icmp_ln66)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (1.24ns) (out node of the LUT)   --->   "%tmp_data_V = select i1 %or_ln80, i8 %select_ln80, i8 %empty_12" [../lab5_hw/sobel.cpp:80]   --->   Operation 198 'select' 'tmp_data_V' <Predicate = (icmp_ln66)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 199 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %OUTPUT_IMAGE_V_data_V, i1* %OUTPUT_IMAGE_V_keep_V, i1* %OUTPUT_IMAGE_V_strb_V, i2* %OUTPUT_IMAGE_V_user_V, i1* %OUTPUT_IMAGE_V_last_V, i5* %OUTPUT_IMAGE_V_id_V, i6* %OUTPUT_IMAGE_V_dest_V, i8 %tmp_data_V, i1 %tmp_keep_V_3, i1 %tmp_strb_V_3, i2 %tmp_user_V_3, i1 undef, i5 %tmp_id_V_3, i6 %tmp_dest_V_3)" [../lab5_hw/sobel.cpp:91]   --->   Operation 199 'write' <Predicate = (icmp_ln66)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 8.30>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%rowOffset_0 = phi i3 [ %rowOffset, %getval.exit ], [ -1, %.preheader.preheader ]"   --->   Operation 200 'phi' 'rowOffset_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%x_dir_1 = phi i32 [ %x_dir, %getval.exit ], [ %x_dir_0, %.preheader.preheader ]"   --->   Operation 201 'phi' 'x_dir_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%y_dir_1 = phi i32 [ %y_dir, %getval.exit ], [ %y_dir_0, %.preheader.preheader ]"   --->   Operation 202 'phi' 'y_dir_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (1.13ns)   --->   "%icmp_ln67 = icmp eq i3 %rowOffset_0, 2" [../lab5_hw/sobel.cpp:67]   --->   Operation 203 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 204 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "br i1 %icmp_ln67, label %.preheader184.loopexit, label %getval.exit" [../lab5_hw/sobel.cpp:67]   --->   Operation 205 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln68_1 = trunc i3 %rowOffset_0 to i2" [../lab5_hw/sobel.cpp:68]   --->   Operation 206 'trunc' 'trunc_ln68_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (1.65ns)   --->   "%rowOffset = add i3 1, %rowOffset_0" [../lab5_hw/sobel.cpp:68]   --->   Operation 207 'add' 'rowOffset' <Predicate = (!icmp_ln67)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i3 %rowOffset to i5" [../lab5_hw/sobel.cpp:69]   --->   Operation 208 'zext' 'zext_ln69' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_3 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %rowOffset, i2 0)" [../lab5_hw/sobel.cpp:69]   --->   Operation 209 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln69 = sub i5 %tmp_3, %zext_ln69" [../lab5_hw/sobel.cpp:69]   --->   Operation 210 'sub' 'sub_ln69' <Predicate = (!icmp_ln67)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 211 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln69 = add i5 %zext_ln68_2, %sub_ln69" [../lab5_hw/sobel.cpp:69]   --->   Operation 211 'add' 'add_ln69' <Predicate = (!icmp_ln67)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i5 %add_ln69 to i64" [../lab5_hw/sobel.cpp:69]   --->   Operation 212 'sext' 'sext_ln69' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%Gx_addr = getelementptr [9 x i3]* @Gx, i64 0, i64 %sext_ln69" [../lab5_hw/sobel.cpp:69]   --->   Operation 213 'getelementptr' 'Gx_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%Gy_addr = getelementptr [9 x i3]* @Gy, i64 0, i64 %sext_ln69" [../lab5_hw/sobel.cpp:70]   --->   Operation 214 'getelementptr' 'Gy_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (1.56ns)   --->   "%add_ln493 = add i2 1, %trunc_ln68_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:493->../lab5_hw/sobel.cpp:68]   --->   Operation 215 'add' 'add_ln493' <Predicate = (!icmp_ln67)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i2 %add_ln493 to i4" [../lab5_hw/sobel.cpp:68]   --->   Operation 216 'zext' 'zext_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %add_ln493, i2 0)" [../lab5_hw/sobel.cpp:68]   --->   Operation 217 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln68 = sub i4 %shl_ln, %zext_ln68" [../lab5_hw/sobel.cpp:68]   --->   Operation 218 'sub' 'sub_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 219 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln68 = add i4 %sub_ln68, %zext_ln68_1" [../lab5_hw/sobel.cpp:68]   --->   Operation 219 'add' 'add_ln68' <Predicate = (!icmp_ln67)> <Delay = 3.31> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 220 [1/1] (2.55ns)   --->   "%tmp_1 = call i8 @_ssdm_op_Mux.ap_auto.9i8.i4(i8 %window_val_2_2_53, i8 %select_ln41_6, i8 %select_ln41_5, i8 %window_val_2_2_52, i8 %select_ln41_3, i8 %select_ln41_2, i8 %window_val_2_2_51, i8 %select_ln41, i8 %window_val_2_1_7, i4 %add_ln68)" [../lab5_hw/sobel.cpp:68]   --->   Operation 220 'mux' 'tmp_1' <Predicate = (!icmp_ln67)> <Delay = 2.55> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 221 [2/2] (3.25ns)   --->   "%Gx_load = load i3* %Gx_addr, align 1" [../lab5_hw/sobel.cpp:69]   --->   Operation 221 'load' 'Gx_load' <Predicate = (!icmp_ln67)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 9> <ROM>
ST_7 : Operation 222 [2/2] (3.25ns)   --->   "%Gy_load = load i3* %Gy_addr, align 1" [../lab5_hw/sobel.cpp:70]   --->   Operation 222 'load' 'Gy_load' <Predicate = (!icmp_ln67)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 9> <ROM>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "br label %.preheader184"   --->   Operation 223 'br' <Predicate = (icmp_ln67)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 9.63>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i8 %tmp_1 to i12" [../lab5_hw/sobel.cpp:69]   --->   Operation 224 'zext' 'zext_ln69_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 225 [1/2] (3.25ns)   --->   "%Gx_load = load i3* %Gx_addr, align 1" [../lab5_hw/sobel.cpp:69]   --->   Operation 225 'load' 'Gx_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 9> <ROM>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln69_1 = sext i3 %Gx_load to i12" [../lab5_hw/sobel.cpp:69]   --->   Operation 226 'sext' 'sext_ln69_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (3.36ns) (grouped into DSP with root node x_dir)   --->   "%mul_ln69 = mul i12 %sext_ln69_1, %zext_ln69_1" [../lab5_hw/sobel.cpp:69]   --->   Operation 227 'mul' 'mul_ln69' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 228 [1/1] (0.00ns) (grouped into DSP with root node x_dir)   --->   "%sext_ln69_2 = sext i12 %mul_ln69 to i32" [../lab5_hw/sobel.cpp:69]   --->   Operation 228 'sext' 'sext_ln69_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 229 [1/1] (3.02ns) (root node of the DSP)   --->   "%x_dir = add nsw i32 %sext_ln69_2, %x_dir_1" [../lab5_hw/sobel.cpp:69]   --->   Operation 229 'add' 'x_dir' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 230 [1/2] (3.25ns)   --->   "%Gy_load = load i3* %Gy_addr, align 1" [../lab5_hw/sobel.cpp:70]   --->   Operation 230 'load' 'Gy_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 9> <ROM>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i3 %Gy_load to i12" [../lab5_hw/sobel.cpp:70]   --->   Operation 231 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (3.36ns) (grouped into DSP with root node y_dir)   --->   "%mul_ln70 = mul i12 %sext_ln70, %zext_ln69_1" [../lab5_hw/sobel.cpp:70]   --->   Operation 232 'mul' 'mul_ln70' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 233 [1/1] (0.00ns) (grouped into DSP with root node y_dir)   --->   "%sext_ln70_1 = sext i12 %mul_ln70 to i32" [../lab5_hw/sobel.cpp:70]   --->   Operation 233 'sext' 'sext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 234 [1/1] (3.02ns) (root node of the DSP)   --->   "%y_dir = add nsw i32 %sext_ln70_1, %y_dir_1" [../lab5_hw/sobel.cpp:70]   --->   Operation 234 'add' 'y_dir' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "br label %.preheader" [../lab5_hw/sobel.cpp:67]   --->   Operation 235 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 236 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %OUTPUT_IMAGE_V_data_V, i1* %OUTPUT_IMAGE_V_keep_V, i1* %OUTPUT_IMAGE_V_strb_V, i2* %OUTPUT_IMAGE_V_user_V, i1* %OUTPUT_IMAGE_V_last_V, i5* %OUTPUT_IMAGE_V_id_V, i6* %OUTPUT_IMAGE_V_dest_V, i8 %tmp_data_V, i1 %tmp_keep_V_3, i1 %tmp_strb_V_3, i2 %tmp_user_V_3, i1 undef, i5 %tmp_id_V_3, i6 %tmp_dest_V_3)" [../lab5_hw/sobel.cpp:91]   --->   Operation 236 'write' <Predicate = (!and_ln52 & icmp_ln61)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 237 [1/1] (0.00ns)   --->   "br label %sobel_filter_label0_end" [../lab5_hw/sobel.cpp:94]   --->   Operation 237 'br' <Predicate = (!and_ln52 & icmp_ln61)> <Delay = 0.00>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str7, i32 %tmp)" [../lab5_hw/sobel.cpp:97]   --->   Operation 238 'specregionend' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "store i8 %window_val_2_1_7, i8* %window_val_2_1" [../lab5_hw/sobel.cpp:31]   --->   Operation 239 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "store i8 %select_ln41, i8* %window_val_2_0" [../lab5_hw/sobel.cpp:31]   --->   Operation 240 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "store i8 %window_val_2_2_51, i8* %window_val_2_2_4" [../lab5_hw/sobel.cpp:31]   --->   Operation 241 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "store i8 %select_ln41_2, i8* %window_val_1_1" [../lab5_hw/sobel.cpp:31]   --->   Operation 242 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "store i8 %select_ln41_3, i8* %window_val_1_0" [../lab5_hw/sobel.cpp:31]   --->   Operation 243 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "store i8 %window_val_2_2_52, i8* %window_val_2_2_3" [../lab5_hw/sobel.cpp:31]   --->   Operation 244 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "store i8 %select_ln41_5, i8* %window_val_0_1" [../lab5_hw/sobel.cpp:31]   --->   Operation 245 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "store i8 %select_ln41_6, i8* %window_val_2_2_2" [../lab5_hw/sobel.cpp:31]   --->   Operation 246 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "store i8 %window_val_2_2_53, i8* %window_val_2_2_1" [../lab5_hw/sobel.cpp:31]   --->   Operation 247 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "store i5 %tmp_id_V_3, i5* %tmp_id_V" [../lab5_hw/sobel.cpp:31]   --->   Operation 248 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "store i2 %tmp_user_V_3, i2* %tmp_user_V" [../lab5_hw/sobel.cpp:31]   --->   Operation 249 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "store i1 %tmp_strb_V_3, i1* %tmp_strb_V" [../lab5_hw/sobel.cpp:31]   --->   Operation 250 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "store i1 %tmp_keep_V_3, i1* %tmp_keep_V" [../lab5_hw/sobel.cpp:31]   --->   Operation 251 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "store i6 %tmp_dest_V_3, i6* %tmp_dest_V" [../lab5_hw/sobel.cpp:31]   --->   Operation 252 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "br label %2" [../lab5_hw/sobel.cpp:31]   --->   Operation 253 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 254 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %OUTPUT_IMAGE_V_data_V, i1* %OUTPUT_IMAGE_V_keep_V, i1* %OUTPUT_IMAGE_V_strb_V, i2* %OUTPUT_IMAGE_V_user_V, i1* %OUTPUT_IMAGE_V_last_V, i5* %OUTPUT_IMAGE_V_id_V, i6* %OUTPUT_IMAGE_V_dest_V, i8 0, i1 %tmp_keep_V_3, i1 %tmp_strb_V_3, i2 %tmp_user_V_3, i1 undef, i5 %tmp_id_V_3, i6 %tmp_dest_V_3)" [../lab5_hw/sobel.cpp:59]   --->   Operation 254 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 255 [1/1] (0.00ns)   --->   "br label %sobel_filter_label0_end" [../lab5_hw/sobel.cpp:61]   --->   Operation 255 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 2> <Delay = 1.88>
ST_11 : Operation 256 [1/1] (0.00ns)   --->   "%i_1 = phi i11 [ %i, %5 ], [ 0, %.preheader6.preheader ]"   --->   Operation 256 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 257 [1/1] (1.88ns)   --->   "%icmp_ln101 = icmp eq i11 %i_1, -1023" [../lab5_hw/sobel.cpp:101]   --->   Operation 257 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 258 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1025, i64 1025, i64 1025)"   --->   Operation 258 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 259 [1/1] (1.63ns)   --->   "%i = add i11 %i_1, 1" [../lab5_hw/sobel.cpp:101]   --->   Operation 259 'add' 'i' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 260 [1/1] (0.00ns)   --->   "br i1 %icmp_ln101, label %6, label %5" [../lab5_hw/sobel.cpp:101]   --->   Operation 260 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_dest_V_load = load i6* %tmp_dest_V" [../lab5_hw/sobel.cpp:114]   --->   Operation 261 'load' 'tmp_dest_V_load' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_11 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_keep_V_load = load i1* %tmp_keep_V" [../lab5_hw/sobel.cpp:114]   --->   Operation 262 'load' 'tmp_keep_V_load' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_11 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_strb_V_load = load i1* %tmp_strb_V" [../lab5_hw/sobel.cpp:114]   --->   Operation 263 'load' 'tmp_strb_V_load' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_11 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_user_V_load = load i2* %tmp_user_V" [../lab5_hw/sobel.cpp:114]   --->   Operation 264 'load' 'tmp_user_V_load' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_id_V_load = load i5* %tmp_id_V" [../lab5_hw/sobel.cpp:114]   --->   Operation 265 'load' 'tmp_id_V_load' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_11 : Operation 266 [1/1] (1.88ns)   --->   "%tmp_last_V = icmp eq i11 %i_1, -1024" [../lab5_hw/sobel.cpp:108]   --->   Operation 266 'icmp' 'tmp_last_V' <Predicate = (!icmp_ln101)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 267 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %OUTPUT_IMAGE_V_data_V, i1* %OUTPUT_IMAGE_V_keep_V, i1* %OUTPUT_IMAGE_V_strb_V, i2* %OUTPUT_IMAGE_V_user_V, i1* %OUTPUT_IMAGE_V_last_V, i5* %OUTPUT_IMAGE_V_id_V, i6* %OUTPUT_IMAGE_V_dest_V, i8 0, i1 %tmp_keep_V_load, i1 %tmp_strb_V_load, i2 %tmp_user_V_load, i1 %tmp_last_V, i5 %tmp_id_V_load, i6 %tmp_dest_V_load)" [../lab5_hw/sobel.cpp:114]   --->   Operation 267 'write' <Predicate = (!icmp_ln101)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "ret void" [../lab5_hw/sobel.cpp:119]   --->   Operation 268 'ret' <Predicate = (icmp_ln101)> <Delay = 0.00>

State 12 <SV = 3> <Delay = 0.00>
ST_12 : Operation 269 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %OUTPUT_IMAGE_V_data_V, i1* %OUTPUT_IMAGE_V_keep_V, i1* %OUTPUT_IMAGE_V_strb_V, i2* %OUTPUT_IMAGE_V_user_V, i1* %OUTPUT_IMAGE_V_last_V, i5* %OUTPUT_IMAGE_V_id_V, i6* %OUTPUT_IMAGE_V_dest_V, i8 0, i1 %tmp_keep_V_load, i1 %tmp_strb_V_load, i2 %tmp_user_V_load, i1 %tmp_last_V, i5 %tmp_id_V_load, i6 %tmp_dest_V_load)" [../lab5_hw/sobel.cpp:114]   --->   Operation 269 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 270 [1/1] (0.00ns)   --->   "br label %.preheader6" [../lab5_hw/sobel.cpp:101]   --->   Operation 270 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ INPUT_IMAGE_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_IMAGE_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_IMAGE_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_IMAGE_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_IMAGE_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_IMAGE_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_IMAGE_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_IMAGE_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_IMAGE_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_IMAGE_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_IMAGE_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_IMAGE_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_IMAGE_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_IMAGE_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Gx]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Gy]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_dest_V          (alloca           ) [ 0011111111111]
tmp_keep_V          (alloca           ) [ 0011111111111]
tmp_strb_V          (alloca           ) [ 0011111111111]
tmp_user_V          (alloca           ) [ 0011111111111]
tmp_id_V            (alloca           ) [ 0011111111111]
window_val_2_2_1    (alloca           ) [ 0011111111100]
window_val_2_2_2    (alloca           ) [ 0011111111100]
window_val_0_1      (alloca           ) [ 0011111111100]
window_val_2_2_3    (alloca           ) [ 0011111111100]
window_val_1_0      (alloca           ) [ 0011111111100]
window_val_1_1      (alloca           ) [ 0011111111100]
window_val_2_2_4    (alloca           ) [ 0011111111100]
window_val_2_0      (alloca           ) [ 0011111111100]
window_val_2_1      (alloca           ) [ 0011111111100]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000]
spectopmodule_ln0   (spectopmodule    ) [ 0000000000000]
pixelbuffer_val_1   (alloca           ) [ 0011111111100]
pixelbuffer_val_2   (alloca           ) [ 0011111111100]
specinterface_ln10  (specinterface    ) [ 0000000000000]
specinterface_ln11  (specinterface    ) [ 0000000000000]
specinterface_ln12  (specinterface    ) [ 0000000000000]
rbegin_i            (specregionbegin  ) [ 0000000000000]
rend_i              (specregionend    ) [ 0000000000000]
br_ln29             (br               ) [ 0111111111100]
i_0                 (phi              ) [ 0010000000000]
counter_0           (phi              ) [ 0011111111100]
icmp_ln29           (icmp             ) [ 0011111111100]
empty               (speclooptripcount) [ 0000000000000]
i_2                 (add              ) [ 0111111111100]
br_ln29             (br               ) [ 0000000000000]
counter             (add              ) [ 0111111111100]
icmp_ln41           (icmp             ) [ 0001111111100]
br_ln30             (br               ) [ 0011111111100]
br_ln101            (br               ) [ 0011111111111]
counter_1           (phi              ) [ 0001111111100]
row_assign          (phi              ) [ 0001000000000]
icmp_ln30           (icmp             ) [ 0011111111100]
empty_7             (speclooptripcount) [ 0000000000000]
k                   (add              ) [ 0011111111100]
br_ln30             (br               ) [ 0000000000000]
add_ln34            (add              ) [ 0011111111100]
icmp_ln41_1         (icmp             ) [ 0000111111100]
trunc_ln274         (trunc            ) [ 0000000000000]
icmp_ln274_2        (icmp             ) [ 0000111111100]
icmp_ln274_3        (icmp             ) [ 0000111111100]
br_ln31             (br               ) [ 0011111111100]
br_ln0              (br               ) [ 0111111111100]
col_assign          (phi              ) [ 0000111110000]
counter_2           (phi              ) [ 0000110000000]
icmp_ln31           (icmp             ) [ 0011111111100]
empty_8             (speclooptripcount) [ 0000000000000]
j                   (add              ) [ 0011111111100]
br_ln31             (br               ) [ 0000000000000]
zext_ln729          (zext             ) [ 0000000000000]
pixelbuffer_val_1_a (getelementptr    ) [ 0000010000000]
pixelbuffer_val_2_a (getelementptr    ) [ 0000010000000]
icmp_ln41_2         (icmp             ) [ 0000000000000]
and_ln41            (and              ) [ 0000000000000]
and_ln41_1          (and              ) [ 0000010000000]
br_ln0              (br               ) [ 0011111111100]
window_val_2_2_1_l  (load             ) [ 0000000000000]
window_val_2_2_2_l  (load             ) [ 0000000000000]
window_val_0_1_loa  (load             ) [ 0000000000000]
window_val_2_2_3_l  (load             ) [ 0000000000000]
window_val_1_0_loa  (load             ) [ 0000000000000]
window_val_1_1_loa  (load             ) [ 0000000000000]
window_val_2_2_4_l  (load             ) [ 0000000000000]
window_val_2_0_loa  (load             ) [ 0000000000000]
window_val_2_1_loa  (load             ) [ 0000000000000]
specloopname_ln31   (specloopname     ) [ 0000000000000]
tmp                 (specregionbegin  ) [ 0000001111100]
add_ln34_1          (add              ) [ 0011101111100]
empty_9             (read             ) [ 0000000000000]
tmp_data_V_1        (extractvalue     ) [ 0000000000000]
tmp_keep_V_3        (extractvalue     ) [ 0000001111100]
tmp_strb_V_3        (extractvalue     ) [ 0000001111100]
tmp_user_V_3        (extractvalue     ) [ 0000001111100]
tmp_id_V_3          (extractvalue     ) [ 0000001111100]
tmp_dest_V_3        (extractvalue     ) [ 0000001111100]
window_val_0_2      (load             ) [ 0000000000000]
window_val_1_2      (load             ) [ 0000000000000]
store_ln729         (store            ) [ 0000000000000]
store_ln765         (store            ) [ 0000000000000]
trunc_ln274_1       (trunc            ) [ 0000000000000]
icmp_ln43           (icmp             ) [ 0000000000000]
window_val_2_1_1    (select           ) [ 0000000000000]
window_val_2_0_1    (select           ) [ 0000000000000]
window_val_2_2_13   (select           ) [ 0000000000000]
window_val_1_2_1    (select           ) [ 0000000000000]
window_val_1_0_1    (select           ) [ 0000000000000]
window_val_2_2_17   (select           ) [ 0000000000000]
window_val_0_2_1    (select           ) [ 0000000000000]
window_val_0_0      (select           ) [ 0000000000000]
window_val_2_2_27   (select           ) [ 0000000000000]
icmp_ln274          (icmp             ) [ 0000000000000]
window_val_2_1_3    (select           ) [ 0000000000000]
icmp_ln274_1        (icmp             ) [ 0000000000000]
window_val_2_1_4    (select           ) [ 0000000000000]
window_val_2_2      (select           ) [ 0000000000000]
window_val_2_2_33   (select           ) [ 0000000000000]
window_val_2_2_34   (select           ) [ 0000000000000]
window_val_0_1_2    (select           ) [ 0000000000000]
window_val_0_1_3    (select           ) [ 0000000000000]
window_val_2_2_35   (select           ) [ 0000000000000]
window_val_2_2_36   (select           ) [ 0000000000000]
window_val_2_2_37   (select           ) [ 0000000000000]
window_val_1_1_2    (select           ) [ 0000000000000]
window_val_1_1_3    (select           ) [ 0000000000000]
window_val_2_2_38   (select           ) [ 0000000000000]
window_val_2_2_39   (select           ) [ 0000000000000]
window_val_2_2_40   (select           ) [ 0000000000000]
window_val_2_1_5    (select           ) [ 0000000000000]
window_val_2_1_6    (select           ) [ 0000000000000]
window_val_2_2_41   (select           ) [ 0000000000000]
window_val_2_2_42   (select           ) [ 0000000000000]
window_val_2_2_43   (select           ) [ 0000000000000]
window_val_2_2_44   (select           ) [ 0000000000000]
window_val_1_1_4    (select           ) [ 0000000000000]
window_val_1_1_5    (select           ) [ 0000000000000]
window_val_2_2_45   (select           ) [ 0000000000000]
window_val_2_2_46   (select           ) [ 0000000000000]
window_val_2_2_47   (select           ) [ 0000000000000]
window_val_2_2_48   (select           ) [ 0000000000000]
window_val_0_1_4    (select           ) [ 0000000000000]
window_val_2_2_49   (select           ) [ 0000000000000]
window_val_2_2_50   (select           ) [ 0000000000000]
window_val_2_1_7    (select           ) [ 0000001111100]
select_ln41         (select           ) [ 0000001111100]
window_val_2_2_51   (select           ) [ 0000001111100]
select_ln41_2       (select           ) [ 0000001111100]
select_ln41_3       (select           ) [ 0000001111100]
window_val_2_2_52   (select           ) [ 0000001111100]
select_ln41_5       (select           ) [ 0000001111100]
select_ln41_6       (select           ) [ 0000001111100]
window_val_2_2_53   (select           ) [ 0000001111100]
icmp_ln52           (icmp             ) [ 0000000000000]
icmp_ln52_1         (icmp             ) [ 0000000000000]
and_ln52            (and              ) [ 0011111111100]
br_ln52             (br               ) [ 0000000000000]
icmp_ln61           (icmp             ) [ 0011111111100]
br_ln61             (br               ) [ 0000000000000]
br_ln66             (br               ) [ 0011111111100]
colOffset_0         (phi              ) [ 0000001000000]
x_dir_0             (phi              ) [ 0000001110000]
y_dir_0             (phi              ) [ 0000001110000]
icmp_ln66           (icmp             ) [ 0011111111100]
empty_10            (speclooptripcount) [ 0000000000000]
br_ln66             (br               ) [ 0000000000000]
trunc_ln68          (trunc            ) [ 0000000000000]
colOffset           (add              ) [ 0011111111100]
zext_ln68_2         (zext             ) [ 0000000110000]
add_ln68_2          (add              ) [ 0000000000000]
zext_ln68_1         (zext             ) [ 0000000110000]
br_ln67             (br               ) [ 0011111111100]
neg                 (sub              ) [ 0000000000000]
abscond             (icmp             ) [ 0000000000000]
abs                 (select           ) [ 0000000000000]
neg198              (sub              ) [ 0000000000000]
abscond199          (icmp             ) [ 0000000000000]
abs200              (select           ) [ 0000000000000]
result              (sub              ) [ 0000000000000]
tmp_2               (partselect       ) [ 0000000000000]
icmp_ln80           (icmp             ) [ 0000000000000]
tmp_4               (partselect       ) [ 0000000000000]
icmp_ln82           (icmp             ) [ 0000000000000]
empty_12            (trunc            ) [ 0000000000000]
xor_ln80            (xor              ) [ 0000000000000]
select_ln80         (select           ) [ 0000000000000]
or_ln80             (or               ) [ 0000000000000]
tmp_data_V          (select           ) [ 0011110001100]
rowOffset_0         (phi              ) [ 0000000100000]
x_dir_1             (phi              ) [ 0011111111100]
y_dir_1             (phi              ) [ 0011111111100]
icmp_ln67           (icmp             ) [ 0011111111100]
empty_11            (speclooptripcount) [ 0000000000000]
br_ln67             (br               ) [ 0000000000000]
trunc_ln68_1        (trunc            ) [ 0000000000000]
rowOffset           (add              ) [ 0011111111100]
zext_ln69           (zext             ) [ 0000000000000]
tmp_3               (bitconcatenate   ) [ 0000000000000]
sub_ln69            (sub              ) [ 0000000000000]
add_ln69            (add              ) [ 0000000000000]
sext_ln69           (sext             ) [ 0000000000000]
Gx_addr             (getelementptr    ) [ 0000000010000]
Gy_addr             (getelementptr    ) [ 0000000010000]
add_ln493           (add              ) [ 0000000000000]
zext_ln68           (zext             ) [ 0000000000000]
shl_ln              (bitconcatenate   ) [ 0000000000000]
sub_ln68            (sub              ) [ 0000000000000]
add_ln68            (add              ) [ 0000000000000]
tmp_1               (mux              ) [ 0000000010000]
br_ln0              (br               ) [ 0011111111100]
zext_ln69_1         (zext             ) [ 0000000000000]
Gx_load             (load             ) [ 0000000000000]
sext_ln69_1         (sext             ) [ 0000000000000]
mul_ln69            (mul              ) [ 0000000000000]
sext_ln69_2         (sext             ) [ 0000000000000]
x_dir               (add              ) [ 0011111111100]
Gy_load             (load             ) [ 0000000000000]
sext_ln70           (sext             ) [ 0000000000000]
mul_ln70            (mul              ) [ 0000000000000]
sext_ln70_1         (sext             ) [ 0000000000000]
y_dir               (add              ) [ 0011111111100]
br_ln67             (br               ) [ 0011111111100]
write_ln91          (write            ) [ 0000000000000]
br_ln94             (br               ) [ 0000000000000]
empty_13            (specregionend    ) [ 0000000000000]
store_ln31          (store            ) [ 0000000000000]
store_ln31          (store            ) [ 0000000000000]
store_ln31          (store            ) [ 0000000000000]
store_ln31          (store            ) [ 0000000000000]
store_ln31          (store            ) [ 0000000000000]
store_ln31          (store            ) [ 0000000000000]
store_ln31          (store            ) [ 0000000000000]
store_ln31          (store            ) [ 0000000000000]
store_ln31          (store            ) [ 0000000000000]
store_ln31          (store            ) [ 0000000000000]
store_ln31          (store            ) [ 0000000000000]
store_ln31          (store            ) [ 0000000000000]
store_ln31          (store            ) [ 0000000000000]
store_ln31          (store            ) [ 0000000000000]
br_ln31             (br               ) [ 0011111111100]
write_ln59          (write            ) [ 0000000000000]
br_ln61             (br               ) [ 0000000000000]
i_1                 (phi              ) [ 0000000000010]
icmp_ln101          (icmp             ) [ 0000000000011]
empty_14            (speclooptripcount) [ 0000000000000]
i                   (add              ) [ 0010000000011]
br_ln101            (br               ) [ 0000000000000]
tmp_dest_V_load     (load             ) [ 0000000000001]
tmp_keep_V_load     (load             ) [ 0000000000001]
tmp_strb_V_load     (load             ) [ 0000000000001]
tmp_user_V_load     (load             ) [ 0000000000001]
tmp_id_V_load       (load             ) [ 0000000000001]
tmp_last_V          (icmp             ) [ 0000000000001]
ret_ln119           (ret              ) [ 0000000000000]
write_ln114         (write            ) [ 0000000000000]
br_ln101            (br               ) [ 0010000000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUT_IMAGE_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_IMAGE_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="INPUT_IMAGE_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_IMAGE_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="INPUT_IMAGE_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_IMAGE_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="INPUT_IMAGE_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_IMAGE_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="INPUT_IMAGE_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_IMAGE_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="INPUT_IMAGE_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_IMAGE_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="INPUT_IMAGE_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_IMAGE_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="OUTPUT_IMAGE_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_IMAGE_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OUTPUT_IMAGE_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_IMAGE_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OUTPUT_IMAGE_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_IMAGE_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="OUTPUT_IMAGE_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_IMAGE_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="OUTPUT_IMAGE_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_IMAGE_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="OUTPUT_IMAGE_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_IMAGE_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="OUTPUT_IMAGE_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_IMAGE_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="Gx">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Gx"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="Gy">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Gy"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_filter_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.9i8.i4"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_dest_V_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_dest_V/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_keep_V_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_keep_V/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_strb_V_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_strb_V/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_user_V_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_user_V/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_id_V_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_id_V/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="window_val_2_2_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_2_2_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="window_val_2_2_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_2_2_2/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="window_val_0_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_0_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="window_val_2_2_3_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_2_2_3/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="window_val_1_0_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_1_0/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="window_val_1_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_1_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="window_val_2_2_4_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_2_2_4/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="window_val_2_0_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_2_0/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="window_val_2_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_2_1/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="pixelbuffer_val_1_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixelbuffer_val_1/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="pixelbuffer_val_2_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixelbuffer_val_2/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="empty_9_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="24" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="0" index="3" bw="1" slack="0"/>
<pin id="231" dir="0" index="4" bw="2" slack="0"/>
<pin id="232" dir="0" index="5" bw="1" slack="0"/>
<pin id="233" dir="0" index="6" bw="5" slack="0"/>
<pin id="234" dir="0" index="7" bw="6" slack="0"/>
<pin id="235" dir="1" index="8" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_9/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_write_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="0" index="3" bw="1" slack="0"/>
<pin id="249" dir="0" index="4" bw="2" slack="0"/>
<pin id="250" dir="0" index="5" bw="1" slack="0"/>
<pin id="251" dir="0" index="6" bw="5" slack="0"/>
<pin id="252" dir="0" index="7" bw="6" slack="0"/>
<pin id="253" dir="0" index="8" bw="8" slack="0"/>
<pin id="254" dir="0" index="9" bw="1" slack="0"/>
<pin id="255" dir="0" index="10" bw="1" slack="0"/>
<pin id="256" dir="0" index="11" bw="2" slack="0"/>
<pin id="257" dir="0" index="12" bw="1" slack="0"/>
<pin id="258" dir="0" index="13" bw="5" slack="0"/>
<pin id="259" dir="0" index="14" bw="6" slack="0"/>
<pin id="260" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/5 write_ln91/6 write_ln114/11 "/>
</bind>
</comp>

<comp id="271" class="1004" name="pixelbuffer_val_1_a_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="11" slack="0"/>
<pin id="275" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pixelbuffer_val_1_a/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="0"/>
<pin id="280" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="window_val_0_2/4 store_ln729/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="pixelbuffer_val_2_a_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="11" slack="0"/>
<pin id="287" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pixelbuffer_val_2_a/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="10" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="0"/>
<pin id="292" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="window_val_1_2/4 store_ln765/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="Gx_addr_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="5" slack="0"/>
<pin id="300" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Gx_addr/7 "/>
</bind>
</comp>

<comp id="303" class="1004" name="Gy_addr_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="5" slack="0"/>
<pin id="307" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Gy_addr/7 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Gx_load/7 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Gy_load/7 "/>
</bind>
</comp>

<comp id="322" class="1005" name="i_0_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="1"/>
<pin id="324" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="i_0_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="4" slack="0"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="333" class="1005" name="counter_0_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="21" slack="1"/>
<pin id="335" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="counter_0 (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="counter_0_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="21" slack="0"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="counter_0/2 "/>
</bind>
</comp>

<comp id="345" class="1005" name="counter_1_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="21" slack="1"/>
<pin id="347" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="counter_1 (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="counter_1_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="21" slack="1"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="21" slack="0"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="counter_1/3 "/>
</bind>
</comp>

<comp id="356" class="1005" name="row_assign_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="1"/>
<pin id="358" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="row_assign (phireg) "/>
</bind>
</comp>

<comp id="360" class="1004" name="row_assign_phi_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="1"/>
<pin id="362" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="8" slack="0"/>
<pin id="364" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_assign/3 "/>
</bind>
</comp>

<comp id="367" class="1005" name="col_assign_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="11" slack="1"/>
<pin id="369" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="col_assign (phireg) "/>
</bind>
</comp>

<comp id="371" class="1004" name="col_assign_phi_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="1"/>
<pin id="373" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="11" slack="0"/>
<pin id="375" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_assign/4 "/>
</bind>
</comp>

<comp id="379" class="1005" name="counter_2_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="21" slack="1"/>
<pin id="381" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="counter_2 (phireg) "/>
</bind>
</comp>

<comp id="382" class="1004" name="counter_2_phi_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="21" slack="1"/>
<pin id="384" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="21" slack="1"/>
<pin id="386" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="4" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="counter_2/4 "/>
</bind>
</comp>

<comp id="390" class="1005" name="colOffset_0_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="3" slack="1"/>
<pin id="392" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="colOffset_0 (phireg) "/>
</bind>
</comp>

<comp id="394" class="1004" name="colOffset_0_phi_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="3" slack="0"/>
<pin id="396" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="1" slack="1"/>
<pin id="398" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="colOffset_0/6 "/>
</bind>
</comp>

<comp id="401" class="1005" name="x_dir_0_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_dir_0 (phireg) "/>
</bind>
</comp>

<comp id="405" class="1004" name="x_dir_0_phi_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="408" dir="0" index="2" bw="1" slack="1"/>
<pin id="409" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="410" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_dir_0/6 "/>
</bind>
</comp>

<comp id="413" class="1005" name="y_dir_0_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="1"/>
<pin id="415" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_dir_0 (phireg) "/>
</bind>
</comp>

<comp id="417" class="1004" name="y_dir_0_phi_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="420" dir="0" index="2" bw="1" slack="1"/>
<pin id="421" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_dir_0/6 "/>
</bind>
</comp>

<comp id="425" class="1005" name="rowOffset_0_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="3" slack="1"/>
<pin id="427" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="rowOffset_0 (phireg) "/>
</bind>
</comp>

<comp id="429" class="1004" name="rowOffset_0_phi_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="3" slack="0"/>
<pin id="431" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="1" slack="1"/>
<pin id="433" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rowOffset_0/7 "/>
</bind>
</comp>

<comp id="436" class="1005" name="x_dir_1_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_dir_1 (phireg) "/>
</bind>
</comp>

<comp id="440" class="1004" name="x_dir_1_phi_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="443" dir="0" index="2" bw="32" slack="1"/>
<pin id="444" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="445" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_dir_1/7 "/>
</bind>
</comp>

<comp id="448" class="1005" name="y_dir_1_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_dir_1 (phireg) "/>
</bind>
</comp>

<comp id="452" class="1004" name="y_dir_1_phi_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="455" dir="0" index="2" bw="32" slack="1"/>
<pin id="456" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="457" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_dir_1/7 "/>
</bind>
</comp>

<comp id="460" class="1005" name="i_1_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="11" slack="1"/>
<pin id="462" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="464" class="1004" name="i_1_phi_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="11" slack="0"/>
<pin id="466" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="467" dir="0" index="2" bw="1" slack="1"/>
<pin id="468" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="469" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/11 "/>
</bind>
</comp>

<comp id="471" class="1004" name="icmp_ln29_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="4" slack="0"/>
<pin id="473" dir="0" index="1" bw="4" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="i_2_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="4" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="counter_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="21" slack="0"/>
<pin id="485" dir="0" index="1" bw="19" slack="0"/>
<pin id="486" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="counter/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="icmp_ln41_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="4" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="icmp_ln30_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="0"/>
<pin id="497" dir="0" index="1" bw="8" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="k_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="add_ln34_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="12" slack="0"/>
<pin id="509" dir="0" index="1" bw="21" slack="0"/>
<pin id="510" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="icmp_ln41_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="0"/>
<pin id="515" dir="0" index="1" bw="3" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41_1/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="trunc_ln274_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="0"/>
<pin id="521" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln274/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="icmp_ln274_2_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="2" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln274_2/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="icmp_ln274_3_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="2" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln274_3/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="icmp_ln31_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="11" slack="0"/>
<pin id="537" dir="0" index="1" bw="11" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="j_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="11" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln729_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="11" slack="0"/>
<pin id="549" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln729/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="icmp_ln41_2_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="11" slack="0"/>
<pin id="555" dir="0" index="1" bw="3" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41_2/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="and_ln41_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="1"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln41/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="and_ln41_1_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="2"/>
<pin id="567" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln41_1/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="window_val_2_2_1_l_load_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="4"/>
<pin id="571" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_2_2_1_l/5 "/>
</bind>
</comp>

<comp id="572" class="1004" name="window_val_2_2_2_l_load_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="4"/>
<pin id="574" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_2_2_2_l/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="window_val_0_1_loa_load_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="4"/>
<pin id="577" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_0_1_loa/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="window_val_2_2_3_l_load_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="8" slack="4"/>
<pin id="580" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_2_2_3_l/5 "/>
</bind>
</comp>

<comp id="581" class="1004" name="window_val_1_0_loa_load_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="4"/>
<pin id="583" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_1_0_loa/5 "/>
</bind>
</comp>

<comp id="584" class="1004" name="window_val_1_1_loa_load_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="4"/>
<pin id="586" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_1_1_loa/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="window_val_2_2_4_l_load_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="4"/>
<pin id="589" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_2_2_4_l/5 "/>
</bind>
</comp>

<comp id="590" class="1004" name="window_val_2_0_loa_load_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="4"/>
<pin id="592" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_2_0_loa/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="window_val_2_1_loa_load_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="8" slack="4"/>
<pin id="595" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_val_2_1_loa/5 "/>
</bind>
</comp>

<comp id="596" class="1004" name="add_ln34_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="21" slack="1"/>
<pin id="599" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/5 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_data_V_1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="24" slack="0"/>
<pin id="604" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/5 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_keep_V_3_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="24" slack="0"/>
<pin id="609" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V_3/5 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_strb_V_3_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="24" slack="0"/>
<pin id="614" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V_3/5 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_user_V_3_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="24" slack="0"/>
<pin id="619" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V_3/5 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_id_V_3_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="24" slack="0"/>
<pin id="624" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V_3/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_dest_V_3_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="24" slack="0"/>
<pin id="629" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V_3/5 "/>
</bind>
</comp>

<comp id="632" class="1004" name="trunc_ln274_1_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="11" slack="1"/>
<pin id="634" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln274_1/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="icmp_ln43_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="21" slack="0"/>
<pin id="638" dir="0" index="1" bw="13" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="window_val_2_1_1_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="8" slack="0"/>
<pin id="645" dir="0" index="2" bw="8" slack="0"/>
<pin id="646" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_2_1_1/5 "/>
</bind>
</comp>

<comp id="650" class="1004" name="window_val_2_0_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="8" slack="0"/>
<pin id="653" dir="0" index="2" bw="8" slack="0"/>
<pin id="654" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_2_0_1/5 "/>
</bind>
</comp>

<comp id="658" class="1004" name="window_val_2_2_13_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="8" slack="0"/>
<pin id="661" dir="0" index="2" bw="8" slack="0"/>
<pin id="662" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_2_2_13/5 "/>
</bind>
</comp>

<comp id="666" class="1004" name="window_val_1_2_1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="8" slack="0"/>
<pin id="669" dir="0" index="2" bw="8" slack="0"/>
<pin id="670" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_1_2_1/5 "/>
</bind>
</comp>

<comp id="674" class="1004" name="window_val_1_0_1_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="8" slack="0"/>
<pin id="677" dir="0" index="2" bw="8" slack="0"/>
<pin id="678" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_1_0_1/5 "/>
</bind>
</comp>

<comp id="682" class="1004" name="window_val_2_2_17_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="8" slack="0"/>
<pin id="685" dir="0" index="2" bw="8" slack="0"/>
<pin id="686" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_2_2_17/5 "/>
</bind>
</comp>

<comp id="690" class="1004" name="window_val_0_2_1_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="8" slack="0"/>
<pin id="693" dir="0" index="2" bw="8" slack="0"/>
<pin id="694" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_0_2_1/5 "/>
</bind>
</comp>

<comp id="698" class="1004" name="window_val_0_0_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="8" slack="0"/>
<pin id="701" dir="0" index="2" bw="8" slack="0"/>
<pin id="702" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_0_0/5 "/>
</bind>
</comp>

<comp id="706" class="1004" name="window_val_2_2_27_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="8" slack="0"/>
<pin id="709" dir="0" index="2" bw="8" slack="0"/>
<pin id="710" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_2_2_27/5 "/>
</bind>
</comp>

<comp id="714" class="1004" name="icmp_ln274_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="2" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln274/5 "/>
</bind>
</comp>

<comp id="720" class="1004" name="window_val_2_1_3_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="8" slack="0"/>
<pin id="723" dir="0" index="2" bw="8" slack="0"/>
<pin id="724" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_2_1_3/5 "/>
</bind>
</comp>

<comp id="728" class="1004" name="icmp_ln274_1_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="2" slack="0"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln274_1/5 "/>
</bind>
</comp>

<comp id="734" class="1004" name="window_val_2_1_4_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="8" slack="0"/>
<pin id="737" dir="0" index="2" bw="8" slack="0"/>
<pin id="738" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_2_1_4/5 "/>
</bind>
</comp>

<comp id="742" class="1004" name="window_val_2_2_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="8" slack="0"/>
<pin id="745" dir="0" index="2" bw="8" slack="0"/>
<pin id="746" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_2_2/5 "/>
</bind>
</comp>

<comp id="750" class="1004" name="window_val_2_2_33_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="8" slack="0"/>
<pin id="753" dir="0" index="2" bw="8" slack="0"/>
<pin id="754" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_2_2_33/5 "/>
</bind>
</comp>

<comp id="758" class="1004" name="window_val_2_2_34_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="8" slack="0"/>
<pin id="761" dir="0" index="2" bw="8" slack="0"/>
<pin id="762" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_2_2_34/5 "/>
</bind>
</comp>

<comp id="766" class="1004" name="window_val_0_1_2_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="8" slack="0"/>
<pin id="769" dir="0" index="2" bw="8" slack="0"/>
<pin id="770" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_0_1_2/5 "/>
</bind>
</comp>

<comp id="774" class="1004" name="window_val_0_1_3_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="8" slack="0"/>
<pin id="777" dir="0" index="2" bw="8" slack="0"/>
<pin id="778" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_0_1_3/5 "/>
</bind>
</comp>

<comp id="782" class="1004" name="window_val_2_2_35_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="8" slack="0"/>
<pin id="785" dir="0" index="2" bw="8" slack="0"/>
<pin id="786" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_2_2_35/5 "/>
</bind>
</comp>

<comp id="790" class="1004" name="window_val_2_2_36_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="8" slack="0"/>
<pin id="793" dir="0" index="2" bw="8" slack="0"/>
<pin id="794" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_2_2_36/5 "/>
</bind>
</comp>

<comp id="798" class="1004" name="window_val_2_2_37_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="8" slack="0"/>
<pin id="801" dir="0" index="2" bw="8" slack="0"/>
<pin id="802" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_2_2_37/5 "/>
</bind>
</comp>

<comp id="806" class="1004" name="window_val_1_1_2_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="0"/>
<pin id="808" dir="0" index="1" bw="8" slack="0"/>
<pin id="809" dir="0" index="2" bw="8" slack="0"/>
<pin id="810" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_1_1_2/5 "/>
</bind>
</comp>

<comp id="814" class="1004" name="window_val_1_1_3_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="8" slack="0"/>
<pin id="817" dir="0" index="2" bw="8" slack="0"/>
<pin id="818" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_1_1_3/5 "/>
</bind>
</comp>

<comp id="822" class="1004" name="window_val_2_2_38_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="0" index="1" bw="8" slack="0"/>
<pin id="825" dir="0" index="2" bw="8" slack="0"/>
<pin id="826" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_2_2_38/5 "/>
</bind>
</comp>

<comp id="830" class="1004" name="window_val_2_2_39_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="0"/>
<pin id="832" dir="0" index="1" bw="8" slack="0"/>
<pin id="833" dir="0" index="2" bw="8" slack="0"/>
<pin id="834" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_2_2_39/5 "/>
</bind>
</comp>

<comp id="838" class="1004" name="window_val_2_2_40_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="0"/>
<pin id="840" dir="0" index="1" bw="8" slack="0"/>
<pin id="841" dir="0" index="2" bw="8" slack="0"/>
<pin id="842" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_2_2_40/5 "/>
</bind>
</comp>

<comp id="846" class="1004" name="window_val_2_1_5_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="2"/>
<pin id="848" dir="0" index="1" bw="8" slack="0"/>
<pin id="849" dir="0" index="2" bw="8" slack="0"/>
<pin id="850" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_2_1_5/5 "/>
</bind>
</comp>

<comp id="853" class="1004" name="window_val_2_1_6_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="2"/>
<pin id="855" dir="0" index="1" bw="8" slack="0"/>
<pin id="856" dir="0" index="2" bw="8" slack="0"/>
<pin id="857" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_2_1_6/5 "/>
</bind>
</comp>

<comp id="860" class="1004" name="window_val_2_2_41_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="2"/>
<pin id="862" dir="0" index="1" bw="8" slack="0"/>
<pin id="863" dir="0" index="2" bw="8" slack="0"/>
<pin id="864" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_2_2_41/5 "/>
</bind>
</comp>

<comp id="867" class="1004" name="window_val_2_2_42_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="2"/>
<pin id="869" dir="0" index="1" bw="8" slack="0"/>
<pin id="870" dir="0" index="2" bw="8" slack="0"/>
<pin id="871" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_2_2_42/5 "/>
</bind>
</comp>

<comp id="874" class="1004" name="window_val_2_2_43_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="2"/>
<pin id="876" dir="0" index="1" bw="8" slack="0"/>
<pin id="877" dir="0" index="2" bw="8" slack="0"/>
<pin id="878" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_2_2_43/5 "/>
</bind>
</comp>

<comp id="881" class="1004" name="window_val_2_2_44_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="2"/>
<pin id="883" dir="0" index="1" bw="8" slack="0"/>
<pin id="884" dir="0" index="2" bw="8" slack="0"/>
<pin id="885" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_2_2_44/5 "/>
</bind>
</comp>

<comp id="888" class="1004" name="window_val_1_1_4_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="2"/>
<pin id="890" dir="0" index="1" bw="8" slack="0"/>
<pin id="891" dir="0" index="2" bw="8" slack="0"/>
<pin id="892" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_1_1_4/5 "/>
</bind>
</comp>

<comp id="895" class="1004" name="window_val_1_1_5_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="2"/>
<pin id="897" dir="0" index="1" bw="8" slack="0"/>
<pin id="898" dir="0" index="2" bw="8" slack="0"/>
<pin id="899" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_1_1_5/5 "/>
</bind>
</comp>

<comp id="902" class="1004" name="window_val_2_2_45_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="2"/>
<pin id="904" dir="0" index="1" bw="8" slack="0"/>
<pin id="905" dir="0" index="2" bw="8" slack="0"/>
<pin id="906" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_2_2_45/5 "/>
</bind>
</comp>

<comp id="909" class="1004" name="window_val_2_2_46_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="2"/>
<pin id="911" dir="0" index="1" bw="8" slack="0"/>
<pin id="912" dir="0" index="2" bw="8" slack="0"/>
<pin id="913" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_2_2_46/5 "/>
</bind>
</comp>

<comp id="916" class="1004" name="window_val_2_2_47_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="2"/>
<pin id="918" dir="0" index="1" bw="8" slack="0"/>
<pin id="919" dir="0" index="2" bw="8" slack="0"/>
<pin id="920" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_2_2_47/5 "/>
</bind>
</comp>

<comp id="923" class="1004" name="window_val_2_2_48_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="2"/>
<pin id="925" dir="0" index="1" bw="8" slack="0"/>
<pin id="926" dir="0" index="2" bw="8" slack="0"/>
<pin id="927" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_2_2_48/5 "/>
</bind>
</comp>

<comp id="930" class="1004" name="window_val_0_1_4_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="2"/>
<pin id="932" dir="0" index="1" bw="8" slack="0"/>
<pin id="933" dir="0" index="2" bw="8" slack="0"/>
<pin id="934" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_0_1_4/5 "/>
</bind>
</comp>

<comp id="937" class="1004" name="window_val_2_2_49_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="2"/>
<pin id="939" dir="0" index="1" bw="8" slack="0"/>
<pin id="940" dir="0" index="2" bw="8" slack="0"/>
<pin id="941" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_2_2_49/5 "/>
</bind>
</comp>

<comp id="944" class="1004" name="window_val_2_2_50_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="2"/>
<pin id="946" dir="0" index="1" bw="8" slack="0"/>
<pin id="947" dir="0" index="2" bw="8" slack="0"/>
<pin id="948" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_2_2_50/5 "/>
</bind>
</comp>

<comp id="951" class="1004" name="window_val_2_1_7_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="1"/>
<pin id="953" dir="0" index="1" bw="8" slack="0"/>
<pin id="954" dir="0" index="2" bw="8" slack="0"/>
<pin id="955" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_2_1_7/5 "/>
</bind>
</comp>

<comp id="958" class="1004" name="select_ln41_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="1" slack="1"/>
<pin id="960" dir="0" index="1" bw="8" slack="0"/>
<pin id="961" dir="0" index="2" bw="8" slack="0"/>
<pin id="962" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41/5 "/>
</bind>
</comp>

<comp id="965" class="1004" name="window_val_2_2_51_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="1"/>
<pin id="967" dir="0" index="1" bw="8" slack="0"/>
<pin id="968" dir="0" index="2" bw="8" slack="0"/>
<pin id="969" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_2_2_51/5 "/>
</bind>
</comp>

<comp id="972" class="1004" name="select_ln41_2_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="1"/>
<pin id="974" dir="0" index="1" bw="8" slack="0"/>
<pin id="975" dir="0" index="2" bw="8" slack="0"/>
<pin id="976" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41_2/5 "/>
</bind>
</comp>

<comp id="979" class="1004" name="select_ln41_3_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="1"/>
<pin id="981" dir="0" index="1" bw="8" slack="0"/>
<pin id="982" dir="0" index="2" bw="8" slack="0"/>
<pin id="983" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41_3/5 "/>
</bind>
</comp>

<comp id="986" class="1004" name="window_val_2_2_52_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="1" slack="1"/>
<pin id="988" dir="0" index="1" bw="8" slack="0"/>
<pin id="989" dir="0" index="2" bw="8" slack="0"/>
<pin id="990" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_2_2_52/5 "/>
</bind>
</comp>

<comp id="993" class="1004" name="select_ln41_5_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="1"/>
<pin id="995" dir="0" index="1" bw="8" slack="0"/>
<pin id="996" dir="0" index="2" bw="8" slack="0"/>
<pin id="997" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41_5/5 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="select_ln41_6_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="1" slack="1"/>
<pin id="1002" dir="0" index="1" bw="8" slack="0"/>
<pin id="1003" dir="0" index="2" bw="8" slack="0"/>
<pin id="1004" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41_6/5 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="window_val_2_2_53_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1" slack="1"/>
<pin id="1009" dir="0" index="1" bw="8" slack="0"/>
<pin id="1010" dir="0" index="2" bw="8" slack="0"/>
<pin id="1011" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_val_2_2_53/5 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="icmp_ln52_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="21" slack="0"/>
<pin id="1016" dir="0" index="1" bw="12" slack="0"/>
<pin id="1017" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/5 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="icmp_ln52_1_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="21" slack="0"/>
<pin id="1022" dir="0" index="1" bw="13" slack="0"/>
<pin id="1023" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_1/5 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="and_ln52_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="0"/>
<pin id="1028" dir="0" index="1" bw="1" slack="0"/>
<pin id="1029" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52/5 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="icmp_ln61_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="21" slack="0"/>
<pin id="1034" dir="0" index="1" bw="13" slack="0"/>
<pin id="1035" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/5 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="icmp_ln66_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="3" slack="0"/>
<pin id="1040" dir="0" index="1" bw="3" slack="0"/>
<pin id="1041" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/6 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="trunc_ln68_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="3" slack="0"/>
<pin id="1046" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68/6 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="colOffset_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="0"/>
<pin id="1050" dir="0" index="1" bw="3" slack="0"/>
<pin id="1051" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="colOffset/6 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="zext_ln68_2_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="3" slack="0"/>
<pin id="1056" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_2/6 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="add_ln68_2_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="1" slack="0"/>
<pin id="1060" dir="0" index="1" bw="2" slack="0"/>
<pin id="1061" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_2/6 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="zext_ln68_1_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="2" slack="0"/>
<pin id="1066" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_1/6 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="neg_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="0"/>
<pin id="1070" dir="0" index="1" bw="32" slack="0"/>
<pin id="1071" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg/6 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="abscond_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="32" slack="0"/>
<pin id="1076" dir="0" index="1" bw="1" slack="0"/>
<pin id="1077" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond/6 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="abs_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="0"/>
<pin id="1082" dir="0" index="1" bw="32" slack="0"/>
<pin id="1083" dir="0" index="2" bw="32" slack="0"/>
<pin id="1084" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs/6 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="neg198_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="1" slack="0"/>
<pin id="1090" dir="0" index="1" bw="32" slack="0"/>
<pin id="1091" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg198/6 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="abscond199_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="32" slack="0"/>
<pin id="1096" dir="0" index="1" bw="1" slack="0"/>
<pin id="1097" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond199/6 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="abs200_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="0"/>
<pin id="1102" dir="0" index="1" bw="32" slack="0"/>
<pin id="1103" dir="0" index="2" bw="32" slack="0"/>
<pin id="1104" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs200/6 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="result_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="32" slack="0"/>
<pin id="1110" dir="0" index="1" bw="32" slack="0"/>
<pin id="1111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result/6 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="tmp_2_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="10" slack="0"/>
<pin id="1116" dir="0" index="1" bw="11" slack="2"/>
<pin id="1117" dir="0" index="2" bw="1" slack="0"/>
<pin id="1118" dir="0" index="3" bw="5" slack="0"/>
<pin id="1119" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="icmp_ln80_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="10" slack="0"/>
<pin id="1126" dir="0" index="1" bw="1" slack="0"/>
<pin id="1127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/6 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="tmp_4_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="24" slack="0"/>
<pin id="1132" dir="0" index="1" bw="32" slack="0"/>
<pin id="1133" dir="0" index="2" bw="5" slack="0"/>
<pin id="1134" dir="0" index="3" bw="6" slack="0"/>
<pin id="1135" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="icmp_ln82_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="24" slack="0"/>
<pin id="1142" dir="0" index="1" bw="1" slack="0"/>
<pin id="1143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/6 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="empty_12_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="32" slack="0"/>
<pin id="1148" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_12/6 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="xor_ln80_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="1" slack="0"/>
<pin id="1152" dir="0" index="1" bw="1" slack="0"/>
<pin id="1153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln80/6 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="select_ln80_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="1" slack="0"/>
<pin id="1158" dir="0" index="1" bw="1" slack="0"/>
<pin id="1159" dir="0" index="2" bw="1" slack="0"/>
<pin id="1160" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80/6 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="or_ln80_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="0"/>
<pin id="1166" dir="0" index="1" bw="1" slack="0"/>
<pin id="1167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln80/6 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="tmp_data_V_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="0"/>
<pin id="1172" dir="0" index="1" bw="8" slack="0"/>
<pin id="1173" dir="0" index="2" bw="8" slack="0"/>
<pin id="1174" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_V/6 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="icmp_ln67_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="3" slack="0"/>
<pin id="1181" dir="0" index="1" bw="3" slack="0"/>
<pin id="1182" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/7 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="trunc_ln68_1_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="3" slack="0"/>
<pin id="1187" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68_1/7 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="rowOffset_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="0"/>
<pin id="1191" dir="0" index="1" bw="3" slack="0"/>
<pin id="1192" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rowOffset/7 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="zext_ln69_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="3" slack="0"/>
<pin id="1197" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/7 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="tmp_3_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="5" slack="0"/>
<pin id="1201" dir="0" index="1" bw="3" slack="0"/>
<pin id="1202" dir="0" index="2" bw="1" slack="0"/>
<pin id="1203" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="sub_ln69_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="5" slack="0"/>
<pin id="1209" dir="0" index="1" bw="3" slack="0"/>
<pin id="1210" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln69/7 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="add_ln69_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="3" slack="1"/>
<pin id="1215" dir="0" index="1" bw="5" slack="0"/>
<pin id="1216" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/7 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="sext_ln69_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="5" slack="0"/>
<pin id="1220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69/7 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="add_ln493_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="1" slack="0"/>
<pin id="1226" dir="0" index="1" bw="2" slack="0"/>
<pin id="1227" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln493/7 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="zext_ln68_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="2" slack="0"/>
<pin id="1232" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/7 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="shl_ln_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="4" slack="0"/>
<pin id="1236" dir="0" index="1" bw="2" slack="0"/>
<pin id="1237" dir="0" index="2" bw="1" slack="0"/>
<pin id="1238" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="sub_ln68_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="4" slack="0"/>
<pin id="1244" dir="0" index="1" bw="2" slack="0"/>
<pin id="1245" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68/7 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="add_ln68_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="4" slack="0"/>
<pin id="1250" dir="0" index="1" bw="2" slack="1"/>
<pin id="1251" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/7 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="tmp_1_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="8" slack="0"/>
<pin id="1255" dir="0" index="1" bw="8" slack="2"/>
<pin id="1256" dir="0" index="2" bw="8" slack="2"/>
<pin id="1257" dir="0" index="3" bw="8" slack="2"/>
<pin id="1258" dir="0" index="4" bw="8" slack="2"/>
<pin id="1259" dir="0" index="5" bw="8" slack="2"/>
<pin id="1260" dir="0" index="6" bw="8" slack="2"/>
<pin id="1261" dir="0" index="7" bw="8" slack="2"/>
<pin id="1262" dir="0" index="8" bw="8" slack="2"/>
<pin id="1263" dir="0" index="9" bw="8" slack="2"/>
<pin id="1264" dir="0" index="10" bw="4" slack="0"/>
<pin id="1265" dir="1" index="11" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="zext_ln69_1_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="8" slack="1"/>
<pin id="1270" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_1/8 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="sext_ln69_1_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="3" slack="0"/>
<pin id="1273" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_1/8 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="sext_ln70_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="3" slack="0"/>
<pin id="1277" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln70/8 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="store_ln31_store_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="8" slack="2"/>
<pin id="1281" dir="0" index="1" bw="8" slack="6"/>
<pin id="1282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/9 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="store_ln31_store_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="8" slack="2"/>
<pin id="1285" dir="0" index="1" bw="8" slack="6"/>
<pin id="1286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/9 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="store_ln31_store_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="8" slack="2"/>
<pin id="1289" dir="0" index="1" bw="8" slack="6"/>
<pin id="1290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/9 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="store_ln31_store_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="8" slack="2"/>
<pin id="1293" dir="0" index="1" bw="8" slack="6"/>
<pin id="1294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/9 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="store_ln31_store_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="8" slack="2"/>
<pin id="1297" dir="0" index="1" bw="8" slack="6"/>
<pin id="1298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/9 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="store_ln31_store_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="8" slack="2"/>
<pin id="1301" dir="0" index="1" bw="8" slack="6"/>
<pin id="1302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/9 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="store_ln31_store_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="8" slack="2"/>
<pin id="1305" dir="0" index="1" bw="8" slack="6"/>
<pin id="1306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/9 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="store_ln31_store_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="8" slack="2"/>
<pin id="1309" dir="0" index="1" bw="8" slack="6"/>
<pin id="1310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/9 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="store_ln31_store_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="8" slack="2"/>
<pin id="1313" dir="0" index="1" bw="8" slack="6"/>
<pin id="1314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/9 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="store_ln31_store_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="5" slack="2"/>
<pin id="1317" dir="0" index="1" bw="5" slack="6"/>
<pin id="1318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/9 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="store_ln31_store_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="2" slack="2"/>
<pin id="1321" dir="0" index="1" bw="2" slack="6"/>
<pin id="1322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/9 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="store_ln31_store_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="1" slack="2"/>
<pin id="1325" dir="0" index="1" bw="1" slack="6"/>
<pin id="1326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/9 "/>
</bind>
</comp>

<comp id="1327" class="1004" name="store_ln31_store_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="1" slack="2"/>
<pin id="1329" dir="0" index="1" bw="1" slack="6"/>
<pin id="1330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/9 "/>
</bind>
</comp>

<comp id="1331" class="1004" name="store_ln31_store_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="6" slack="2"/>
<pin id="1333" dir="0" index="1" bw="6" slack="6"/>
<pin id="1334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/9 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="icmp_ln101_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="11" slack="0"/>
<pin id="1337" dir="0" index="1" bw="11" slack="0"/>
<pin id="1338" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/11 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="i_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="11" slack="0"/>
<pin id="1343" dir="0" index="1" bw="1" slack="0"/>
<pin id="1344" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/11 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="tmp_dest_V_load_load_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="6" slack="2"/>
<pin id="1349" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_dest_V_load/11 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="tmp_keep_V_load_load_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="1" slack="2"/>
<pin id="1353" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_keep_V_load/11 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="tmp_strb_V_load_load_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="1" slack="2"/>
<pin id="1357" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_strb_V_load/11 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="tmp_user_V_load_load_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="2" slack="2"/>
<pin id="1361" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_user_V_load/11 "/>
</bind>
</comp>

<comp id="1363" class="1004" name="tmp_id_V_load_load_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="5" slack="2"/>
<pin id="1365" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_id_V_load/11 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="tmp_last_V_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="11" slack="0"/>
<pin id="1369" dir="0" index="1" bw="11" slack="0"/>
<pin id="1370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/11 "/>
</bind>
</comp>

<comp id="1374" class="1007" name="grp_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="3" slack="0"/>
<pin id="1376" dir="0" index="1" bw="8" slack="0"/>
<pin id="1377" dir="0" index="2" bw="32" slack="1"/>
<pin id="1378" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln69/8 sext_ln69_2/8 x_dir/8 "/>
</bind>
</comp>

<comp id="1382" class="1007" name="grp_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="3" slack="0"/>
<pin id="1384" dir="0" index="1" bw="8" slack="0"/>
<pin id="1385" dir="0" index="2" bw="32" slack="1"/>
<pin id="1386" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln70/8 sext_ln70_1/8 y_dir/8 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="tmp_dest_V_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="6" slack="2"/>
<pin id="1392" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="1396" class="1005" name="tmp_keep_V_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="1" slack="2"/>
<pin id="1398" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="1402" class="1005" name="tmp_strb_V_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="1" slack="2"/>
<pin id="1404" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="1408" class="1005" name="tmp_user_V_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="2" slack="2"/>
<pin id="1410" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="1414" class="1005" name="tmp_id_V_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="5" slack="2"/>
<pin id="1416" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="1420" class="1005" name="window_val_2_2_1_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="8" slack="4"/>
<pin id="1422" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="window_val_2_2_1 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="window_val_2_2_2_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="8" slack="4"/>
<pin id="1428" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="window_val_2_2_2 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="window_val_0_1_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="8" slack="4"/>
<pin id="1434" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="window_val_0_1 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="window_val_2_2_3_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="8" slack="4"/>
<pin id="1440" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="window_val_2_2_3 "/>
</bind>
</comp>

<comp id="1444" class="1005" name="window_val_1_0_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="8" slack="4"/>
<pin id="1446" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="window_val_1_0 "/>
</bind>
</comp>

<comp id="1450" class="1005" name="window_val_1_1_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="8" slack="4"/>
<pin id="1452" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="window_val_1_1 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="window_val_2_2_4_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="8" slack="4"/>
<pin id="1458" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="window_val_2_2_4 "/>
</bind>
</comp>

<comp id="1462" class="1005" name="window_val_2_0_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="8" slack="4"/>
<pin id="1464" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="window_val_2_0 "/>
</bind>
</comp>

<comp id="1468" class="1005" name="window_val_2_1_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="8" slack="4"/>
<pin id="1470" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="window_val_2_1 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="i_2_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="4" slack="0"/>
<pin id="1479" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="counter_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="21" slack="0"/>
<pin id="1484" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="counter "/>
</bind>
</comp>

<comp id="1487" class="1005" name="icmp_ln41_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="1" slack="2"/>
<pin id="1489" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="1495" class="1005" name="k_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="8" slack="0"/>
<pin id="1497" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="1500" class="1005" name="add_ln34_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="21" slack="0"/>
<pin id="1502" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

<comp id="1505" class="1005" name="icmp_ln41_1_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="1" slack="1"/>
<pin id="1507" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln41_1 "/>
</bind>
</comp>

<comp id="1510" class="1005" name="icmp_ln274_2_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="1" slack="2"/>
<pin id="1512" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln274_2 "/>
</bind>
</comp>

<comp id="1520" class="1005" name="icmp_ln274_3_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="1" slack="2"/>
<pin id="1522" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln274_3 "/>
</bind>
</comp>

<comp id="1536" class="1005" name="j_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="11" slack="0"/>
<pin id="1538" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1541" class="1005" name="pixelbuffer_val_1_a_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="10" slack="1"/>
<pin id="1543" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="pixelbuffer_val_1_a "/>
</bind>
</comp>

<comp id="1546" class="1005" name="pixelbuffer_val_2_a_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="10" slack="1"/>
<pin id="1548" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="pixelbuffer_val_2_a "/>
</bind>
</comp>

<comp id="1551" class="1005" name="and_ln41_1_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="1" slack="1"/>
<pin id="1553" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln41_1 "/>
</bind>
</comp>

<comp id="1564" class="1005" name="add_ln34_1_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="21" slack="1"/>
<pin id="1566" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_1 "/>
</bind>
</comp>

<comp id="1569" class="1005" name="tmp_keep_V_3_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="1" slack="1"/>
<pin id="1571" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_3 "/>
</bind>
</comp>

<comp id="1575" class="1005" name="tmp_strb_V_3_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="1" slack="1"/>
<pin id="1577" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V_3 "/>
</bind>
</comp>

<comp id="1581" class="1005" name="tmp_user_V_3_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="2" slack="1"/>
<pin id="1583" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_3 "/>
</bind>
</comp>

<comp id="1587" class="1005" name="tmp_id_V_3_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="5" slack="1"/>
<pin id="1589" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V_3 "/>
</bind>
</comp>

<comp id="1593" class="1005" name="tmp_dest_V_3_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="6" slack="1"/>
<pin id="1595" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V_3 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="window_val_2_1_7_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="8" slack="2"/>
<pin id="1601" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="window_val_2_1_7 "/>
</bind>
</comp>

<comp id="1605" class="1005" name="select_ln41_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="8" slack="2"/>
<pin id="1607" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="select_ln41 "/>
</bind>
</comp>

<comp id="1611" class="1005" name="window_val_2_2_51_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="8" slack="2"/>
<pin id="1613" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="window_val_2_2_51 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="select_ln41_2_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="8" slack="2"/>
<pin id="1619" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="select_ln41_2 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="select_ln41_3_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="8" slack="2"/>
<pin id="1625" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="select_ln41_3 "/>
</bind>
</comp>

<comp id="1629" class="1005" name="window_val_2_2_52_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="8" slack="2"/>
<pin id="1631" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="window_val_2_2_52 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="select_ln41_5_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="8" slack="2"/>
<pin id="1637" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="select_ln41_5 "/>
</bind>
</comp>

<comp id="1641" class="1005" name="select_ln41_6_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="8" slack="2"/>
<pin id="1643" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="select_ln41_6 "/>
</bind>
</comp>

<comp id="1647" class="1005" name="window_val_2_2_53_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="8" slack="2"/>
<pin id="1649" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="window_val_2_2_53 "/>
</bind>
</comp>

<comp id="1653" class="1005" name="and_ln52_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="1" slack="2"/>
<pin id="1655" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln52 "/>
</bind>
</comp>

<comp id="1657" class="1005" name="icmp_ln61_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="1" slack="2"/>
<pin id="1659" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln61 "/>
</bind>
</comp>

<comp id="1664" class="1005" name="colOffset_reg_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="3" slack="0"/>
<pin id="1666" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="colOffset "/>
</bind>
</comp>

<comp id="1669" class="1005" name="zext_ln68_2_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="5" slack="1"/>
<pin id="1671" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln68_2 "/>
</bind>
</comp>

<comp id="1674" class="1005" name="zext_ln68_1_reg_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="4" slack="1"/>
<pin id="1676" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln68_1 "/>
</bind>
</comp>

<comp id="1679" class="1005" name="tmp_data_V_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="8" slack="1"/>
<pin id="1681" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="1687" class="1005" name="rowOffset_reg_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="3" slack="0"/>
<pin id="1689" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="rowOffset "/>
</bind>
</comp>

<comp id="1692" class="1005" name="Gx_addr_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="4" slack="1"/>
<pin id="1694" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Gx_addr "/>
</bind>
</comp>

<comp id="1697" class="1005" name="Gy_addr_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="4" slack="1"/>
<pin id="1699" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Gy_addr "/>
</bind>
</comp>

<comp id="1702" class="1005" name="tmp_1_reg_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="8" slack="1"/>
<pin id="1704" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1707" class="1005" name="x_dir_reg_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="32" slack="1"/>
<pin id="1709" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_dir "/>
</bind>
</comp>

<comp id="1712" class="1005" name="y_dir_reg_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="32" slack="1"/>
<pin id="1714" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_dir "/>
</bind>
</comp>

<comp id="1720" class="1005" name="i_reg_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="11" slack="0"/>
<pin id="1722" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1725" class="1005" name="tmp_dest_V_load_reg_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="6" slack="1"/>
<pin id="1727" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V_load "/>
</bind>
</comp>

<comp id="1730" class="1005" name="tmp_keep_V_load_reg_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="1" slack="1"/>
<pin id="1732" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_load "/>
</bind>
</comp>

<comp id="1735" class="1005" name="tmp_strb_V_load_reg_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="1" slack="1"/>
<pin id="1737" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V_load "/>
</bind>
</comp>

<comp id="1740" class="1005" name="tmp_user_V_load_reg_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="2" slack="1"/>
<pin id="1742" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_load "/>
</bind>
</comp>

<comp id="1745" class="1005" name="tmp_id_V_load_reg_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="5" slack="1"/>
<pin id="1747" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V_load "/>
</bind>
</comp>

<comp id="1750" class="1005" name="tmp_last_V_reg_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="1" slack="1"/>
<pin id="1752" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="165"><net_src comp="32" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="32" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="32" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="32" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="32" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="32" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="32" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="40" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="236"><net_src comp="114" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="0" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="2" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="239"><net_src comp="4" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="240"><net_src comp="6" pin="0"/><net_sink comp="226" pin=4"/></net>

<net id="241"><net_src comp="8" pin="0"/><net_sink comp="226" pin=5"/></net>

<net id="242"><net_src comp="10" pin="0"/><net_sink comp="226" pin=6"/></net>

<net id="243"><net_src comp="12" pin="0"/><net_sink comp="226" pin=7"/></net>

<net id="261"><net_src comp="122" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="262"><net_src comp="14" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="263"><net_src comp="16" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="264"><net_src comp="18" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="265"><net_src comp="20" pin="0"/><net_sink comp="244" pin=4"/></net>

<net id="266"><net_src comp="22" pin="0"/><net_sink comp="244" pin=5"/></net>

<net id="267"><net_src comp="24" pin="0"/><net_sink comp="244" pin=6"/></net>

<net id="268"><net_src comp="26" pin="0"/><net_sink comp="244" pin=7"/></net>

<net id="269"><net_src comp="80" pin="0"/><net_sink comp="244" pin=8"/></net>

<net id="270"><net_src comp="124" pin="0"/><net_sink comp="244" pin=12"/></net>

<net id="276"><net_src comp="104" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="271" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="104" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="283" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="289" pin="3"/><net_sink comp="277" pin=1"/></net>

<net id="301"><net_src comp="28" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="104" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="30" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="104" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="296" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="303" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="66" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="68" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="337" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="354"><net_src comp="333" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="348" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="359"><net_src comp="80" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="366"><net_src comp="356" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="96" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="377"><net_src comp="367" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="371" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="388"><net_src comp="345" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="382" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="393"><net_src comp="126" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="400"><net_src comp="390" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="404"><net_src comp="44" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="411"><net_src comp="401" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="412"><net_src comp="405" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="416"><net_src comp="44" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="423"><net_src comp="413" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="424"><net_src comp="417" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="428"><net_src comp="126" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="435"><net_src comp="425" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="439"><net_src comp="436" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="446"><net_src comp="401" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="447"><net_src comp="440" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="451"><net_src comp="448" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="458"><net_src comp="413" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="459"><net_src comp="452" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="463"><net_src comp="96" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="470"><net_src comp="460" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="475"><net_src comp="326" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="70" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="326" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="76" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="337" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="78" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="326" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="66" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="360" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="82" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="360" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="86" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="88" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="348" pin="4"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="360" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="90" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="522"><net_src comp="360" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="519" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="92" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="519" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="94" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="371" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="98" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="371" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="102" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="371" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="557"><net_src comp="371" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="106" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="553" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="568"><net_src comp="559" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="600"><net_src comp="112" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="379" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="605"><net_src comp="226" pin="8"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="610"><net_src comp="226" pin="8"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="244" pin=9"/></net>

<net id="615"><net_src comp="226" pin="8"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="244" pin=10"/></net>

<net id="620"><net_src comp="226" pin="8"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="244" pin=11"/></net>

<net id="625"><net_src comp="226" pin="8"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="244" pin=13"/></net>

<net id="630"><net_src comp="226" pin="8"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="244" pin=14"/></net>

<net id="635"><net_src comp="367" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="640"><net_src comp="596" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="116" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="647"><net_src comp="636" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="602" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="649"><net_src comp="593" pin="1"/><net_sink comp="642" pin=2"/></net>

<net id="655"><net_src comp="636" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="593" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="590" pin="1"/><net_sink comp="650" pin=2"/></net>

<net id="663"><net_src comp="636" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="590" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="587" pin="1"/><net_sink comp="658" pin=2"/></net>

<net id="671"><net_src comp="636" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="289" pin="3"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="584" pin="1"/><net_sink comp="666" pin=2"/></net>

<net id="679"><net_src comp="636" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="584" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="581" pin="1"/><net_sink comp="674" pin=2"/></net>

<net id="687"><net_src comp="636" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="581" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="578" pin="1"/><net_sink comp="682" pin=2"/></net>

<net id="695"><net_src comp="636" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="277" pin="3"/><net_sink comp="690" pin=1"/></net>

<net id="697"><net_src comp="575" pin="1"/><net_sink comp="690" pin=2"/></net>

<net id="703"><net_src comp="636" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="575" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="572" pin="1"/><net_sink comp="698" pin=2"/></net>

<net id="711"><net_src comp="636" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="572" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="713"><net_src comp="569" pin="1"/><net_sink comp="706" pin=2"/></net>

<net id="718"><net_src comp="632" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="92" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="725"><net_src comp="714" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="593" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="602" pin="1"/><net_sink comp="720" pin=2"/></net>

<net id="732"><net_src comp="632" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="94" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="739"><net_src comp="728" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="593" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="741"><net_src comp="720" pin="3"/><net_sink comp="734" pin=2"/></net>

<net id="747"><net_src comp="714" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="748"><net_src comp="602" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="749"><net_src comp="590" pin="1"/><net_sink comp="742" pin=2"/></net>

<net id="755"><net_src comp="728" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="756"><net_src comp="590" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="757"><net_src comp="742" pin="3"/><net_sink comp="750" pin=2"/></net>

<net id="763"><net_src comp="728" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="764"><net_src comp="602" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="765"><net_src comp="587" pin="1"/><net_sink comp="758" pin=2"/></net>

<net id="771"><net_src comp="714" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="772"><net_src comp="575" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="773"><net_src comp="602" pin="1"/><net_sink comp="766" pin=2"/></net>

<net id="779"><net_src comp="728" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="780"><net_src comp="575" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="781"><net_src comp="766" pin="3"/><net_sink comp="774" pin=2"/></net>

<net id="787"><net_src comp="714" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="788"><net_src comp="602" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="789"><net_src comp="572" pin="1"/><net_sink comp="782" pin=2"/></net>

<net id="795"><net_src comp="728" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="572" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="797"><net_src comp="782" pin="3"/><net_sink comp="790" pin=2"/></net>

<net id="803"><net_src comp="728" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="602" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="805"><net_src comp="569" pin="1"/><net_sink comp="798" pin=2"/></net>

<net id="811"><net_src comp="714" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="812"><net_src comp="584" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="813"><net_src comp="602" pin="1"/><net_sink comp="806" pin=2"/></net>

<net id="819"><net_src comp="728" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="820"><net_src comp="584" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="821"><net_src comp="806" pin="3"/><net_sink comp="814" pin=2"/></net>

<net id="827"><net_src comp="714" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="828"><net_src comp="602" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="829"><net_src comp="581" pin="1"/><net_sink comp="822" pin=2"/></net>

<net id="835"><net_src comp="728" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="836"><net_src comp="581" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="837"><net_src comp="822" pin="3"/><net_sink comp="830" pin=2"/></net>

<net id="843"><net_src comp="728" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="844"><net_src comp="602" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="845"><net_src comp="578" pin="1"/><net_sink comp="838" pin=2"/></net>

<net id="851"><net_src comp="593" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="852"><net_src comp="734" pin="3"/><net_sink comp="846" pin=2"/></net>

<net id="858"><net_src comp="593" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="859"><net_src comp="846" pin="3"/><net_sink comp="853" pin=2"/></net>

<net id="865"><net_src comp="590" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="866"><net_src comp="750" pin="3"/><net_sink comp="860" pin=2"/></net>

<net id="872"><net_src comp="590" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="873"><net_src comp="860" pin="3"/><net_sink comp="867" pin=2"/></net>

<net id="879"><net_src comp="587" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="880"><net_src comp="758" pin="3"/><net_sink comp="874" pin=2"/></net>

<net id="886"><net_src comp="587" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="887"><net_src comp="874" pin="3"/><net_sink comp="881" pin=2"/></net>

<net id="893"><net_src comp="814" pin="3"/><net_sink comp="888" pin=1"/></net>

<net id="894"><net_src comp="584" pin="1"/><net_sink comp="888" pin=2"/></net>

<net id="900"><net_src comp="584" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="901"><net_src comp="888" pin="3"/><net_sink comp="895" pin=2"/></net>

<net id="907"><net_src comp="830" pin="3"/><net_sink comp="902" pin=1"/></net>

<net id="908"><net_src comp="581" pin="1"/><net_sink comp="902" pin=2"/></net>

<net id="914"><net_src comp="581" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="915"><net_src comp="902" pin="3"/><net_sink comp="909" pin=2"/></net>

<net id="921"><net_src comp="838" pin="3"/><net_sink comp="916" pin=1"/></net>

<net id="922"><net_src comp="578" pin="1"/><net_sink comp="916" pin=2"/></net>

<net id="928"><net_src comp="578" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="929"><net_src comp="916" pin="3"/><net_sink comp="923" pin=2"/></net>

<net id="935"><net_src comp="774" pin="3"/><net_sink comp="930" pin=1"/></net>

<net id="936"><net_src comp="575" pin="1"/><net_sink comp="930" pin=2"/></net>

<net id="942"><net_src comp="790" pin="3"/><net_sink comp="937" pin=1"/></net>

<net id="943"><net_src comp="572" pin="1"/><net_sink comp="937" pin=2"/></net>

<net id="949"><net_src comp="798" pin="3"/><net_sink comp="944" pin=1"/></net>

<net id="950"><net_src comp="569" pin="1"/><net_sink comp="944" pin=2"/></net>

<net id="956"><net_src comp="853" pin="3"/><net_sink comp="951" pin=1"/></net>

<net id="957"><net_src comp="642" pin="3"/><net_sink comp="951" pin=2"/></net>

<net id="963"><net_src comp="867" pin="3"/><net_sink comp="958" pin=1"/></net>

<net id="964"><net_src comp="650" pin="3"/><net_sink comp="958" pin=2"/></net>

<net id="970"><net_src comp="881" pin="3"/><net_sink comp="965" pin=1"/></net>

<net id="971"><net_src comp="658" pin="3"/><net_sink comp="965" pin=2"/></net>

<net id="977"><net_src comp="895" pin="3"/><net_sink comp="972" pin=1"/></net>

<net id="978"><net_src comp="666" pin="3"/><net_sink comp="972" pin=2"/></net>

<net id="984"><net_src comp="909" pin="3"/><net_sink comp="979" pin=1"/></net>

<net id="985"><net_src comp="674" pin="3"/><net_sink comp="979" pin=2"/></net>

<net id="991"><net_src comp="923" pin="3"/><net_sink comp="986" pin=1"/></net>

<net id="992"><net_src comp="682" pin="3"/><net_sink comp="986" pin=2"/></net>

<net id="998"><net_src comp="930" pin="3"/><net_sink comp="993" pin=1"/></net>

<net id="999"><net_src comp="690" pin="3"/><net_sink comp="993" pin=2"/></net>

<net id="1005"><net_src comp="937" pin="3"/><net_sink comp="1000" pin=1"/></net>

<net id="1006"><net_src comp="698" pin="3"/><net_sink comp="1000" pin=2"/></net>

<net id="1012"><net_src comp="944" pin="3"/><net_sink comp="1007" pin=1"/></net>

<net id="1013"><net_src comp="706" pin="3"/><net_sink comp="1007" pin=2"/></net>

<net id="1018"><net_src comp="596" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="88" pin="0"/><net_sink comp="1014" pin=1"/></net>

<net id="1024"><net_src comp="596" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="118" pin="0"/><net_sink comp="1020" pin=1"/></net>

<net id="1030"><net_src comp="1014" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1031"><net_src comp="1020" pin="2"/><net_sink comp="1026" pin=1"/></net>

<net id="1036"><net_src comp="596" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1037"><net_src comp="120" pin="0"/><net_sink comp="1032" pin=1"/></net>

<net id="1042"><net_src comp="394" pin="4"/><net_sink comp="1038" pin=0"/></net>

<net id="1043"><net_src comp="128" pin="0"/><net_sink comp="1038" pin=1"/></net>

<net id="1047"><net_src comp="394" pin="4"/><net_sink comp="1044" pin=0"/></net>

<net id="1052"><net_src comp="132" pin="0"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="394" pin="4"/><net_sink comp="1048" pin=1"/></net>

<net id="1057"><net_src comp="1048" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1062"><net_src comp="92" pin="0"/><net_sink comp="1058" pin=0"/></net>

<net id="1063"><net_src comp="1044" pin="1"/><net_sink comp="1058" pin=1"/></net>

<net id="1067"><net_src comp="1058" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1072"><net_src comp="44" pin="0"/><net_sink comp="1068" pin=0"/></net>

<net id="1073"><net_src comp="405" pin="4"/><net_sink comp="1068" pin=1"/></net>

<net id="1078"><net_src comp="405" pin="4"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="44" pin="0"/><net_sink comp="1074" pin=1"/></net>

<net id="1085"><net_src comp="1074" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1086"><net_src comp="405" pin="4"/><net_sink comp="1080" pin=1"/></net>

<net id="1087"><net_src comp="1068" pin="2"/><net_sink comp="1080" pin=2"/></net>

<net id="1092"><net_src comp="44" pin="0"/><net_sink comp="1088" pin=0"/></net>

<net id="1093"><net_src comp="417" pin="4"/><net_sink comp="1088" pin=1"/></net>

<net id="1098"><net_src comp="417" pin="4"/><net_sink comp="1094" pin=0"/></net>

<net id="1099"><net_src comp="44" pin="0"/><net_sink comp="1094" pin=1"/></net>

<net id="1105"><net_src comp="1094" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1106"><net_src comp="417" pin="4"/><net_sink comp="1100" pin=1"/></net>

<net id="1107"><net_src comp="1088" pin="2"/><net_sink comp="1100" pin=2"/></net>

<net id="1112"><net_src comp="1080" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1113"><net_src comp="1100" pin="3"/><net_sink comp="1108" pin=1"/></net>

<net id="1120"><net_src comp="134" pin="0"/><net_sink comp="1114" pin=0"/></net>

<net id="1121"><net_src comp="367" pin="1"/><net_sink comp="1114" pin=1"/></net>

<net id="1122"><net_src comp="32" pin="0"/><net_sink comp="1114" pin=2"/></net>

<net id="1123"><net_src comp="136" pin="0"/><net_sink comp="1114" pin=3"/></net>

<net id="1128"><net_src comp="1114" pin="4"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="138" pin="0"/><net_sink comp="1124" pin=1"/></net>

<net id="1136"><net_src comp="140" pin="0"/><net_sink comp="1130" pin=0"/></net>

<net id="1137"><net_src comp="1108" pin="2"/><net_sink comp="1130" pin=1"/></net>

<net id="1138"><net_src comp="142" pin="0"/><net_sink comp="1130" pin=2"/></net>

<net id="1139"><net_src comp="144" pin="0"/><net_sink comp="1130" pin=3"/></net>

<net id="1144"><net_src comp="1130" pin="4"/><net_sink comp="1140" pin=0"/></net>

<net id="1145"><net_src comp="146" pin="0"/><net_sink comp="1140" pin=1"/></net>

<net id="1149"><net_src comp="1108" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1154"><net_src comp="1124" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1155"><net_src comp="148" pin="0"/><net_sink comp="1150" pin=1"/></net>

<net id="1161"><net_src comp="1150" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1162"><net_src comp="150" pin="0"/><net_sink comp="1156" pin=1"/></net>

<net id="1163"><net_src comp="80" pin="0"/><net_sink comp="1156" pin=2"/></net>

<net id="1168"><net_src comp="1124" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1169"><net_src comp="1140" pin="2"/><net_sink comp="1164" pin=1"/></net>

<net id="1175"><net_src comp="1164" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1176"><net_src comp="1156" pin="3"/><net_sink comp="1170" pin=1"/></net>

<net id="1177"><net_src comp="1146" pin="1"/><net_sink comp="1170" pin=2"/></net>

<net id="1178"><net_src comp="1170" pin="3"/><net_sink comp="244" pin=8"/></net>

<net id="1183"><net_src comp="429" pin="4"/><net_sink comp="1179" pin=0"/></net>

<net id="1184"><net_src comp="128" pin="0"/><net_sink comp="1179" pin=1"/></net>

<net id="1188"><net_src comp="429" pin="4"/><net_sink comp="1185" pin=0"/></net>

<net id="1193"><net_src comp="132" pin="0"/><net_sink comp="1189" pin=0"/></net>

<net id="1194"><net_src comp="429" pin="4"/><net_sink comp="1189" pin=1"/></net>

<net id="1198"><net_src comp="1189" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1204"><net_src comp="152" pin="0"/><net_sink comp="1199" pin=0"/></net>

<net id="1205"><net_src comp="1189" pin="2"/><net_sink comp="1199" pin=1"/></net>

<net id="1206"><net_src comp="94" pin="0"/><net_sink comp="1199" pin=2"/></net>

<net id="1211"><net_src comp="1199" pin="3"/><net_sink comp="1207" pin=0"/></net>

<net id="1212"><net_src comp="1195" pin="1"/><net_sink comp="1207" pin=1"/></net>

<net id="1217"><net_src comp="1207" pin="2"/><net_sink comp="1213" pin=1"/></net>

<net id="1221"><net_src comp="1213" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1223"><net_src comp="1218" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="1228"><net_src comp="92" pin="0"/><net_sink comp="1224" pin=0"/></net>

<net id="1229"><net_src comp="1185" pin="1"/><net_sink comp="1224" pin=1"/></net>

<net id="1233"><net_src comp="1224" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1239"><net_src comp="154" pin="0"/><net_sink comp="1234" pin=0"/></net>

<net id="1240"><net_src comp="1224" pin="2"/><net_sink comp="1234" pin=1"/></net>

<net id="1241"><net_src comp="94" pin="0"/><net_sink comp="1234" pin=2"/></net>

<net id="1246"><net_src comp="1234" pin="3"/><net_sink comp="1242" pin=0"/></net>

<net id="1247"><net_src comp="1230" pin="1"/><net_sink comp="1242" pin=1"/></net>

<net id="1252"><net_src comp="1242" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1266"><net_src comp="156" pin="0"/><net_sink comp="1253" pin=0"/></net>

<net id="1267"><net_src comp="1248" pin="2"/><net_sink comp="1253" pin=10"/></net>

<net id="1274"><net_src comp="310" pin="3"/><net_sink comp="1271" pin=0"/></net>

<net id="1278"><net_src comp="316" pin="3"/><net_sink comp="1275" pin=0"/></net>

<net id="1339"><net_src comp="464" pin="4"/><net_sink comp="1335" pin=0"/></net>

<net id="1340"><net_src comp="158" pin="0"/><net_sink comp="1335" pin=1"/></net>

<net id="1345"><net_src comp="464" pin="4"/><net_sink comp="1341" pin=0"/></net>

<net id="1346"><net_src comp="102" pin="0"/><net_sink comp="1341" pin=1"/></net>

<net id="1350"><net_src comp="1347" pin="1"/><net_sink comp="244" pin=14"/></net>

<net id="1354"><net_src comp="1351" pin="1"/><net_sink comp="244" pin=9"/></net>

<net id="1358"><net_src comp="1355" pin="1"/><net_sink comp="244" pin=10"/></net>

<net id="1362"><net_src comp="1359" pin="1"/><net_sink comp="244" pin=11"/></net>

<net id="1366"><net_src comp="1363" pin="1"/><net_sink comp="244" pin=13"/></net>

<net id="1371"><net_src comp="464" pin="4"/><net_sink comp="1367" pin=0"/></net>

<net id="1372"><net_src comp="98" pin="0"/><net_sink comp="1367" pin=1"/></net>

<net id="1373"><net_src comp="1367" pin="2"/><net_sink comp="244" pin=12"/></net>

<net id="1379"><net_src comp="1271" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1380"><net_src comp="1268" pin="1"/><net_sink comp="1374" pin=1"/></net>

<net id="1381"><net_src comp="436" pin="1"/><net_sink comp="1374" pin=2"/></net>

<net id="1387"><net_src comp="1275" pin="1"/><net_sink comp="1382" pin=0"/></net>

<net id="1388"><net_src comp="1268" pin="1"/><net_sink comp="1382" pin=1"/></net>

<net id="1389"><net_src comp="448" pin="1"/><net_sink comp="1382" pin=2"/></net>

<net id="1393"><net_src comp="162" pin="1"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="1331" pin=1"/></net>

<net id="1395"><net_src comp="1390" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1399"><net_src comp="166" pin="1"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="1327" pin=1"/></net>

<net id="1401"><net_src comp="1396" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="1405"><net_src comp="170" pin="1"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="1323" pin=1"/></net>

<net id="1407"><net_src comp="1402" pin="1"/><net_sink comp="1355" pin=0"/></net>

<net id="1411"><net_src comp="174" pin="1"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="1319" pin=1"/></net>

<net id="1413"><net_src comp="1408" pin="1"/><net_sink comp="1359" pin=0"/></net>

<net id="1417"><net_src comp="178" pin="1"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="1315" pin=1"/></net>

<net id="1419"><net_src comp="1414" pin="1"/><net_sink comp="1363" pin=0"/></net>

<net id="1423"><net_src comp="182" pin="1"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="1425"><net_src comp="1420" pin="1"/><net_sink comp="1311" pin=1"/></net>

<net id="1429"><net_src comp="186" pin="1"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="1431"><net_src comp="1426" pin="1"/><net_sink comp="1307" pin=1"/></net>

<net id="1435"><net_src comp="190" pin="1"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="1437"><net_src comp="1432" pin="1"/><net_sink comp="1303" pin=1"/></net>

<net id="1441"><net_src comp="194" pin="1"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="1443"><net_src comp="1438" pin="1"/><net_sink comp="1299" pin=1"/></net>

<net id="1447"><net_src comp="198" pin="1"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1449"><net_src comp="1444" pin="1"/><net_sink comp="1295" pin=1"/></net>

<net id="1453"><net_src comp="202" pin="1"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="1455"><net_src comp="1450" pin="1"/><net_sink comp="1291" pin=1"/></net>

<net id="1459"><net_src comp="206" pin="1"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="1461"><net_src comp="1456" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1465"><net_src comp="210" pin="1"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="1467"><net_src comp="1462" pin="1"/><net_sink comp="1283" pin=1"/></net>

<net id="1471"><net_src comp="214" pin="1"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1473"><net_src comp="1468" pin="1"/><net_sink comp="1279" pin=1"/></net>

<net id="1480"><net_src comp="477" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="1485"><net_src comp="483" pin="2"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="1490"><net_src comp="489" pin="2"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="1498"><net_src comp="501" pin="2"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="1503"><net_src comp="507" pin="2"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="1508"><net_src comp="513" pin="2"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="1513"><net_src comp="523" pin="2"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1515"><net_src comp="1510" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1516"><net_src comp="1510" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1517"><net_src comp="1510" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1518"><net_src comp="1510" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1519"><net_src comp="1510" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1523"><net_src comp="529" pin="2"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1525"><net_src comp="1520" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="1526"><net_src comp="1520" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1527"><net_src comp="1520" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1528"><net_src comp="1520" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1529"><net_src comp="1520" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="1530"><net_src comp="1520" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="1531"><net_src comp="1520" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="1532"><net_src comp="1520" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1539"><net_src comp="541" pin="2"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="1544"><net_src comp="271" pin="3"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="1549"><net_src comp="283" pin="3"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="1554"><net_src comp="564" pin="2"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1556"><net_src comp="1551" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="1557"><net_src comp="1551" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="1558"><net_src comp="1551" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="1559"><net_src comp="1551" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1560"><net_src comp="1551" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1561"><net_src comp="1551" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1562"><net_src comp="1551" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1563"><net_src comp="1551" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1567"><net_src comp="596" pin="2"/><net_sink comp="1564" pin=0"/></net>

<net id="1568"><net_src comp="1564" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="1572"><net_src comp="607" pin="1"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="244" pin=9"/></net>

<net id="1574"><net_src comp="1569" pin="1"/><net_sink comp="1327" pin=0"/></net>

<net id="1578"><net_src comp="612" pin="1"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="244" pin=10"/></net>

<net id="1580"><net_src comp="1575" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1584"><net_src comp="617" pin="1"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="244" pin=11"/></net>

<net id="1586"><net_src comp="1581" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1590"><net_src comp="622" pin="1"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="244" pin=13"/></net>

<net id="1592"><net_src comp="1587" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="1596"><net_src comp="627" pin="1"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="244" pin=14"/></net>

<net id="1598"><net_src comp="1593" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="1602"><net_src comp="951" pin="3"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="1253" pin=9"/></net>

<net id="1604"><net_src comp="1599" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1608"><net_src comp="958" pin="3"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="1253" pin=8"/></net>

<net id="1610"><net_src comp="1605" pin="1"/><net_sink comp="1283" pin=0"/></net>

<net id="1614"><net_src comp="965" pin="3"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="1253" pin=7"/></net>

<net id="1616"><net_src comp="1611" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="1620"><net_src comp="972" pin="3"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="1253" pin=6"/></net>

<net id="1622"><net_src comp="1617" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1626"><net_src comp="979" pin="3"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="1253" pin=5"/></net>

<net id="1628"><net_src comp="1623" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1632"><net_src comp="986" pin="3"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="1253" pin=4"/></net>

<net id="1634"><net_src comp="1629" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1638"><net_src comp="993" pin="3"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="1253" pin=3"/></net>

<net id="1640"><net_src comp="1635" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1644"><net_src comp="1000" pin="3"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="1253" pin=2"/></net>

<net id="1646"><net_src comp="1641" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="1650"><net_src comp="1007" pin="3"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="1253" pin=1"/></net>

<net id="1652"><net_src comp="1647" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1656"><net_src comp="1026" pin="2"/><net_sink comp="1653" pin=0"/></net>

<net id="1660"><net_src comp="1032" pin="2"/><net_sink comp="1657" pin=0"/></net>

<net id="1667"><net_src comp="1048" pin="2"/><net_sink comp="1664" pin=0"/></net>

<net id="1668"><net_src comp="1664" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="1672"><net_src comp="1054" pin="1"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1677"><net_src comp="1064" pin="1"/><net_sink comp="1674" pin=0"/></net>

<net id="1678"><net_src comp="1674" pin="1"/><net_sink comp="1248" pin=1"/></net>

<net id="1682"><net_src comp="1170" pin="3"/><net_sink comp="1679" pin=0"/></net>

<net id="1683"><net_src comp="1679" pin="1"/><net_sink comp="244" pin=8"/></net>

<net id="1690"><net_src comp="1189" pin="2"/><net_sink comp="1687" pin=0"/></net>

<net id="1691"><net_src comp="1687" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="1695"><net_src comp="296" pin="3"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="1700"><net_src comp="303" pin="3"/><net_sink comp="1697" pin=0"/></net>

<net id="1701"><net_src comp="1697" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="1705"><net_src comp="1253" pin="11"/><net_sink comp="1702" pin=0"/></net>

<net id="1706"><net_src comp="1702" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1710"><net_src comp="1374" pin="3"/><net_sink comp="1707" pin=0"/></net>

<net id="1711"><net_src comp="1707" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="1715"><net_src comp="1382" pin="3"/><net_sink comp="1712" pin=0"/></net>

<net id="1716"><net_src comp="1712" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="1723"><net_src comp="1341" pin="2"/><net_sink comp="1720" pin=0"/></net>

<net id="1724"><net_src comp="1720" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="1728"><net_src comp="1347" pin="1"/><net_sink comp="1725" pin=0"/></net>

<net id="1729"><net_src comp="1725" pin="1"/><net_sink comp="244" pin=14"/></net>

<net id="1733"><net_src comp="1351" pin="1"/><net_sink comp="1730" pin=0"/></net>

<net id="1734"><net_src comp="1730" pin="1"/><net_sink comp="244" pin=9"/></net>

<net id="1738"><net_src comp="1355" pin="1"/><net_sink comp="1735" pin=0"/></net>

<net id="1739"><net_src comp="1735" pin="1"/><net_sink comp="244" pin=10"/></net>

<net id="1743"><net_src comp="1359" pin="1"/><net_sink comp="1740" pin=0"/></net>

<net id="1744"><net_src comp="1740" pin="1"/><net_sink comp="244" pin=11"/></net>

<net id="1748"><net_src comp="1363" pin="1"/><net_sink comp="1745" pin=0"/></net>

<net id="1749"><net_src comp="1745" pin="1"/><net_sink comp="244" pin=13"/></net>

<net id="1753"><net_src comp="1367" pin="2"/><net_sink comp="1750" pin=0"/></net>

<net id="1754"><net_src comp="1750" pin="1"/><net_sink comp="244" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_IMAGE_V_data_V | {9 10 12 }
	Port: OUTPUT_IMAGE_V_keep_V | {9 10 12 }
	Port: OUTPUT_IMAGE_V_strb_V | {9 10 12 }
	Port: OUTPUT_IMAGE_V_user_V | {9 10 12 }
	Port: OUTPUT_IMAGE_V_last_V | {9 10 12 }
	Port: OUTPUT_IMAGE_V_id_V | {9 10 12 }
	Port: OUTPUT_IMAGE_V_dest_V | {9 10 12 }
 - Input state : 
	Port: sobel_filter : INPUT_IMAGE_V_data_V | {5 }
	Port: sobel_filter : INPUT_IMAGE_V_keep_V | {5 }
	Port: sobel_filter : INPUT_IMAGE_V_strb_V | {5 }
	Port: sobel_filter : INPUT_IMAGE_V_user_V | {5 }
	Port: sobel_filter : INPUT_IMAGE_V_last_V | {5 }
	Port: sobel_filter : INPUT_IMAGE_V_id_V | {5 }
	Port: sobel_filter : INPUT_IMAGE_V_dest_V | {5 }
	Port: sobel_filter : Gx | {7 8 }
	Port: sobel_filter : Gy | {7 8 }
  - Chain level:
	State 1
		rend_i : 1
	State 2
		icmp_ln29 : 1
		i_2 : 1
		br_ln29 : 2
		counter : 1
		icmp_ln41 : 1
	State 3
		icmp_ln30 : 1
		k : 1
		br_ln30 : 2
		add_ln34 : 1
		icmp_ln41_1 : 1
		trunc_ln274 : 1
		icmp_ln274_2 : 2
		icmp_ln274_3 : 2
	State 4
		icmp_ln31 : 1
		j : 1
		br_ln31 : 2
		zext_ln729 : 1
		pixelbuffer_val_1_a : 2
		window_val_0_2 : 3
		pixelbuffer_val_2_a : 2
		window_val_1_2 : 3
		icmp_ln41_2 : 1
		and_ln41 : 2
		and_ln41_1 : 2
	State 5
		store_ln729 : 1
		store_ln765 : 1
		icmp_ln43 : 1
		window_val_2_1_1 : 1
		window_val_2_0_1 : 2
		window_val_2_2_13 : 2
		window_val_1_2_1 : 2
		window_val_1_0_1 : 2
		window_val_2_2_17 : 2
		window_val_0_2_1 : 2
		window_val_0_0 : 2
		window_val_2_2_27 : 2
		icmp_ln274 : 1
		window_val_2_1_3 : 2
		icmp_ln274_1 : 1
		window_val_2_1_4 : 3
		window_val_2_2 : 2
		window_val_2_2_33 : 3
		window_val_2_2_34 : 2
		window_val_0_1_2 : 2
		window_val_0_1_3 : 3
		window_val_2_2_35 : 2
		window_val_2_2_36 : 3
		window_val_2_2_37 : 2
		window_val_1_1_2 : 2
		window_val_1_1_3 : 3
		window_val_2_2_38 : 2
		window_val_2_2_39 : 3
		window_val_2_2_40 : 2
		window_val_2_1_5 : 4
		window_val_2_1_6 : 5
		window_val_2_2_41 : 4
		window_val_2_2_42 : 5
		window_val_2_2_43 : 3
		window_val_2_2_44 : 4
		window_val_1_1_4 : 4
		window_val_1_1_5 : 5
		window_val_2_2_45 : 4
		window_val_2_2_46 : 5
		window_val_2_2_47 : 3
		window_val_2_2_48 : 4
		window_val_0_1_4 : 4
		window_val_2_2_49 : 4
		window_val_2_2_50 : 3
		window_val_2_1_7 : 6
		select_ln41 : 6
		window_val_2_2_51 : 5
		select_ln41_2 : 6
		select_ln41_3 : 6
		window_val_2_2_52 : 5
		select_ln41_5 : 5
		select_ln41_6 : 5
		window_val_2_2_53 : 4
		icmp_ln52 : 1
		icmp_ln52_1 : 1
		and_ln52 : 2
		br_ln52 : 2
		icmp_ln61 : 1
		br_ln61 : 2
		write_ln59 : 1
	State 6
		icmp_ln66 : 1
		br_ln66 : 2
		trunc_ln68 : 1
		colOffset : 1
		zext_ln68_2 : 2
		add_ln68_2 : 2
		zext_ln68_1 : 3
		neg : 1
		abscond : 1
		abs : 2
		neg198 : 1
		abscond199 : 1
		abs200 : 2
		result : 3
		icmp_ln80 : 1
		tmp_4 : 4
		icmp_ln82 : 5
		empty_12 : 4
		xor_ln80 : 2
		select_ln80 : 2
		or_ln80 : 6
		tmp_data_V : 6
		write_ln91 : 7
	State 7
		icmp_ln67 : 1
		br_ln67 : 2
		trunc_ln68_1 : 1
		rowOffset : 1
		zext_ln69 : 2
		tmp_3 : 2
		sub_ln69 : 3
		add_ln69 : 4
		sext_ln69 : 5
		Gx_addr : 6
		Gy_addr : 6
		add_ln493 : 2
		zext_ln68 : 3
		shl_ln : 3
		sub_ln68 : 4
		add_ln68 : 5
		tmp_1 : 6
		Gx_load : 7
		Gy_load : 7
	State 8
		sext_ln69_1 : 1
		mul_ln69 : 2
		sext_ln69_2 : 3
		x_dir : 4
		sext_ln70 : 1
		mul_ln70 : 2
		sext_ln70_1 : 3
		y_dir : 4
	State 9
	State 10
	State 11
		icmp_ln101 : 1
		i : 1
		br_ln101 : 2
		tmp_last_V : 1
		write_ln114 : 2
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |  window_val_2_1_1_fu_642  |    0    |    0    |    8    |
|          |  window_val_2_0_1_fu_650  |    0    |    0    |    8    |
|          |  window_val_2_2_13_fu_658 |    0    |    0    |    8    |
|          |  window_val_1_2_1_fu_666  |    0    |    0    |    8    |
|          |  window_val_1_0_1_fu_674  |    0    |    0    |    8    |
|          |  window_val_2_2_17_fu_682 |    0    |    0    |    8    |
|          |  window_val_0_2_1_fu_690  |    0    |    0    |    8    |
|          |   window_val_0_0_fu_698   |    0    |    0    |    8    |
|          |  window_val_2_2_27_fu_706 |    0    |    0    |    8    |
|          |  window_val_2_1_3_fu_720  |    0    |    0    |    8    |
|          |  window_val_2_1_4_fu_734  |    0    |    0    |    8    |
|          |   window_val_2_2_fu_742   |    0    |    0    |    8    |
|          |  window_val_2_2_33_fu_750 |    0    |    0    |    8    |
|          |  window_val_2_2_34_fu_758 |    0    |    0    |    8    |
|          |  window_val_0_1_2_fu_766  |    0    |    0    |    8    |
|          |  window_val_0_1_3_fu_774  |    0    |    0    |    8    |
|          |  window_val_2_2_35_fu_782 |    0    |    0    |    8    |
|          |  window_val_2_2_36_fu_790 |    0    |    0    |    8    |
|          |  window_val_2_2_37_fu_798 |    0    |    0    |    8    |
|          |  window_val_1_1_2_fu_806  |    0    |    0    |    8    |
|          |  window_val_1_1_3_fu_814  |    0    |    0    |    8    |
|          |  window_val_2_2_38_fu_822 |    0    |    0    |    8    |
|          |  window_val_2_2_39_fu_830 |    0    |    0    |    8    |
|          |  window_val_2_2_40_fu_838 |    0    |    0    |    8    |
|          |  window_val_2_1_5_fu_846  |    0    |    0    |    8    |
|  select  |  window_val_2_1_6_fu_853  |    0    |    0    |    8    |
|          |  window_val_2_2_41_fu_860 |    0    |    0    |    8    |
|          |  window_val_2_2_42_fu_867 |    0    |    0    |    8    |
|          |  window_val_2_2_43_fu_874 |    0    |    0    |    8    |
|          |  window_val_2_2_44_fu_881 |    0    |    0    |    8    |
|          |  window_val_1_1_4_fu_888  |    0    |    0    |    8    |
|          |  window_val_1_1_5_fu_895  |    0    |    0    |    8    |
|          |  window_val_2_2_45_fu_902 |    0    |    0    |    8    |
|          |  window_val_2_2_46_fu_909 |    0    |    0    |    8    |
|          |  window_val_2_2_47_fu_916 |    0    |    0    |    8    |
|          |  window_val_2_2_48_fu_923 |    0    |    0    |    8    |
|          |  window_val_0_1_4_fu_930  |    0    |    0    |    8    |
|          |  window_val_2_2_49_fu_937 |    0    |    0    |    8    |
|          |  window_val_2_2_50_fu_944 |    0    |    0    |    8    |
|          |  window_val_2_1_7_fu_951  |    0    |    0    |    8    |
|          |     select_ln41_fu_958    |    0    |    0    |    8    |
|          |  window_val_2_2_51_fu_965 |    0    |    0    |    8    |
|          |    select_ln41_2_fu_972   |    0    |    0    |    8    |
|          |    select_ln41_3_fu_979   |    0    |    0    |    8    |
|          |  window_val_2_2_52_fu_986 |    0    |    0    |    8    |
|          |    select_ln41_5_fu_993   |    0    |    0    |    8    |
|          |   select_ln41_6_fu_1000   |    0    |    0    |    8    |
|          | window_val_2_2_53_fu_1007 |    0    |    0    |    8    |
|          |        abs_fu_1080        |    0    |    0    |    32   |
|          |       abs200_fu_1100      |    0    |    0    |    32   |
|          |    select_ln80_fu_1156    |    0    |    0    |    2    |
|          |     tmp_data_V_fu_1170    |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|          |      icmp_ln29_fu_471     |    0    |    0    |    9    |
|          |      icmp_ln41_fu_489     |    0    |    0    |    9    |
|          |      icmp_ln30_fu_495     |    0    |    0    |    11   |
|          |     icmp_ln41_1_fu_513    |    0    |    0    |    11   |
|          |    icmp_ln274_2_fu_523    |    0    |    0    |    8    |
|          |    icmp_ln274_3_fu_529    |    0    |    0    |    8    |
|          |      icmp_ln31_fu_535     |    0    |    0    |    13   |
|          |     icmp_ln41_2_fu_553    |    0    |    0    |    13   |
|          |      icmp_ln43_fu_636     |    0    |    0    |    18   |
|          |     icmp_ln274_fu_714     |    0    |    0    |    8    |
|   icmp   |    icmp_ln274_1_fu_728    |    0    |    0    |    8    |
|          |     icmp_ln52_fu_1014     |    0    |    0    |    18   |
|          |    icmp_ln52_1_fu_1020    |    0    |    0    |    18   |
|          |     icmp_ln61_fu_1032     |    0    |    0    |    18   |
|          |     icmp_ln66_fu_1038     |    0    |    0    |    9    |
|          |      abscond_fu_1074      |    0    |    0    |    18   |
|          |     abscond199_fu_1094    |    0    |    0    |    18   |
|          |     icmp_ln80_fu_1124     |    0    |    0    |    13   |
|          |     icmp_ln82_fu_1140     |    0    |    0    |    18   |
|          |     icmp_ln67_fu_1179     |    0    |    0    |    9    |
|          |     icmp_ln101_fu_1335    |    0    |    0    |    13   |
|          |     tmp_last_V_fu_1367    |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|          |         i_2_fu_477        |    0    |    0    |    13   |
|          |       counter_fu_483      |    0    |    0    |    28   |
|          |          k_fu_501         |    0    |    0    |    15   |
|          |      add_ln34_fu_507      |    0    |    0    |    28   |
|          |          j_fu_541         |    0    |    0    |    13   |
|          |     add_ln34_1_fu_596     |    0    |    0    |    28   |
|    add   |     colOffset_fu_1048     |    0    |    0    |    12   |
|          |     add_ln68_2_fu_1058    |    0    |    0    |    10   |
|          |     rowOffset_fu_1189     |    0    |    0    |    12   |
|          |      add_ln69_fu_1213     |    0    |    0    |    7    |
|          |     add_ln493_fu_1224     |    0    |    0    |    10   |
|          |      add_ln68_fu_1248     |    0    |    0    |    7    |
|          |         i_fu_1341         |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|          |        neg_fu_1068        |    0    |    0    |    39   |
|          |       neg198_fu_1088      |    0    |    0    |    39   |
|    sub   |       result_fu_1108      |    0    |    0    |    39   |
|          |      sub_ln69_fu_1207     |    0    |    0    |    7    |
|          |      sub_ln68_fu_1242     |    0    |    0    |    7    |
|----------|---------------------------|---------|---------|---------|
|    mux   |       tmp_1_fu_1253       |    0    |    0    |    50   |
|----------|---------------------------|---------|---------|---------|
|          |      and_ln41_fu_559      |    0    |    0    |    2    |
|    and   |     and_ln41_1_fu_564     |    0    |    0    |    2    |
|          |      and_ln52_fu_1026     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    xor   |      xor_ln80_fu_1150     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    or    |      or_ln80_fu_1164      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|  muladd  |        grp_fu_1374        |    1    |    0    |    0    |
|          |        grp_fu_1382        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   read   |    empty_9_read_fu_226    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |      grp_write_fu_244     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     trunc_ln274_fu_519    |    0    |    0    |    0    |
|          |    trunc_ln274_1_fu_632   |    0    |    0    |    0    |
|   trunc  |     trunc_ln68_fu_1044    |    0    |    0    |    0    |
|          |      empty_12_fu_1146     |    0    |    0    |    0    |
|          |    trunc_ln68_1_fu_1185   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     zext_ln729_fu_547     |    0    |    0    |    0    |
|          |    zext_ln68_2_fu_1054    |    0    |    0    |    0    |
|   zext   |    zext_ln68_1_fu_1064    |    0    |    0    |    0    |
|          |     zext_ln69_fu_1195     |    0    |    0    |    0    |
|          |     zext_ln68_fu_1230     |    0    |    0    |    0    |
|          |    zext_ln69_1_fu_1268    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |    tmp_data_V_1_fu_602    |    0    |    0    |    0    |
|          |    tmp_keep_V_3_fu_607    |    0    |    0    |    0    |
|extractvalue|    tmp_strb_V_3_fu_612    |    0    |    0    |    0    |
|          |    tmp_user_V_3_fu_617    |    0    |    0    |    0    |
|          |     tmp_id_V_3_fu_622     |    0    |    0    |    0    |
|          |    tmp_dest_V_3_fu_627    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|       tmp_2_fu_1114       |    0    |    0    |    0    |
|          |       tmp_4_fu_1130       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|       tmp_3_fu_1199       |    0    |    0    |    0    |
|          |       shl_ln_fu_1234      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     sext_ln69_fu_1218     |    0    |    0    |    0    |
|   sext   |    sext_ln69_1_fu_1271    |    0    |    0    |    0    |
|          |     sext_ln70_fu_1275     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    2    |    0    |   1126  |
|----------|---------------------------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------+--------+--------+--------+--------+
|        Gx       |    0   |    3   |    1   |    -   |
|        Gy       |    0   |    3   |    1   |    -   |
|pixelbuffer_val_1|    1   |    0   |    0   |    0   |
|pixelbuffer_val_2|    1   |    0   |    0   |    0   |
+-----------------+--------+--------+--------+--------+
|      Total      |    2   |    6   |    2   |    0   |
+-----------------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      Gx_addr_reg_1692      |    4   |
|      Gy_addr_reg_1697      |    4   |
|     add_ln34_1_reg_1564    |   21   |
|      add_ln34_reg_1500     |   21   |
|     and_ln41_1_reg_1551    |    1   |
|      and_ln52_reg_1653     |    1   |
|     colOffset_0_reg_390    |    3   |
|     colOffset_reg_1664     |    3   |
|     col_assign_reg_367     |   11   |
|      counter_0_reg_333     |   21   |
|      counter_1_reg_345     |   21   |
|      counter_2_reg_379     |   21   |
|      counter_reg_1482      |   21   |
|         i_0_reg_322        |    4   |
|         i_1_reg_460        |   11   |
|        i_2_reg_1477        |    4   |
|         i_reg_1720         |   11   |
|    icmp_ln274_2_reg_1510   |    1   |
|    icmp_ln274_3_reg_1520   |    1   |
|    icmp_ln41_1_reg_1505    |    1   |
|     icmp_ln41_reg_1487     |    1   |
|     icmp_ln61_reg_1657     |    1   |
|         j_reg_1536         |   11   |
|         k_reg_1495         |    8   |
|pixelbuffer_val_1_a_reg_1541|   10   |
|pixelbuffer_val_2_a_reg_1546|   10   |
|     rowOffset_0_reg_425    |    3   |
|     rowOffset_reg_1687     |    3   |
|     row_assign_reg_356     |    8   |
|   select_ln41_2_reg_1617   |    8   |
|   select_ln41_3_reg_1623   |    8   |
|   select_ln41_5_reg_1635   |    8   |
|   select_ln41_6_reg_1641   |    8   |
|    select_ln41_reg_1605    |    8   |
|       tmp_1_reg_1702       |    8   |
|     tmp_data_V_reg_1679    |    8   |
|    tmp_dest_V_3_reg_1593   |    6   |
|  tmp_dest_V_load_reg_1725  |    6   |
|     tmp_dest_V_reg_1390    |    6   |
|     tmp_id_V_3_reg_1587    |    5   |
|   tmp_id_V_load_reg_1745   |    5   |
|      tmp_id_V_reg_1414     |    5   |
|    tmp_keep_V_3_reg_1569   |    1   |
|  tmp_keep_V_load_reg_1730  |    1   |
|     tmp_keep_V_reg_1396    |    1   |
|     tmp_last_V_reg_1750    |    1   |
|    tmp_strb_V_3_reg_1575   |    1   |
|  tmp_strb_V_load_reg_1735  |    1   |
|     tmp_strb_V_reg_1402    |    1   |
|    tmp_user_V_3_reg_1581   |    2   |
|  tmp_user_V_load_reg_1740  |    2   |
|     tmp_user_V_reg_1408    |    2   |
|   window_val_0_1_reg_1432  |    8   |
|   window_val_1_0_reg_1444  |    8   |
|   window_val_1_1_reg_1450  |    8   |
|   window_val_2_0_reg_1462  |    8   |
|  window_val_2_1_7_reg_1599 |    8   |
|   window_val_2_1_reg_1468  |    8   |
|  window_val_2_2_1_reg_1420 |    8   |
|  window_val_2_2_2_reg_1426 |    8   |
|  window_val_2_2_3_reg_1438 |    8   |
|  window_val_2_2_4_reg_1456 |    8   |
| window_val_2_2_51_reg_1611 |    8   |
| window_val_2_2_52_reg_1629 |    8   |
| window_val_2_2_53_reg_1647 |    8   |
|       x_dir_0_reg_401      |   32   |
|       x_dir_1_reg_436      |   32   |
|       x_dir_reg_1707       |   32   |
|       y_dir_0_reg_413      |   32   |
|       y_dir_1_reg_448      |   32   |
|       y_dir_reg_1712       |   32   |
|    zext_ln68_1_reg_1674    |    4   |
|    zext_ln68_2_reg_1669    |    5   |
+----------------------------+--------+
|            Total           |   648  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_244  |  p8  |   3  |   8  |   24   ||    15   |
|  grp_write_fu_244  |  p9  |   4  |   1  |    4   ||    21   |
|  grp_write_fu_244  |  p10 |   4  |   1  |    4   ||    21   |
|  grp_write_fu_244  |  p11 |   4  |   2  |    8   ||    21   |
|  grp_write_fu_244  |  p12 |   3  |   1  |    3   ||    15   |
|  grp_write_fu_244  |  p13 |   4  |   5  |   20   ||    21   |
|  grp_write_fu_244  |  p14 |   4  |   6  |   24   ||    21   |
|  grp_access_fu_277 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_289 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_310 |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_316 |  p0  |   2  |   4  |    8   ||    9    |
|  counter_0_reg_333 |  p0  |   2  |  21  |   42   ||    9    |
| col_assign_reg_367 |  p0  |   2  |  11  |   22   ||    9    |
|   x_dir_0_reg_401  |  p0  |   2  |  32  |   64   ||    9    |
|   y_dir_0_reg_413  |  p0  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   335  ||  27.084 ||   207   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |    0   |  1126  |    -   |
|   Memory  |    2   |    -   |    -   |    6   |    2   |    0   |
|Multiplexer|    -   |    -   |   27   |    -   |   207  |    -   |
|  Register |    -   |    -   |    -   |   648  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    2   |   27   |   654  |  1335  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
