--FB92_sload_path[14] is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is normal

FB92_sload_path[14]_lut_out = FB92_sload_path[14] $ !FB92L92;
FB92_sload_path[14]_reg_input = !PC32_aeb_out & FB92_sload_path[14]_lut_out;
FB92_sload_path[14] = DFFE(FB92_sload_path[14]_reg_input, GLOBAL(JE1_outclock0), JB1L311Q, , );


--FB92_sload_path[13] is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

FB92_sload_path[13]_lut_out = FB92_sload_path[13] $ FB92L72;
FB92_sload_path[13]_reg_input = !PC32_aeb_out & FB92_sload_path[13]_lut_out;
FB92_sload_path[13] = DFFE(FB92_sload_path[13]_reg_input, GLOBAL(JE1_outclock0), JB1L311Q, , );

--FB92L92 is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

FB92L92 = CARRY(!FB92L72 # !FB92_sload_path[13]);


--FB92_sload_path[12] is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

FB92_sload_path[12]_lut_out = FB92_sload_path[12] $ !FB92L52;
FB92_sload_path[12]_reg_input = !PC32_aeb_out & FB92_sload_path[12]_lut_out;
FB92_sload_path[12] = DFFE(FB92_sload_path[12]_reg_input, GLOBAL(JE1_outclock0), JB1L311Q, , );

--FB92L72 is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

FB92L72 = CARRY(FB92_sload_path[12] & !FB92L52);


--FB92_sload_path[11] is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

FB92_sload_path[11]_lut_out = FB92_sload_path[11] $ FB92L32;
FB92_sload_path[11]_reg_input = !PC32_aeb_out & FB92_sload_path[11]_lut_out;
FB92_sload_path[11] = DFFE(FB92_sload_path[11]_reg_input, GLOBAL(JE1_outclock0), JB1L311Q, , );

--FB92L52 is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

FB92L52 = CARRY(!FB92L32 # !FB92_sload_path[11]);


--FB92_sload_path[10] is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

FB92_sload_path[10]_lut_out = FB92_sload_path[10] $ !FB92L12;
FB92_sload_path[10]_reg_input = !PC32_aeb_out & FB92_sload_path[10]_lut_out;
FB92_sload_path[10] = DFFE(FB92_sload_path[10]_reg_input, GLOBAL(JE1_outclock0), JB1L311Q, , );

--FB92L32 is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

FB92L32 = CARRY(FB92_sload_path[10] & !FB92L12);


--FB92_sload_path[9] is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

FB92_sload_path[9]_lut_out = FB92_sload_path[9] $ FB92L91;
FB92_sload_path[9]_reg_input = !PC32_aeb_out & FB92_sload_path[9]_lut_out;
FB92_sload_path[9] = DFFE(FB92_sload_path[9]_reg_input, GLOBAL(JE1_outclock0), JB1L311Q, , );

--FB92L12 is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

FB92L12 = CARRY(!FB92L91 # !FB92_sload_path[9]);


--FB92_sload_path[8] is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

FB92_sload_path[8]_lut_out = FB92_sload_path[8] $ !FB92L71;
FB92_sload_path[8]_reg_input = !PC32_aeb_out & FB92_sload_path[8]_lut_out;
FB92_sload_path[8] = DFFE(FB92_sload_path[8]_reg_input, GLOBAL(JE1_outclock0), JB1L311Q, , );

--FB92L91 is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

FB92L91 = CARRY(FB92_sload_path[8] & !FB92L71);


--FB92_sload_path[7] is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

FB92_sload_path[7]_lut_out = FB92_sload_path[7] $ FB92L51;
FB92_sload_path[7]_reg_input = !PC32_aeb_out & FB92_sload_path[7]_lut_out;
FB92_sload_path[7] = DFFE(FB92_sload_path[7]_reg_input, GLOBAL(JE1_outclock0), JB1L311Q, , );

--FB92L71 is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

FB92L71 = CARRY(!FB92L51 # !FB92_sload_path[7]);


--FB92_sload_path[6] is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

FB92_sload_path[6]_lut_out = FB92_sload_path[6] $ !FB92L31;
FB92_sload_path[6]_reg_input = !PC32_aeb_out & FB92_sload_path[6]_lut_out;
FB92_sload_path[6] = DFFE(FB92_sload_path[6]_reg_input, GLOBAL(JE1_outclock0), JB1L311Q, , );

--FB92L51 is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

FB92L51 = CARRY(FB92_sload_path[6] & !FB92L31);


--FB92_sload_path[5] is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

FB92_sload_path[5]_lut_out = FB92_sload_path[5] $ FB92L11;
FB92_sload_path[5]_reg_input = !PC32_aeb_out & FB92_sload_path[5]_lut_out;
FB92_sload_path[5] = DFFE(FB92_sload_path[5]_reg_input, GLOBAL(JE1_outclock0), JB1L311Q, , );

--FB92L31 is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

FB92L31 = CARRY(!FB92L11 # !FB92_sload_path[5]);


--FB92_sload_path[4] is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

FB92_sload_path[4]_lut_out = FB92_sload_path[4] $ !FB92L9;
FB92_sload_path[4]_reg_input = !PC32_aeb_out & FB92_sload_path[4]_lut_out;
FB92_sload_path[4] = DFFE(FB92_sload_path[4]_reg_input, GLOBAL(JE1_outclock0), JB1L311Q, , );

--FB92L11 is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

FB92L11 = CARRY(FB92_sload_path[4] & !FB92L9);


--FB92_sload_path[3] is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

FB92_sload_path[3]_lut_out = FB92_sload_path[3] $ FB92L7;
FB92_sload_path[3]_reg_input = !PC32_aeb_out & FB92_sload_path[3]_lut_out;
FB92_sload_path[3] = DFFE(FB92_sload_path[3]_reg_input, GLOBAL(JE1_outclock0), JB1L311Q, , );

--FB92L9 is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

FB92L9 = CARRY(!FB92L7 # !FB92_sload_path[3]);


--FB92_sload_path[2] is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

FB92_sload_path[2]_lut_out = FB92_sload_path[2] $ !FB92L5;
FB92_sload_path[2]_reg_input = !PC32_aeb_out & FB92_sload_path[2]_lut_out;
FB92_sload_path[2] = DFFE(FB92_sload_path[2]_reg_input, GLOBAL(JE1_outclock0), JB1L311Q, , );

--FB92L7 is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

FB92L7 = CARRY(FB92_sload_path[2] & !FB92L5);


--FB92_sload_path[1] is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

FB92_sload_path[1]_lut_out = FB92_sload_path[1] $ FB92L3;
FB92_sload_path[1]_reg_input = !PC32_aeb_out & FB92_sload_path[1]_lut_out;
FB92_sload_path[1] = DFFE(FB92_sload_path[1]_reg_input, GLOBAL(JE1_outclock0), JB1L311Q, , );

--FB92L5 is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

FB92L5 = CARRY(!FB92L3 # !FB92_sload_path[1]);


--FB92_sload_path[0] is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

FB92_sload_path[0]_lut_out = !FB92_sload_path[0];
FB92_sload_path[0]_reg_input = !PC32_aeb_out & FB92_sload_path[0]_lut_out;
FB92_sload_path[0] = DFFE(FB92_sload_path[0]_reg_input, GLOBAL(JE1_outclock0), JB1L311Q, , );

--FB92L3 is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

FB92L3 = CARRY(FB92_sload_path[0]);


--FB41_sload_path[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is normal

FB41_sload_path[5]_lut_out = FB41_sload_path[5] $ FB41L11;
FB41_sload_path[5] = DFFE(FB41_sload_path[5]_lut_out, GLOBAL(JE1_outclock0), GD1L21Q, , VD1L58Q);


--FB41_sload_path[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

FB41_sload_path[4]_lut_out = FB41_sload_path[4] $ !FB41L9;
FB41_sload_path[4] = DFFE(FB41_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), GD1L21Q, , VD1L58Q);

--FB41L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

FB41L11 = CARRY(FB41_sload_path[4] & !FB41L9);


--FB41_sload_path[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

FB41_sload_path[3]_lut_out = FB41_sload_path[3] $ FB41L7;
FB41_sload_path[3] = DFFE(FB41_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), GD1L21Q, , VD1L58Q);

--FB41L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

FB41L9 = CARRY(!FB41L7 # !FB41_sload_path[3]);


--FB41_sload_path[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

FB41_sload_path[2]_lut_out = FB41_sload_path[2] $ !FB41L5;
FB41_sload_path[2] = DFFE(FB41_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), GD1L21Q, , VD1L58Q);

--FB41L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

FB41L7 = CARRY(FB41_sload_path[2] & !FB41L5);


--FB41_sload_path[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

FB41_sload_path[1]_lut_out = FB41_sload_path[1] $ FB41L3;
FB41_sload_path[1] = DFFE(FB41_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), GD1L21Q, , VD1L58Q);

--FB41L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

FB41L5 = CARRY(!FB41L3 # !FB41_sload_path[1]);


--FB41_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

FB41_sload_path[0]_lut_out = !FB41_sload_path[0];
FB41_sload_path[0] = DFFE(FB41_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), GD1L21Q, , VD1L58Q);

--FB41L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

FB41L3 = CARRY(FB41_sload_path[0]);


--FB71_sload_path[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is normal

FB71_sload_path[3]_lut_out = FB71_sload_path[3] $ (LD1_valid_wreq & FB71L7);
FB71_sload_path[3] = DFFE(FB71_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), GD1L01Q, , );


--FB71_sload_path[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

FB71_sload_path[2]_lut_out = FB71_sload_path[2] $ (LD1_valid_wreq & !FB71L5);
FB71_sload_path[2] = DFFE(FB71_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), GD1L01Q, , );

--FB71L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

FB71L7 = CARRY(FB71_sload_path[2] & !FB71L5);


--FB71_sload_path[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

FB71_sload_path[1]_lut_out = FB71_sload_path[1] $ (LD1_valid_wreq & FB71L3);
FB71_sload_path[1] = DFFE(FB71_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), GD1L01Q, , );

--FB71L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

FB71L5 = CARRY(!FB71L3 # !FB71_sload_path[1]);


--FB71_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

FB71_sload_path[0]_lut_out = LD1_valid_wreq $ FB71_sload_path[0];
FB71_sload_path[0] = DFFE(FB71_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), GD1L01Q, , );

--FB71L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

FB71L3 = CARRY(FB71_sload_path[0]);


--FB61_sload_path[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is normal

FB61_sload_path[2]_lut_out = FB61_sload_path[2] $ (KD1L1 & !FB61L5);
FB61_sload_path[2] = DFFE(FB61_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), GD1L01Q, , );


--FB61_sload_path[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

FB61_sload_path[1]_lut_out = FB61_sload_path[1] $ (KD1L1 & FB61L3);
FB61_sload_path[1] = DFFE(FB61_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), GD1L01Q, , );

--FB61L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

FB61L5 = CARRY(!FB61L3 # !FB61_sload_path[1]);


--FB61_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

FB61_sload_path[0]_lut_out = KD1L1 $ FB61_sload_path[0];
FB61_sload_path[0] = DFFE(FB61_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), GD1L01Q, , );

--FB61L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

FB61L3 = CARRY(FB61_sload_path[0]);


--FB51_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|a_fefifo_qve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

FB51_sload_path[0]_lut_out = !FB51_sload_path[0];
FB51_sload_path[0]_sload_eqn = (LD1L1 & FB51_sload_path[0]) # (!LD1L1 & FB51_sload_path[0]_lut_out);
FB51_sload_path[0] = DFFE(FB51_sload_path[0]_sload_eqn, GLOBAL(JE1_outclock0), GD1L01Q, , );

--FB51_the_carries[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|a_fefifo_qve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

FB51_the_carries[1] = CARRY(LD1_valid_wreq $ !FB51_sload_path[0]);


--FB51_pre_out[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|a_fefifo_qve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is counter

FB51_pre_out[1]_lut_out = FB51_pre_out[1] $ FB51_the_carries[1];
FB51_pre_out[1]_sload_eqn = (LD1L1 & FB51_pre_out[1]) # (!LD1L1 & FB51_pre_out[1]_lut_out);
FB51_pre_out[1] = DFFE(FB51_pre_out[1]_sload_eqn, GLOBAL(JE1_outclock0), GD1L01Q, , );

--FB51_the_carries[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|a_fefifo_qve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is counter

FB51_the_carries[2] = CARRY(FB51_pre_out[1] $ LD1_valid_wreq # !FB51_the_carries[1]);


--FB51_pre_out[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|a_fefifo_qve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is counter

FB51_pre_out[2]_lut_out = FB51_pre_out[2] $ !FB51_the_carries[2];
FB51_pre_out[2]_sload_eqn = (LD1L1 & FB51_pre_out[2]) # (!LD1L1 & FB51_pre_out[2]_lut_out);
FB51_pre_out[2] = DFFE(FB51_pre_out[2]_sload_eqn, GLOBAL(JE1_outclock0), GD1L01Q, , );

--FB51_the_carries[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|a_fefifo_qve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is counter

FB51_the_carries[3] = CARRY(!FB51_the_carries[2] & (FB51_pre_out[2] $ !LD1_valid_wreq));


--FB51_pre_out[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|a_fefifo_qve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is normal

FB51_pre_out[3]_lut_out = FB51_pre_out[3] $ FB51_the_carries[3];
FB51_pre_out[3]_sload_eqn = (LD1L1 & FB51_pre_out[3]) # (!LD1L1 & FB51_pre_out[3]_lut_out);
FB51_pre_out[3] = DFFE(FB51_pre_out[3]_sload_eqn, GLOBAL(JE1_outclock0), GD1L01Q, , );


--VC93_cs_buffer[9] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|thr_add:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]
--operation mode is normal

VC93_cs_buffer[9] = VB1_478[9] $ X1_com_ctrl_local[25] $ VC93_cout[8];


--FB8_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

FB8_sload_path[0]_lut_out = !FB8_sload_path[0];
FB8_sload_path[0] = DFFE(FB8_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), !KB1_inst5, , KB1_inst22);

--FB8_the_carries[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

FB8_the_carries[1] = CARRY(KB1_inst36 $ !FB8_sload_path[0]);


--FB8_pre_out[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is arithmetic

FB8_pre_out[1]_lut_out = FB8_pre_out[1] $ FB8_the_carries[1];
FB8_pre_out[1] = DFFE(FB8_pre_out[1]_lut_out, GLOBAL(JE1_outclock0), !KB1_inst5, , KB1_inst22);

--FB8_the_carries[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is arithmetic

FB8_the_carries[2] = CARRY(FB8_pre_out[1] $ KB1_inst36 # !FB8_the_carries[1]);


--FB8_pre_out[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is arithmetic

FB8_pre_out[2]_lut_out = FB8_pre_out[2] $ !FB8_the_carries[2];
FB8_pre_out[2] = DFFE(FB8_pre_out[2]_lut_out, GLOBAL(JE1_outclock0), !KB1_inst5, , KB1_inst22);

--FB8_the_carries[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is arithmetic

FB8_the_carries[3] = CARRY(!FB8_the_carries[2] & (FB8_pre_out[2] $ !KB1_inst36));


--FB8_pre_out[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is arithmetic

FB8_pre_out[3]_lut_out = FB8_pre_out[3] $ FB8_the_carries[3];
FB8_pre_out[3] = DFFE(FB8_pre_out[3]_lut_out, GLOBAL(JE1_outclock0), !KB1_inst5, , KB1_inst22);

--FB8_the_carries[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is arithmetic

FB8_the_carries[4] = CARRY(FB8_pre_out[3] $ KB1_inst36 # !FB8_the_carries[3]);


--FB8_pre_out[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is arithmetic

FB8_pre_out[4]_lut_out = FB8_pre_out[4] $ !FB8_the_carries[4];
FB8_pre_out[4] = DFFE(FB8_pre_out[4]_lut_out, GLOBAL(JE1_outclock0), !KB1_inst5, , KB1_inst22);

--FB8_the_carries[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is arithmetic

FB8_the_carries[5] = CARRY(!FB8_the_carries[4] & (FB8_pre_out[4] $ !KB1_inst36));


--FB8_pre_out[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is arithmetic

FB8_pre_out[5]_lut_out = FB8_pre_out[5] $ FB8_the_carries[5];
FB8_pre_out[5] = DFFE(FB8_pre_out[5]_lut_out, GLOBAL(JE1_outclock0), !KB1_inst5, , KB1_inst22);

--FB8_the_carries[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6]
--operation mode is arithmetic

FB8_the_carries[6] = CARRY(FB8_pre_out[5] $ KB1_inst36 # !FB8_the_carries[5]);


--FB8_pre_out[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6]
--operation mode is arithmetic

FB8_pre_out[6]_lut_out = FB8_pre_out[6] $ !FB8_the_carries[6];
FB8_pre_out[6] = DFFE(FB8_pre_out[6]_lut_out, GLOBAL(JE1_outclock0), !KB1_inst5, , KB1_inst22);

--FB8_the_carries[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7]
--operation mode is arithmetic

FB8_the_carries[7] = CARRY(!FB8_the_carries[6] & (FB8_pre_out[6] $ !KB1_inst36));


--FB8_pre_out[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7]
--operation mode is normal

FB8_pre_out[7]_lut_out = FB8_pre_out[7] $ FB8_the_carries[7];
FB8_pre_out[7] = DFFE(FB8_pre_out[7]_lut_out, GLOBAL(JE1_outclock0), !KB1_inst5, , KB1_inst22);


--FB9_q[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7]
--operation mode is counter

FB9_q[7]_lut_out = FB9_q[7] $ (KB1_inst35 & FB9L51);
FB9_q[7]_sload_eqn = (SB1L02Q & CD1_dffs[7]) # (!SB1L02Q & FB9_q[7]_lut_out);
FB9_q[7] = DFFE(FB9_q[7]_sload_eqn, GLOBAL(JE1_outclock0), !KB1_inst5, , );

--FB9_cout is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is counter

FB9_cout = CARRY(FB9_q[7] # !FB9L51);


--FB9_q[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

FB9_q[6]_lut_out = FB9_q[6] $ (KB1_inst35 & !FB9L31);
FB9_q[6]_sload_eqn = (SB1L02Q & CD1_dffs[6]) # (!SB1L02Q & FB9_q[6]_lut_out);
FB9_q[6] = DFFE(FB9_q[6]_sload_eqn, GLOBAL(JE1_outclock0), !KB1_inst5, , );

--FB9L51 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

FB9L51 = CARRY(!FB9_q[6] & !FB9L31);


--FB9_q[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

FB9_q[5]_lut_out = FB9_q[5] $ (KB1_inst35 & FB9L11);
FB9_q[5]_sload_eqn = (SB1L02Q & CD1_dffs[5]) # (!SB1L02Q & FB9_q[5]_lut_out);
FB9_q[5] = DFFE(FB9_q[5]_sload_eqn, GLOBAL(JE1_outclock0), !KB1_inst5, , );

--FB9L31 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

FB9L31 = CARRY(FB9_q[5] # !FB9L11);


--FB9_q[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

FB9_q[4]_lut_out = FB9_q[4] $ (KB1_inst35 & !FB9L9);
FB9_q[4]_sload_eqn = (SB1L02Q & CD1_dffs[4]) # (!SB1L02Q & FB9_q[4]_lut_out);
FB9_q[4] = DFFE(FB9_q[4]_sload_eqn, GLOBAL(JE1_outclock0), !KB1_inst5, , );

--FB9L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

FB9L11 = CARRY(!FB9_q[4] & !FB9L9);


--FB9_q[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

FB9_q[3]_lut_out = FB9_q[3] $ (KB1_inst35 & FB9L7);
FB9_q[3]_sload_eqn = (SB1L02Q & CD1_dffs[3]) # (!SB1L02Q & FB9_q[3]_lut_out);
FB9_q[3] = DFFE(FB9_q[3]_sload_eqn, GLOBAL(JE1_outclock0), !KB1_inst5, , );

--FB9L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

FB9L9 = CARRY(FB9_q[3] # !FB9L7);


--FB9_q[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

FB9_q[2]_lut_out = FB9_q[2] $ (KB1_inst35 & !FB9L5);
FB9_q[2]_sload_eqn = (SB1L02Q & CD1_dffs[2]) # (!SB1L02Q & FB9_q[2]_lut_out);
FB9_q[2] = DFFE(FB9_q[2]_sload_eqn, GLOBAL(JE1_outclock0), !KB1_inst5, , );

--FB9L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

FB9L7 = CARRY(!FB9_q[2] & !FB9L5);


--FB9_q[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

FB9_q[1]_lut_out = FB9_q[1] $ (KB1_inst35 & FB9L3);
FB9_q[1]_sload_eqn = (SB1L02Q & CD1_dffs[1]) # (!SB1L02Q & FB9_q[1]_lut_out);
FB9_q[1] = DFFE(FB9_q[1]_sload_eqn, GLOBAL(JE1_outclock0), !KB1_inst5, , );

--FB9L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

FB9L5 = CARRY(FB9_q[1] # !FB9L3);


--FB9_q[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is counter

FB9_q[0]_lut_out = FB9_q[0] $ KB1_inst35;
FB9_q[0]_sload_eqn = (SB1L02Q & CD1_dffs[0]) # (!SB1L02Q & FB9_q[0]_lut_out);
FB9_q[0] = DFFE(FB9_q[0]_sload_eqn, GLOBAL(JE1_outclock0), !KB1_inst5, , );

--FB9L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is counter

FB9L3 = CARRY(!FB9_q[0]);


--FB01_q[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7]
--operation mode is counter

FB01_q[7]_lut_out = FB01_q[7] $ (KB1_inst35 & FB01L51);
FB01_q[7]_sload_eqn = (SB1L91Q & CD1_dffs[7]) # (!SB1L91Q & FB01_q[7]_lut_out);
FB01_q[7] = DFFE(FB01_q[7]_sload_eqn, GLOBAL(JE1_outclock0), !KB1_inst5, , );

--FB01_cout is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is counter

FB01_cout = CARRY(FB01_q[7] # !FB01L51);


--FB01_q[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

FB01_q[6]_lut_out = FB01_q[6] $ (KB1_inst35 & !FB01L31);
FB01_q[6]_sload_eqn = (SB1L91Q & CD1_dffs[6]) # (!SB1L91Q & FB01_q[6]_lut_out);
FB01_q[6] = DFFE(FB01_q[6]_sload_eqn, GLOBAL(JE1_outclock0), !KB1_inst5, , );

--FB01L51 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

FB01L51 = CARRY(!FB01_q[6] & !FB01L31);


--FB01_q[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

FB01_q[5]_lut_out = FB01_q[5] $ (KB1_inst35 & FB01L11);
FB01_q[5]_sload_eqn = (SB1L91Q & CD1_dffs[5]) # (!SB1L91Q & FB01_q[5]_lut_out);
FB01_q[5] = DFFE(FB01_q[5]_sload_eqn, GLOBAL(JE1_outclock0), !KB1_inst5, , );

--FB01L31 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

FB01L31 = CARRY(FB01_q[5] # !FB01L11);


--FB01_q[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

FB01_q[4]_lut_out = FB01_q[4] $ (KB1_inst35 & !FB01L9);
FB01_q[4]_sload_eqn = (SB1L91Q & CD1_dffs[4]) # (!SB1L91Q & FB01_q[4]_lut_out);
FB01_q[4] = DFFE(FB01_q[4]_sload_eqn, GLOBAL(JE1_outclock0), !KB1_inst5, , );

--FB01L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

FB01L11 = CARRY(!FB01_q[4] & !FB01L9);


--FB01_q[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

FB01_q[3]_lut_out = FB01_q[3] $ (KB1_inst35 & FB01L7);
FB01_q[3]_sload_eqn = (SB1L91Q & CD1_dffs[3]) # (!SB1L91Q & FB01_q[3]_lut_out);
FB01_q[3] = DFFE(FB01_q[3]_sload_eqn, GLOBAL(JE1_outclock0), !KB1_inst5, , );

--FB01L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

FB01L9 = CARRY(FB01_q[3] # !FB01L7);


--FB01_q[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

FB01_q[2]_lut_out = FB01_q[2] $ (KB1_inst35 & !FB01L5);
FB01_q[2]_sload_eqn = (SB1L91Q & CD1_dffs[2]) # (!SB1L91Q & FB01_q[2]_lut_out);
FB01_q[2] = DFFE(FB01_q[2]_sload_eqn, GLOBAL(JE1_outclock0), !KB1_inst5, , );

--FB01L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

FB01L7 = CARRY(!FB01_q[2] & !FB01L5);


--FB01_q[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

FB01_q[1]_lut_out = FB01_q[1] $ (KB1_inst35 & FB01L3);
FB01_q[1]_sload_eqn = (SB1L91Q & CD1_dffs[1]) # (!SB1L91Q & FB01_q[1]_lut_out);
FB01_q[1] = DFFE(FB01_q[1]_sload_eqn, GLOBAL(JE1_outclock0), !KB1_inst5, , );

--FB01L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

FB01L5 = CARRY(FB01_q[1] # !FB01L3);


--FB01_q[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is counter

FB01_q[0]_lut_out = FB01_q[0] $ (KB1_inst35 & !FB9_cout);
FB01_q[0]_sload_eqn = (SB1L91Q & CD1_dffs[0]) # (!SB1L91Q & FB01_q[0]_lut_out);
FB01_q[0] = DFFE(FB01_q[0]_sload_eqn, GLOBAL(JE1_outclock0), !KB1_inst5, , );

--FB01L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is counter

FB01L3 = CARRY(!FB01_q[0] & !FB9_cout);


--FB7_sload_path[9] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is normal

FB7_sload_path[9]_lut_out = FB7_sload_path[9] $ (KB1_inst13 & FB7L91);
FB7_sload_path[9] = DFFE(FB7_sload_path[9]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--FB7_sload_path[8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is arithmetic

FB7_sload_path[8]_lut_out = FB7_sload_path[8] $ (KB1_inst13 & !FB7L71);
FB7_sload_path[8] = DFFE(FB7_sload_path[8]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB7L91 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

FB7L91 = CARRY(FB7_sload_path[8] & !FB7L71);


--FB7_sload_path[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

FB7_sload_path[7]_lut_out = FB7_sload_path[7] $ (KB1_inst13 & FB7L51);
FB7_sload_path[7] = DFFE(FB7_sload_path[7]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB7L71 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

FB7L71 = CARRY(!FB7L51 # !FB7_sload_path[7]);


--FB7_sload_path[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

FB7_sload_path[6]_lut_out = FB7_sload_path[6] $ (KB1_inst13 & !FB7L31);
FB7_sload_path[6] = DFFE(FB7_sload_path[6]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB7L51 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

FB7L51 = CARRY(FB7_sload_path[6] & !FB7L31);


--FB7_sload_path[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

FB7_sload_path[5]_lut_out = FB7_sload_path[5] $ (KB1_inst13 & FB7L11);
FB7_sload_path[5] = DFFE(FB7_sload_path[5]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB7L31 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

FB7L31 = CARRY(!FB7L11 # !FB7_sload_path[5]);


--FB7_sload_path[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

FB7_sload_path[4]_lut_out = FB7_sload_path[4] $ (KB1_inst13 & !FB7L9);
FB7_sload_path[4] = DFFE(FB7_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB7L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

FB7L11 = CARRY(FB7_sload_path[4] & !FB7L9);


--FB7_sload_path[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

FB7_sload_path[3]_lut_out = FB7_sload_path[3] $ (KB1_inst13 & FB7L7);
FB7_sload_path[3] = DFFE(FB7_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB7L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

FB7L9 = CARRY(!FB7L7 # !FB7_sload_path[3]);


--FB7_sload_path[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

FB7_sload_path[2]_lut_out = FB7_sload_path[2] $ (KB1_inst13 & !FB7L5);
FB7_sload_path[2] = DFFE(FB7_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB7L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

FB7L7 = CARRY(FB7_sload_path[2] & !FB7L5);


--FB7_sload_path[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

FB7_sload_path[1]_lut_out = FB7_sload_path[1] $ (KB1_inst13 & FB7L3);
FB7_sload_path[1] = DFFE(FB7_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB7L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

FB7L5 = CARRY(!FB7L3 # !FB7_sload_path[1]);


--FB7_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

FB7_sload_path[0]_lut_out = KB1_inst13 $ FB7_sload_path[0];
FB7_sload_path[0] = DFFE(FB7_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB7L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

FB7L3 = CARRY(FB7_sload_path[0]);


--FB6_sload_path[8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is normal

FB6_sload_path[8]_lut_out = FB6_sload_path[8] $ (BC1L1 & !FB6L71);
FB6_sload_path[8] = DFFE(FB6_sload_path[8]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--FB6_sload_path[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

FB6_sload_path[7]_lut_out = FB6_sload_path[7] $ (BC1L1 & FB6L51);
FB6_sload_path[7] = DFFE(FB6_sload_path[7]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB6L71 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

FB6L71 = CARRY(!FB6L51 # !FB6_sload_path[7]);


--FB6_sload_path[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

FB6_sload_path[6]_lut_out = FB6_sload_path[6] $ (BC1L1 & !FB6L31);
FB6_sload_path[6] = DFFE(FB6_sload_path[6]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB6L51 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

FB6L51 = CARRY(FB6_sload_path[6] & !FB6L31);


--FB6_sload_path[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

FB6_sload_path[5]_lut_out = FB6_sload_path[5] $ (BC1L1 & FB6L11);
FB6_sload_path[5] = DFFE(FB6_sload_path[5]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB6L31 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

FB6L31 = CARRY(!FB6L11 # !FB6_sload_path[5]);


--FB6_sload_path[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

FB6_sload_path[4]_lut_out = FB6_sload_path[4] $ (BC1L1 & !FB6L9);
FB6_sload_path[4] = DFFE(FB6_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB6L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

FB6L11 = CARRY(FB6_sload_path[4] & !FB6L9);


--FB6_sload_path[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

FB6_sload_path[3]_lut_out = FB6_sload_path[3] $ (BC1L1 & FB6L7);
FB6_sload_path[3] = DFFE(FB6_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB6L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

FB6L9 = CARRY(!FB6L7 # !FB6_sload_path[3]);


--FB6_sload_path[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

FB6_sload_path[2]_lut_out = FB6_sload_path[2] $ (BC1L1 & !FB6L5);
FB6_sload_path[2] = DFFE(FB6_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB6L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

FB6L7 = CARRY(FB6_sload_path[2] & !FB6L5);


--FB6_sload_path[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

FB6_sload_path[1]_lut_out = FB6_sload_path[1] $ (BC1L1 & FB6L3);
FB6_sload_path[1] = DFFE(FB6_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB6L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

FB6L5 = CARRY(!FB6L3 # !FB6_sload_path[1]);


--FB6_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

FB6_sload_path[0]_lut_out = BC1L1 $ FB6_sload_path[0];
FB6_sload_path[0] = DFFE(FB6_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB6L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

FB6L3 = CARRY(FB6_sload_path[0]);


--FB5_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

FB5_sload_path[0]_lut_out = !FB5_sload_path[0];
FB5_sload_path[0]_sload_eqn = (CC1L1 & FB5_sload_path[0]) # (!CC1L1 & FB5_sload_path[0]_lut_out);
FB5_sload_path[0] = DFFE(FB5_sload_path[0]_sload_eqn, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB5_the_carries[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

FB5_the_carries[1] = CARRY(KB1_inst13 $ !FB5_sload_path[0]);


--FB5_pre_out[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is counter

FB5_pre_out[1]_lut_out = FB5_pre_out[1] $ FB5_the_carries[1];
FB5_pre_out[1]_sload_eqn = (CC1L1 & FB5_pre_out[1]) # (!CC1L1 & FB5_pre_out[1]_lut_out);
FB5_pre_out[1] = DFFE(FB5_pre_out[1]_sload_eqn, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB5_the_carries[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is counter

FB5_the_carries[2] = CARRY(FB5_pre_out[1] $ KB1_inst13 # !FB5_the_carries[1]);


--FB5_pre_out[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is counter

FB5_pre_out[2]_lut_out = FB5_pre_out[2] $ !FB5_the_carries[2];
FB5_pre_out[2]_sload_eqn = (CC1L1 & FB5_pre_out[2]) # (!CC1L1 & FB5_pre_out[2]_lut_out);
FB5_pre_out[2] = DFFE(FB5_pre_out[2]_sload_eqn, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB5_the_carries[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is counter

FB5_the_carries[3] = CARRY(!FB5_the_carries[2] & (FB5_pre_out[2] $ !KB1_inst13));


--FB5_pre_out[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is counter

FB5_pre_out[3]_lut_out = FB5_pre_out[3] $ FB5_the_carries[3];
FB5_pre_out[3]_sload_eqn = (CC1L1 & FB5_pre_out[3]) # (!CC1L1 & FB5_pre_out[3]_lut_out);
FB5_pre_out[3] = DFFE(FB5_pre_out[3]_sload_eqn, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB5_the_carries[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is counter

FB5_the_carries[4] = CARRY(FB5_pre_out[3] $ KB1_inst13 # !FB5_the_carries[3]);


--FB5_pre_out[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is counter

FB5_pre_out[4]_lut_out = FB5_pre_out[4] $ !FB5_the_carries[4];
FB5_pre_out[4]_sload_eqn = (CC1L1 & FB5_pre_out[4]) # (!CC1L1 & FB5_pre_out[4]_lut_out);
FB5_pre_out[4] = DFFE(FB5_pre_out[4]_sload_eqn, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB5_the_carries[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is counter

FB5_the_carries[5] = CARRY(!FB5_the_carries[4] & (FB5_pre_out[4] $ !KB1_inst13));


--FB5_pre_out[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is counter

FB5_pre_out[5]_lut_out = FB5_pre_out[5] $ FB5_the_carries[5];
FB5_pre_out[5]_sload_eqn = (CC1L1 & FB5_pre_out[5]) # (!CC1L1 & FB5_pre_out[5]_lut_out);
FB5_pre_out[5] = DFFE(FB5_pre_out[5]_sload_eqn, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB5_the_carries[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[6]
--operation mode is counter

FB5_the_carries[6] = CARRY(FB5_pre_out[5] $ KB1_inst13 # !FB5_the_carries[5]);


--FB5_pre_out[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[6]
--operation mode is counter

FB5_pre_out[6]_lut_out = FB5_pre_out[6] $ !FB5_the_carries[6];
FB5_pre_out[6]_sload_eqn = (CC1L1 & FB5_pre_out[6]) # (!CC1L1 & FB5_pre_out[6]_lut_out);
FB5_pre_out[6] = DFFE(FB5_pre_out[6]_sload_eqn, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB5_the_carries[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[7]
--operation mode is counter

FB5_the_carries[7] = CARRY(!FB5_the_carries[6] & (FB5_pre_out[6] $ !KB1_inst13));


--FB5_pre_out[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[7]
--operation mode is counter

FB5_pre_out[7]_lut_out = FB5_pre_out[7] $ FB5_the_carries[7];
FB5_pre_out[7]_sload_eqn = (CC1L1 & FB5_pre_out[7]) # (!CC1L1 & FB5_pre_out[7]_lut_out);
FB5_pre_out[7] = DFFE(FB5_pre_out[7]_sload_eqn, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB5_the_carries[8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[8]
--operation mode is counter

FB5_the_carries[8] = CARRY(FB5_pre_out[7] $ KB1_inst13 # !FB5_the_carries[7]);


--FB5_pre_out[8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[8]
--operation mode is counter

FB5_pre_out[8]_lut_out = FB5_pre_out[8] $ !FB5_the_carries[8];
FB5_pre_out[8]_sload_eqn = (CC1L1 & FB5_pre_out[8]) # (!CC1L1 & FB5_pre_out[8]_lut_out);
FB5_pre_out[8] = DFFE(FB5_pre_out[8]_sload_eqn, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB5_the_carries[9] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[9]
--operation mode is counter

FB5_the_carries[9] = CARRY(!FB5_the_carries[8] & (FB5_pre_out[8] $ !KB1_inst13));


--FB5_pre_out[9] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[9]
--operation mode is normal

FB5_pre_out[9]_lut_out = FB5_pre_out[9] $ FB5_the_carries[9];
FB5_pre_out[9]_sload_eqn = (CC1L1 & FB5_pre_out[9]) # (!CC1L1 & FB5_pre_out[9]_lut_out);
FB5_pre_out[9] = DFFE(FB5_pre_out[9]_sload_eqn, GLOBAL(JE1_outclock0), !SB1L2, , );


--VC63_sout_node[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4]
--operation mode is normal

VC63_sout_node[4]_lut_out = VC33_cs_buffer[4] $ !VC63_cout[3];
VC63_sout_node[4] = DFFE(VC63_sout_node[4]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst2, , );


--VC03_sout_node[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5]
--operation mode is normal

VC03_sout_node[5]_lut_out = VC03_cout[4];
VC03_sout_node[5] = DFFE(VC03_sout_node[5]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst2, , );


--VC33_cs_buffer[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[4]
--operation mode is normal

VC33_cs_buffer[4] = VC63_sout_node[4] $ !VC33_cout[3];


--VC72_sout_node[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4]
--operation mode is normal

VC72_sout_node[4]_lut_out = VC42_cs_buffer[4] $ !VC72_cout[3];
VC72_sout_node[4] = DFFE(VC72_sout_node[4]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst3, , );


--VC12_sout_node[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5]
--operation mode is normal

VC12_sout_node[5]_lut_out = VC12_cout[4];
VC12_sout_node[5] = DFFE(VC12_sout_node[5]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst3, , );


--VC42_cs_buffer[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[4]
--operation mode is normal

VC42_cs_buffer[4] = VC72_sout_node[4] $ !VC42_cout[3];


--VC81_sout_node[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4]
--operation mode is normal

VC81_sout_node[4]_lut_out = VC51_cs_buffer[4] $ !VC81_cout[3];
VC81_sout_node[4] = DFFE(VC81_sout_node[4]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst, , );


--VC21_sout_node[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5]
--operation mode is normal

VC21_sout_node[5]_lut_out = VC21_cout[4];
VC21_sout_node[5] = DFFE(VC21_sout_node[5]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst, , );


--VC51_cs_buffer[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[4]
--operation mode is normal

VC51_cs_buffer[4] = VC81_sout_node[4] $ !VC51_cout[3];


--FB11_sload_path[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is normal

FB11_sload_path[1]_lut_out = FB11_sload_path[1] $ FB11L3;
FB11_sload_path[1] = DFFE(FB11_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), , , );


--FB11_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

FB11_sload_path[0]_lut_out = !FB11_sload_path[0];
FB11_sload_path[0] = DFFE(FB11_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), , , );

--FB11L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

FB11L3 = CARRY(FB11_sload_path[0]);


--VC9_sout_node[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4]
--operation mode is normal

VC9_sout_node[4]_lut_out = VC6_cs_buffer[4] $ !VC9_cout[3];
VC9_sout_node[4] = DFFE(VC9_sout_node[4]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst4, , );


--VC3_sout_node[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5]
--operation mode is normal

VC3_sout_node[5]_lut_out = VC3_cout[4];
VC3_sout_node[5] = DFFE(VC3_sout_node[5]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst4, , );


--VC6_cs_buffer[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[4]
--operation mode is normal

VC6_cs_buffer[4] = VC9_sout_node[4] $ !VC6_cout[3];


--FB81_sload_path[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is normal

FB81_sload_path[4]_lut_out = FB81_sload_path[4] $ !FB81L9;
FB81_sload_path[4] = DFFE(FB81_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), ND1L4Q, , );


--FB81_sload_path[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

FB81_sload_path[3]_lut_out = FB81_sload_path[3] $ FB81L7;
FB81_sload_path[3] = DFFE(FB81_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), ND1L4Q, , );

--FB81L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

FB81L9 = CARRY(!FB81L7 # !FB81_sload_path[3]);


--FB81_sload_path[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

FB81_sload_path[2]_lut_out = FB81_sload_path[2] $ !FB81L5;
FB81_sload_path[2] = DFFE(FB81_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), ND1L4Q, , );

--FB81L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

FB81L7 = CARRY(FB81_sload_path[2] & !FB81L5);


--FB81_sload_path[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

FB81_sload_path[1]_lut_out = FB81_sload_path[1] $ FB81L3;
FB81_sload_path[1] = DFFE(FB81_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), ND1L4Q, , );

--FB81L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

FB81L5 = CARRY(!FB81L3 # !FB81_sload_path[1]);


--FB81_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

FB81_sload_path[0]_lut_out = !FB81_sload_path[0];
FB81_sload_path[0] = DFFE(FB81_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), ND1L4Q, , );

--FB81L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

FB81L3 = CARRY(FB81_sload_path[0]);


--FB21_sload_path[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

FB21_sload_path[4]_lut_out = FB21_sload_path[4] $ !FB21L9;
FB21_sload_path[4]_reg_input = !PC9_aeb_out & FB21_sload_path[4]_lut_out;
FB21_sload_path[4] = DFFE(FB21_sload_path[4]_reg_input, GLOBAL(JE1_outclock0), BD1L4Q, , );

--FB21L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

FB21L11 = CARRY(FB21_sload_path[4] & !FB21L9);


--FB21_sload_path[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

FB21_sload_path[3]_lut_out = FB21_sload_path[3] $ FB21L7;
FB21_sload_path[3]_reg_input = !PC9_aeb_out & FB21_sload_path[3]_lut_out;
FB21_sload_path[3] = DFFE(FB21_sload_path[3]_reg_input, GLOBAL(JE1_outclock0), BD1L4Q, , );

--FB21L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

FB21L9 = CARRY(!FB21L7 # !FB21_sload_path[3]);


--FB21_sload_path[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

FB21_sload_path[2]_lut_out = FB21_sload_path[2] $ !FB21L5;
FB21_sload_path[2]_reg_input = !PC9_aeb_out & FB21_sload_path[2]_lut_out;
FB21_sload_path[2] = DFFE(FB21_sload_path[2]_reg_input, GLOBAL(JE1_outclock0), BD1L4Q, , );

--FB21L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

FB21L7 = CARRY(FB21_sload_path[2] & !FB21L5);


--FB21_sload_path[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

FB21_sload_path[1]_lut_out = FB21_sload_path[1] $ FB21L3;
FB21_sload_path[1]_reg_input = !PC9_aeb_out & FB21_sload_path[1]_lut_out;
FB21_sload_path[1] = DFFE(FB21_sload_path[1]_reg_input, GLOBAL(JE1_outclock0), BD1L4Q, , );

--FB21L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

FB21L5 = CARRY(!FB21L3 # !FB21_sload_path[1]);


--FB21_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

FB21_sload_path[0]_lut_out = !FB21_sload_path[0];
FB21_sload_path[0]_reg_input = !PC9_aeb_out & FB21_sload_path[0]_lut_out;
FB21_sload_path[0] = DFFE(FB21_sload_path[0]_reg_input, GLOBAL(JE1_outclock0), BD1L4Q, , );

--FB21L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

FB21L3 = CARRY(FB21_sload_path[0]);


--FB21L12 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT
--operation mode is arithmetic

FB21L12 = PC9_aeb_out # FB21L11;

--FB21_cout is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

FB21_cout = CARRY(!PC9_aeb_out & !FB21L11);


--FB31_sload_path[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is normal

FB31_sload_path[3]_lut_out = FB31_sload_path[3] $ FB31L7;
FB31_sload_path[3] = DFFE(FB31_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), BD1L4Q, , FB21L31);


--FB31_sload_path[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

FB31_sload_path[2]_lut_out = FB31_sload_path[2] $ !FB31L5;
FB31_sload_path[2] = DFFE(FB31_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), BD1L4Q, , FB21L31);

--FB31L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

FB31L7 = CARRY(FB31_sload_path[2] & !FB31L5);


--FB31_sload_path[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

FB31_sload_path[1]_lut_out = FB31_sload_path[1] $ FB31L3;
FB31_sload_path[1] = DFFE(FB31_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), BD1L4Q, , FB21L31);

--FB31L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

FB31L5 = CARRY(!FB31L3 # !FB31_sload_path[1]);


--FB31_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

FB31_sload_path[0]_lut_out = !FB31_sload_path[0];
FB31_sload_path[0] = DFFE(FB31_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), BD1L4Q, , FB21L31);

--FB31L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

FB31L3 = CARRY(FB31_sload_path[0]);


--FB72_sload_path[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

FB72_sload_path[2]_lut_out = FB72_sload_path[2] $ !FB72L5;
FB72_sload_path[2] = DFFE(FB72_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), VD1L45Q, , VD1L35Q);

--FB72_cout is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

FB72_cout = CARRY(FB72_sload_path[2] & !FB72L5);


--FB72_sload_path[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

FB72_sload_path[1]_lut_out = FB72_sload_path[1] $ FB72L3;
FB72_sload_path[1] = DFFE(FB72_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), VD1L45Q, , VD1L35Q);

--FB72L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

FB72L5 = CARRY(!FB72L3 # !FB72_sload_path[1]);


--FB72_sload_path[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is arithmetic

FB72_sload_path[0]_lut_out = !FB72_sload_path[0];
FB72_sload_path[0] = DFFE(FB72_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), VD1L45Q, , VD1L35Q);

--FB72L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

FB72L3 = CARRY(FB72_sload_path[0]);


--FB82_sload_path[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

FB82_sload_path[2]_lut_out = FB82_sload_path[2] $ FB82L6;
FB82_sload_path[2] = DFFE(FB82_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), VD1L45Q, , VD1L35Q);

--FB82_cout is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

FB82_cout = CARRY(!FB82L6 # !FB82_sload_path[2]);


--FB82_sload_path[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

FB82_sload_path[1]_lut_out = FB82_sload_path[1] $ !FB82L4;
FB82_sload_path[1] = DFFE(FB82_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), VD1L45Q, , VD1L35Q);

--FB82L6 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

FB82L6 = CARRY(FB82_sload_path[1] & !FB82L4);


--FB82_sload_path[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is arithmetic

FB82_sload_path[0]_lut_out = FB82_sload_path[0] $ FB82L3;
FB82_sload_path[0] = DFFE(FB82_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), VD1L45Q, , VD1L35Q);

--FB82L4 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

FB82L4 = CARRY(!FB82L3 # !FB82_sload_path[0]);


--FB62_sload_path[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is normal

FB62_sload_path[7]_lut_out = FB62_sload_path[7] $ FB62L51;
FB62_sload_path[7] = DFFE(FB62_sload_path[7]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , VD1L85Q);


--FB62_sload_path[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

FB62_sload_path[6]_lut_out = FB62_sload_path[6] $ !FB62L31;
FB62_sload_path[6] = DFFE(FB62_sload_path[6]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , VD1L85Q);

--FB62L51 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

FB62L51 = CARRY(FB62_sload_path[6] & !FB62L31);


--FB62_sload_path[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

FB62_sload_path[5]_lut_out = FB62_sload_path[5] $ FB62L11;
FB62_sload_path[5] = DFFE(FB62_sload_path[5]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , VD1L85Q);

--FB62L31 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

FB62L31 = CARRY(!FB62L11 # !FB62_sload_path[5]);


--FB62_sload_path[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

FB62_sload_path[4]_lut_out = FB62_sload_path[4] $ !FB62L9;
FB62_sload_path[4] = DFFE(FB62_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , VD1L85Q);

--FB62L11 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

FB62L11 = CARRY(FB62_sload_path[4] & !FB62L9);


--FB62_sload_path[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

FB62_sload_path[3]_lut_out = FB62_sload_path[3] $ FB62L7;
FB62_sload_path[3] = DFFE(FB62_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , VD1L85Q);

--FB62L9 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

FB62L9 = CARRY(!FB62L7 # !FB62_sload_path[3]);


--FB62_sload_path[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

FB62_sload_path[2]_lut_out = FB62_sload_path[2] $ !FB62L5;
FB62_sload_path[2] = DFFE(FB62_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , VD1L85Q);

--FB62L7 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

FB62L7 = CARRY(FB62_sload_path[2] & !FB62L5);


--FB62_sload_path[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

FB62_sload_path[1]_lut_out = FB62_sload_path[1] $ FB62L3;
FB62_sload_path[1] = DFFE(FB62_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , VD1L85Q);

--FB62L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

FB62L5 = CARRY(!FB62L3 # !FB62_sload_path[1]);


--FB62_sload_path[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

FB62_sload_path[0]_lut_out = !FB62_sload_path[0];
FB62_sload_path[0] = DFFE(FB62_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , VD1L85Q);

--FB62L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

FB62L3 = CARRY(FB62_sload_path[0]);


--FB32_sload_path[9] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is normal

FB32_sload_path[9]_lut_out = FB32_sload_path[9] $ (X1L345Q & FB32L91);
FB32_sload_path[9] = DFFE(FB32_sload_path[9]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--FB32_sload_path[8] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is arithmetic

FB32_sload_path[8]_lut_out = FB32_sload_path[8] $ (X1L345Q & !FB32L71);
FB32_sload_path[8] = DFFE(FB32_sload_path[8]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB32L91 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

FB32L91 = CARRY(FB32_sload_path[8] & !FB32L71);


--FB32_sload_path[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

FB32_sload_path[7]_lut_out = FB32_sload_path[7] $ (X1L345Q & FB32L51);
FB32_sload_path[7] = DFFE(FB32_sload_path[7]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB32L71 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

FB32L71 = CARRY(!FB32L51 # !FB32_sload_path[7]);


--FB32_sload_path[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

FB32_sload_path[6]_lut_out = FB32_sload_path[6] $ (X1L345Q & !FB32L31);
FB32_sload_path[6] = DFFE(FB32_sload_path[6]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB32L51 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

FB32L51 = CARRY(FB32_sload_path[6] & !FB32L31);


--FB32_sload_path[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

FB32_sload_path[5]_lut_out = FB32_sload_path[5] $ (X1L345Q & FB32L11);
FB32_sload_path[5] = DFFE(FB32_sload_path[5]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB32L31 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

FB32L31 = CARRY(!FB32L11 # !FB32_sload_path[5]);


--FB32_sload_path[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

FB32_sload_path[4]_lut_out = FB32_sload_path[4] $ (X1L345Q & !FB32L9);
FB32_sload_path[4] = DFFE(FB32_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB32L11 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

FB32L11 = CARRY(FB32_sload_path[4] & !FB32L9);


--FB32_sload_path[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

FB32_sload_path[3]_lut_out = FB32_sload_path[3] $ (X1L345Q & FB32L7);
FB32_sload_path[3] = DFFE(FB32_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB32L9 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

FB32L9 = CARRY(!FB32L7 # !FB32_sload_path[3]);


--FB32_sload_path[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

FB32_sload_path[2]_lut_out = FB32_sload_path[2] $ (X1L345Q & !FB32L5);
FB32_sload_path[2] = DFFE(FB32_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB32L7 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

FB32L7 = CARRY(FB32_sload_path[2] & !FB32L5);


--FB32_sload_path[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

FB32_sload_path[1]_lut_out = FB32_sload_path[1] $ (X1L345Q & FB32L3);
FB32_sload_path[1] = DFFE(FB32_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB32L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

FB32L5 = CARRY(!FB32L3 # !FB32_sload_path[1]);


--FB32_sload_path[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

FB32_sload_path[0]_lut_out = X1L345Q $ FB32_sload_path[0];
FB32_sload_path[0] = DFFE(FB32_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB32L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

FB32L3 = CARRY(FB32_sload_path[0]);


--FB22_sload_path[8] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is normal

FB22_sload_path[8]_lut_out = FB22_sload_path[8] $ (BC2L1 & !FB22L71);
FB22_sload_path[8] = DFFE(FB22_sload_path[8]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--FB22_sload_path[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

FB22_sload_path[7]_lut_out = FB22_sload_path[7] $ (BC2L1 & FB22L51);
FB22_sload_path[7] = DFFE(FB22_sload_path[7]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB22L71 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

FB22L71 = CARRY(!FB22L51 # !FB22_sload_path[7]);


--FB22_sload_path[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

FB22_sload_path[6]_lut_out = FB22_sload_path[6] $ (BC2L1 & !FB22L31);
FB22_sload_path[6] = DFFE(FB22_sload_path[6]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB22L51 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

FB22L51 = CARRY(FB22_sload_path[6] & !FB22L31);


--FB22_sload_path[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

FB22_sload_path[5]_lut_out = FB22_sload_path[5] $ (BC2L1 & FB22L11);
FB22_sload_path[5] = DFFE(FB22_sload_path[5]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB22L31 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

FB22L31 = CARRY(!FB22L11 # !FB22_sload_path[5]);


--FB22_sload_path[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

FB22_sload_path[4]_lut_out = FB22_sload_path[4] $ (BC2L1 & !FB22L9);
FB22_sload_path[4] = DFFE(FB22_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB22L11 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

FB22L11 = CARRY(FB22_sload_path[4] & !FB22L9);


--FB22_sload_path[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

FB22_sload_path[3]_lut_out = FB22_sload_path[3] $ (BC2L1 & FB22L7);
FB22_sload_path[3] = DFFE(FB22_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB22L9 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

FB22L9 = CARRY(!FB22L7 # !FB22_sload_path[3]);


--FB22_sload_path[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

FB22_sload_path[2]_lut_out = FB22_sload_path[2] $ (BC2L1 & !FB22L5);
FB22_sload_path[2] = DFFE(FB22_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB22L7 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

FB22L7 = CARRY(FB22_sload_path[2] & !FB22L5);


--FB22_sload_path[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

FB22_sload_path[1]_lut_out = FB22_sload_path[1] $ (BC2L1 & FB22L3);
FB22_sload_path[1] = DFFE(FB22_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB22L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

FB22L5 = CARRY(!FB22L3 # !FB22_sload_path[1]);


--FB22_sload_path[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

FB22_sload_path[0]_lut_out = BC2L1 $ FB22_sload_path[0];
FB22_sload_path[0] = DFFE(FB22_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB22L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

FB22L3 = CARRY(FB22_sload_path[0]);


--FB12_sload_path[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

FB12_sload_path[0]_lut_out = !FB12_sload_path[0];
FB12_sload_path[0]_sload_eqn = (CC2L1 & FB12_sload_path[0]) # (!CC2L1 & FB12_sload_path[0]_lut_out);
FB12_sload_path[0] = DFFE(FB12_sload_path[0]_sload_eqn, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB12_the_carries[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

FB12_the_carries[1] = CARRY(X1L345Q $ !FB12_sload_path[0]);


--FB12_pre_out[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is counter

FB12_pre_out[1]_lut_out = FB12_pre_out[1] $ FB12_the_carries[1];
FB12_pre_out[1]_sload_eqn = (CC2L1 & FB12_pre_out[1]) # (!CC2L1 & FB12_pre_out[1]_lut_out);
FB12_pre_out[1] = DFFE(FB12_pre_out[1]_sload_eqn, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB12_the_carries[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is counter

FB12_the_carries[2] = CARRY(FB12_pre_out[1] $ X1L345Q # !FB12_the_carries[1]);


--FB12_pre_out[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is counter

FB12_pre_out[2]_lut_out = FB12_pre_out[2] $ !FB12_the_carries[2];
FB12_pre_out[2]_sload_eqn = (CC2L1 & FB12_pre_out[2]) # (!CC2L1 & FB12_pre_out[2]_lut_out);
FB12_pre_out[2] = DFFE(FB12_pre_out[2]_sload_eqn, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB12_the_carries[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is counter

FB12_the_carries[3] = CARRY(!FB12_the_carries[2] & (FB12_pre_out[2] $ !X1L345Q));


--FB12_pre_out[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is counter

FB12_pre_out[3]_lut_out = FB12_pre_out[3] $ FB12_the_carries[3];
FB12_pre_out[3]_sload_eqn = (CC2L1 & FB12_pre_out[3]) # (!CC2L1 & FB12_pre_out[3]_lut_out);
FB12_pre_out[3] = DFFE(FB12_pre_out[3]_sload_eqn, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB12_the_carries[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is counter

FB12_the_carries[4] = CARRY(FB12_pre_out[3] $ X1L345Q # !FB12_the_carries[3]);


--FB12_pre_out[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is counter

FB12_pre_out[4]_lut_out = FB12_pre_out[4] $ !FB12_the_carries[4];
FB12_pre_out[4]_sload_eqn = (CC2L1 & FB12_pre_out[4]) # (!CC2L1 & FB12_pre_out[4]_lut_out);
FB12_pre_out[4] = DFFE(FB12_pre_out[4]_sload_eqn, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB12_the_carries[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is counter

FB12_the_carries[5] = CARRY(!FB12_the_carries[4] & (FB12_pre_out[4] $ !X1L345Q));


--FB12_pre_out[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is counter

FB12_pre_out[5]_lut_out = FB12_pre_out[5] $ FB12_the_carries[5];
FB12_pre_out[5]_sload_eqn = (CC2L1 & FB12_pre_out[5]) # (!CC2L1 & FB12_pre_out[5]_lut_out);
FB12_pre_out[5] = DFFE(FB12_pre_out[5]_sload_eqn, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB12_the_carries[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[6]
--operation mode is counter

FB12_the_carries[6] = CARRY(FB12_pre_out[5] $ X1L345Q # !FB12_the_carries[5]);


--FB12_pre_out[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[6]
--operation mode is counter

FB12_pre_out[6]_lut_out = FB12_pre_out[6] $ !FB12_the_carries[6];
FB12_pre_out[6]_sload_eqn = (CC2L1 & FB12_pre_out[6]) # (!CC2L1 & FB12_pre_out[6]_lut_out);
FB12_pre_out[6] = DFFE(FB12_pre_out[6]_sload_eqn, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB12_the_carries[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[7]
--operation mode is counter

FB12_the_carries[7] = CARRY(!FB12_the_carries[6] & (FB12_pre_out[6] $ !X1L345Q));


--FB12_pre_out[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[7]
--operation mode is counter

FB12_pre_out[7]_lut_out = FB12_pre_out[7] $ FB12_the_carries[7];
FB12_pre_out[7]_sload_eqn = (CC2L1 & FB12_pre_out[7]) # (!CC2L1 & FB12_pre_out[7]_lut_out);
FB12_pre_out[7] = DFFE(FB12_pre_out[7]_sload_eqn, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB12_the_carries[8] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[8]
--operation mode is counter

FB12_the_carries[8] = CARRY(FB12_pre_out[7] $ X1L345Q # !FB12_the_carries[7]);


--FB12_pre_out[8] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[8]
--operation mode is counter

FB12_pre_out[8]_lut_out = FB12_pre_out[8] $ !FB12_the_carries[8];
FB12_pre_out[8]_sload_eqn = (CC2L1 & FB12_pre_out[8]) # (!CC2L1 & FB12_pre_out[8]_lut_out);
FB12_pre_out[8] = DFFE(FB12_pre_out[8]_sload_eqn, GLOBAL(JE1_outclock0), !SB1L2, , );

--FB12_the_carries[9] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[9]
--operation mode is counter

FB12_the_carries[9] = CARRY(!FB12_the_carries[8] & (FB12_pre_out[8] $ !X1L345Q));


--FB12_pre_out[9] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[9]
--operation mode is normal

FB12_pre_out[9]_lut_out = FB12_pre_out[9] $ FB12_the_carries[9];
FB12_pre_out[9]_sload_eqn = (CC2L1 & FB12_pre_out[9]) # (!CC2L1 & FB12_pre_out[9]_lut_out);
FB12_pre_out[9] = DFFE(FB12_pre_out[9]_sload_eqn, GLOBAL(JE1_outclock0), !SB1L2, , );


--FB42_q[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7]
--operation mode is counter

FB42_q[7]_lut_out = FB42_q[7] $ (VD1L3 & FB42L51);
FB42_q[7]_sload_eqn = (VD1L08Q & RC85L3) # (!VD1L08Q & FB42_q[7]_lut_out);
FB42_q[7] = DFFE(FB42_q[7]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--FB42_cout is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is counter

FB42_cout = CARRY(FB42_q[7] # !FB42L51);


--FB42_q[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

FB42_q[6]_lut_out = FB42_q[6] $ (VD1L3 & !FB42L31);
FB42_q[6]_sload_eqn = (VD1L08Q & RC35L3) # (!VD1L08Q & FB42_q[6]_lut_out);
FB42_q[6] = DFFE(FB42_q[6]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--FB42L51 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

FB42L51 = CARRY(!FB42_q[6] & !FB42L31);


--FB42_q[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

FB42_q[5]_lut_out = FB42_q[5] $ (VD1L3 & FB42L11);
FB42_q[5]_sload_eqn = (VD1L08Q & RC84L3) # (!VD1L08Q & FB42_q[5]_lut_out);
FB42_q[5] = DFFE(FB42_q[5]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--FB42L31 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

FB42L31 = CARRY(FB42_q[5] # !FB42L11);


--FB42_q[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

FB42_q[4]_lut_out = FB42_q[4] $ (VD1L3 & !FB42L9);
FB42_q[4]_sload_eqn = (VD1L08Q & RC34L3) # (!VD1L08Q & FB42_q[4]_lut_out);
FB42_q[4] = DFFE(FB42_q[4]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--FB42L11 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

FB42L11 = CARRY(!FB42_q[4] & !FB42L9);


--FB42_q[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

FB42_q[3]_lut_out = FB42_q[3] $ (VD1L3 & FB42L7);
FB42_q[3]_sload_eqn = (VD1L08Q & RC83L3) # (!VD1L08Q & FB42_q[3]_lut_out);
FB42_q[3] = DFFE(FB42_q[3]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--FB42L9 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

FB42L9 = CARRY(FB42_q[3] # !FB42L7);


--FB42_q[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

FB42_q[2]_lut_out = FB42_q[2] $ (VD1L3 & !FB42L5);
FB42_q[2]_sload_eqn = (VD1L08Q & RC33L2) # (!VD1L08Q & FB42_q[2]_lut_out);
FB42_q[2] = DFFE(FB42_q[2]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--FB42L7 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

FB42L7 = CARRY(!FB42_q[2] & !FB42L5);


--FB42_q[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

FB42_q[1]_lut_out = FB42_q[1] $ (VD1L3 & FB42L3);
FB42_q[1]_sload_eqn = (VD1L08Q & RC82L3) # (!VD1L08Q & FB42_q[1]_lut_out);
FB42_q[1] = DFFE(FB42_q[1]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--FB42L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

FB42L5 = CARRY(FB42_q[1] # !FB42L3);


--FB42_q[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is counter

FB42_q[0]_lut_out = FB42_q[0] $ VD1L3;
FB42_q[0]_sload_eqn = (VD1L08Q & RC32L3) # (!VD1L08Q & FB42_q[0]_lut_out);
FB42_q[0] = DFFE(FB42_q[0]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--FB42L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is counter

FB42L3 = CARRY(!FB42_q[0]);


--FB52_q[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7]
--operation mode is counter

FB52_q[7]_lut_out = FB52_q[7] $ (VD1L3 & FB52L51);
FB52_q[7]_sload_eqn = (VD1L97Q & RC85L3) # (!VD1L97Q & FB52_q[7]_lut_out);
FB52_q[7] = DFFE(FB52_q[7]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--FB52_cout is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is counter

FB52_cout = CARRY(FB52_q[7] # !FB52L51);


--FB52_q[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

FB52_q[6]_lut_out = FB52_q[6] $ (VD1L3 & !FB52L31);
FB52_q[6]_sload_eqn = (VD1L97Q & RC35L3) # (!VD1L97Q & FB52_q[6]_lut_out);
FB52_q[6] = DFFE(FB52_q[6]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--FB52L51 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

FB52L51 = CARRY(!FB52_q[6] & !FB52L31);


--FB52_q[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

FB52_q[5]_lut_out = FB52_q[5] $ (VD1L3 & FB52L11);
FB52_q[5]_sload_eqn = (VD1L97Q & RC84L3) # (!VD1L97Q & FB52_q[5]_lut_out);
FB52_q[5] = DFFE(FB52_q[5]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--FB52L31 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

FB52L31 = CARRY(FB52_q[5] # !FB52L11);


--FB52_q[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

FB52_q[4]_lut_out = FB52_q[4] $ (VD1L3 & !FB52L9);
FB52_q[4]_sload_eqn = (VD1L97Q & RC34L3) # (!VD1L97Q & FB52_q[4]_lut_out);
FB52_q[4] = DFFE(FB52_q[4]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--FB52L11 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

FB52L11 = CARRY(!FB52_q[4] & !FB52L9);


--FB52_q[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

FB52_q[3]_lut_out = FB52_q[3] $ (VD1L3 & FB52L7);
FB52_q[3]_sload_eqn = (VD1L97Q & RC83L3) # (!VD1L97Q & FB52_q[3]_lut_out);
FB52_q[3] = DFFE(FB52_q[3]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--FB52L9 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

FB52L9 = CARRY(FB52_q[3] # !FB52L7);


--FB52_q[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

FB52_q[2]_lut_out = FB52_q[2] $ (VD1L3 & !FB52L5);
FB52_q[2]_sload_eqn = (VD1L97Q & RC33L2) # (!VD1L97Q & FB52_q[2]_lut_out);
FB52_q[2] = DFFE(FB52_q[2]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--FB52L7 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

FB52L7 = CARRY(!FB52_q[2] & !FB52L5);


--FB52_q[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

FB52_q[1]_lut_out = FB52_q[1] $ (VD1L3 & FB52L3);
FB52_q[1]_sload_eqn = (VD1L97Q & RC82L3) # (!VD1L97Q & FB52_q[1]_lut_out);
FB52_q[1] = DFFE(FB52_q[1]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--FB52L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

FB52L5 = CARRY(FB52_q[1] # !FB52L3);


--FB52_q[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is counter

FB52_q[0]_lut_out = FB52_q[0] $ (VD1L3 & !FB42_cout);
FB52_q[0]_sload_eqn = (VD1L97Q & RC32L3) # (!VD1L97Q & FB52_q[0]_lut_out);
FB52_q[0] = DFFE(FB52_q[0]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--FB52L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is counter

FB52L3 = CARRY(!FB52_q[0] & !FB42_cout);


--FB91_sload_path[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

FB91_sload_path[4]_lut_out = FB91_sload_path[4] $ !FB91L9;
FB91_sload_path[4]_reg_input = !PC51_aeb_out & FB91_sload_path[4]_lut_out;
FB91_sload_path[4] = DFFE(FB91_sload_path[4]_reg_input, GLOBAL(JE1_outclock0), DE1L9Q, , );

--FB91L11 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

FB91L11 = CARRY(FB91_sload_path[4] & !FB91L9);


--FB91_sload_path[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

FB91_sload_path[3]_lut_out = FB91_sload_path[3] $ FB91L7;
FB91_sload_path[3]_reg_input = !PC51_aeb_out & FB91_sload_path[3]_lut_out;
FB91_sload_path[3] = DFFE(FB91_sload_path[3]_reg_input, GLOBAL(JE1_outclock0), DE1L9Q, , );

--FB91L9 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

FB91L9 = CARRY(!FB91L7 # !FB91_sload_path[3]);


--FB91_sload_path[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

FB91_sload_path[2]_lut_out = FB91_sload_path[2] $ !FB91L5;
FB91_sload_path[2]_reg_input = !PC51_aeb_out & FB91_sload_path[2]_lut_out;
FB91_sload_path[2] = DFFE(FB91_sload_path[2]_reg_input, GLOBAL(JE1_outclock0), DE1L9Q, , );

--FB91L7 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

FB91L7 = CARRY(FB91_sload_path[2] & !FB91L5);


--FB91_sload_path[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

FB91_sload_path[1]_lut_out = FB91_sload_path[1] $ FB91L3;
FB91_sload_path[1]_reg_input = !PC51_aeb_out & FB91_sload_path[1]_lut_out;
FB91_sload_path[1] = DFFE(FB91_sload_path[1]_reg_input, GLOBAL(JE1_outclock0), DE1L9Q, , );

--FB91L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

FB91L5 = CARRY(!FB91L3 # !FB91_sload_path[1]);


--FB91_sload_path[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

FB91_sload_path[0]_lut_out = !FB91_sload_path[0];
FB91_sload_path[0]_reg_input = !PC51_aeb_out & FB91_sload_path[0]_lut_out;
FB91_sload_path[0] = DFFE(FB91_sload_path[0]_reg_input, GLOBAL(JE1_outclock0), DE1L9Q, , );

--FB91L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

FB91L3 = CARRY(FB91_sload_path[0]);


--FB91L12 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT
--operation mode is arithmetic

FB91L12 = PC51_aeb_out # FB91L11;

--FB91_cout is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

FB91_cout = CARRY(!PC51_aeb_out & !FB91L11);


--FB02_sload_path[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

FB02_sload_path[3]_lut_out = FB02_sload_path[3] $ FB02L7;
FB02_sload_path[3]_reg_input = !PC61_aeb_out & FB02_sload_path[3]_lut_out;
FB02_sload_path[3] = DFFE(FB02_sload_path[3]_reg_input, GLOBAL(JE1_outclock0), DE1L9Q, , FB91L31);

--FB02L9 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

FB02L9 = CARRY(!FB02L7 # !FB02_sload_path[3]);


--FB02_sload_path[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

FB02_sload_path[2]_lut_out = FB02_sload_path[2] $ !FB02L5;
FB02_sload_path[2]_reg_input = !PC61_aeb_out & FB02_sload_path[2]_lut_out;
FB02_sload_path[2] = DFFE(FB02_sload_path[2]_reg_input, GLOBAL(JE1_outclock0), DE1L9Q, , FB91L31);

--FB02L7 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

FB02L7 = CARRY(FB02_sload_path[2] & !FB02L5);


--FB02_sload_path[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

FB02_sload_path[1]_lut_out = FB02_sload_path[1] $ FB02L3;
FB02_sload_path[1]_reg_input = !PC61_aeb_out & FB02_sload_path[1]_lut_out;
FB02_sload_path[1] = DFFE(FB02_sload_path[1]_reg_input, GLOBAL(JE1_outclock0), DE1L9Q, , FB91L31);

--FB02L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

FB02L5 = CARRY(!FB02L3 # !FB02_sload_path[1]);


--FB02_sload_path[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

FB02_sload_path[0]_lut_out = !FB02_sload_path[0];
FB02_sload_path[0]_reg_input = !PC61_aeb_out & FB02_sload_path[0]_lut_out;
FB02_sload_path[0] = DFFE(FB02_sload_path[0]_reg_input, GLOBAL(JE1_outclock0), DE1L9Q, , FB91L31);

--FB02L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

FB02L3 = CARRY(FB02_sload_path[0]);


--FB02L81 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT
--operation mode is arithmetic

FB02L81 = PC61_aeb_out # !FB02L9;

--FB02_cout is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

FB02_cout = CARRY(PC61_aeb_out # !FB02L9);


--NE1_lcell_hgrant is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hgrant
--operation mode is normal

NE1_lcell_hgrant = GND;


--NE1_lcell_hresp0 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp0
--operation mode is normal

NE1_lcell_hresp0 = !B1L5Q;


--NE1_lcell_hresp1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp1
--operation mode is normal

NE1_lcell_hresp1 = VCC;


--JE2_outclock1 is pll4x:inst_pll4x|altclklock:altclklock_component|outclock1
JE2_outclock1 = PLL(CLK4p, , );


--JE1_outclock0 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock0
JE1_outclock0 = PLL(CLK4p, , );

--JE1_outclock1 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock1
JE1_outclock1 = PLL(CLK4p, , );


--WB1L15 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_1~1
--operation mode is arithmetic

WB1L15 = WB1_ind[0] $ WB1_ina[0];

--WB1L25 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_1~1COUT
--operation mode is arithmetic

WB1L25 = CARRY(WB1_ind[0] # !WB1_ina[0]);


--WB1L35 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_1~2
--operation mode is arithmetic

WB1L35 = WB1_ind[1] $ WB1_ina[1] $ !WB1L25;

--WB1L45 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_1~2COUT
--operation mode is arithmetic

WB1L45 = CARRY(WB1_ind[1] & WB1_ina[1] & !WB1L25 # !WB1_ind[1] & (WB1_ina[1] # !WB1L25));


--WB1L55 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_1~3
--operation mode is arithmetic

WB1L55 = WB1_ind[2] $ WB1_ina[2] $ WB1L45;

--WB1L65 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_1~3COUT
--operation mode is arithmetic

WB1L65 = CARRY(WB1_ind[2] & (!WB1L45 # !WB1_ina[2]) # !WB1_ind[2] & !WB1_ina[2] & !WB1L45);


--WB1L75 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_1~4
--operation mode is arithmetic

WB1L75 = WB1_ind[3] $ WB1_ina[3] $ !WB1L65;

--WB1L85 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_1~4COUT
--operation mode is arithmetic

WB1L85 = CARRY(WB1_ind[3] & WB1_ina[3] & !WB1L65 # !WB1_ind[3] & (WB1_ina[3] # !WB1L65));


--WB1L95 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_1~5
--operation mode is arithmetic

WB1L95 = WB1_ind[4] $ WB1_ina[4] $ WB1L85;

--WB1L06 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_1~5COUT
--operation mode is arithmetic

WB1L06 = CARRY(WB1_ind[4] & (!WB1L85 # !WB1_ina[4]) # !WB1_ind[4] & !WB1_ina[4] & !WB1L85);


--WB1L16 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_1~6
--operation mode is arithmetic

WB1L16 = WB1_ind[5] $ WB1_ina[5] $ !WB1L06;

--WB1L26 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_1~6COUT
--operation mode is arithmetic

WB1L26 = CARRY(WB1_ind[5] & WB1_ina[5] & !WB1L06 # !WB1_ind[5] & (WB1_ina[5] # !WB1L06));


--WB1L36 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_1~7
--operation mode is arithmetic

WB1L36 = WB1_ind[6] $ WB1_ina[6] $ WB1L26;

--WB1L46 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_1~7COUT
--operation mode is arithmetic

WB1L46 = CARRY(WB1_ind[6] & (!WB1L26 # !WB1_ina[6]) # !WB1_ind[6] & !WB1_ina[6] & !WB1L26);


--WB1L56 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_1~8
--operation mode is normal

WB1L56 = WB1_ind[7] $ WB1_ina[7] $ !WB1L46;


--WB1L37 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_3~1
--operation mode is arithmetic

WB1L37 = WB1_ind[0] $ WB1_ina[0];

--WB1L47 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_3~1COUT
--operation mode is arithmetic

WB1L47 = CARRY(WB1_ina[0] # !WB1_ind[0]);


--WB1L57 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_3~2
--operation mode is arithmetic

WB1L57 = WB1_ind[1] $ WB1_ina[1] $ !WB1L47;

--WB1L67 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_3~2COUT
--operation mode is arithmetic

WB1L67 = CARRY(WB1_ind[1] & (!WB1L47 # !WB1_ina[1]) # !WB1_ind[1] & !WB1_ina[1] & !WB1L47);


--WB1L77 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_3~3
--operation mode is arithmetic

WB1L77 = WB1_ind[2] $ WB1_ina[2] $ WB1L67;

--WB1L87 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_3~3COUT
--operation mode is arithmetic

WB1L87 = CARRY(WB1_ind[2] & WB1_ina[2] & !WB1L67 # !WB1_ind[2] & (WB1_ina[2] # !WB1L67));


--WB1L97 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_3~4
--operation mode is arithmetic

WB1L97 = WB1_ind[3] $ WB1_ina[3] $ !WB1L87;

--WB1L08 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_3~4COUT
--operation mode is arithmetic

WB1L08 = CARRY(WB1_ind[3] & (!WB1L87 # !WB1_ina[3]) # !WB1_ind[3] & !WB1_ina[3] & !WB1L87);


--WB1L18 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_3~5
--operation mode is arithmetic

WB1L18 = WB1_ind[4] $ WB1_ina[4] $ WB1L08;

--WB1L28 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_3~5COUT
--operation mode is arithmetic

WB1L28 = CARRY(WB1_ind[4] & WB1_ina[4] & !WB1L08 # !WB1_ind[4] & (WB1_ina[4] # !WB1L08));


--WB1L38 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_3~6
--operation mode is arithmetic

WB1L38 = WB1_ind[5] $ WB1_ina[5] $ !WB1L28;

--WB1L48 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_3~6COUT
--operation mode is arithmetic

WB1L48 = CARRY(WB1_ind[5] & (!WB1L28 # !WB1_ina[5]) # !WB1_ind[5] & !WB1_ina[5] & !WB1L28);


--WB1L58 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_3~7
--operation mode is arithmetic

WB1L58 = WB1_ind[6] $ WB1_ina[6] $ WB1L48;

--WB1L68 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_3~7COUT
--operation mode is arithmetic

WB1L68 = CARRY(WB1_ind[6] & WB1_ina[6] & !WB1L48 # !WB1_ind[6] & (WB1_ina[6] # !WB1L48));


--WB1L78 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_3~8
--operation mode is normal

WB1L78 = WB1_ind[7] $ WB1_ina[7] $ !WB1L68;


--BB2L1 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~0
--operation mode is arithmetic

BB2L1 = !BB2_readout_cnt[0];

--BB2L2 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~0COUT
--operation mode is arithmetic

BB2L2 = CARRY(BB2_readout_cnt[0]);


--BB2L3 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~1
--operation mode is arithmetic

BB2L3 = BB2_readout_cnt[1] $ BB2L2;

--BB2L4 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~1COUT
--operation mode is arithmetic

BB2L4 = CARRY(!BB2L2 # !BB2_readout_cnt[1]);


--BB2L5 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~2
--operation mode is arithmetic

BB2L5 = BB2_readout_cnt[2] $ !BB2L4;

--BB2L6 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~2COUT
--operation mode is arithmetic

BB2L6 = CARRY(BB2_readout_cnt[2] & !BB2L4);


--BB2L7 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~3
--operation mode is arithmetic

BB2L7 = BB2_readout_cnt[3] $ BB2L6;

--BB2L8 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~3COUT
--operation mode is arithmetic

BB2L8 = CARRY(!BB2L6 # !BB2_readout_cnt[3]);


--BB2L9 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~4
--operation mode is arithmetic

BB2L9 = BB2_readout_cnt[4] $ !BB2L8;

--BB2L01 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~4COUT
--operation mode is arithmetic

BB2L01 = CARRY(BB2_readout_cnt[4] & !BB2L8);


--BB2L11 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~5
--operation mode is arithmetic

BB2L11 = BB2_readout_cnt[5] $ BB2L01;

--BB2L21 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~5COUT
--operation mode is arithmetic

BB2L21 = CARRY(!BB2L01 # !BB2_readout_cnt[5]);


--BB2L31 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~6
--operation mode is arithmetic

BB2L31 = BB2_readout_cnt[6] $ !BB2L21;

--BB2L41 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~6COUT
--operation mode is arithmetic

BB2L41 = CARRY(BB2_readout_cnt[6] & !BB2L21);


--BB2L51 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~7
--operation mode is arithmetic

BB2L51 = BB2_readout_cnt[7] $ BB2L41;

--BB2L61 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~7COUT
--operation mode is arithmetic

BB2L61 = CARRY(!BB2L41 # !BB2_readout_cnt[7]);


--BB2L71 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~8
--operation mode is arithmetic

BB2L71 = BB2_readout_cnt[8] $ !BB2L61;

--BB2L81 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~8COUT
--operation mode is arithmetic

BB2L81 = CARRY(BB2_readout_cnt[8] & !BB2L61);


--BB2L91 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~9
--operation mode is arithmetic

BB2L91 = BB2_readout_cnt[9] $ BB2L81;

--BB2L02 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~9COUT
--operation mode is arithmetic

BB2L02 = CARRY(!BB2L81 # !BB2_readout_cnt[9]);


--BB2L12 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~10
--operation mode is arithmetic

BB2L12 = BB2_readout_cnt[10] $ !BB2L02;

--BB2L22 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~10COUT
--operation mode is arithmetic

BB2L22 = CARRY(BB2_readout_cnt[10] & !BB2L02);


--BB2L32 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~11
--operation mode is arithmetic

BB2L32 = BB2_readout_cnt[11] $ BB2L22;

--BB2L42 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~11COUT
--operation mode is arithmetic

BB2L42 = CARRY(!BB2L22 # !BB2_readout_cnt[11]);


--BB2L52 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~12
--operation mode is arithmetic

BB2L52 = BB2_readout_cnt[12] $ !BB2L42;

--BB2L62 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~12COUT
--operation mode is arithmetic

BB2L62 = CARRY(BB2_readout_cnt[12] & !BB2L42);


--BB2L72 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~13
--operation mode is arithmetic

BB2L72 = BB2_readout_cnt[13] $ BB2L62;

--BB2L82 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~13COUT
--operation mode is arithmetic

BB2L82 = CARRY(!BB2L62 # !BB2_readout_cnt[13]);


--BB2L92 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~14
--operation mode is arithmetic

BB2L92 = BB2_readout_cnt[14] $ !BB2L82;

--BB2L03 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~14COUT
--operation mode is arithmetic

BB2L03 = CARRY(BB2_readout_cnt[14] & !BB2L82);


--BB2L13 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~15
--operation mode is arithmetic

BB2L13 = BB2_readout_cnt[15] $ BB2L03;

--BB2L23 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~15COUT
--operation mode is arithmetic

BB2L23 = CARRY(!BB2L03 # !BB2_readout_cnt[15]);


--BB2L33 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~16
--operation mode is arithmetic

BB2L33 = BB2_readout_cnt[16] $ !BB2L23;

--BB2L43 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~16COUT
--operation mode is arithmetic

BB2L43 = CARRY(BB2_readout_cnt[16] & !BB2L23);


--BB2L53 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~17
--operation mode is arithmetic

BB2L53 = BB2_readout_cnt[17] $ BB2L43;

--BB2L63 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~17COUT
--operation mode is arithmetic

BB2L63 = CARRY(!BB2L43 # !BB2_readout_cnt[17]);


--BB2L73 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~18
--operation mode is arithmetic

BB2L73 = BB2_readout_cnt[18] $ !BB2L63;

--BB2L83 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~18COUT
--operation mode is arithmetic

BB2L83 = CARRY(BB2_readout_cnt[18] & !BB2L63);


--BB2L93 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~19
--operation mode is arithmetic

BB2L93 = BB2_readout_cnt[19] $ BB2L83;

--BB2L04 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~19COUT
--operation mode is arithmetic

BB2L04 = CARRY(!BB2L83 # !BB2_readout_cnt[19]);


--BB2L14 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~20
--operation mode is arithmetic

BB2L14 = BB2_readout_cnt[20] $ !BB2L04;

--BB2L24 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~20COUT
--operation mode is arithmetic

BB2L24 = CARRY(BB2_readout_cnt[20] & !BB2L04);


--BB2L34 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~21
--operation mode is arithmetic

BB2L34 = BB2_readout_cnt[21] $ BB2L24;

--BB2L44 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~21COUT
--operation mode is arithmetic

BB2L44 = CARRY(!BB2L24 # !BB2_readout_cnt[21]);


--BB2L54 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~22
--operation mode is arithmetic

BB2L54 = BB2_readout_cnt[22] $ !BB2L44;

--BB2L64 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~22COUT
--operation mode is arithmetic

BB2L64 = CARRY(BB2_readout_cnt[22] & !BB2L44);


--BB2L74 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~23
--operation mode is arithmetic

BB2L74 = BB2_readout_cnt[23] $ BB2L64;

--BB2L84 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~23COUT
--operation mode is arithmetic

BB2L84 = CARRY(!BB2L64 # !BB2_readout_cnt[23]);


--BB2L94 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~24
--operation mode is arithmetic

BB2L94 = BB2_readout_cnt[24] $ !BB2L84;

--BB2L05 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~24COUT
--operation mode is arithmetic

BB2L05 = CARRY(BB2_readout_cnt[24] & !BB2L84);


--BB2L15 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~25
--operation mode is arithmetic

BB2L15 = BB2_readout_cnt[25] $ BB2L05;

--BB2L25 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~25COUT
--operation mode is arithmetic

BB2L25 = CARRY(!BB2L05 # !BB2_readout_cnt[25]);


--BB2L35 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~26
--operation mode is arithmetic

BB2L35 = BB2_readout_cnt[26] $ !BB2L25;

--BB2L45 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~26COUT
--operation mode is arithmetic

BB2L45 = CARRY(BB2_readout_cnt[26] & !BB2L25);


--BB2L55 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~27
--operation mode is arithmetic

BB2L55 = BB2_readout_cnt[27] $ BB2L45;

--BB2L65 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~27COUT
--operation mode is arithmetic

BB2L65 = CARRY(!BB2L45 # !BB2_readout_cnt[27]);


--BB2L75 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~28
--operation mode is arithmetic

BB2L75 = BB2_readout_cnt[28] $ !BB2L65;

--BB2L85 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~28COUT
--operation mode is arithmetic

BB2L85 = CARRY(BB2_readout_cnt[28] & !BB2L65);


--BB2L95 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~29
--operation mode is arithmetic

BB2L95 = BB2_readout_cnt[29] $ BB2L85;

--BB2L06 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~29COUT
--operation mode is arithmetic

BB2L06 = CARRY(!BB2L85 # !BB2_readout_cnt[29]);


--BB2L16 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~30
--operation mode is arithmetic

BB2L16 = BB2_readout_cnt[30] $ !BB2L06;

--BB2L26 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~30COUT
--operation mode is arithmetic

BB2L26 = CARRY(BB2_readout_cnt[30] & !BB2L06);


--BB2L36 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~31
--operation mode is normal

BB2L36 = BB2_readout_cnt[31] $ BB2L26;


--AB2L46 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~0
--operation mode is arithmetic

AB2L46 = !AB2_digitize_cnt[0];

--AB2L56 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~0COUT
--operation mode is arithmetic

AB2L56 = CARRY(AB2_digitize_cnt[0]);


--AB2L66 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~1
--operation mode is arithmetic

AB2L66 = AB2_digitize_cnt[1] $ AB2L56;

--AB2L76 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~1COUT
--operation mode is arithmetic

AB2L76 = CARRY(!AB2L56 # !AB2_digitize_cnt[1]);


--AB2L86 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~2
--operation mode is arithmetic

AB2L86 = AB2_digitize_cnt[2] $ !AB2L76;

--AB2L96 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~2COUT
--operation mode is arithmetic

AB2L96 = CARRY(AB2_digitize_cnt[2] & !AB2L76);


--AB2L07 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~3
--operation mode is arithmetic

AB2L07 = AB2_digitize_cnt[3] $ AB2L96;

--AB2L17 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~3COUT
--operation mode is arithmetic

AB2L17 = CARRY(!AB2L96 # !AB2_digitize_cnt[3]);


--AB2L27 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~4
--operation mode is arithmetic

AB2L27 = AB2_digitize_cnt[4] $ !AB2L17;

--AB2L37 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~4COUT
--operation mode is arithmetic

AB2L37 = CARRY(AB2_digitize_cnt[4] & !AB2L17);


--AB2L47 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~5
--operation mode is arithmetic

AB2L47 = AB2_digitize_cnt[5] $ AB2L37;

--AB2L57 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~5COUT
--operation mode is arithmetic

AB2L57 = CARRY(!AB2L37 # !AB2_digitize_cnt[5]);


--AB2L67 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~6
--operation mode is arithmetic

AB2L67 = AB2_digitize_cnt[6] $ !AB2L57;

--AB2L77 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~6COUT
--operation mode is arithmetic

AB2L77 = CARRY(AB2_digitize_cnt[6] & !AB2L57);


--AB2L87 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~7
--operation mode is arithmetic

AB2L87 = AB2_digitize_cnt[7] $ AB2L77;

--AB2L97 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~7COUT
--operation mode is arithmetic

AB2L97 = CARRY(!AB2L77 # !AB2_digitize_cnt[7]);


--AB2L08 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~8
--operation mode is arithmetic

AB2L08 = AB2_digitize_cnt[8] $ !AB2L97;

--AB2L18 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~8COUT
--operation mode is arithmetic

AB2L18 = CARRY(AB2_digitize_cnt[8] & !AB2L97);


--AB2L28 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~9
--operation mode is arithmetic

AB2L28 = AB2_digitize_cnt[9] $ AB2L18;

--AB2L38 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~9COUT
--operation mode is arithmetic

AB2L38 = CARRY(!AB2L18 # !AB2_digitize_cnt[9]);


--AB2L48 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~10
--operation mode is arithmetic

AB2L48 = AB2_digitize_cnt[10] $ !AB2L38;

--AB2L58 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~10COUT
--operation mode is arithmetic

AB2L58 = CARRY(AB2_digitize_cnt[10] & !AB2L38);


--AB2L68 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~11
--operation mode is arithmetic

AB2L68 = AB2_digitize_cnt[11] $ AB2L58;

--AB2L78 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~11COUT
--operation mode is arithmetic

AB2L78 = CARRY(!AB2L58 # !AB2_digitize_cnt[11]);


--AB2L88 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~12
--operation mode is arithmetic

AB2L88 = AB2_digitize_cnt[12] $ !AB2L78;

--AB2L98 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~12COUT
--operation mode is arithmetic

AB2L98 = CARRY(AB2_digitize_cnt[12] & !AB2L78);


--AB2L09 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~13
--operation mode is arithmetic

AB2L09 = AB2_digitize_cnt[13] $ AB2L98;

--AB2L19 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~13COUT
--operation mode is arithmetic

AB2L19 = CARRY(!AB2L98 # !AB2_digitize_cnt[13]);


--AB2L29 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~14
--operation mode is arithmetic

AB2L29 = AB2_digitize_cnt[14] $ !AB2L19;

--AB2L39 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~14COUT
--operation mode is arithmetic

AB2L39 = CARRY(AB2_digitize_cnt[14] & !AB2L19);


--AB2L49 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~15
--operation mode is arithmetic

AB2L49 = AB2_digitize_cnt[15] $ AB2L39;

--AB2L59 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~15COUT
--operation mode is arithmetic

AB2L59 = CARRY(!AB2L39 # !AB2_digitize_cnt[15]);


--AB2L69 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~16
--operation mode is arithmetic

AB2L69 = AB2_digitize_cnt[16] $ !AB2L59;

--AB2L79 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~16COUT
--operation mode is arithmetic

AB2L79 = CARRY(AB2_digitize_cnt[16] & !AB2L59);


--AB2L89 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~17
--operation mode is arithmetic

AB2L89 = AB2_digitize_cnt[17] $ AB2L79;

--AB2L99 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~17COUT
--operation mode is arithmetic

AB2L99 = CARRY(!AB2L79 # !AB2_digitize_cnt[17]);


--AB2L001 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~18
--operation mode is arithmetic

AB2L001 = AB2_digitize_cnt[18] $ !AB2L99;

--AB2L101 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~18COUT
--operation mode is arithmetic

AB2L101 = CARRY(AB2_digitize_cnt[18] & !AB2L99);


--AB2L201 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~19
--operation mode is arithmetic

AB2L201 = AB2_digitize_cnt[19] $ AB2L101;

--AB2L301 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~19COUT
--operation mode is arithmetic

AB2L301 = CARRY(!AB2L101 # !AB2_digitize_cnt[19]);


--AB2L401 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~20
--operation mode is arithmetic

AB2L401 = AB2_digitize_cnt[20] $ !AB2L301;

--AB2L501 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~20COUT
--operation mode is arithmetic

AB2L501 = CARRY(AB2_digitize_cnt[20] & !AB2L301);


--AB2L601 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~21
--operation mode is arithmetic

AB2L601 = AB2_digitize_cnt[21] $ AB2L501;

--AB2L701 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~21COUT
--operation mode is arithmetic

AB2L701 = CARRY(!AB2L501 # !AB2_digitize_cnt[21]);


--AB2L801 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~22
--operation mode is arithmetic

AB2L801 = AB2_digitize_cnt[22] $ !AB2L701;

--AB2L901 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~22COUT
--operation mode is arithmetic

AB2L901 = CARRY(AB2_digitize_cnt[22] & !AB2L701);


--AB2L011 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~23
--operation mode is arithmetic

AB2L011 = AB2_digitize_cnt[23] $ AB2L901;

--AB2L111 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~23COUT
--operation mode is arithmetic

AB2L111 = CARRY(!AB2L901 # !AB2_digitize_cnt[23]);


--AB2L211 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~24
--operation mode is arithmetic

AB2L211 = AB2_digitize_cnt[24] $ !AB2L111;

--AB2L311 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~24COUT
--operation mode is arithmetic

AB2L311 = CARRY(AB2_digitize_cnt[24] & !AB2L111);


--AB2L411 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~25
--operation mode is arithmetic

AB2L411 = AB2_digitize_cnt[25] $ AB2L311;

--AB2L511 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~25COUT
--operation mode is arithmetic

AB2L511 = CARRY(!AB2L311 # !AB2_digitize_cnt[25]);


--AB2L611 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~26
--operation mode is arithmetic

AB2L611 = AB2_digitize_cnt[26] $ !AB2L511;

--AB2L711 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~26COUT
--operation mode is arithmetic

AB2L711 = CARRY(AB2_digitize_cnt[26] & !AB2L511);


--AB2L811 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~27
--operation mode is arithmetic

AB2L811 = AB2_digitize_cnt[27] $ AB2L711;

--AB2L911 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~27COUT
--operation mode is arithmetic

AB2L911 = CARRY(!AB2L711 # !AB2_digitize_cnt[27]);


--AB2L021 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~28
--operation mode is arithmetic

AB2L021 = AB2_digitize_cnt[28] $ !AB2L911;

--AB2L121 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~28COUT
--operation mode is arithmetic

AB2L121 = CARRY(AB2_digitize_cnt[28] & !AB2L911);


--AB2L221 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~29
--operation mode is arithmetic

AB2L221 = AB2_digitize_cnt[29] $ AB2L121;

--AB2L321 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~29COUT
--operation mode is arithmetic

AB2L321 = CARRY(!AB2L121 # !AB2_digitize_cnt[29]);


--AB2L421 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~30
--operation mode is arithmetic

AB2L421 = AB2_digitize_cnt[30] $ !AB2L321;

--AB2L521 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~30COUT
--operation mode is arithmetic

AB2L521 = CARRY(AB2_digitize_cnt[30] & !AB2L321);


--AB2L621 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~31
--operation mode is normal

AB2L621 = AB2_digitize_cnt[31] $ AB2L521;


--AB2L1 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~0
--operation mode is arithmetic

AB2L1 = !AB2_settle_cnt[0];

--AB2L2 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~0COUT
--operation mode is arithmetic

AB2L2 = CARRY(AB2_settle_cnt[0]);


--AB2L3 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~1
--operation mode is arithmetic

AB2L3 = AB2_settle_cnt[1] $ AB2L2;

--AB2L4 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~1COUT
--operation mode is arithmetic

AB2L4 = CARRY(!AB2L2 # !AB2_settle_cnt[1]);


--AB2L5 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~2
--operation mode is arithmetic

AB2L5 = AB2_settle_cnt[2] $ !AB2L4;

--AB2L6 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~2COUT
--operation mode is arithmetic

AB2L6 = CARRY(AB2_settle_cnt[2] & !AB2L4);


--AB2L7 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~3
--operation mode is arithmetic

AB2L7 = AB2_settle_cnt[3] $ AB2L6;

--AB2L8 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~3COUT
--operation mode is arithmetic

AB2L8 = CARRY(!AB2L6 # !AB2_settle_cnt[3]);


--AB2L9 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~4
--operation mode is arithmetic

AB2L9 = AB2_settle_cnt[4] $ !AB2L8;

--AB2L01 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~4COUT
--operation mode is arithmetic

AB2L01 = CARRY(AB2_settle_cnt[4] & !AB2L8);


--AB2L11 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~5
--operation mode is arithmetic

AB2L11 = AB2_settle_cnt[5] $ AB2L01;

--AB2L21 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~5COUT
--operation mode is arithmetic

AB2L21 = CARRY(!AB2L01 # !AB2_settle_cnt[5]);


--AB2L31 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~6
--operation mode is arithmetic

AB2L31 = AB2_settle_cnt[6] $ !AB2L21;

--AB2L41 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~6COUT
--operation mode is arithmetic

AB2L41 = CARRY(AB2_settle_cnt[6] & !AB2L21);


--AB2L51 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~7
--operation mode is arithmetic

AB2L51 = AB2_settle_cnt[7] $ AB2L41;

--AB2L61 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~7COUT
--operation mode is arithmetic

AB2L61 = CARRY(!AB2L41 # !AB2_settle_cnt[7]);


--AB2L71 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~8
--operation mode is arithmetic

AB2L71 = AB2_settle_cnt[8] $ !AB2L61;

--AB2L81 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~8COUT
--operation mode is arithmetic

AB2L81 = CARRY(AB2_settle_cnt[8] & !AB2L61);


--AB2L91 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~9
--operation mode is arithmetic

AB2L91 = AB2_settle_cnt[9] $ AB2L81;

--AB2L02 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~9COUT
--operation mode is arithmetic

AB2L02 = CARRY(!AB2L81 # !AB2_settle_cnt[9]);


--AB2L12 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~10
--operation mode is arithmetic

AB2L12 = AB2_settle_cnt[10] $ !AB2L02;

--AB2L22 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~10COUT
--operation mode is arithmetic

AB2L22 = CARRY(AB2_settle_cnt[10] & !AB2L02);


--AB2L32 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~11
--operation mode is arithmetic

AB2L32 = AB2_settle_cnt[11] $ AB2L22;

--AB2L42 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~11COUT
--operation mode is arithmetic

AB2L42 = CARRY(!AB2L22 # !AB2_settle_cnt[11]);


--AB2L52 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~12
--operation mode is arithmetic

AB2L52 = AB2_settle_cnt[12] $ !AB2L42;

--AB2L62 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~12COUT
--operation mode is arithmetic

AB2L62 = CARRY(AB2_settle_cnt[12] & !AB2L42);


--AB2L72 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~13
--operation mode is arithmetic

AB2L72 = AB2_settle_cnt[13] $ AB2L62;

--AB2L82 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~13COUT
--operation mode is arithmetic

AB2L82 = CARRY(!AB2L62 # !AB2_settle_cnt[13]);


--AB2L92 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~14
--operation mode is arithmetic

AB2L92 = AB2_settle_cnt[14] $ !AB2L82;

--AB2L03 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~14COUT
--operation mode is arithmetic

AB2L03 = CARRY(AB2_settle_cnt[14] & !AB2L82);


--AB2L13 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~15
--operation mode is arithmetic

AB2L13 = AB2_settle_cnt[15] $ AB2L03;

--AB2L23 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~15COUT
--operation mode is arithmetic

AB2L23 = CARRY(!AB2L03 # !AB2_settle_cnt[15]);


--AB2L33 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~16
--operation mode is arithmetic

AB2L33 = AB2_settle_cnt[16] $ !AB2L23;

--AB2L43 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~16COUT
--operation mode is arithmetic

AB2L43 = CARRY(AB2_settle_cnt[16] & !AB2L23);


--AB2L53 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~17
--operation mode is arithmetic

AB2L53 = AB2_settle_cnt[17] $ AB2L43;

--AB2L63 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~17COUT
--operation mode is arithmetic

AB2L63 = CARRY(!AB2L43 # !AB2_settle_cnt[17]);


--AB2L73 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~18
--operation mode is arithmetic

AB2L73 = AB2_settle_cnt[18] $ !AB2L63;

--AB2L83 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~18COUT
--operation mode is arithmetic

AB2L83 = CARRY(AB2_settle_cnt[18] & !AB2L63);


--AB2L93 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~19
--operation mode is arithmetic

AB2L93 = AB2_settle_cnt[19] $ AB2L83;

--AB2L04 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~19COUT
--operation mode is arithmetic

AB2L04 = CARRY(!AB2L83 # !AB2_settle_cnt[19]);


--AB2L14 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~20
--operation mode is arithmetic

AB2L14 = AB2_settle_cnt[20] $ !AB2L04;

--AB2L24 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~20COUT
--operation mode is arithmetic

AB2L24 = CARRY(AB2_settle_cnt[20] & !AB2L04);


--AB2L34 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~21
--operation mode is arithmetic

AB2L34 = AB2_settle_cnt[21] $ AB2L24;

--AB2L44 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~21COUT
--operation mode is arithmetic

AB2L44 = CARRY(!AB2L24 # !AB2_settle_cnt[21]);


--AB2L54 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~22
--operation mode is arithmetic

AB2L54 = AB2_settle_cnt[22] $ !AB2L44;

--AB2L64 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~22COUT
--operation mode is arithmetic

AB2L64 = CARRY(AB2_settle_cnt[22] & !AB2L44);


--AB2L74 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~23
--operation mode is arithmetic

AB2L74 = AB2_settle_cnt[23] $ AB2L64;

--AB2L84 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~23COUT
--operation mode is arithmetic

AB2L84 = CARRY(!AB2L64 # !AB2_settle_cnt[23]);


--AB2L94 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~24
--operation mode is arithmetic

AB2L94 = AB2_settle_cnt[24] $ !AB2L84;

--AB2L05 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~24COUT
--operation mode is arithmetic

AB2L05 = CARRY(AB2_settle_cnt[24] & !AB2L84);


--AB2L15 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~25
--operation mode is arithmetic

AB2L15 = AB2_settle_cnt[25] $ AB2L05;

--AB2L25 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~25COUT
--operation mode is arithmetic

AB2L25 = CARRY(!AB2L05 # !AB2_settle_cnt[25]);


--AB2L35 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~26
--operation mode is arithmetic

AB2L35 = AB2_settle_cnt[26] $ !AB2L25;

--AB2L45 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~26COUT
--operation mode is arithmetic

AB2L45 = CARRY(AB2_settle_cnt[26] & !AB2L25);


--AB2L55 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~27
--operation mode is arithmetic

AB2L55 = AB2_settle_cnt[27] $ AB2L45;

--AB2L65 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~27COUT
--operation mode is arithmetic

AB2L65 = CARRY(!AB2L45 # !AB2_settle_cnt[27]);


--AB2L75 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~28
--operation mode is arithmetic

AB2L75 = AB2_settle_cnt[28] $ !AB2L65;

--AB2L85 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~28COUT
--operation mode is arithmetic

AB2L85 = CARRY(AB2_settle_cnt[28] & !AB2L65);


--AB2L95 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~29
--operation mode is arithmetic

AB2L95 = AB2_settle_cnt[29] $ AB2L85;

--AB2L06 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~29COUT
--operation mode is arithmetic

AB2L06 = CARRY(!AB2L85 # !AB2_settle_cnt[29]);


--AB2L16 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~30
--operation mode is arithmetic

AB2L16 = AB2_settle_cnt[30] $ !AB2L06;

--AB2L26 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~30COUT
--operation mode is arithmetic

AB2L26 = CARRY(AB2_settle_cnt[30] & !AB2L06);


--AB2L36 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~31
--operation mode is normal

AB2L36 = AB2_settle_cnt[31] $ AB2L26;


--BB1L1 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~0
--operation mode is arithmetic

BB1L1 = !BB1_readout_cnt[0];

--BB1L2 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~0COUT
--operation mode is arithmetic

BB1L2 = CARRY(BB1_readout_cnt[0]);


--BB1L3 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~1
--operation mode is arithmetic

BB1L3 = BB1_readout_cnt[1] $ BB1L2;

--BB1L4 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~1COUT
--operation mode is arithmetic

BB1L4 = CARRY(!BB1L2 # !BB1_readout_cnt[1]);


--BB1L5 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~2
--operation mode is arithmetic

BB1L5 = BB1_readout_cnt[2] $ !BB1L4;

--BB1L6 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~2COUT
--operation mode is arithmetic

BB1L6 = CARRY(BB1_readout_cnt[2] & !BB1L4);


--BB1L7 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~3
--operation mode is arithmetic

BB1L7 = BB1_readout_cnt[3] $ BB1L6;

--BB1L8 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~3COUT
--operation mode is arithmetic

BB1L8 = CARRY(!BB1L6 # !BB1_readout_cnt[3]);


--BB1L9 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~4
--operation mode is arithmetic

BB1L9 = BB1_readout_cnt[4] $ !BB1L8;

--BB1L01 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~4COUT
--operation mode is arithmetic

BB1L01 = CARRY(BB1_readout_cnt[4] & !BB1L8);


--BB1L11 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~5
--operation mode is arithmetic

BB1L11 = BB1_readout_cnt[5] $ BB1L01;

--BB1L21 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~5COUT
--operation mode is arithmetic

BB1L21 = CARRY(!BB1L01 # !BB1_readout_cnt[5]);


--BB1L31 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~6
--operation mode is arithmetic

BB1L31 = BB1_readout_cnt[6] $ !BB1L21;

--BB1L41 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~6COUT
--operation mode is arithmetic

BB1L41 = CARRY(BB1_readout_cnt[6] & !BB1L21);


--BB1L51 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~7
--operation mode is arithmetic

BB1L51 = BB1_readout_cnt[7] $ BB1L41;

--BB1L61 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~7COUT
--operation mode is arithmetic

BB1L61 = CARRY(!BB1L41 # !BB1_readout_cnt[7]);


--BB1L71 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~8
--operation mode is arithmetic

BB1L71 = BB1_readout_cnt[8] $ !BB1L61;

--BB1L81 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~8COUT
--operation mode is arithmetic

BB1L81 = CARRY(BB1_readout_cnt[8] & !BB1L61);


--BB1L91 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~9
--operation mode is arithmetic

BB1L91 = BB1_readout_cnt[9] $ BB1L81;

--BB1L02 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~9COUT
--operation mode is arithmetic

BB1L02 = CARRY(!BB1L81 # !BB1_readout_cnt[9]);


--BB1L12 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~10
--operation mode is arithmetic

BB1L12 = BB1_readout_cnt[10] $ !BB1L02;

--BB1L22 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~10COUT
--operation mode is arithmetic

BB1L22 = CARRY(BB1_readout_cnt[10] & !BB1L02);


--BB1L32 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~11
--operation mode is arithmetic

BB1L32 = BB1_readout_cnt[11] $ BB1L22;

--BB1L42 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~11COUT
--operation mode is arithmetic

BB1L42 = CARRY(!BB1L22 # !BB1_readout_cnt[11]);


--BB1L52 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~12
--operation mode is arithmetic

BB1L52 = BB1_readout_cnt[12] $ !BB1L42;

--BB1L62 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~12COUT
--operation mode is arithmetic

BB1L62 = CARRY(BB1_readout_cnt[12] & !BB1L42);


--BB1L72 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~13
--operation mode is arithmetic

BB1L72 = BB1_readout_cnt[13] $ BB1L62;

--BB1L82 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~13COUT
--operation mode is arithmetic

BB1L82 = CARRY(!BB1L62 # !BB1_readout_cnt[13]);


--BB1L92 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~14
--operation mode is arithmetic

BB1L92 = BB1_readout_cnt[14] $ !BB1L82;

--BB1L03 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~14COUT
--operation mode is arithmetic

BB1L03 = CARRY(BB1_readout_cnt[14] & !BB1L82);


--BB1L13 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~15
--operation mode is arithmetic

BB1L13 = BB1_readout_cnt[15] $ BB1L03;

--BB1L23 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~15COUT
--operation mode is arithmetic

BB1L23 = CARRY(!BB1L03 # !BB1_readout_cnt[15]);


--BB1L33 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~16
--operation mode is arithmetic

BB1L33 = BB1_readout_cnt[16] $ !BB1L23;

--BB1L43 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~16COUT
--operation mode is arithmetic

BB1L43 = CARRY(BB1_readout_cnt[16] & !BB1L23);


--BB1L53 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~17
--operation mode is arithmetic

BB1L53 = BB1_readout_cnt[17] $ BB1L43;

--BB1L63 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~17COUT
--operation mode is arithmetic

BB1L63 = CARRY(!BB1L43 # !BB1_readout_cnt[17]);


--BB1L73 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~18
--operation mode is arithmetic

BB1L73 = BB1_readout_cnt[18] $ !BB1L63;

--BB1L83 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~18COUT
--operation mode is arithmetic

BB1L83 = CARRY(BB1_readout_cnt[18] & !BB1L63);


--BB1L93 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~19
--operation mode is arithmetic

BB1L93 = BB1_readout_cnt[19] $ BB1L83;

--BB1L04 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~19COUT
--operation mode is arithmetic

BB1L04 = CARRY(!BB1L83 # !BB1_readout_cnt[19]);


--BB1L14 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~20
--operation mode is arithmetic

BB1L14 = BB1_readout_cnt[20] $ !BB1L04;

--BB1L24 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~20COUT
--operation mode is arithmetic

BB1L24 = CARRY(BB1_readout_cnt[20] & !BB1L04);


--BB1L34 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~21
--operation mode is arithmetic

BB1L34 = BB1_readout_cnt[21] $ BB1L24;

--BB1L44 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~21COUT
--operation mode is arithmetic

BB1L44 = CARRY(!BB1L24 # !BB1_readout_cnt[21]);


--BB1L54 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~22
--operation mode is arithmetic

BB1L54 = BB1_readout_cnt[22] $ !BB1L44;

--BB1L64 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~22COUT
--operation mode is arithmetic

BB1L64 = CARRY(BB1_readout_cnt[22] & !BB1L44);


--BB1L74 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~23
--operation mode is arithmetic

BB1L74 = BB1_readout_cnt[23] $ BB1L64;

--BB1L84 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~23COUT
--operation mode is arithmetic

BB1L84 = CARRY(!BB1L64 # !BB1_readout_cnt[23]);


--BB1L94 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~24
--operation mode is arithmetic

BB1L94 = BB1_readout_cnt[24] $ !BB1L84;

--BB1L05 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~24COUT
--operation mode is arithmetic

BB1L05 = CARRY(BB1_readout_cnt[24] & !BB1L84);


--BB1L15 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~25
--operation mode is arithmetic

BB1L15 = BB1_readout_cnt[25] $ BB1L05;

--BB1L25 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~25COUT
--operation mode is arithmetic

BB1L25 = CARRY(!BB1L05 # !BB1_readout_cnt[25]);


--BB1L35 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~26
--operation mode is arithmetic

BB1L35 = BB1_readout_cnt[26] $ !BB1L25;

--BB1L45 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~26COUT
--operation mode is arithmetic

BB1L45 = CARRY(BB1_readout_cnt[26] & !BB1L25);


--BB1L55 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~27
--operation mode is arithmetic

BB1L55 = BB1_readout_cnt[27] $ BB1L45;

--BB1L65 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~27COUT
--operation mode is arithmetic

BB1L65 = CARRY(!BB1L45 # !BB1_readout_cnt[27]);


--BB1L75 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~28
--operation mode is arithmetic

BB1L75 = BB1_readout_cnt[28] $ !BB1L65;

--BB1L85 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~28COUT
--operation mode is arithmetic

BB1L85 = CARRY(BB1_readout_cnt[28] & !BB1L65);


--BB1L95 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~29
--operation mode is arithmetic

BB1L95 = BB1_readout_cnt[29] $ BB1L85;

--BB1L06 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~29COUT
--operation mode is arithmetic

BB1L06 = CARRY(!BB1L85 # !BB1_readout_cnt[29]);


--BB1L16 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~30
--operation mode is arithmetic

BB1L16 = BB1_readout_cnt[30] $ !BB1L06;

--BB1L26 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~30COUT
--operation mode is arithmetic

BB1L26 = CARRY(BB1_readout_cnt[30] & !BB1L06);


--BB1L36 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~31
--operation mode is normal

BB1L36 = BB1_readout_cnt[31] $ BB1L26;


--AB1L46 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~0
--operation mode is arithmetic

AB1L46 = !AB1_digitize_cnt[0];

--AB1L56 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~0COUT
--operation mode is arithmetic

AB1L56 = CARRY(AB1_digitize_cnt[0]);


--AB1L66 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~1
--operation mode is arithmetic

AB1L66 = AB1_digitize_cnt[1] $ AB1L56;

--AB1L76 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~1COUT
--operation mode is arithmetic

AB1L76 = CARRY(!AB1L56 # !AB1_digitize_cnt[1]);


--AB1L86 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~2
--operation mode is arithmetic

AB1L86 = AB1_digitize_cnt[2] $ !AB1L76;

--AB1L96 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~2COUT
--operation mode is arithmetic

AB1L96 = CARRY(AB1_digitize_cnt[2] & !AB1L76);


--AB1L07 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~3
--operation mode is arithmetic

AB1L07 = AB1_digitize_cnt[3] $ AB1L96;

--AB1L17 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~3COUT
--operation mode is arithmetic

AB1L17 = CARRY(!AB1L96 # !AB1_digitize_cnt[3]);


--AB1L27 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~4
--operation mode is arithmetic

AB1L27 = AB1_digitize_cnt[4] $ !AB1L17;

--AB1L37 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~4COUT
--operation mode is arithmetic

AB1L37 = CARRY(AB1_digitize_cnt[4] & !AB1L17);


--AB1L47 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~5
--operation mode is arithmetic

AB1L47 = AB1_digitize_cnt[5] $ AB1L37;

--AB1L57 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~5COUT
--operation mode is arithmetic

AB1L57 = CARRY(!AB1L37 # !AB1_digitize_cnt[5]);


--AB1L67 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~6
--operation mode is arithmetic

AB1L67 = AB1_digitize_cnt[6] $ !AB1L57;

--AB1L77 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~6COUT
--operation mode is arithmetic

AB1L77 = CARRY(AB1_digitize_cnt[6] & !AB1L57);


--AB1L87 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~7
--operation mode is arithmetic

AB1L87 = AB1_digitize_cnt[7] $ AB1L77;

--AB1L97 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~7COUT
--operation mode is arithmetic

AB1L97 = CARRY(!AB1L77 # !AB1_digitize_cnt[7]);


--AB1L08 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~8
--operation mode is arithmetic

AB1L08 = AB1_digitize_cnt[8] $ !AB1L97;

--AB1L18 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~8COUT
--operation mode is arithmetic

AB1L18 = CARRY(AB1_digitize_cnt[8] & !AB1L97);


--AB1L28 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~9
--operation mode is arithmetic

AB1L28 = AB1_digitize_cnt[9] $ AB1L18;

--AB1L38 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~9COUT
--operation mode is arithmetic

AB1L38 = CARRY(!AB1L18 # !AB1_digitize_cnt[9]);


--AB1L48 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~10
--operation mode is arithmetic

AB1L48 = AB1_digitize_cnt[10] $ !AB1L38;

--AB1L58 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~10COUT
--operation mode is arithmetic

AB1L58 = CARRY(AB1_digitize_cnt[10] & !AB1L38);


--AB1L68 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~11
--operation mode is arithmetic

AB1L68 = AB1_digitize_cnt[11] $ AB1L58;

--AB1L78 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~11COUT
--operation mode is arithmetic

AB1L78 = CARRY(!AB1L58 # !AB1_digitize_cnt[11]);


--AB1L88 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~12
--operation mode is arithmetic

AB1L88 = AB1_digitize_cnt[12] $ !AB1L78;

--AB1L98 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~12COUT
--operation mode is arithmetic

AB1L98 = CARRY(AB1_digitize_cnt[12] & !AB1L78);


--AB1L09 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~13
--operation mode is arithmetic

AB1L09 = AB1_digitize_cnt[13] $ AB1L98;

--AB1L19 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~13COUT
--operation mode is arithmetic

AB1L19 = CARRY(!AB1L98 # !AB1_digitize_cnt[13]);


--AB1L29 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~14
--operation mode is arithmetic

AB1L29 = AB1_digitize_cnt[14] $ !AB1L19;

--AB1L39 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~14COUT
--operation mode is arithmetic

AB1L39 = CARRY(AB1_digitize_cnt[14] & !AB1L19);


--AB1L49 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~15
--operation mode is arithmetic

AB1L49 = AB1_digitize_cnt[15] $ AB1L39;

--AB1L59 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~15COUT
--operation mode is arithmetic

AB1L59 = CARRY(!AB1L39 # !AB1_digitize_cnt[15]);


--AB1L69 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~16
--operation mode is arithmetic

AB1L69 = AB1_digitize_cnt[16] $ !AB1L59;

--AB1L79 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~16COUT
--operation mode is arithmetic

AB1L79 = CARRY(AB1_digitize_cnt[16] & !AB1L59);


--AB1L89 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~17
--operation mode is arithmetic

AB1L89 = AB1_digitize_cnt[17] $ AB1L79;

--AB1L99 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~17COUT
--operation mode is arithmetic

AB1L99 = CARRY(!AB1L79 # !AB1_digitize_cnt[17]);


--AB1L001 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~18
--operation mode is arithmetic

AB1L001 = AB1_digitize_cnt[18] $ !AB1L99;

--AB1L101 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~18COUT
--operation mode is arithmetic

AB1L101 = CARRY(AB1_digitize_cnt[18] & !AB1L99);


--AB1L201 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~19
--operation mode is arithmetic

AB1L201 = AB1_digitize_cnt[19] $ AB1L101;

--AB1L301 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~19COUT
--operation mode is arithmetic

AB1L301 = CARRY(!AB1L101 # !AB1_digitize_cnt[19]);


--AB1L401 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~20
--operation mode is arithmetic

AB1L401 = AB1_digitize_cnt[20] $ !AB1L301;

--AB1L501 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~20COUT
--operation mode is arithmetic

AB1L501 = CARRY(AB1_digitize_cnt[20] & !AB1L301);


--AB1L601 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~21
--operation mode is arithmetic

AB1L601 = AB1_digitize_cnt[21] $ AB1L501;

--AB1L701 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~21COUT
--operation mode is arithmetic

AB1L701 = CARRY(!AB1L501 # !AB1_digitize_cnt[21]);


--AB1L801 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~22
--operation mode is arithmetic

AB1L801 = AB1_digitize_cnt[22] $ !AB1L701;

--AB1L901 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~22COUT
--operation mode is arithmetic

AB1L901 = CARRY(AB1_digitize_cnt[22] & !AB1L701);


--AB1L011 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~23
--operation mode is arithmetic

AB1L011 = AB1_digitize_cnt[23] $ AB1L901;

--AB1L111 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~23COUT
--operation mode is arithmetic

AB1L111 = CARRY(!AB1L901 # !AB1_digitize_cnt[23]);


--AB1L211 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~24
--operation mode is arithmetic

AB1L211 = AB1_digitize_cnt[24] $ !AB1L111;

--AB1L311 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~24COUT
--operation mode is arithmetic

AB1L311 = CARRY(AB1_digitize_cnt[24] & !AB1L111);


--AB1L411 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~25
--operation mode is arithmetic

AB1L411 = AB1_digitize_cnt[25] $ AB1L311;

--AB1L511 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~25COUT
--operation mode is arithmetic

AB1L511 = CARRY(!AB1L311 # !AB1_digitize_cnt[25]);


--AB1L611 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~26
--operation mode is arithmetic

AB1L611 = AB1_digitize_cnt[26] $ !AB1L511;

--AB1L711 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~26COUT
--operation mode is arithmetic

AB1L711 = CARRY(AB1_digitize_cnt[26] & !AB1L511);


--AB1L811 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~27
--operation mode is arithmetic

AB1L811 = AB1_digitize_cnt[27] $ AB1L711;

--AB1L911 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~27COUT
--operation mode is arithmetic

AB1L911 = CARRY(!AB1L711 # !AB1_digitize_cnt[27]);


--AB1L021 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~28
--operation mode is arithmetic

AB1L021 = AB1_digitize_cnt[28] $ !AB1L911;

--AB1L121 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~28COUT
--operation mode is arithmetic

AB1L121 = CARRY(AB1_digitize_cnt[28] & !AB1L911);


--AB1L221 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~29
--operation mode is arithmetic

AB1L221 = AB1_digitize_cnt[29] $ AB1L121;

--AB1L321 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~29COUT
--operation mode is arithmetic

AB1L321 = CARRY(!AB1L121 # !AB1_digitize_cnt[29]);


--AB1L421 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~30
--operation mode is arithmetic

AB1L421 = AB1_digitize_cnt[30] $ !AB1L321;

--AB1L521 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~30COUT
--operation mode is arithmetic

AB1L521 = CARRY(AB1_digitize_cnt[30] & !AB1L321);


--AB1L621 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~31
--operation mode is normal

AB1L621 = AB1_digitize_cnt[31] $ AB1L521;


--AB1L1 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~0
--operation mode is arithmetic

AB1L1 = !AB1_settle_cnt[0];

--AB1L2 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~0COUT
--operation mode is arithmetic

AB1L2 = CARRY(AB1_settle_cnt[0]);


--AB1L3 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~1
--operation mode is arithmetic

AB1L3 = AB1_settle_cnt[1] $ AB1L2;

--AB1L4 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~1COUT
--operation mode is arithmetic

AB1L4 = CARRY(!AB1L2 # !AB1_settle_cnt[1]);


--AB1L5 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~2
--operation mode is arithmetic

AB1L5 = AB1_settle_cnt[2] $ !AB1L4;

--AB1L6 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~2COUT
--operation mode is arithmetic

AB1L6 = CARRY(AB1_settle_cnt[2] & !AB1L4);


--AB1L7 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~3
--operation mode is arithmetic

AB1L7 = AB1_settle_cnt[3] $ AB1L6;

--AB1L8 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~3COUT
--operation mode is arithmetic

AB1L8 = CARRY(!AB1L6 # !AB1_settle_cnt[3]);


--AB1L9 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~4
--operation mode is arithmetic

AB1L9 = AB1_settle_cnt[4] $ !AB1L8;

--AB1L01 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~4COUT
--operation mode is arithmetic

AB1L01 = CARRY(AB1_settle_cnt[4] & !AB1L8);


--AB1L11 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~5
--operation mode is arithmetic

AB1L11 = AB1_settle_cnt[5] $ AB1L01;

--AB1L21 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~5COUT
--operation mode is arithmetic

AB1L21 = CARRY(!AB1L01 # !AB1_settle_cnt[5]);


--AB1L31 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~6
--operation mode is arithmetic

AB1L31 = AB1_settle_cnt[6] $ !AB1L21;

--AB1L41 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~6COUT
--operation mode is arithmetic

AB1L41 = CARRY(AB1_settle_cnt[6] & !AB1L21);


--AB1L51 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~7
--operation mode is arithmetic

AB1L51 = AB1_settle_cnt[7] $ AB1L41;

--AB1L61 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~7COUT
--operation mode is arithmetic

AB1L61 = CARRY(!AB1L41 # !AB1_settle_cnt[7]);


--AB1L71 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~8
--operation mode is arithmetic

AB1L71 = AB1_settle_cnt[8] $ !AB1L61;

--AB1L81 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~8COUT
--operation mode is arithmetic

AB1L81 = CARRY(AB1_settle_cnt[8] & !AB1L61);


--AB1L91 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~9
--operation mode is arithmetic

AB1L91 = AB1_settle_cnt[9] $ AB1L81;

--AB1L02 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~9COUT
--operation mode is arithmetic

AB1L02 = CARRY(!AB1L81 # !AB1_settle_cnt[9]);


--AB1L12 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~10
--operation mode is arithmetic

AB1L12 = AB1_settle_cnt[10] $ !AB1L02;

--AB1L22 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~10COUT
--operation mode is arithmetic

AB1L22 = CARRY(AB1_settle_cnt[10] & !AB1L02);


--AB1L32 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~11
--operation mode is arithmetic

AB1L32 = AB1_settle_cnt[11] $ AB1L22;

--AB1L42 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~11COUT
--operation mode is arithmetic

AB1L42 = CARRY(!AB1L22 # !AB1_settle_cnt[11]);


--AB1L52 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~12
--operation mode is arithmetic

AB1L52 = AB1_settle_cnt[12] $ !AB1L42;

--AB1L62 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~12COUT
--operation mode is arithmetic

AB1L62 = CARRY(AB1_settle_cnt[12] & !AB1L42);


--AB1L72 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~13
--operation mode is arithmetic

AB1L72 = AB1_settle_cnt[13] $ AB1L62;

--AB1L82 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~13COUT
--operation mode is arithmetic

AB1L82 = CARRY(!AB1L62 # !AB1_settle_cnt[13]);


--AB1L92 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~14
--operation mode is arithmetic

AB1L92 = AB1_settle_cnt[14] $ !AB1L82;

--AB1L03 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~14COUT
--operation mode is arithmetic

AB1L03 = CARRY(AB1_settle_cnt[14] & !AB1L82);


--AB1L13 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~15
--operation mode is arithmetic

AB1L13 = AB1_settle_cnt[15] $ AB1L03;

--AB1L23 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~15COUT
--operation mode is arithmetic

AB1L23 = CARRY(!AB1L03 # !AB1_settle_cnt[15]);


--AB1L33 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~16
--operation mode is arithmetic

AB1L33 = AB1_settle_cnt[16] $ !AB1L23;

--AB1L43 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~16COUT
--operation mode is arithmetic

AB1L43 = CARRY(AB1_settle_cnt[16] & !AB1L23);


--AB1L53 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~17
--operation mode is arithmetic

AB1L53 = AB1_settle_cnt[17] $ AB1L43;

--AB1L63 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~17COUT
--operation mode is arithmetic

AB1L63 = CARRY(!AB1L43 # !AB1_settle_cnt[17]);


--AB1L73 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~18
--operation mode is arithmetic

AB1L73 = AB1_settle_cnt[18] $ !AB1L63;

--AB1L83 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~18COUT
--operation mode is arithmetic

AB1L83 = CARRY(AB1_settle_cnt[18] & !AB1L63);


--AB1L93 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~19
--operation mode is arithmetic

AB1L93 = AB1_settle_cnt[19] $ AB1L83;

--AB1L04 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~19COUT
--operation mode is arithmetic

AB1L04 = CARRY(!AB1L83 # !AB1_settle_cnt[19]);


--AB1L14 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~20
--operation mode is arithmetic

AB1L14 = AB1_settle_cnt[20] $ !AB1L04;

--AB1L24 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~20COUT
--operation mode is arithmetic

AB1L24 = CARRY(AB1_settle_cnt[20] & !AB1L04);


--AB1L34 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~21
--operation mode is arithmetic

AB1L34 = AB1_settle_cnt[21] $ AB1L24;

--AB1L44 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~21COUT
--operation mode is arithmetic

AB1L44 = CARRY(!AB1L24 # !AB1_settle_cnt[21]);


--AB1L54 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~22
--operation mode is arithmetic

AB1L54 = AB1_settle_cnt[22] $ !AB1L44;

--AB1L64 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~22COUT
--operation mode is arithmetic

AB1L64 = CARRY(AB1_settle_cnt[22] & !AB1L44);


--AB1L74 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~23
--operation mode is arithmetic

AB1L74 = AB1_settle_cnt[23] $ AB1L64;

--AB1L84 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~23COUT
--operation mode is arithmetic

AB1L84 = CARRY(!AB1L64 # !AB1_settle_cnt[23]);


--AB1L94 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~24
--operation mode is arithmetic

AB1L94 = AB1_settle_cnt[24] $ !AB1L84;

--AB1L05 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~24COUT
--operation mode is arithmetic

AB1L05 = CARRY(AB1_settle_cnt[24] & !AB1L84);


--AB1L15 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~25
--operation mode is arithmetic

AB1L15 = AB1_settle_cnt[25] $ AB1L05;

--AB1L25 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~25COUT
--operation mode is arithmetic

AB1L25 = CARRY(!AB1L05 # !AB1_settle_cnt[25]);


--AB1L35 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~26
--operation mode is arithmetic

AB1L35 = AB1_settle_cnt[26] $ !AB1L25;

--AB1L45 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~26COUT
--operation mode is arithmetic

AB1L45 = CARRY(AB1_settle_cnt[26] & !AB1L25);


--AB1L55 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~27
--operation mode is arithmetic

AB1L55 = AB1_settle_cnt[27] $ AB1L45;

--AB1L65 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~27COUT
--operation mode is arithmetic

AB1L65 = CARRY(!AB1L45 # !AB1_settle_cnt[27]);


--AB1L75 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~28
--operation mode is arithmetic

AB1L75 = AB1_settle_cnt[28] $ !AB1L65;

--AB1L85 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~28COUT
--operation mode is arithmetic

AB1L85 = CARRY(AB1_settle_cnt[28] & !AB1L65);


--AB1L95 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~29
--operation mode is arithmetic

AB1L95 = AB1_settle_cnt[29] $ AB1L85;

--AB1L06 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~29COUT
--operation mode is arithmetic

AB1L06 = CARRY(!AB1L85 # !AB1_settle_cnt[29]);


--AB1L16 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~30
--operation mode is arithmetic

AB1L16 = AB1_settle_cnt[30] $ !AB1L06;

--AB1L26 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~30COUT
--operation mode is arithmetic

AB1L26 = CARRY(AB1_settle_cnt[30] & !AB1L06);


--AB1L36 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~31
--operation mode is normal

AB1L36 = AB1_settle_cnt[31] $ AB1L26;


--K1L46 is coinc:inst_coinc|add_98~0
--operation mode is arithmetic

K1L46 = !K1_wait_cnt[0];

--K1L56 is coinc:inst_coinc|add_98~0COUT
--operation mode is arithmetic

K1L56 = CARRY(K1_wait_cnt[0]);


--K1L66 is coinc:inst_coinc|add_98~1
--operation mode is arithmetic

K1L66 = K1_wait_cnt[1] $ K1L56;

--K1L76 is coinc:inst_coinc|add_98~1COUT
--operation mode is arithmetic

K1L76 = CARRY(!K1L56 # !K1_wait_cnt[1]);


--K1L86 is coinc:inst_coinc|add_98~2
--operation mode is arithmetic

K1L86 = K1_wait_cnt[2] $ !K1L76;

--K1L96 is coinc:inst_coinc|add_98~2COUT
--operation mode is arithmetic

K1L96 = CARRY(K1_wait_cnt[2] & !K1L76);


--K1L07 is coinc:inst_coinc|add_98~3
--operation mode is arithmetic

K1L07 = K1_wait_cnt[3] $ K1L96;

--K1L17 is coinc:inst_coinc|add_98~3COUT
--operation mode is arithmetic

K1L17 = CARRY(!K1L96 # !K1_wait_cnt[3]);


--K1L27 is coinc:inst_coinc|add_98~4
--operation mode is arithmetic

K1L27 = K1_wait_cnt[4] $ !K1L17;

--K1L37 is coinc:inst_coinc|add_98~4COUT
--operation mode is arithmetic

K1L37 = CARRY(K1_wait_cnt[4] & !K1L17);


--K1L47 is coinc:inst_coinc|add_98~5
--operation mode is arithmetic

K1L47 = K1_wait_cnt[5] $ K1L37;

--K1L57 is coinc:inst_coinc|add_98~5COUT
--operation mode is arithmetic

K1L57 = CARRY(!K1L37 # !K1_wait_cnt[5]);


--K1L67 is coinc:inst_coinc|add_98~6
--operation mode is arithmetic

K1L67 = K1_wait_cnt[6] $ !K1L57;

--K1L77 is coinc:inst_coinc|add_98~6COUT
--operation mode is arithmetic

K1L77 = CARRY(K1_wait_cnt[6] & !K1L57);


--K1L87 is coinc:inst_coinc|add_98~7
--operation mode is arithmetic

K1L87 = K1_wait_cnt[7] $ K1L77;

--K1L97 is coinc:inst_coinc|add_98~7COUT
--operation mode is arithmetic

K1L97 = CARRY(!K1L77 # !K1_wait_cnt[7]);


--K1L08 is coinc:inst_coinc|add_98~8
--operation mode is arithmetic

K1L08 = K1_wait_cnt[8] $ !K1L97;

--K1L18 is coinc:inst_coinc|add_98~8COUT
--operation mode is arithmetic

K1L18 = CARRY(K1_wait_cnt[8] & !K1L97);


--K1L28 is coinc:inst_coinc|add_98~9
--operation mode is arithmetic

K1L28 = K1_wait_cnt[9] $ K1L18;

--K1L38 is coinc:inst_coinc|add_98~9COUT
--operation mode is arithmetic

K1L38 = CARRY(!K1L18 # !K1_wait_cnt[9]);


--K1L48 is coinc:inst_coinc|add_98~10
--operation mode is arithmetic

K1L48 = K1_wait_cnt[10] $ !K1L38;

--K1L58 is coinc:inst_coinc|add_98~10COUT
--operation mode is arithmetic

K1L58 = CARRY(K1_wait_cnt[10] & !K1L38);


--K1L68 is coinc:inst_coinc|add_98~11
--operation mode is arithmetic

K1L68 = K1_wait_cnt[11] $ K1L58;

--K1L78 is coinc:inst_coinc|add_98~11COUT
--operation mode is arithmetic

K1L78 = CARRY(!K1L58 # !K1_wait_cnt[11]);


--K1L88 is coinc:inst_coinc|add_98~12
--operation mode is arithmetic

K1L88 = K1_wait_cnt[12] $ !K1L78;

--K1L98 is coinc:inst_coinc|add_98~12COUT
--operation mode is arithmetic

K1L98 = CARRY(K1_wait_cnt[12] & !K1L78);


--K1L09 is coinc:inst_coinc|add_98~13
--operation mode is arithmetic

K1L09 = K1_wait_cnt[13] $ K1L98;

--K1L19 is coinc:inst_coinc|add_98~13COUT
--operation mode is arithmetic

K1L19 = CARRY(!K1L98 # !K1_wait_cnt[13]);


--K1L29 is coinc:inst_coinc|add_98~14
--operation mode is arithmetic

K1L29 = K1_wait_cnt[14] $ !K1L19;

--K1L39 is coinc:inst_coinc|add_98~14COUT
--operation mode is arithmetic

K1L39 = CARRY(K1_wait_cnt[14] & !K1L19);


--K1L49 is coinc:inst_coinc|add_98~15
--operation mode is arithmetic

K1L49 = K1_wait_cnt[15] $ K1L39;

--K1L59 is coinc:inst_coinc|add_98~15COUT
--operation mode is arithmetic

K1L59 = CARRY(!K1L39 # !K1_wait_cnt[15]);


--K1L69 is coinc:inst_coinc|add_98~16
--operation mode is arithmetic

K1L69 = K1_wait_cnt[16] $ !K1L59;

--K1L79 is coinc:inst_coinc|add_98~16COUT
--operation mode is arithmetic

K1L79 = CARRY(K1_wait_cnt[16] & !K1L59);


--K1L89 is coinc:inst_coinc|add_98~17
--operation mode is arithmetic

K1L89 = K1_wait_cnt[17] $ K1L79;

--K1L99 is coinc:inst_coinc|add_98~17COUT
--operation mode is arithmetic

K1L99 = CARRY(!K1L79 # !K1_wait_cnt[17]);


--K1L001 is coinc:inst_coinc|add_98~18
--operation mode is arithmetic

K1L001 = K1_wait_cnt[18] $ !K1L99;

--K1L101 is coinc:inst_coinc|add_98~18COUT
--operation mode is arithmetic

K1L101 = CARRY(K1_wait_cnt[18] & !K1L99);


--K1L201 is coinc:inst_coinc|add_98~19
--operation mode is arithmetic

K1L201 = K1_wait_cnt[19] $ K1L101;

--K1L301 is coinc:inst_coinc|add_98~19COUT
--operation mode is arithmetic

K1L301 = CARRY(!K1L101 # !K1_wait_cnt[19]);


--K1L401 is coinc:inst_coinc|add_98~20
--operation mode is arithmetic

K1L401 = K1_wait_cnt[20] $ !K1L301;

--K1L501 is coinc:inst_coinc|add_98~20COUT
--operation mode is arithmetic

K1L501 = CARRY(K1_wait_cnt[20] & !K1L301);


--K1L601 is coinc:inst_coinc|add_98~21
--operation mode is arithmetic

K1L601 = K1_wait_cnt[21] $ K1L501;

--K1L701 is coinc:inst_coinc|add_98~21COUT
--operation mode is arithmetic

K1L701 = CARRY(!K1L501 # !K1_wait_cnt[21]);


--K1L801 is coinc:inst_coinc|add_98~22
--operation mode is arithmetic

K1L801 = K1_wait_cnt[22] $ !K1L701;

--K1L901 is coinc:inst_coinc|add_98~22COUT
--operation mode is arithmetic

K1L901 = CARRY(K1_wait_cnt[22] & !K1L701);


--K1L011 is coinc:inst_coinc|add_98~23
--operation mode is arithmetic

K1L011 = K1_wait_cnt[23] $ K1L901;

--K1L111 is coinc:inst_coinc|add_98~23COUT
--operation mode is arithmetic

K1L111 = CARRY(!K1L901 # !K1_wait_cnt[23]);


--K1L211 is coinc:inst_coinc|add_98~24
--operation mode is arithmetic

K1L211 = K1_wait_cnt[24] $ !K1L111;

--K1L311 is coinc:inst_coinc|add_98~24COUT
--operation mode is arithmetic

K1L311 = CARRY(K1_wait_cnt[24] & !K1L111);


--K1L411 is coinc:inst_coinc|add_98~25
--operation mode is arithmetic

K1L411 = K1_wait_cnt[25] $ K1L311;

--K1L511 is coinc:inst_coinc|add_98~25COUT
--operation mode is arithmetic

K1L511 = CARRY(!K1L311 # !K1_wait_cnt[25]);


--K1L611 is coinc:inst_coinc|add_98~26
--operation mode is arithmetic

K1L611 = K1_wait_cnt[26] $ !K1L511;

--K1L711 is coinc:inst_coinc|add_98~26COUT
--operation mode is arithmetic

K1L711 = CARRY(K1_wait_cnt[26] & !K1L511);


--K1L811 is coinc:inst_coinc|add_98~27
--operation mode is arithmetic

K1L811 = K1_wait_cnt[27] $ K1L711;

--K1L911 is coinc:inst_coinc|add_98~27COUT
--operation mode is arithmetic

K1L911 = CARRY(!K1L711 # !K1_wait_cnt[27]);


--K1L021 is coinc:inst_coinc|add_98~28
--operation mode is arithmetic

K1L021 = K1_wait_cnt[28] $ !K1L911;

--K1L121 is coinc:inst_coinc|add_98~28COUT
--operation mode is arithmetic

K1L121 = CARRY(K1_wait_cnt[28] & !K1L911);


--K1L221 is coinc:inst_coinc|add_98~29
--operation mode is arithmetic

K1L221 = K1_wait_cnt[29] $ K1L121;

--K1L321 is coinc:inst_coinc|add_98~29COUT
--operation mode is arithmetic

K1L321 = CARRY(!K1L121 # !K1_wait_cnt[29]);


--K1L421 is coinc:inst_coinc|add_98~30
--operation mode is arithmetic

K1L421 = K1_wait_cnt[30] $ !K1L321;

--K1L521 is coinc:inst_coinc|add_98~30COUT
--operation mode is arithmetic

K1L521 = CARRY(K1_wait_cnt[30] & !K1L321);


--K1L621 is coinc:inst_coinc|add_98~31
--operation mode is normal

K1L621 = K1_wait_cnt[31] $ K1L521;


--K1L1 is coinc:inst_coinc|add_24~0
--operation mode is arithmetic

K1L1 = !K1_cnt[0];

--K1L2 is coinc:inst_coinc|add_24~0COUT
--operation mode is arithmetic

K1L2 = CARRY(K1_cnt[0]);


--K1L3 is coinc:inst_coinc|add_24~1
--operation mode is arithmetic

K1L3 = K1_cnt[1] $ K1L2;

--K1L4 is coinc:inst_coinc|add_24~1COUT
--operation mode is arithmetic

K1L4 = CARRY(!K1L2 # !K1_cnt[1]);


--K1L5 is coinc:inst_coinc|add_24~2
--operation mode is arithmetic

K1L5 = K1_cnt[2] $ !K1L4;

--K1L6 is coinc:inst_coinc|add_24~2COUT
--operation mode is arithmetic

K1L6 = CARRY(K1_cnt[2] & !K1L4);


--K1L7 is coinc:inst_coinc|add_24~3
--operation mode is arithmetic

K1L7 = K1_cnt[3] $ K1L6;

--K1L8 is coinc:inst_coinc|add_24~3COUT
--operation mode is arithmetic

K1L8 = CARRY(!K1L6 # !K1_cnt[3]);


--K1L9 is coinc:inst_coinc|add_24~4
--operation mode is arithmetic

K1L9 = K1_cnt[4] $ !K1L8;

--K1L01 is coinc:inst_coinc|add_24~4COUT
--operation mode is arithmetic

K1L01 = CARRY(K1_cnt[4] & !K1L8);


--K1L11 is coinc:inst_coinc|add_24~5
--operation mode is arithmetic

K1L11 = K1_cnt[5] $ K1L01;

--K1L21 is coinc:inst_coinc|add_24~5COUT
--operation mode is arithmetic

K1L21 = CARRY(!K1L01 # !K1_cnt[5]);


--K1L31 is coinc:inst_coinc|add_24~6
--operation mode is arithmetic

K1L31 = K1_cnt[6] $ !K1L21;

--K1L41 is coinc:inst_coinc|add_24~6COUT
--operation mode is arithmetic

K1L41 = CARRY(K1_cnt[6] & !K1L21);


--K1L51 is coinc:inst_coinc|add_24~7
--operation mode is arithmetic

K1L51 = K1_cnt[7] $ K1L41;

--K1L61 is coinc:inst_coinc|add_24~7COUT
--operation mode is arithmetic

K1L61 = CARRY(!K1L41 # !K1_cnt[7]);


--K1L71 is coinc:inst_coinc|add_24~8
--operation mode is arithmetic

K1L71 = K1_cnt[8] $ !K1L61;

--K1L81 is coinc:inst_coinc|add_24~8COUT
--operation mode is arithmetic

K1L81 = CARRY(K1_cnt[8] & !K1L61);


--K1L91 is coinc:inst_coinc|add_24~9
--operation mode is arithmetic

K1L91 = K1_cnt[9] $ K1L81;

--K1L02 is coinc:inst_coinc|add_24~9COUT
--operation mode is arithmetic

K1L02 = CARRY(!K1L81 # !K1_cnt[9]);


--K1L12 is coinc:inst_coinc|add_24~10
--operation mode is arithmetic

K1L12 = K1_cnt[10] $ !K1L02;

--K1L22 is coinc:inst_coinc|add_24~10COUT
--operation mode is arithmetic

K1L22 = CARRY(K1_cnt[10] & !K1L02);


--K1L32 is coinc:inst_coinc|add_24~11
--operation mode is arithmetic

K1L32 = K1_cnt[11] $ K1L22;

--K1L42 is coinc:inst_coinc|add_24~11COUT
--operation mode is arithmetic

K1L42 = CARRY(!K1L22 # !K1_cnt[11]);


--K1L52 is coinc:inst_coinc|add_24~12
--operation mode is arithmetic

K1L52 = K1_cnt[12] $ !K1L42;

--K1L62 is coinc:inst_coinc|add_24~12COUT
--operation mode is arithmetic

K1L62 = CARRY(K1_cnt[12] & !K1L42);


--K1L72 is coinc:inst_coinc|add_24~13
--operation mode is arithmetic

K1L72 = K1_cnt[13] $ K1L62;

--K1L82 is coinc:inst_coinc|add_24~13COUT
--operation mode is arithmetic

K1L82 = CARRY(!K1L62 # !K1_cnt[13]);


--K1L92 is coinc:inst_coinc|add_24~14
--operation mode is arithmetic

K1L92 = K1_cnt[14] $ !K1L82;

--K1L03 is coinc:inst_coinc|add_24~14COUT
--operation mode is arithmetic

K1L03 = CARRY(K1_cnt[14] & !K1L82);


--K1L13 is coinc:inst_coinc|add_24~15
--operation mode is arithmetic

K1L13 = K1_cnt[15] $ K1L03;

--K1L23 is coinc:inst_coinc|add_24~15COUT
--operation mode is arithmetic

K1L23 = CARRY(!K1L03 # !K1_cnt[15]);


--K1L33 is coinc:inst_coinc|add_24~16
--operation mode is arithmetic

K1L33 = K1_cnt[16] $ !K1L23;

--K1L43 is coinc:inst_coinc|add_24~16COUT
--operation mode is arithmetic

K1L43 = CARRY(K1_cnt[16] & !K1L23);


--K1L53 is coinc:inst_coinc|add_24~17
--operation mode is arithmetic

K1L53 = K1_cnt[17] $ K1L43;

--K1L63 is coinc:inst_coinc|add_24~17COUT
--operation mode is arithmetic

K1L63 = CARRY(!K1L43 # !K1_cnt[17]);


--K1L73 is coinc:inst_coinc|add_24~18
--operation mode is arithmetic

K1L73 = K1_cnt[18] $ !K1L63;

--K1L83 is coinc:inst_coinc|add_24~18COUT
--operation mode is arithmetic

K1L83 = CARRY(K1_cnt[18] & !K1L63);


--K1L93 is coinc:inst_coinc|add_24~19
--operation mode is arithmetic

K1L93 = K1_cnt[19] $ K1L83;

--K1L04 is coinc:inst_coinc|add_24~19COUT
--operation mode is arithmetic

K1L04 = CARRY(!K1L83 # !K1_cnt[19]);


--K1L14 is coinc:inst_coinc|add_24~20
--operation mode is arithmetic

K1L14 = K1_cnt[20] $ !K1L04;

--K1L24 is coinc:inst_coinc|add_24~20COUT
--operation mode is arithmetic

K1L24 = CARRY(K1_cnt[20] & !K1L04);


--K1L34 is coinc:inst_coinc|add_24~21
--operation mode is arithmetic

K1L34 = K1_cnt[21] $ K1L24;

--K1L44 is coinc:inst_coinc|add_24~21COUT
--operation mode is arithmetic

K1L44 = CARRY(!K1L24 # !K1_cnt[21]);


--K1L54 is coinc:inst_coinc|add_24~22
--operation mode is arithmetic

K1L54 = K1_cnt[22] $ !K1L44;

--K1L64 is coinc:inst_coinc|add_24~22COUT
--operation mode is arithmetic

K1L64 = CARRY(K1_cnt[22] & !K1L44);


--K1L74 is coinc:inst_coinc|add_24~23
--operation mode is arithmetic

K1L74 = K1_cnt[23] $ K1L64;

--K1L84 is coinc:inst_coinc|add_24~23COUT
--operation mode is arithmetic

K1L84 = CARRY(!K1L64 # !K1_cnt[23]);


--K1L94 is coinc:inst_coinc|add_24~24
--operation mode is arithmetic

K1L94 = K1_cnt[24] $ !K1L84;

--K1L05 is coinc:inst_coinc|add_24~24COUT
--operation mode is arithmetic

K1L05 = CARRY(K1_cnt[24] & !K1L84);


--K1L15 is coinc:inst_coinc|add_24~25
--operation mode is arithmetic

K1L15 = K1_cnt[25] $ K1L05;

--K1L25 is coinc:inst_coinc|add_24~25COUT
--operation mode is arithmetic

K1L25 = CARRY(!K1L05 # !K1_cnt[25]);


--K1L35 is coinc:inst_coinc|add_24~26
--operation mode is arithmetic

K1L35 = K1_cnt[26] $ !K1L25;

--K1L45 is coinc:inst_coinc|add_24~26COUT
--operation mode is arithmetic

K1L45 = CARRY(K1_cnt[26] & !K1L25);


--K1L55 is coinc:inst_coinc|add_24~27
--operation mode is arithmetic

K1L55 = K1_cnt[27] $ K1L45;

--K1L65 is coinc:inst_coinc|add_24~27COUT
--operation mode is arithmetic

K1L65 = CARRY(!K1L45 # !K1_cnt[27]);


--K1L75 is coinc:inst_coinc|add_24~28
--operation mode is arithmetic

K1L75 = K1_cnt[28] $ !K1L65;

--K1L85 is coinc:inst_coinc|add_24~28COUT
--operation mode is arithmetic

K1L85 = CARRY(K1_cnt[28] & !K1L65);


--K1L95 is coinc:inst_coinc|add_24~29
--operation mode is arithmetic

K1L95 = K1_cnt[29] $ K1L85;

--K1L06 is coinc:inst_coinc|add_24~29COUT
--operation mode is arithmetic

K1L06 = CARRY(!K1L85 # !K1_cnt[29]);


--K1L16 is coinc:inst_coinc|add_24~30
--operation mode is arithmetic

K1L16 = K1_cnt[30] $ !K1L06;

--K1L26 is coinc:inst_coinc|add_24~30COUT
--operation mode is arithmetic

K1L26 = CARRY(K1_cnt[30] & !K1L06);


--K1L36 is coinc:inst_coinc|add_24~31
--operation mode is normal

K1L36 = K1_cnt[31] $ K1L26;


--P1_cnt100ms[0] is hit_counter:inst_hit_counter|cnt100ms[0]
--operation mode is counter

P1_cnt100ms[0]_lut_out = !P1_cnt100ms[0];
P1_cnt100ms[0]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[0]_lut_out);
P1_cnt100ms[0] = DFFE(P1_cnt100ms[0]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L3 is hit_counter:inst_hit_counter|cnt100ms[0]~COUT
--operation mode is counter

P1L3 = CARRY(P1_cnt100ms[0]);


--P1_cnt100ms[1] is hit_counter:inst_hit_counter|cnt100ms[1]
--operation mode is counter

P1_cnt100ms[1]_lut_out = P1_cnt100ms[1] $ !P1L3;
P1_cnt100ms[1]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[1]_lut_out);
P1_cnt100ms[1] = DFFE(P1_cnt100ms[1]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L5 is hit_counter:inst_hit_counter|cnt100ms[1]~COUT
--operation mode is counter

P1L5 = CARRY(!P1_cnt100ms[1] & !P1L3);


--P1_cnt100ms[2] is hit_counter:inst_hit_counter|cnt100ms[2]
--operation mode is counter

P1_cnt100ms[2]_lut_out = P1_cnt100ms[2] $ P1L5;
P1_cnt100ms[2]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[2]_lut_out);
P1_cnt100ms[2] = DFFE(P1_cnt100ms[2]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L7 is hit_counter:inst_hit_counter|cnt100ms[2]~COUT
--operation mode is counter

P1L7 = CARRY(P1_cnt100ms[2] # !P1L5);


--P1_cnt100ms[3] is hit_counter:inst_hit_counter|cnt100ms[3]
--operation mode is counter

P1_cnt100ms[3]_lut_out = P1_cnt100ms[3] $ !P1L7;
P1_cnt100ms[3]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[3]_lut_out);
P1_cnt100ms[3] = DFFE(P1_cnt100ms[3]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L9 is hit_counter:inst_hit_counter|cnt100ms[3]~COUT
--operation mode is counter

P1L9 = CARRY(!P1_cnt100ms[3] & !P1L7);


--P1_cnt100ms[4] is hit_counter:inst_hit_counter|cnt100ms[4]
--operation mode is counter

P1_cnt100ms[4]_lut_out = P1_cnt100ms[4] $ P1L9;
P1_cnt100ms[4]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[4]_lut_out);
P1_cnt100ms[4] = DFFE(P1_cnt100ms[4]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L11 is hit_counter:inst_hit_counter|cnt100ms[4]~COUT
--operation mode is counter

P1L11 = CARRY(P1_cnt100ms[4] # !P1L9);


--P1_cnt100ms[5] is hit_counter:inst_hit_counter|cnt100ms[5]
--operation mode is counter

P1_cnt100ms[5]_lut_out = P1_cnt100ms[5] $ !P1L11;
P1_cnt100ms[5]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[5]_lut_out);
P1_cnt100ms[5] = DFFE(P1_cnt100ms[5]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L31 is hit_counter:inst_hit_counter|cnt100ms[5]~COUT
--operation mode is counter

P1L31 = CARRY(!P1_cnt100ms[5] & !P1L11);


--P1_cnt100ms[6] is hit_counter:inst_hit_counter|cnt100ms[6]
--operation mode is counter

P1_cnt100ms[6]_lut_out = P1_cnt100ms[6] $ P1L31;
P1_cnt100ms[6]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[6]_lut_out);
P1_cnt100ms[6] = DFFE(P1_cnt100ms[6]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L51 is hit_counter:inst_hit_counter|cnt100ms[6]~COUT
--operation mode is counter

P1L51 = CARRY(P1_cnt100ms[6] # !P1L31);


--P1_cnt100ms[7] is hit_counter:inst_hit_counter|cnt100ms[7]
--operation mode is counter

P1_cnt100ms[7]_lut_out = P1_cnt100ms[7] $ !P1L51;
P1_cnt100ms[7]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[7]_lut_out);
P1_cnt100ms[7] = DFFE(P1_cnt100ms[7]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L71 is hit_counter:inst_hit_counter|cnt100ms[7]~COUT
--operation mode is counter

P1L71 = CARRY(P1_cnt100ms[7] & !P1L51);


--P1_cnt100ms[8] is hit_counter:inst_hit_counter|cnt100ms[8]
--operation mode is counter

P1_cnt100ms[8]_lut_out = P1_cnt100ms[8] $ P1L71;
P1_cnt100ms[8]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[8]_lut_out);
P1_cnt100ms[8] = DFFE(P1_cnt100ms[8]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L91 is hit_counter:inst_hit_counter|cnt100ms[8]~COUT
--operation mode is counter

P1L91 = CARRY(P1_cnt100ms[8] # !P1L71);


--P1_cnt100ms[9] is hit_counter:inst_hit_counter|cnt100ms[9]
--operation mode is counter

P1_cnt100ms[9]_lut_out = P1_cnt100ms[9] $ !P1L91;
P1_cnt100ms[9]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[9]_lut_out);
P1_cnt100ms[9] = DFFE(P1_cnt100ms[9]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L12 is hit_counter:inst_hit_counter|cnt100ms[9]~COUT
--operation mode is counter

P1L12 = CARRY(!P1_cnt100ms[9] & !P1L91);


--P1_cnt100ms[10] is hit_counter:inst_hit_counter|cnt100ms[10]
--operation mode is counter

P1_cnt100ms[10]_lut_out = P1_cnt100ms[10] $ P1L12;
P1_cnt100ms[10]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[10]_lut_out);
P1_cnt100ms[10] = DFFE(P1_cnt100ms[10]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L32 is hit_counter:inst_hit_counter|cnt100ms[10]~COUT
--operation mode is counter

P1L32 = CARRY(!P1L12 # !P1_cnt100ms[10]);


--P1_cnt100ms[11] is hit_counter:inst_hit_counter|cnt100ms[11]
--operation mode is counter

P1_cnt100ms[11]_lut_out = P1_cnt100ms[11] $ !P1L32;
P1_cnt100ms[11]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[11]_lut_out);
P1_cnt100ms[11] = DFFE(P1_cnt100ms[11]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L52 is hit_counter:inst_hit_counter|cnt100ms[11]~COUT
--operation mode is counter

P1L52 = CARRY(!P1_cnt100ms[11] & !P1L32);


--P1_cnt100ms[12] is hit_counter:inst_hit_counter|cnt100ms[12]
--operation mode is counter

P1_cnt100ms[12]_lut_out = P1_cnt100ms[12] $ P1L52;
P1_cnt100ms[12]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[12]_lut_out);
P1_cnt100ms[12] = DFFE(P1_cnt100ms[12]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L72 is hit_counter:inst_hit_counter|cnt100ms[12]~COUT
--operation mode is counter

P1L72 = CARRY(P1_cnt100ms[12] # !P1L52);


--P1_cnt100ms[13] is hit_counter:inst_hit_counter|cnt100ms[13]
--operation mode is counter

P1_cnt100ms[13]_lut_out = P1_cnt100ms[13] $ !P1L72;
P1_cnt100ms[13]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[13]_lut_out);
P1_cnt100ms[13] = DFFE(P1_cnt100ms[13]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L92 is hit_counter:inst_hit_counter|cnt100ms[13]~COUT
--operation mode is counter

P1L92 = CARRY(!P1_cnt100ms[13] & !P1L72);


--P1_cnt100ms[14] is hit_counter:inst_hit_counter|cnt100ms[14]
--operation mode is counter

P1_cnt100ms[14]_lut_out = P1_cnt100ms[14] $ P1L92;
P1_cnt100ms[14]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[14]_lut_out);
P1_cnt100ms[14] = DFFE(P1_cnt100ms[14]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L13 is hit_counter:inst_hit_counter|cnt100ms[14]~COUT
--operation mode is counter

P1L13 = CARRY(P1_cnt100ms[14] # !P1L92);


--P1_cnt100ms[15] is hit_counter:inst_hit_counter|cnt100ms[15]
--operation mode is counter

P1_cnt100ms[15]_lut_out = P1_cnt100ms[15] $ !P1L13;
P1_cnt100ms[15]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[15]_lut_out);
P1_cnt100ms[15] = DFFE(P1_cnt100ms[15]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L33 is hit_counter:inst_hit_counter|cnt100ms[15]~COUT
--operation mode is counter

P1L33 = CARRY(P1_cnt100ms[15] & !P1L13);


--P1_cnt100ms[16] is hit_counter:inst_hit_counter|cnt100ms[16]
--operation mode is counter

P1_cnt100ms[16]_lut_out = P1_cnt100ms[16] $ P1L33;
P1_cnt100ms[16]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[16]_lut_out);
P1_cnt100ms[16] = DFFE(P1_cnt100ms[16]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L53 is hit_counter:inst_hit_counter|cnt100ms[16]~COUT
--operation mode is counter

P1L53 = CARRY(P1_cnt100ms[16] # !P1L33);


--P1_cnt100ms[17] is hit_counter:inst_hit_counter|cnt100ms[17]
--operation mode is counter

P1_cnt100ms[17]_lut_out = P1_cnt100ms[17] $ !P1L53;
P1_cnt100ms[17]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[17]_lut_out);
P1_cnt100ms[17] = DFFE(P1_cnt100ms[17]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L73 is hit_counter:inst_hit_counter|cnt100ms[17]~COUT
--operation mode is counter

P1L73 = CARRY(P1_cnt100ms[17] & !P1L53);


--P1_cnt100ms[18] is hit_counter:inst_hit_counter|cnt100ms[18]
--operation mode is counter

P1_cnt100ms[18]_lut_out = P1_cnt100ms[18] $ P1L73;
P1_cnt100ms[18]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[18]_lut_out);
P1_cnt100ms[18] = DFFE(P1_cnt100ms[18]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L93 is hit_counter:inst_hit_counter|cnt100ms[18]~COUT
--operation mode is counter

P1L93 = CARRY(!P1L73 # !P1_cnt100ms[18]);


--P1_cnt100ms[19] is hit_counter:inst_hit_counter|cnt100ms[19]
--operation mode is counter

P1_cnt100ms[19]_lut_out = P1_cnt100ms[19] $ !P1L93;
P1_cnt100ms[19]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[19]_lut_out);
P1_cnt100ms[19] = DFFE(P1_cnt100ms[19]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L14 is hit_counter:inst_hit_counter|cnt100ms[19]~COUT
--operation mode is counter

P1L14 = CARRY(P1_cnt100ms[19] & !P1L93);


--P1_cnt100ms[20] is hit_counter:inst_hit_counter|cnt100ms[20]
--operation mode is counter

P1_cnt100ms[20]_lut_out = P1_cnt100ms[20] $ P1L14;
P1_cnt100ms[20]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[20]_lut_out);
P1_cnt100ms[20] = DFFE(P1_cnt100ms[20]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L34 is hit_counter:inst_hit_counter|cnt100ms[20]~COUT
--operation mode is counter

P1L34 = CARRY(!P1L14 # !P1_cnt100ms[20]);


--P1_cnt100ms[21] is hit_counter:inst_hit_counter|cnt100ms[21]
--operation mode is counter

P1_cnt100ms[21]_lut_out = P1_cnt100ms[21] $ !P1L34;
P1_cnt100ms[21]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[21]_lut_out);
P1_cnt100ms[21] = DFFE(P1_cnt100ms[21]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L54 is hit_counter:inst_hit_counter|cnt100ms[21]~COUT
--operation mode is counter

P1L54 = CARRY(!P1_cnt100ms[21] & !P1L34);


--P1_cnt100ms[22] is hit_counter:inst_hit_counter|cnt100ms[22]
--operation mode is counter

P1_cnt100ms[22]_lut_out = P1_cnt100ms[22] $ P1L54;
P1_cnt100ms[22]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[22]_lut_out);
P1_cnt100ms[22] = DFFE(P1_cnt100ms[22]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L74 is hit_counter:inst_hit_counter|cnt100ms[22]~COUT
--operation mode is counter

P1L74 = CARRY(P1_cnt100ms[22] # !P1L54);


--P1_cnt100ms[23] is hit_counter:inst_hit_counter|cnt100ms[23]
--operation mode is counter

P1_cnt100ms[23]_lut_out = P1_cnt100ms[23] $ !P1L74;
P1_cnt100ms[23]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[23]_lut_out);
P1_cnt100ms[23] = DFFE(P1_cnt100ms[23]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L94 is hit_counter:inst_hit_counter|cnt100ms[23]~COUT
--operation mode is counter

P1L94 = CARRY(!P1_cnt100ms[23] & !P1L74);


--P1_cnt100ms[24] is hit_counter:inst_hit_counter|cnt100ms[24]
--operation mode is counter

P1_cnt100ms[24]_lut_out = P1_cnt100ms[24] $ P1L94;
P1_cnt100ms[24]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[24]_lut_out);
P1_cnt100ms[24] = DFFE(P1_cnt100ms[24]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L15 is hit_counter:inst_hit_counter|cnt100ms[24]~COUT
--operation mode is counter

P1L15 = CARRY(P1_cnt100ms[24] # !P1L94);


--P1_cnt100ms[25] is hit_counter:inst_hit_counter|cnt100ms[25]
--operation mode is counter

P1_cnt100ms[25]_lut_out = P1_cnt100ms[25] $ !P1L15;
P1_cnt100ms[25]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[25]_lut_out);
P1_cnt100ms[25] = DFFE(P1_cnt100ms[25]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L35 is hit_counter:inst_hit_counter|cnt100ms[25]~COUT
--operation mode is counter

P1L35 = CARRY(!P1_cnt100ms[25] & !P1L15);


--P1_cnt100ms[26] is hit_counter:inst_hit_counter|cnt100ms[26]
--operation mode is counter

P1_cnt100ms[26]_lut_out = P1_cnt100ms[26] $ P1L35;
P1_cnt100ms[26]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[26]_lut_out);
P1_cnt100ms[26] = DFFE(P1_cnt100ms[26]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L55 is hit_counter:inst_hit_counter|cnt100ms[26]~COUT
--operation mode is counter

P1L55 = CARRY(P1_cnt100ms[26] # !P1L35);


--P1_cnt100ms[27] is hit_counter:inst_hit_counter|cnt100ms[27]
--operation mode is counter

P1_cnt100ms[27]_lut_out = P1_cnt100ms[27] $ !P1L55;
P1_cnt100ms[27]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[27]_lut_out);
P1_cnt100ms[27] = DFFE(P1_cnt100ms[27]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L75 is hit_counter:inst_hit_counter|cnt100ms[27]~COUT
--operation mode is counter

P1L75 = CARRY(!P1_cnt100ms[27] & !P1L55);


--P1_cnt100ms[28] is hit_counter:inst_hit_counter|cnt100ms[28]
--operation mode is counter

P1_cnt100ms[28]_lut_out = P1_cnt100ms[28] $ P1L75;
P1_cnt100ms[28]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[28]_lut_out);
P1_cnt100ms[28] = DFFE(P1_cnt100ms[28]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L95 is hit_counter:inst_hit_counter|cnt100ms[28]~COUT
--operation mode is counter

P1L95 = CARRY(P1_cnt100ms[28] # !P1L75);


--P1_cnt100ms[29] is hit_counter:inst_hit_counter|cnt100ms[29]
--operation mode is counter

P1_cnt100ms[29]_lut_out = P1_cnt100ms[29] $ !P1L95;
P1_cnt100ms[29]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[29]_lut_out);
P1_cnt100ms[29] = DFFE(P1_cnt100ms[29]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L16 is hit_counter:inst_hit_counter|cnt100ms[29]~COUT
--operation mode is counter

P1L16 = CARRY(!P1_cnt100ms[29] & !P1L95);


--P1_cnt100ms[30] is hit_counter:inst_hit_counter|cnt100ms[30]
--operation mode is counter

P1_cnt100ms[30]_lut_out = P1_cnt100ms[30] $ P1L16;
P1_cnt100ms[30]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[30]_lut_out);
P1_cnt100ms[30] = DFFE(P1_cnt100ms[30]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--P1L36 is hit_counter:inst_hit_counter|cnt100ms[30]~COUT
--operation mode is counter

P1L36 = CARRY(P1_cnt100ms[30] # !P1L16);


--P1_cnt100ms[31] is hit_counter:inst_hit_counter|cnt100ms[31]
--operation mode is normal

P1_cnt100ms[31]_lut_out = P1_cnt100ms[31] $ !P1L36;
P1_cnt100ms[31]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[31]_lut_out);
P1_cnt100ms[31] = DFFE(P1_cnt100ms[31]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Q1_cnt100ms[0] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[0]
--operation mode is counter

Q1_cnt100ms[0]_lut_out = !Q1_cnt100ms[0];
Q1_cnt100ms[0]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[0]_lut_out);
Q1_cnt100ms[0] = DFFE(Q1_cnt100ms[0]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L3 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[0]~COUT
--operation mode is counter

Q1L3 = CARRY(Q1_cnt100ms[0]);


--Q1_cnt100ms[1] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[1]
--operation mode is counter

Q1_cnt100ms[1]_lut_out = Q1_cnt100ms[1] $ !Q1L3;
Q1_cnt100ms[1]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[1]_lut_out);
Q1_cnt100ms[1] = DFFE(Q1_cnt100ms[1]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L5 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[1]~COUT
--operation mode is counter

Q1L5 = CARRY(!Q1_cnt100ms[1] & !Q1L3);


--Q1_cnt100ms[2] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[2]
--operation mode is counter

Q1_cnt100ms[2]_lut_out = Q1_cnt100ms[2] $ Q1L5;
Q1_cnt100ms[2]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[2]_lut_out);
Q1_cnt100ms[2] = DFFE(Q1_cnt100ms[2]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L7 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[2]~COUT
--operation mode is counter

Q1L7 = CARRY(Q1_cnt100ms[2] # !Q1L5);


--Q1_cnt100ms[3] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[3]
--operation mode is counter

Q1_cnt100ms[3]_lut_out = Q1_cnt100ms[3] $ !Q1L7;
Q1_cnt100ms[3]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[3]_lut_out);
Q1_cnt100ms[3] = DFFE(Q1_cnt100ms[3]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L9 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[3]~COUT
--operation mode is counter

Q1L9 = CARRY(!Q1_cnt100ms[3] & !Q1L7);


--Q1_cnt100ms[4] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[4]
--operation mode is counter

Q1_cnt100ms[4]_lut_out = Q1_cnt100ms[4] $ Q1L9;
Q1_cnt100ms[4]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[4]_lut_out);
Q1_cnt100ms[4] = DFFE(Q1_cnt100ms[4]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L11 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[4]~COUT
--operation mode is counter

Q1L11 = CARRY(Q1_cnt100ms[4] # !Q1L9);


--Q1_cnt100ms[5] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[5]
--operation mode is counter

Q1_cnt100ms[5]_lut_out = Q1_cnt100ms[5] $ !Q1L11;
Q1_cnt100ms[5]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[5]_lut_out);
Q1_cnt100ms[5] = DFFE(Q1_cnt100ms[5]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L31 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[5]~COUT
--operation mode is counter

Q1L31 = CARRY(!Q1_cnt100ms[5] & !Q1L11);


--Q1_cnt100ms[6] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[6]
--operation mode is counter

Q1_cnt100ms[6]_lut_out = Q1_cnt100ms[6] $ Q1L31;
Q1_cnt100ms[6]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[6]_lut_out);
Q1_cnt100ms[6] = DFFE(Q1_cnt100ms[6]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L51 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[6]~COUT
--operation mode is counter

Q1L51 = CARRY(Q1_cnt100ms[6] # !Q1L31);


--Q1_cnt100ms[7] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[7]
--operation mode is counter

Q1_cnt100ms[7]_lut_out = Q1_cnt100ms[7] $ !Q1L51;
Q1_cnt100ms[7]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[7]_lut_out);
Q1_cnt100ms[7] = DFFE(Q1_cnt100ms[7]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L71 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[7]~COUT
--operation mode is counter

Q1L71 = CARRY(Q1_cnt100ms[7] & !Q1L51);


--Q1_cnt100ms[8] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[8]
--operation mode is counter

Q1_cnt100ms[8]_lut_out = Q1_cnt100ms[8] $ Q1L71;
Q1_cnt100ms[8]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[8]_lut_out);
Q1_cnt100ms[8] = DFFE(Q1_cnt100ms[8]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L91 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[8]~COUT
--operation mode is counter

Q1L91 = CARRY(Q1_cnt100ms[8] # !Q1L71);


--Q1_cnt100ms[9] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[9]
--operation mode is counter

Q1_cnt100ms[9]_lut_out = Q1_cnt100ms[9] $ !Q1L91;
Q1_cnt100ms[9]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[9]_lut_out);
Q1_cnt100ms[9] = DFFE(Q1_cnt100ms[9]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L12 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[9]~COUT
--operation mode is counter

Q1L12 = CARRY(!Q1_cnt100ms[9] & !Q1L91);


--Q1_cnt100ms[10] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[10]
--operation mode is counter

Q1_cnt100ms[10]_lut_out = Q1_cnt100ms[10] $ Q1L12;
Q1_cnt100ms[10]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[10]_lut_out);
Q1_cnt100ms[10] = DFFE(Q1_cnt100ms[10]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L32 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[10]~COUT
--operation mode is counter

Q1L32 = CARRY(!Q1L12 # !Q1_cnt100ms[10]);


--Q1_cnt100ms[11] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[11]
--operation mode is counter

Q1_cnt100ms[11]_lut_out = Q1_cnt100ms[11] $ !Q1L32;
Q1_cnt100ms[11]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[11]_lut_out);
Q1_cnt100ms[11] = DFFE(Q1_cnt100ms[11]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L52 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[11]~COUT
--operation mode is counter

Q1L52 = CARRY(!Q1_cnt100ms[11] & !Q1L32);


--Q1_cnt100ms[12] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[12]
--operation mode is counter

Q1_cnt100ms[12]_lut_out = Q1_cnt100ms[12] $ Q1L52;
Q1_cnt100ms[12]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[12]_lut_out);
Q1_cnt100ms[12] = DFFE(Q1_cnt100ms[12]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L72 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[12]~COUT
--operation mode is counter

Q1L72 = CARRY(Q1_cnt100ms[12] # !Q1L52);


--Q1_cnt100ms[13] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[13]
--operation mode is counter

Q1_cnt100ms[13]_lut_out = Q1_cnt100ms[13] $ !Q1L72;
Q1_cnt100ms[13]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[13]_lut_out);
Q1_cnt100ms[13] = DFFE(Q1_cnt100ms[13]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L92 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[13]~COUT
--operation mode is counter

Q1L92 = CARRY(!Q1_cnt100ms[13] & !Q1L72);


--Q1_cnt100ms[14] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[14]
--operation mode is counter

Q1_cnt100ms[14]_lut_out = Q1_cnt100ms[14] $ Q1L92;
Q1_cnt100ms[14]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[14]_lut_out);
Q1_cnt100ms[14] = DFFE(Q1_cnt100ms[14]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L13 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[14]~COUT
--operation mode is counter

Q1L13 = CARRY(Q1_cnt100ms[14] # !Q1L92);


--Q1_cnt100ms[15] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[15]
--operation mode is counter

Q1_cnt100ms[15]_lut_out = Q1_cnt100ms[15] $ !Q1L13;
Q1_cnt100ms[15]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[15]_lut_out);
Q1_cnt100ms[15] = DFFE(Q1_cnt100ms[15]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L33 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[15]~COUT
--operation mode is counter

Q1L33 = CARRY(Q1_cnt100ms[15] & !Q1L13);


--Q1_cnt100ms[16] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[16]
--operation mode is counter

Q1_cnt100ms[16]_lut_out = Q1_cnt100ms[16] $ Q1L33;
Q1_cnt100ms[16]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[16]_lut_out);
Q1_cnt100ms[16] = DFFE(Q1_cnt100ms[16]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L53 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[16]~COUT
--operation mode is counter

Q1L53 = CARRY(Q1_cnt100ms[16] # !Q1L33);


--Q1_cnt100ms[17] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[17]
--operation mode is counter

Q1_cnt100ms[17]_lut_out = Q1_cnt100ms[17] $ !Q1L53;
Q1_cnt100ms[17]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[17]_lut_out);
Q1_cnt100ms[17] = DFFE(Q1_cnt100ms[17]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L73 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[17]~COUT
--operation mode is counter

Q1L73 = CARRY(Q1_cnt100ms[17] & !Q1L53);


--Q1_cnt100ms[18] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[18]
--operation mode is counter

Q1_cnt100ms[18]_lut_out = Q1_cnt100ms[18] $ Q1L73;
Q1_cnt100ms[18]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[18]_lut_out);
Q1_cnt100ms[18] = DFFE(Q1_cnt100ms[18]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L93 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[18]~COUT
--operation mode is counter

Q1L93 = CARRY(!Q1L73 # !Q1_cnt100ms[18]);


--Q1_cnt100ms[19] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[19]
--operation mode is counter

Q1_cnt100ms[19]_lut_out = Q1_cnt100ms[19] $ !Q1L93;
Q1_cnt100ms[19]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[19]_lut_out);
Q1_cnt100ms[19] = DFFE(Q1_cnt100ms[19]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L14 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[19]~COUT
--operation mode is counter

Q1L14 = CARRY(Q1_cnt100ms[19] & !Q1L93);


--Q1_cnt100ms[20] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[20]
--operation mode is counter

Q1_cnt100ms[20]_lut_out = Q1_cnt100ms[20] $ Q1L14;
Q1_cnt100ms[20]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[20]_lut_out);
Q1_cnt100ms[20] = DFFE(Q1_cnt100ms[20]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L34 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[20]~COUT
--operation mode is counter

Q1L34 = CARRY(!Q1L14 # !Q1_cnt100ms[20]);


--Q1_cnt100ms[21] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[21]
--operation mode is counter

Q1_cnt100ms[21]_lut_out = Q1_cnt100ms[21] $ !Q1L34;
Q1_cnt100ms[21]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[21]_lut_out);
Q1_cnt100ms[21] = DFFE(Q1_cnt100ms[21]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L54 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[21]~COUT
--operation mode is counter

Q1L54 = CARRY(!Q1_cnt100ms[21] & !Q1L34);


--Q1_cnt100ms[22] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[22]
--operation mode is counter

Q1_cnt100ms[22]_lut_out = Q1_cnt100ms[22] $ Q1L54;
Q1_cnt100ms[22]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[22]_lut_out);
Q1_cnt100ms[22] = DFFE(Q1_cnt100ms[22]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L74 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[22]~COUT
--operation mode is counter

Q1L74 = CARRY(Q1_cnt100ms[22] # !Q1L54);


--Q1_cnt100ms[23] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[23]
--operation mode is counter

Q1_cnt100ms[23]_lut_out = Q1_cnt100ms[23] $ !Q1L74;
Q1_cnt100ms[23]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[23]_lut_out);
Q1_cnt100ms[23] = DFFE(Q1_cnt100ms[23]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L94 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[23]~COUT
--operation mode is counter

Q1L94 = CARRY(!Q1_cnt100ms[23] & !Q1L74);


--Q1_cnt100ms[24] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[24]
--operation mode is counter

Q1_cnt100ms[24]_lut_out = Q1_cnt100ms[24] $ Q1L94;
Q1_cnt100ms[24]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[24]_lut_out);
Q1_cnt100ms[24] = DFFE(Q1_cnt100ms[24]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L15 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[24]~COUT
--operation mode is counter

Q1L15 = CARRY(Q1_cnt100ms[24] # !Q1L94);


--Q1_cnt100ms[25] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[25]
--operation mode is counter

Q1_cnt100ms[25]_lut_out = Q1_cnt100ms[25] $ !Q1L15;
Q1_cnt100ms[25]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[25]_lut_out);
Q1_cnt100ms[25] = DFFE(Q1_cnt100ms[25]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L35 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[25]~COUT
--operation mode is counter

Q1L35 = CARRY(!Q1_cnt100ms[25] & !Q1L15);


--Q1_cnt100ms[26] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[26]
--operation mode is counter

Q1_cnt100ms[26]_lut_out = Q1_cnt100ms[26] $ Q1L35;
Q1_cnt100ms[26]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[26]_lut_out);
Q1_cnt100ms[26] = DFFE(Q1_cnt100ms[26]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L55 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[26]~COUT
--operation mode is counter

Q1L55 = CARRY(Q1_cnt100ms[26] # !Q1L35);


--Q1_cnt100ms[27] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[27]
--operation mode is counter

Q1_cnt100ms[27]_lut_out = Q1_cnt100ms[27] $ !Q1L55;
Q1_cnt100ms[27]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[27]_lut_out);
Q1_cnt100ms[27] = DFFE(Q1_cnt100ms[27]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L75 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[27]~COUT
--operation mode is counter

Q1L75 = CARRY(!Q1_cnt100ms[27] & !Q1L55);


--Q1_cnt100ms[28] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[28]
--operation mode is counter

Q1_cnt100ms[28]_lut_out = Q1_cnt100ms[28] $ Q1L75;
Q1_cnt100ms[28]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[28]_lut_out);
Q1_cnt100ms[28] = DFFE(Q1_cnt100ms[28]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L95 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[28]~COUT
--operation mode is counter

Q1L95 = CARRY(Q1_cnt100ms[28] # !Q1L75);


--Q1_cnt100ms[29] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[29]
--operation mode is counter

Q1_cnt100ms[29]_lut_out = Q1_cnt100ms[29] $ !Q1L95;
Q1_cnt100ms[29]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[29]_lut_out);
Q1_cnt100ms[29] = DFFE(Q1_cnt100ms[29]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L16 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[29]~COUT
--operation mode is counter

Q1L16 = CARRY(!Q1_cnt100ms[29] & !Q1L95);


--Q1_cnt100ms[30] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[30]
--operation mode is counter

Q1_cnt100ms[30]_lut_out = Q1_cnt100ms[30] $ Q1L16;
Q1_cnt100ms[30]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[30]_lut_out);
Q1_cnt100ms[30] = DFFE(Q1_cnt100ms[30]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );

--Q1L36 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[30]~COUT
--operation mode is counter

Q1L36 = CARRY(Q1_cnt100ms[30] # !Q1L16);


--Q1_cnt100ms[31] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[31]
--operation mode is normal

Q1_cnt100ms[31]_lut_out = Q1_cnt100ms[31] $ !Q1L36;
Q1_cnt100ms[31]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[31]_lut_out);
Q1_cnt100ms[31] = DFFE(Q1_cnt100ms[31]_sload_eqn, GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1L1 is master_data_source:inst_master_data_source|add_14~0
--operation mode is arithmetic

R1L1 = !R1_data[0];

--R1L2 is master_data_source:inst_master_data_source|add_14~0COUT
--operation mode is arithmetic

R1L2 = CARRY(R1_data[0]);


--R1L3 is master_data_source:inst_master_data_source|add_14~1
--operation mode is arithmetic

R1L3 = R1_data[1] $ R1L2;

--R1L4 is master_data_source:inst_master_data_source|add_14~1COUT
--operation mode is arithmetic

R1L4 = CARRY(!R1L2 # !R1_data[1]);


--R1L5 is master_data_source:inst_master_data_source|add_14~2
--operation mode is arithmetic

R1L5 = R1_data[2] $ !R1L4;

--R1L6 is master_data_source:inst_master_data_source|add_14~2COUT
--operation mode is arithmetic

R1L6 = CARRY(R1_data[2] & !R1L4);


--R1L7 is master_data_source:inst_master_data_source|add_14~3
--operation mode is arithmetic

R1L7 = R1_data[3] $ R1L6;

--R1L8 is master_data_source:inst_master_data_source|add_14~3COUT
--operation mode is arithmetic

R1L8 = CARRY(!R1L6 # !R1_data[3]);


--R1L9 is master_data_source:inst_master_data_source|add_14~4
--operation mode is arithmetic

R1L9 = R1_data[4] $ !R1L8;

--R1L01 is master_data_source:inst_master_data_source|add_14~4COUT
--operation mode is arithmetic

R1L01 = CARRY(R1_data[4] & !R1L8);


--R1L11 is master_data_source:inst_master_data_source|add_14~5
--operation mode is arithmetic

R1L11 = R1_data[5] $ R1L01;

--R1L21 is master_data_source:inst_master_data_source|add_14~5COUT
--operation mode is arithmetic

R1L21 = CARRY(!R1L01 # !R1_data[5]);


--R1L31 is master_data_source:inst_master_data_source|add_14~6
--operation mode is arithmetic

R1L31 = R1_data[6] $ !R1L21;

--R1L41 is master_data_source:inst_master_data_source|add_14~6COUT
--operation mode is arithmetic

R1L41 = CARRY(R1_data[6] & !R1L21);


--R1L51 is master_data_source:inst_master_data_source|add_14~7
--operation mode is arithmetic

R1L51 = R1_data[7] $ R1L41;

--R1L61 is master_data_source:inst_master_data_source|add_14~7COUT
--operation mode is arithmetic

R1L61 = CARRY(!R1L41 # !R1_data[7]);


--R1L71 is master_data_source:inst_master_data_source|add_14~8
--operation mode is arithmetic

R1L71 = R1_data[8] $ !R1L61;

--R1L81 is master_data_source:inst_master_data_source|add_14~8COUT
--operation mode is arithmetic

R1L81 = CARRY(R1_data[8] & !R1L61);


--R1L91 is master_data_source:inst_master_data_source|add_14~9
--operation mode is arithmetic

R1L91 = R1_data[9] $ R1L81;

--R1L02 is master_data_source:inst_master_data_source|add_14~9COUT
--operation mode is arithmetic

R1L02 = CARRY(!R1L81 # !R1_data[9]);


--R1L12 is master_data_source:inst_master_data_source|add_14~10
--operation mode is arithmetic

R1L12 = R1_data[10] $ !R1L02;

--R1L22 is master_data_source:inst_master_data_source|add_14~10COUT
--operation mode is arithmetic

R1L22 = CARRY(R1_data[10] & !R1L02);


--R1L32 is master_data_source:inst_master_data_source|add_14~11
--operation mode is arithmetic

R1L32 = R1_data[11] $ R1L22;

--R1L42 is master_data_source:inst_master_data_source|add_14~11COUT
--operation mode is arithmetic

R1L42 = CARRY(!R1L22 # !R1_data[11]);


--R1L52 is master_data_source:inst_master_data_source|add_14~12
--operation mode is arithmetic

R1L52 = R1_data[12] $ !R1L42;

--R1L62 is master_data_source:inst_master_data_source|add_14~12COUT
--operation mode is arithmetic

R1L62 = CARRY(R1_data[12] & !R1L42);


--R1L72 is master_data_source:inst_master_data_source|add_14~13
--operation mode is arithmetic

R1L72 = R1_data[13] $ R1L62;

--R1L82 is master_data_source:inst_master_data_source|add_14~13COUT
--operation mode is arithmetic

R1L82 = CARRY(!R1L62 # !R1_data[13]);


--R1L92 is master_data_source:inst_master_data_source|add_14~14
--operation mode is arithmetic

R1L92 = R1_data[14] $ !R1L82;

--R1L03 is master_data_source:inst_master_data_source|add_14~14COUT
--operation mode is arithmetic

R1L03 = CARRY(R1_data[14] & !R1L82);


--R1L13 is master_data_source:inst_master_data_source|add_14~15
--operation mode is arithmetic

R1L13 = R1_data[15] $ R1L03;

--R1L23 is master_data_source:inst_master_data_source|add_14~15COUT
--operation mode is arithmetic

R1L23 = CARRY(!R1L03 # !R1_data[15]);


--R1L33 is master_data_source:inst_master_data_source|add_14~16
--operation mode is arithmetic

R1L33 = R1_data[16] $ !R1L23;

--R1L43 is master_data_source:inst_master_data_source|add_14~16COUT
--operation mode is arithmetic

R1L43 = CARRY(R1_data[16] & !R1L23);


--R1L53 is master_data_source:inst_master_data_source|add_14~17
--operation mode is arithmetic

R1L53 = R1_data[17] $ R1L43;

--R1L63 is master_data_source:inst_master_data_source|add_14~17COUT
--operation mode is arithmetic

R1L63 = CARRY(!R1L43 # !R1_data[17]);


--R1L73 is master_data_source:inst_master_data_source|add_14~18
--operation mode is arithmetic

R1L73 = R1_data[18] $ !R1L63;

--R1L83 is master_data_source:inst_master_data_source|add_14~18COUT
--operation mode is arithmetic

R1L83 = CARRY(R1_data[18] & !R1L63);


--R1L93 is master_data_source:inst_master_data_source|add_14~19
--operation mode is arithmetic

R1L93 = R1_data[19] $ R1L83;

--R1L04 is master_data_source:inst_master_data_source|add_14~19COUT
--operation mode is arithmetic

R1L04 = CARRY(!R1L83 # !R1_data[19]);


--R1L14 is master_data_source:inst_master_data_source|add_14~20
--operation mode is arithmetic

R1L14 = R1_data[20] $ !R1L04;

--R1L24 is master_data_source:inst_master_data_source|add_14~20COUT
--operation mode is arithmetic

R1L24 = CARRY(R1_data[20] & !R1L04);


--R1L34 is master_data_source:inst_master_data_source|add_14~21
--operation mode is arithmetic

R1L34 = R1_data[21] $ R1L24;

--R1L44 is master_data_source:inst_master_data_source|add_14~21COUT
--operation mode is arithmetic

R1L44 = CARRY(!R1L24 # !R1_data[21]);


--R1L54 is master_data_source:inst_master_data_source|add_14~22
--operation mode is arithmetic

R1L54 = R1_data[22] $ !R1L44;

--R1L64 is master_data_source:inst_master_data_source|add_14~22COUT
--operation mode is arithmetic

R1L64 = CARRY(R1_data[22] & !R1L44);


--R1L74 is master_data_source:inst_master_data_source|add_14~23
--operation mode is arithmetic

R1L74 = R1_data[23] $ R1L64;

--R1L84 is master_data_source:inst_master_data_source|add_14~23COUT
--operation mode is arithmetic

R1L84 = CARRY(!R1L64 # !R1_data[23]);


--R1L94 is master_data_source:inst_master_data_source|add_14~24
--operation mode is arithmetic

R1L94 = R1_data[24] $ !R1L84;

--R1L05 is master_data_source:inst_master_data_source|add_14~24COUT
--operation mode is arithmetic

R1L05 = CARRY(R1_data[24] & !R1L84);


--R1L15 is master_data_source:inst_master_data_source|add_14~25
--operation mode is arithmetic

R1L15 = R1_data[25] $ R1L05;

--R1L25 is master_data_source:inst_master_data_source|add_14~25COUT
--operation mode is arithmetic

R1L25 = CARRY(!R1L05 # !R1_data[25]);


--R1L35 is master_data_source:inst_master_data_source|add_14~26
--operation mode is arithmetic

R1L35 = R1_data[26] $ !R1L25;

--R1L45 is master_data_source:inst_master_data_source|add_14~26COUT
--operation mode is arithmetic

R1L45 = CARRY(R1_data[26] & !R1L25);


--R1L55 is master_data_source:inst_master_data_source|add_14~27
--operation mode is arithmetic

R1L55 = R1_data[27] $ R1L45;

--R1L65 is master_data_source:inst_master_data_source|add_14~27COUT
--operation mode is arithmetic

R1L65 = CARRY(!R1L45 # !R1_data[27]);


--R1L75 is master_data_source:inst_master_data_source|add_14~28
--operation mode is arithmetic

R1L75 = R1_data[28] $ !R1L65;

--R1L85 is master_data_source:inst_master_data_source|add_14~28COUT
--operation mode is arithmetic

R1L85 = CARRY(R1_data[28] & !R1L65);


--R1L95 is master_data_source:inst_master_data_source|add_14~29
--operation mode is arithmetic

R1L95 = R1_data[29] $ R1L85;

--R1L06 is master_data_source:inst_master_data_source|add_14~29COUT
--operation mode is arithmetic

R1L06 = CARRY(!R1L85 # !R1_data[29]);


--R1L16 is master_data_source:inst_master_data_source|add_14~30
--operation mode is arithmetic

R1L16 = R1_data[30] $ !R1L06;

--R1L26 is master_data_source:inst_master_data_source|add_14~30COUT
--operation mode is arithmetic

R1L26 = CARRY(R1_data[30] & !R1L06);


--R1L36 is master_data_source:inst_master_data_source|add_14~31
--operation mode is normal

R1L36 = R1_data[31] $ R1L26;


--BB1L46 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~0
--operation mode is arithmetic

BB1L46 = !BB1_addr_cnt[0];

--BB1L56 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~0COUT
--operation mode is arithmetic

BB1L56 = CARRY(BB1_addr_cnt[0]);


--BB1L66 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~1
--operation mode is arithmetic

BB1L66 = BB1_addr_cnt[1] $ BB1L56;

--BB1L76 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~1COUT
--operation mode is arithmetic

BB1L76 = CARRY(!BB1L56 # !BB1_addr_cnt[1]);


--BB1L86 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~2
--operation mode is arithmetic

BB1L86 = BB1_addr_cnt[2] $ !BB1L76;

--BB1L96 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~2COUT
--operation mode is arithmetic

BB1L96 = CARRY(BB1_addr_cnt[2] & !BB1L76);


--BB1L07 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~3
--operation mode is arithmetic

BB1L07 = BB1_addr_cnt[3] $ BB1L96;

--BB1L17 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~3COUT
--operation mode is arithmetic

BB1L17 = CARRY(!BB1L96 # !BB1_addr_cnt[3]);


--BB1L27 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~4
--operation mode is arithmetic

BB1L27 = BB1_addr_cnt[4] $ !BB1L17;

--BB1L37 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~4COUT
--operation mode is arithmetic

BB1L37 = CARRY(BB1_addr_cnt[4] & !BB1L17);


--BB1L47 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~5
--operation mode is arithmetic

BB1L47 = BB1_addr_cnt[5] $ BB1L37;

--BB1L57 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~5COUT
--operation mode is arithmetic

BB1L57 = CARRY(!BB1L37 # !BB1_addr_cnt[5]);


--BB1L67 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~6
--operation mode is arithmetic

BB1L67 = BB1_addr_cnt[6] $ !BB1L57;

--BB1L77 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~6COUT
--operation mode is arithmetic

BB1L77 = CARRY(BB1_addr_cnt[6] & !BB1L57);


--BB1L87 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~7
--operation mode is arithmetic

BB1L87 = BB1_addr_cnt[7] $ BB1L77;

--BB1L97 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~7COUT
--operation mode is arithmetic

BB1L97 = CARRY(!BB1L77 # !BB1_addr_cnt[7]);


--BB1L08 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~8
--operation mode is normal

BB1L08 = BB1_addr_cnt[8] $ !BB1L97;


--BB2L46 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~0
--operation mode is arithmetic

BB2L46 = !BB2_addr_cnt[0];

--BB2L56 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~0COUT
--operation mode is arithmetic

BB2L56 = CARRY(BB2_addr_cnt[0]);


--BB2L66 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~1
--operation mode is arithmetic

BB2L66 = BB2_addr_cnt[1] $ BB2L56;

--BB2L76 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~1COUT
--operation mode is arithmetic

BB2L76 = CARRY(!BB2L56 # !BB2_addr_cnt[1]);


--BB2L86 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~2
--operation mode is arithmetic

BB2L86 = BB2_addr_cnt[2] $ !BB2L76;

--BB2L96 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~2COUT
--operation mode is arithmetic

BB2L96 = CARRY(BB2_addr_cnt[2] & !BB2L76);


--BB2L07 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~3
--operation mode is arithmetic

BB2L07 = BB2_addr_cnt[3] $ BB2L96;

--BB2L17 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~3COUT
--operation mode is arithmetic

BB2L17 = CARRY(!BB2L96 # !BB2_addr_cnt[3]);


--BB2L27 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~4
--operation mode is arithmetic

BB2L27 = BB2_addr_cnt[4] $ !BB2L17;

--BB2L37 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~4COUT
--operation mode is arithmetic

BB2L37 = CARRY(BB2_addr_cnt[4] & !BB2L17);


--BB2L47 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~5
--operation mode is arithmetic

BB2L47 = BB2_addr_cnt[5] $ BB2L37;

--BB2L57 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~5COUT
--operation mode is arithmetic

BB2L57 = CARRY(!BB2L37 # !BB2_addr_cnt[5]);


--BB2L67 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~6
--operation mode is arithmetic

BB2L67 = BB2_addr_cnt[6] $ !BB2L57;

--BB2L77 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~6COUT
--operation mode is arithmetic

BB2L77 = CARRY(BB2_addr_cnt[6] & !BB2L57);


--BB2L87 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~7
--operation mode is arithmetic

BB2L87 = BB2_addr_cnt[7] $ BB2L77;

--BB2L97 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~7COUT
--operation mode is arithmetic

BB2L97 = CARRY(!BB2L77 # !BB2_addr_cnt[7]);


--BB2L08 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~8
--operation mode is normal

BB2L08 = BB2_addr_cnt[8] $ !BB2L97;


--U1L1 is r2r:inst_r2r|add_11_rtl_340_rtl_916~0
--operation mode is arithmetic

U1L1 = !U1_cnt[0];

--U1L2 is r2r:inst_r2r|add_11_rtl_340_rtl_916~0COUT
--operation mode is arithmetic

U1L2 = CARRY(U1_cnt[0]);


--U1L3 is r2r:inst_r2r|add_11_rtl_340_rtl_916~1
--operation mode is arithmetic

U1L3 = U1_cnt[1] $ U1_up $ !U1L2;

--U1L4 is r2r:inst_r2r|add_11_rtl_340_rtl_916~1COUT
--operation mode is arithmetic

U1L4 = CARRY(U1_cnt[1] & U1_up & !U1L2 # !U1_cnt[1] & (U1_up # !U1L2));


--U1L5 is r2r:inst_r2r|add_11_rtl_340_rtl_916~2
--operation mode is arithmetic

U1L5 = U1_cnt[2] $ U1_up $ U1L4;

--U1L6 is r2r:inst_r2r|add_11_rtl_340_rtl_916~2COUT
--operation mode is arithmetic

U1L6 = CARRY(U1_cnt[2] & (!U1L4 # !U1_up) # !U1_cnt[2] & !U1_up & !U1L4);


--U1L7 is r2r:inst_r2r|add_11_rtl_340_rtl_916~3
--operation mode is arithmetic

U1L7 = U1_cnt[3] $ U1_up $ !U1L6;

--U1L8 is r2r:inst_r2r|add_11_rtl_340_rtl_916~3COUT
--operation mode is arithmetic

U1L8 = CARRY(U1_cnt[3] & U1_up & !U1L6 # !U1_cnt[3] & (U1_up # !U1L6));


--U1L9 is r2r:inst_r2r|add_11_rtl_340_rtl_916~4
--operation mode is arithmetic

U1L9 = U1_cnt[4] $ U1_up $ U1L8;

--U1L01 is r2r:inst_r2r|add_11_rtl_340_rtl_916~4COUT
--operation mode is arithmetic

U1L01 = CARRY(U1_cnt[4] & (!U1L8 # !U1_up) # !U1_cnt[4] & !U1_up & !U1L8);


--U1L11 is r2r:inst_r2r|add_11_rtl_340_rtl_916~5
--operation mode is arithmetic

U1L11 = U1_cnt[5] $ U1_up $ !U1L01;

--U1L21 is r2r:inst_r2r|add_11_rtl_340_rtl_916~5COUT
--operation mode is arithmetic

U1L21 = CARRY(U1_cnt[5] & U1_up & !U1L01 # !U1_cnt[5] & (U1_up # !U1L01));


--U1L31 is r2r:inst_r2r|add_11_rtl_340_rtl_916~6
--operation mode is normal

U1L31 = U1_cnt[6] $ U1_up $ !U1L21;


--FB23_sload_path[9] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_354|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is normal

FB23_sload_path[9]_lut_out = FB23_sload_path[9] $ (N1L32 & FB23L91);
FB23_sload_path[9]_reg_input = !N1L91 & FB23_sload_path[9]_lut_out;
FB23_sload_path[9] = DFFE(FB23_sload_path[9]_reg_input, GLOBAL(JE1_outclock1), !V1L4Q, , );


--FB23_sload_path[8] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_354|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

FB23_sload_path[8]_lut_out = FB23_sload_path[8] $ (N1L32 & !FB23L71);
FB23_sload_path[8]_reg_input = !N1L91 & FB23_sload_path[8]_lut_out;
FB23_sload_path[8] = DFFE(FB23_sload_path[8]_reg_input, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB23L91 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_354|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

FB23L91 = CARRY(FB23_sload_path[8] & !FB23L71);


--FB23_sload_path[7] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_354|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

FB23_sload_path[7]_lut_out = FB23_sload_path[7] $ (N1L32 & FB23L51);
FB23_sload_path[7]_reg_input = !N1L91 & FB23_sload_path[7]_lut_out;
FB23_sload_path[7] = DFFE(FB23_sload_path[7]_reg_input, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB23L71 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_354|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

FB23L71 = CARRY(!FB23L51 # !FB23_sload_path[7]);


--FB23_sload_path[6] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_354|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

FB23_sload_path[6]_lut_out = FB23_sload_path[6] $ (N1L32 & !FB23L31);
FB23_sload_path[6]_reg_input = !N1L91 & FB23_sload_path[6]_lut_out;
FB23_sload_path[6] = DFFE(FB23_sload_path[6]_reg_input, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB23L51 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_354|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

FB23L51 = CARRY(FB23_sload_path[6] & !FB23L31);


--FB23_sload_path[5] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_354|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

FB23_sload_path[5]_lut_out = FB23_sload_path[5] $ (N1L32 & FB23L11);
FB23_sload_path[5]_reg_input = !N1L91 & FB23_sload_path[5]_lut_out;
FB23_sload_path[5] = DFFE(FB23_sload_path[5]_reg_input, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB23L31 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_354|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

FB23L31 = CARRY(!FB23L11 # !FB23_sload_path[5]);


--FB23_sload_path[4] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_354|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

FB23_sload_path[4]_lut_out = FB23_sload_path[4] $ (N1L32 & !FB23L9);
FB23_sload_path[4]_reg_input = !N1L91 & FB23_sload_path[4]_lut_out;
FB23_sload_path[4] = DFFE(FB23_sload_path[4]_reg_input, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB23L11 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_354|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

FB23L11 = CARRY(FB23_sload_path[4] & !FB23L9);


--FB23_sload_path[3] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_354|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

FB23_sload_path[3]_lut_out = FB23_sload_path[3] $ (N1L32 & FB23L7);
FB23_sload_path[3]_reg_input = !N1L91 & FB23_sload_path[3]_lut_out;
FB23_sload_path[3] = DFFE(FB23_sload_path[3]_reg_input, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB23L9 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_354|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

FB23L9 = CARRY(!FB23L7 # !FB23_sload_path[3]);


--FB23_sload_path[2] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_354|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

FB23_sload_path[2]_lut_out = FB23_sload_path[2] $ (N1L32 & !FB23L5);
FB23_sload_path[2]_reg_input = !N1L91 & FB23_sload_path[2]_lut_out;
FB23_sload_path[2] = DFFE(FB23_sload_path[2]_reg_input, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB23L7 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_354|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

FB23L7 = CARRY(FB23_sload_path[2] & !FB23L5);


--FB23_sload_path[1] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_354|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

FB23_sload_path[1]_lut_out = FB23_sload_path[1] $ (N1L32 & FB23L3);
FB23_sload_path[1]_reg_input = !N1L91 & FB23_sload_path[1]_lut_out;
FB23_sload_path[1] = DFFE(FB23_sload_path[1]_reg_input, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB23L5 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_354|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

FB23L5 = CARRY(!FB23L3 # !FB23_sload_path[1]);


--FB23_sload_path[0] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_354|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

FB23_sload_path[0]_lut_out = N1L32 $ FB23_sload_path[0];
FB23_sload_path[0]_reg_input = !N1L91 & FB23_sload_path[0]_lut_out;
FB23_sload_path[0] = DFFE(FB23_sload_path[0]_reg_input, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB23L3 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_354|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

FB23L3 = CARRY(FB23_sload_path[0]);


--FB53_sload_path[15] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_353|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

FB53_sload_path[15]_lut_out = FB53_sload_path[15] $ (Q1L56 & FB53L13);
FB53_sload_path[15]_reg_input = !Q1_reduce_nor_3 & FB53_sload_path[15]_lut_out;
FB53_sload_path[15] = DFFE(FB53_sload_path[15]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);


--FB53_sload_path[14] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_353|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

FB53_sload_path[14]_lut_out = FB53_sload_path[14] $ (Q1L56 & !FB53L92);
FB53_sload_path[14]_reg_input = !Q1_reduce_nor_3 & FB53_sload_path[14]_lut_out;
FB53_sload_path[14] = DFFE(FB53_sload_path[14]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB53L13 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_353|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

FB53L13 = CARRY(FB53_sload_path[14] & !FB53L92);


--FB53_sload_path[13] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_353|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

FB53_sload_path[13]_lut_out = FB53_sload_path[13] $ (Q1L56 & FB53L72);
FB53_sload_path[13]_reg_input = !Q1_reduce_nor_3 & FB53_sload_path[13]_lut_out;
FB53_sload_path[13] = DFFE(FB53_sload_path[13]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB53L92 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_353|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

FB53L92 = CARRY(!FB53L72 # !FB53_sload_path[13]);


--FB53_sload_path[12] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_353|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

FB53_sload_path[12]_lut_out = FB53_sload_path[12] $ (Q1L56 & !FB53L52);
FB53_sload_path[12]_reg_input = !Q1_reduce_nor_3 & FB53_sload_path[12]_lut_out;
FB53_sload_path[12] = DFFE(FB53_sload_path[12]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB53L72 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_353|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

FB53L72 = CARRY(FB53_sload_path[12] & !FB53L52);


--FB53_sload_path[11] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_353|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

FB53_sload_path[11]_lut_out = FB53_sload_path[11] $ (Q1L56 & FB53L32);
FB53_sload_path[11]_reg_input = !Q1_reduce_nor_3 & FB53_sload_path[11]_lut_out;
FB53_sload_path[11] = DFFE(FB53_sload_path[11]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB53L52 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_353|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

FB53L52 = CARRY(!FB53L32 # !FB53_sload_path[11]);


--FB53_sload_path[10] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_353|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

FB53_sload_path[10]_lut_out = FB53_sload_path[10] $ (Q1L56 & !FB53L12);
FB53_sload_path[10]_reg_input = !Q1_reduce_nor_3 & FB53_sload_path[10]_lut_out;
FB53_sload_path[10] = DFFE(FB53_sload_path[10]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB53L32 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_353|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

FB53L32 = CARRY(FB53_sload_path[10] & !FB53L12);


--FB53_sload_path[9] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_353|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

FB53_sload_path[9]_lut_out = FB53_sload_path[9] $ (Q1L56 & FB53L91);
FB53_sload_path[9]_reg_input = !Q1_reduce_nor_3 & FB53_sload_path[9]_lut_out;
FB53_sload_path[9] = DFFE(FB53_sload_path[9]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB53L12 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_353|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

FB53L12 = CARRY(!FB53L91 # !FB53_sload_path[9]);


--FB53_sload_path[8] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_353|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

FB53_sload_path[8]_lut_out = FB53_sload_path[8] $ (Q1L56 & !FB53L71);
FB53_sload_path[8]_reg_input = !Q1_reduce_nor_3 & FB53_sload_path[8]_lut_out;
FB53_sload_path[8] = DFFE(FB53_sload_path[8]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB53L91 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_353|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

FB53L91 = CARRY(FB53_sload_path[8] & !FB53L71);


--FB53_sload_path[7] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_353|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

FB53_sload_path[7]_lut_out = FB53_sload_path[7] $ (Q1L56 & FB53L51);
FB53_sload_path[7]_reg_input = !Q1_reduce_nor_3 & FB53_sload_path[7]_lut_out;
FB53_sload_path[7] = DFFE(FB53_sload_path[7]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB53L71 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_353|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

FB53L71 = CARRY(!FB53L51 # !FB53_sload_path[7]);


--FB53_sload_path[6] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_353|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

FB53_sload_path[6]_lut_out = FB53_sload_path[6] $ (Q1L56 & !FB53L31);
FB53_sload_path[6]_reg_input = !Q1_reduce_nor_3 & FB53_sload_path[6]_lut_out;
FB53_sload_path[6] = DFFE(FB53_sload_path[6]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB53L51 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_353|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

FB53L51 = CARRY(FB53_sload_path[6] & !FB53L31);


--FB53_sload_path[5] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_353|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

FB53_sload_path[5]_lut_out = FB53_sload_path[5] $ (Q1L56 & FB53L11);
FB53_sload_path[5]_reg_input = !Q1_reduce_nor_3 & FB53_sload_path[5]_lut_out;
FB53_sload_path[5] = DFFE(FB53_sload_path[5]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB53L31 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_353|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

FB53L31 = CARRY(!FB53L11 # !FB53_sload_path[5]);


--FB53_sload_path[4] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_353|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

FB53_sload_path[4]_lut_out = FB53_sload_path[4] $ (Q1L56 & !FB53L9);
FB53_sload_path[4]_reg_input = !Q1_reduce_nor_3 & FB53_sload_path[4]_lut_out;
FB53_sload_path[4] = DFFE(FB53_sload_path[4]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB53L11 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_353|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

FB53L11 = CARRY(FB53_sload_path[4] & !FB53L9);


--FB53_sload_path[3] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_353|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

FB53_sload_path[3]_lut_out = FB53_sload_path[3] $ (Q1L56 & FB53L7);
FB53_sload_path[3]_reg_input = !Q1_reduce_nor_3 & FB53_sload_path[3]_lut_out;
FB53_sload_path[3] = DFFE(FB53_sload_path[3]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB53L9 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_353|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

FB53L9 = CARRY(!FB53L7 # !FB53_sload_path[3]);


--FB53_sload_path[2] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_353|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

FB53_sload_path[2]_lut_out = FB53_sload_path[2] $ (Q1L56 & !FB53L5);
FB53_sload_path[2]_reg_input = !Q1_reduce_nor_3 & FB53_sload_path[2]_lut_out;
FB53_sload_path[2] = DFFE(FB53_sload_path[2]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB53L7 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_353|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

FB53L7 = CARRY(FB53_sload_path[2] & !FB53L5);


--FB53_sload_path[1] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_353|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

FB53_sload_path[1]_lut_out = FB53_sload_path[1] $ (Q1L56 & FB53L3);
FB53_sload_path[1]_reg_input = !Q1_reduce_nor_3 & FB53_sload_path[1]_lut_out;
FB53_sload_path[1] = DFFE(FB53_sload_path[1]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB53L5 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_353|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

FB53L5 = CARRY(!FB53L3 # !FB53_sload_path[1]);


--FB53_sload_path[0] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_353|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

FB53_sload_path[0]_lut_out = Q1L56 $ FB53_sload_path[0];
FB53_sload_path[0]_reg_input = !Q1_reduce_nor_3 & FB53_sload_path[0]_lut_out;
FB53_sload_path[0] = DFFE(FB53_sload_path[0]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB53L3 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_353|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

FB53L3 = CARRY(FB53_sload_path[0]);


--FB63_sload_path[15] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_352|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

FB63_sload_path[15]_lut_out = FB63_sload_path[15] $ (Q1L66 & FB63L13);
FB63_sload_path[15]_reg_input = !Q1_reduce_nor_3 & FB63_sload_path[15]_lut_out;
FB63_sload_path[15] = DFFE(FB63_sload_path[15]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);


--FB63_sload_path[14] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_352|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

FB63_sload_path[14]_lut_out = FB63_sload_path[14] $ (Q1L66 & !FB63L92);
FB63_sload_path[14]_reg_input = !Q1_reduce_nor_3 & FB63_sload_path[14]_lut_out;
FB63_sload_path[14] = DFFE(FB63_sload_path[14]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB63L13 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_352|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

FB63L13 = CARRY(FB63_sload_path[14] & !FB63L92);


--FB63_sload_path[13] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_352|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

FB63_sload_path[13]_lut_out = FB63_sload_path[13] $ (Q1L66 & FB63L72);
FB63_sload_path[13]_reg_input = !Q1_reduce_nor_3 & FB63_sload_path[13]_lut_out;
FB63_sload_path[13] = DFFE(FB63_sload_path[13]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB63L92 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_352|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

FB63L92 = CARRY(!FB63L72 # !FB63_sload_path[13]);


--FB63_sload_path[12] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_352|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

FB63_sload_path[12]_lut_out = FB63_sload_path[12] $ (Q1L66 & !FB63L52);
FB63_sload_path[12]_reg_input = !Q1_reduce_nor_3 & FB63_sload_path[12]_lut_out;
FB63_sload_path[12] = DFFE(FB63_sload_path[12]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB63L72 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_352|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

FB63L72 = CARRY(FB63_sload_path[12] & !FB63L52);


--FB63_sload_path[11] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_352|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

FB63_sload_path[11]_lut_out = FB63_sload_path[11] $ (Q1L66 & FB63L32);
FB63_sload_path[11]_reg_input = !Q1_reduce_nor_3 & FB63_sload_path[11]_lut_out;
FB63_sload_path[11] = DFFE(FB63_sload_path[11]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB63L52 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_352|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

FB63L52 = CARRY(!FB63L32 # !FB63_sload_path[11]);


--FB63_sload_path[10] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_352|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

FB63_sload_path[10]_lut_out = FB63_sload_path[10] $ (Q1L66 & !FB63L12);
FB63_sload_path[10]_reg_input = !Q1_reduce_nor_3 & FB63_sload_path[10]_lut_out;
FB63_sload_path[10] = DFFE(FB63_sload_path[10]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB63L32 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_352|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

FB63L32 = CARRY(FB63_sload_path[10] & !FB63L12);


--FB63_sload_path[9] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_352|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

FB63_sload_path[9]_lut_out = FB63_sload_path[9] $ (Q1L66 & FB63L91);
FB63_sload_path[9]_reg_input = !Q1_reduce_nor_3 & FB63_sload_path[9]_lut_out;
FB63_sload_path[9] = DFFE(FB63_sload_path[9]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB63L12 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_352|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

FB63L12 = CARRY(!FB63L91 # !FB63_sload_path[9]);


--FB63_sload_path[8] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_352|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

FB63_sload_path[8]_lut_out = FB63_sload_path[8] $ (Q1L66 & !FB63L71);
FB63_sload_path[8]_reg_input = !Q1_reduce_nor_3 & FB63_sload_path[8]_lut_out;
FB63_sload_path[8] = DFFE(FB63_sload_path[8]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB63L91 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_352|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

FB63L91 = CARRY(FB63_sload_path[8] & !FB63L71);


--FB63_sload_path[7] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_352|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

FB63_sload_path[7]_lut_out = FB63_sload_path[7] $ (Q1L66 & FB63L51);
FB63_sload_path[7]_reg_input = !Q1_reduce_nor_3 & FB63_sload_path[7]_lut_out;
FB63_sload_path[7] = DFFE(FB63_sload_path[7]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB63L71 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_352|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

FB63L71 = CARRY(!FB63L51 # !FB63_sload_path[7]);


--FB63_sload_path[6] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_352|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

FB63_sload_path[6]_lut_out = FB63_sload_path[6] $ (Q1L66 & !FB63L31);
FB63_sload_path[6]_reg_input = !Q1_reduce_nor_3 & FB63_sload_path[6]_lut_out;
FB63_sload_path[6] = DFFE(FB63_sload_path[6]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB63L51 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_352|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

FB63L51 = CARRY(FB63_sload_path[6] & !FB63L31);


--FB63_sload_path[5] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_352|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

FB63_sload_path[5]_lut_out = FB63_sload_path[5] $ (Q1L66 & FB63L11);
FB63_sload_path[5]_reg_input = !Q1_reduce_nor_3 & FB63_sload_path[5]_lut_out;
FB63_sload_path[5] = DFFE(FB63_sload_path[5]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB63L31 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_352|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

FB63L31 = CARRY(!FB63L11 # !FB63_sload_path[5]);


--FB63_sload_path[4] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_352|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

FB63_sload_path[4]_lut_out = FB63_sload_path[4] $ (Q1L66 & !FB63L9);
FB63_sload_path[4]_reg_input = !Q1_reduce_nor_3 & FB63_sload_path[4]_lut_out;
FB63_sload_path[4] = DFFE(FB63_sload_path[4]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB63L11 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_352|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

FB63L11 = CARRY(FB63_sload_path[4] & !FB63L9);


--FB63_sload_path[3] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_352|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

FB63_sload_path[3]_lut_out = FB63_sload_path[3] $ (Q1L66 & FB63L7);
FB63_sload_path[3]_reg_input = !Q1_reduce_nor_3 & FB63_sload_path[3]_lut_out;
FB63_sload_path[3] = DFFE(FB63_sload_path[3]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB63L9 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_352|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

FB63L9 = CARRY(!FB63L7 # !FB63_sload_path[3]);


--FB63_sload_path[2] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_352|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

FB63_sload_path[2]_lut_out = FB63_sload_path[2] $ (Q1L66 & !FB63L5);
FB63_sload_path[2]_reg_input = !Q1_reduce_nor_3 & FB63_sload_path[2]_lut_out;
FB63_sload_path[2] = DFFE(FB63_sload_path[2]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB63L7 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_352|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

FB63L7 = CARRY(FB63_sload_path[2] & !FB63L5);


--FB63_sload_path[1] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_352|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

FB63_sload_path[1]_lut_out = FB63_sload_path[1] $ (Q1L66 & FB63L3);
FB63_sload_path[1]_reg_input = !Q1_reduce_nor_3 & FB63_sload_path[1]_lut_out;
FB63_sload_path[1] = DFFE(FB63_sload_path[1]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB63L5 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_352|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

FB63L5 = CARRY(!FB63L3 # !FB63_sload_path[1]);


--FB63_sload_path[0] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_352|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

FB63_sload_path[0]_lut_out = Q1L66 $ FB63_sload_path[0];
FB63_sload_path[0]_reg_input = !Q1_reduce_nor_3 & FB63_sload_path[0]_lut_out;
FB63_sload_path[0] = DFFE(FB63_sload_path[0]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB63L3 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_352|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

FB63L3 = CARRY(FB63_sload_path[0]);


--FB33_sload_path[15] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_351|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

FB33_sload_path[15]_lut_out = FB33_sload_path[15] $ (P1L56 & FB33L13);
FB33_sload_path[15]_reg_input = !P1_reduce_nor_3 & FB33_sload_path[15]_lut_out;
FB33_sload_path[15] = DFFE(FB33_sload_path[15]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);


--FB33_sload_path[14] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_351|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

FB33_sload_path[14]_lut_out = FB33_sload_path[14] $ (P1L56 & !FB33L92);
FB33_sload_path[14]_reg_input = !P1_reduce_nor_3 & FB33_sload_path[14]_lut_out;
FB33_sload_path[14] = DFFE(FB33_sload_path[14]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB33L13 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_351|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

FB33L13 = CARRY(FB33_sload_path[14] & !FB33L92);


--FB33_sload_path[13] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_351|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

FB33_sload_path[13]_lut_out = FB33_sload_path[13] $ (P1L56 & FB33L72);
FB33_sload_path[13]_reg_input = !P1_reduce_nor_3 & FB33_sload_path[13]_lut_out;
FB33_sload_path[13] = DFFE(FB33_sload_path[13]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB33L92 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_351|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

FB33L92 = CARRY(!FB33L72 # !FB33_sload_path[13]);


--FB33_sload_path[12] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_351|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

FB33_sload_path[12]_lut_out = FB33_sload_path[12] $ (P1L56 & !FB33L52);
FB33_sload_path[12]_reg_input = !P1_reduce_nor_3 & FB33_sload_path[12]_lut_out;
FB33_sload_path[12] = DFFE(FB33_sload_path[12]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB33L72 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_351|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

FB33L72 = CARRY(FB33_sload_path[12] & !FB33L52);


--FB33_sload_path[11] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_351|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

FB33_sload_path[11]_lut_out = FB33_sload_path[11] $ (P1L56 & FB33L32);
FB33_sload_path[11]_reg_input = !P1_reduce_nor_3 & FB33_sload_path[11]_lut_out;
FB33_sload_path[11] = DFFE(FB33_sload_path[11]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB33L52 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_351|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

FB33L52 = CARRY(!FB33L32 # !FB33_sload_path[11]);


--FB33_sload_path[10] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_351|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

FB33_sload_path[10]_lut_out = FB33_sload_path[10] $ (P1L56 & !FB33L12);
FB33_sload_path[10]_reg_input = !P1_reduce_nor_3 & FB33_sload_path[10]_lut_out;
FB33_sload_path[10] = DFFE(FB33_sload_path[10]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB33L32 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_351|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

FB33L32 = CARRY(FB33_sload_path[10] & !FB33L12);


--FB33_sload_path[9] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_351|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

FB33_sload_path[9]_lut_out = FB33_sload_path[9] $ (P1L56 & FB33L91);
FB33_sload_path[9]_reg_input = !P1_reduce_nor_3 & FB33_sload_path[9]_lut_out;
FB33_sload_path[9] = DFFE(FB33_sload_path[9]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB33L12 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_351|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

FB33L12 = CARRY(!FB33L91 # !FB33_sload_path[9]);


--FB33_sload_path[8] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_351|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

FB33_sload_path[8]_lut_out = FB33_sload_path[8] $ (P1L56 & !FB33L71);
FB33_sload_path[8]_reg_input = !P1_reduce_nor_3 & FB33_sload_path[8]_lut_out;
FB33_sload_path[8] = DFFE(FB33_sload_path[8]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB33L91 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_351|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

FB33L91 = CARRY(FB33_sload_path[8] & !FB33L71);


--FB33_sload_path[7] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_351|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

FB33_sload_path[7]_lut_out = FB33_sload_path[7] $ (P1L56 & FB33L51);
FB33_sload_path[7]_reg_input = !P1_reduce_nor_3 & FB33_sload_path[7]_lut_out;
FB33_sload_path[7] = DFFE(FB33_sload_path[7]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB33L71 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_351|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

FB33L71 = CARRY(!FB33L51 # !FB33_sload_path[7]);


--FB33_sload_path[6] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_351|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

FB33_sload_path[6]_lut_out = FB33_sload_path[6] $ (P1L56 & !FB33L31);
FB33_sload_path[6]_reg_input = !P1_reduce_nor_3 & FB33_sload_path[6]_lut_out;
FB33_sload_path[6] = DFFE(FB33_sload_path[6]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB33L51 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_351|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

FB33L51 = CARRY(FB33_sload_path[6] & !FB33L31);


--FB33_sload_path[5] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_351|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

FB33_sload_path[5]_lut_out = FB33_sload_path[5] $ (P1L56 & FB33L11);
FB33_sload_path[5]_reg_input = !P1_reduce_nor_3 & FB33_sload_path[5]_lut_out;
FB33_sload_path[5] = DFFE(FB33_sload_path[5]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB33L31 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_351|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

FB33L31 = CARRY(!FB33L11 # !FB33_sload_path[5]);


--FB33_sload_path[4] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_351|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

FB33_sload_path[4]_lut_out = FB33_sload_path[4] $ (P1L56 & !FB33L9);
FB33_sload_path[4]_reg_input = !P1_reduce_nor_3 & FB33_sload_path[4]_lut_out;
FB33_sload_path[4] = DFFE(FB33_sload_path[4]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB33L11 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_351|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

FB33L11 = CARRY(FB33_sload_path[4] & !FB33L9);


--FB33_sload_path[3] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_351|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

FB33_sload_path[3]_lut_out = FB33_sload_path[3] $ (P1L56 & FB33L7);
FB33_sload_path[3]_reg_input = !P1_reduce_nor_3 & FB33_sload_path[3]_lut_out;
FB33_sload_path[3] = DFFE(FB33_sload_path[3]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB33L9 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_351|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

FB33L9 = CARRY(!FB33L7 # !FB33_sload_path[3]);


--FB33_sload_path[2] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_351|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

FB33_sload_path[2]_lut_out = FB33_sload_path[2] $ (P1L56 & !FB33L5);
FB33_sload_path[2]_reg_input = !P1_reduce_nor_3 & FB33_sload_path[2]_lut_out;
FB33_sload_path[2] = DFFE(FB33_sload_path[2]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB33L7 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_351|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

FB33L7 = CARRY(FB33_sload_path[2] & !FB33L5);


--FB33_sload_path[1] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_351|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

FB33_sload_path[1]_lut_out = FB33_sload_path[1] $ (P1L56 & FB33L3);
FB33_sload_path[1]_reg_input = !P1_reduce_nor_3 & FB33_sload_path[1]_lut_out;
FB33_sload_path[1] = DFFE(FB33_sload_path[1]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB33L5 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_351|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

FB33L5 = CARRY(!FB33L3 # !FB33_sload_path[1]);


--FB33_sload_path[0] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_351|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

FB33_sload_path[0]_lut_out = P1L56 $ FB33_sload_path[0];
FB33_sload_path[0]_reg_input = !P1_reduce_nor_3 & FB33_sload_path[0]_lut_out;
FB33_sload_path[0] = DFFE(FB33_sload_path[0]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB33L3 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_351|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

FB33L3 = CARRY(FB33_sload_path[0]);


--FB43_sload_path[15] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_350|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

FB43_sload_path[15]_lut_out = FB43_sload_path[15] $ (P1L66 & FB43L13);
FB43_sload_path[15]_reg_input = !P1_reduce_nor_3 & FB43_sload_path[15]_lut_out;
FB43_sload_path[15] = DFFE(FB43_sload_path[15]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);


--FB43_sload_path[14] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_350|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

FB43_sload_path[14]_lut_out = FB43_sload_path[14] $ (P1L66 & !FB43L92);
FB43_sload_path[14]_reg_input = !P1_reduce_nor_3 & FB43_sload_path[14]_lut_out;
FB43_sload_path[14] = DFFE(FB43_sload_path[14]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB43L13 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_350|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

FB43L13 = CARRY(FB43_sload_path[14] & !FB43L92);


--FB43_sload_path[13] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_350|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

FB43_sload_path[13]_lut_out = FB43_sload_path[13] $ (P1L66 & FB43L72);
FB43_sload_path[13]_reg_input = !P1_reduce_nor_3 & FB43_sload_path[13]_lut_out;
FB43_sload_path[13] = DFFE(FB43_sload_path[13]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB43L92 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_350|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

FB43L92 = CARRY(!FB43L72 # !FB43_sload_path[13]);


--FB43_sload_path[12] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_350|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

FB43_sload_path[12]_lut_out = FB43_sload_path[12] $ (P1L66 & !FB43L52);
FB43_sload_path[12]_reg_input = !P1_reduce_nor_3 & FB43_sload_path[12]_lut_out;
FB43_sload_path[12] = DFFE(FB43_sload_path[12]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB43L72 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_350|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

FB43L72 = CARRY(FB43_sload_path[12] & !FB43L52);


--FB43_sload_path[11] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_350|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

FB43_sload_path[11]_lut_out = FB43_sload_path[11] $ (P1L66 & FB43L32);
FB43_sload_path[11]_reg_input = !P1_reduce_nor_3 & FB43_sload_path[11]_lut_out;
FB43_sload_path[11] = DFFE(FB43_sload_path[11]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB43L52 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_350|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

FB43L52 = CARRY(!FB43L32 # !FB43_sload_path[11]);


--FB43_sload_path[10] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_350|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

FB43_sload_path[10]_lut_out = FB43_sload_path[10] $ (P1L66 & !FB43L12);
FB43_sload_path[10]_reg_input = !P1_reduce_nor_3 & FB43_sload_path[10]_lut_out;
FB43_sload_path[10] = DFFE(FB43_sload_path[10]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB43L32 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_350|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

FB43L32 = CARRY(FB43_sload_path[10] & !FB43L12);


--FB43_sload_path[9] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_350|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

FB43_sload_path[9]_lut_out = FB43_sload_path[9] $ (P1L66 & FB43L91);
FB43_sload_path[9]_reg_input = !P1_reduce_nor_3 & FB43_sload_path[9]_lut_out;
FB43_sload_path[9] = DFFE(FB43_sload_path[9]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB43L12 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_350|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

FB43L12 = CARRY(!FB43L91 # !FB43_sload_path[9]);


--FB43_sload_path[8] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_350|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

FB43_sload_path[8]_lut_out = FB43_sload_path[8] $ (P1L66 & !FB43L71);
FB43_sload_path[8]_reg_input = !P1_reduce_nor_3 & FB43_sload_path[8]_lut_out;
FB43_sload_path[8] = DFFE(FB43_sload_path[8]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB43L91 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_350|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

FB43L91 = CARRY(FB43_sload_path[8] & !FB43L71);


--FB43_sload_path[7] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_350|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

FB43_sload_path[7]_lut_out = FB43_sload_path[7] $ (P1L66 & FB43L51);
FB43_sload_path[7]_reg_input = !P1_reduce_nor_3 & FB43_sload_path[7]_lut_out;
FB43_sload_path[7] = DFFE(FB43_sload_path[7]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB43L71 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_350|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

FB43L71 = CARRY(!FB43L51 # !FB43_sload_path[7]);


--FB43_sload_path[6] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_350|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

FB43_sload_path[6]_lut_out = FB43_sload_path[6] $ (P1L66 & !FB43L31);
FB43_sload_path[6]_reg_input = !P1_reduce_nor_3 & FB43_sload_path[6]_lut_out;
FB43_sload_path[6] = DFFE(FB43_sload_path[6]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB43L51 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_350|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

FB43L51 = CARRY(FB43_sload_path[6] & !FB43L31);


--FB43_sload_path[5] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_350|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

FB43_sload_path[5]_lut_out = FB43_sload_path[5] $ (P1L66 & FB43L11);
FB43_sload_path[5]_reg_input = !P1_reduce_nor_3 & FB43_sload_path[5]_lut_out;
FB43_sload_path[5] = DFFE(FB43_sload_path[5]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB43L31 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_350|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

FB43L31 = CARRY(!FB43L11 # !FB43_sload_path[5]);


--FB43_sload_path[4] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_350|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

FB43_sload_path[4]_lut_out = FB43_sload_path[4] $ (P1L66 & !FB43L9);
FB43_sload_path[4]_reg_input = !P1_reduce_nor_3 & FB43_sload_path[4]_lut_out;
FB43_sload_path[4] = DFFE(FB43_sload_path[4]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB43L11 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_350|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

FB43L11 = CARRY(FB43_sload_path[4] & !FB43L9);


--FB43_sload_path[3] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_350|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

FB43_sload_path[3]_lut_out = FB43_sload_path[3] $ (P1L66 & FB43L7);
FB43_sload_path[3]_reg_input = !P1_reduce_nor_3 & FB43_sload_path[3]_lut_out;
FB43_sload_path[3] = DFFE(FB43_sload_path[3]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB43L9 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_350|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

FB43L9 = CARRY(!FB43L7 # !FB43_sload_path[3]);


--FB43_sload_path[2] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_350|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

FB43_sload_path[2]_lut_out = FB43_sload_path[2] $ (P1L66 & !FB43L5);
FB43_sload_path[2]_reg_input = !P1_reduce_nor_3 & FB43_sload_path[2]_lut_out;
FB43_sload_path[2] = DFFE(FB43_sload_path[2]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB43L7 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_350|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

FB43L7 = CARRY(FB43_sload_path[2] & !FB43L5);


--FB43_sload_path[1] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_350|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

FB43_sload_path[1]_lut_out = FB43_sload_path[1] $ (P1L66 & FB43L3);
FB43_sload_path[1]_reg_input = !P1_reduce_nor_3 & FB43_sload_path[1]_lut_out;
FB43_sload_path[1] = DFFE(FB43_sload_path[1]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB43L5 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_350|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

FB43L5 = CARRY(!FB43L3 # !FB43_sload_path[1]);


--FB43_sload_path[0] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_350|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

FB43_sload_path[0]_lut_out = P1L66 $ FB43_sload_path[0];
FB43_sload_path[0]_reg_input = !P1_reduce_nor_3 & FB43_sload_path[0]_lut_out;
FB43_sload_path[0] = DFFE(FB43_sload_path[0]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--FB43L3 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_350|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

FB43L3 = CARRY(FB43_sload_path[0]);


--FB13_sload_path[15] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_349|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

FB13_sload_path[15]_lut_out = FB13_sload_path[15] $ FB13L13;
FB13_sload_path[15] = DFFE(FB13_sload_path[15]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1_command_0_local[24]);


--FB13_sload_path[14] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_349|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is arithmetic

FB13_sload_path[14]_lut_out = FB13_sload_path[14] $ !FB13L92;
FB13_sload_path[14] = DFFE(FB13_sload_path[14]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1_command_0_local[24]);

--FB13L13 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_349|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

FB13L13 = CARRY(FB13_sload_path[14] & !FB13L92);


--FB13_sload_path[13] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_349|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is arithmetic

FB13_sload_path[13]_lut_out = FB13_sload_path[13] $ FB13L72;
FB13_sload_path[13] = DFFE(FB13_sload_path[13]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1_command_0_local[24]);

--FB13L92 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_349|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

FB13L92 = CARRY(!FB13L72 # !FB13_sload_path[13]);


--FB13_sload_path[12] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_349|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is arithmetic

FB13_sload_path[12]_lut_out = FB13_sload_path[12] $ !FB13L52;
FB13_sload_path[12] = DFFE(FB13_sload_path[12]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1_command_0_local[24]);

--FB13L72 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_349|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

FB13L72 = CARRY(FB13_sload_path[12] & !FB13L52);


--FB13_sload_path[11] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_349|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is arithmetic

FB13_sload_path[11]_lut_out = FB13_sload_path[11] $ FB13L32;
FB13_sload_path[11] = DFFE(FB13_sload_path[11]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1_command_0_local[24]);

--FB13L52 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_349|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

FB13L52 = CARRY(!FB13L32 # !FB13_sload_path[11]);


--FB13_sload_path[10] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_349|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is arithmetic

FB13_sload_path[10]_lut_out = FB13_sload_path[10] $ !FB13L12;
FB13_sload_path[10] = DFFE(FB13_sload_path[10]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1_command_0_local[24]);

--FB13L32 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_349|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

FB13L32 = CARRY(FB13_sload_path[10] & !FB13L12);


--FB13_sload_path[9] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_349|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is arithmetic

FB13_sload_path[9]_lut_out = FB13_sload_path[9] $ FB13L91;
FB13_sload_path[9] = DFFE(FB13_sload_path[9]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1_command_0_local[24]);

--FB13L12 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_349|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

FB13L12 = CARRY(!FB13L91 # !FB13_sload_path[9]);


--FB13_sload_path[8] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_349|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is arithmetic

FB13_sload_path[8]_lut_out = FB13_sload_path[8] $ !FB13L71;
FB13_sload_path[8] = DFFE(FB13_sload_path[8]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1_command_0_local[24]);

--FB13L91 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_349|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

FB13L91 = CARRY(FB13_sload_path[8] & !FB13L71);


--FB13_sload_path[7] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_349|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

FB13_sload_path[7]_lut_out = FB13_sload_path[7] $ FB13L51;
FB13_sload_path[7] = DFFE(FB13_sload_path[7]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1_command_0_local[24]);

--FB13L71 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_349|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

FB13L71 = CARRY(!FB13L51 # !FB13_sload_path[7]);


--FB13_sload_path[6] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_349|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

FB13_sload_path[6]_lut_out = FB13_sload_path[6] $ !FB13L31;
FB13_sload_path[6] = DFFE(FB13_sload_path[6]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1_command_0_local[24]);

--FB13L51 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_349|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

FB13L51 = CARRY(FB13_sload_path[6] & !FB13L31);


--FB13_sload_path[5] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_349|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

FB13_sload_path[5]_lut_out = FB13_sload_path[5] $ FB13L11;
FB13_sload_path[5] = DFFE(FB13_sload_path[5]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1_command_0_local[24]);

--FB13L31 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_349|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

FB13L31 = CARRY(!FB13L11 # !FB13_sload_path[5]);


--FB13_sload_path[4] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_349|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

FB13_sload_path[4]_lut_out = FB13_sload_path[4] $ !FB13L9;
FB13_sload_path[4] = DFFE(FB13_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1_command_0_local[24]);

--FB13L11 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_349|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

FB13L11 = CARRY(FB13_sload_path[4] & !FB13L9);


--FB13_sload_path[3] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_349|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

FB13_sload_path[3]_lut_out = FB13_sload_path[3] $ FB13L7;
FB13_sload_path[3] = DFFE(FB13_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1_command_0_local[24]);

--FB13L9 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_349|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

FB13L9 = CARRY(!FB13L7 # !FB13_sload_path[3]);


--FB13_sload_path[2] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_349|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

FB13_sload_path[2]_lut_out = FB13_sload_path[2] $ !FB13L5;
FB13_sload_path[2] = DFFE(FB13_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1_command_0_local[24]);

--FB13L7 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_349|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

FB13L7 = CARRY(FB13_sload_path[2] & !FB13L5);


--FB13_sload_path[1] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_349|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

FB13_sload_path[1]_lut_out = FB13_sload_path[1] $ FB13L3;
FB13_sload_path[1] = DFFE(FB13_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1_command_0_local[24]);

--FB13L5 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_349|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

FB13L5 = CARRY(!FB13L3 # !FB13_sload_path[1]);


--FB13_sload_path[0] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_349|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

FB13_sload_path[0]_lut_out = !FB13_sload_path[0];
FB13_sload_path[0] = DFFE(FB13_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1_command_0_local[24]);

--FB13L3 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_349|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

FB13L3 = CARRY(FB13_sload_path[0]);


--FB4_sload_path[7] is lpm_counter:ctrl_err_cnt_rtl_348|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is normal

FB4_sload_path[7]_lut_out = FB4_sload_path[7] $ FB4L51;
FB4_sload_path[7] = DFFE(FB4_sload_path[7]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , BD1L21Q);


--FB4_sload_path[6] is lpm_counter:ctrl_err_cnt_rtl_348|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

FB4_sload_path[6]_lut_out = FB4_sload_path[6] $ !FB4L31;
FB4_sload_path[6] = DFFE(FB4_sload_path[6]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , BD1L21Q);

--FB4L51 is lpm_counter:ctrl_err_cnt_rtl_348|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

FB4L51 = CARRY(FB4_sload_path[6] & !FB4L31);


--FB4_sload_path[5] is lpm_counter:ctrl_err_cnt_rtl_348|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

FB4_sload_path[5]_lut_out = FB4_sload_path[5] $ FB4L11;
FB4_sload_path[5] = DFFE(FB4_sload_path[5]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , BD1L21Q);

--FB4L31 is lpm_counter:ctrl_err_cnt_rtl_348|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

FB4L31 = CARRY(!FB4L11 # !FB4_sload_path[5]);


--FB4_sload_path[4] is lpm_counter:ctrl_err_cnt_rtl_348|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

FB4_sload_path[4]_lut_out = FB4_sload_path[4] $ !FB4L9;
FB4_sload_path[4] = DFFE(FB4_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , BD1L21Q);

--FB4L11 is lpm_counter:ctrl_err_cnt_rtl_348|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

FB4L11 = CARRY(FB4_sload_path[4] & !FB4L9);


--FB4_sload_path[3] is lpm_counter:ctrl_err_cnt_rtl_348|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

FB4_sload_path[3]_lut_out = FB4_sload_path[3] $ FB4L7;
FB4_sload_path[3] = DFFE(FB4_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , BD1L21Q);

--FB4L9 is lpm_counter:ctrl_err_cnt_rtl_348|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

FB4L9 = CARRY(!FB4L7 # !FB4_sload_path[3]);


--FB4_sload_path[2] is lpm_counter:ctrl_err_cnt_rtl_348|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

FB4_sload_path[2]_lut_out = FB4_sload_path[2] $ !FB4L5;
FB4_sload_path[2] = DFFE(FB4_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , BD1L21Q);

--FB4L7 is lpm_counter:ctrl_err_cnt_rtl_348|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

FB4L7 = CARRY(FB4_sload_path[2] & !FB4L5);


--FB4_sload_path[1] is lpm_counter:ctrl_err_cnt_rtl_348|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

FB4_sload_path[1]_lut_out = FB4_sload_path[1] $ FB4L3;
FB4_sload_path[1] = DFFE(FB4_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , BD1L21Q);

--FB4L5 is lpm_counter:ctrl_err_cnt_rtl_348|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

FB4L5 = CARRY(!FB4L3 # !FB4_sload_path[1]);


--FB4_sload_path[0] is lpm_counter:ctrl_err_cnt_rtl_348|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

FB4_sload_path[0]_lut_out = !FB4_sload_path[0];
FB4_sload_path[0] = DFFE(FB4_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , BD1L21Q);

--FB4L3 is lpm_counter:ctrl_err_cnt_rtl_348|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

FB4L3 = CARRY(FB4_sload_path[0]);


--FB1_sload_path[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_347|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is normal

FB1_sload_path[1]_lut_out = FB1_sload_path[1] $ FB1L3;
FB1_sload_path[1]_reg_input = !BB1_rst_divide & FB1_sload_path[1]_lut_out;
FB1_sload_path[1] = DFFE(FB1_sload_path[1]_reg_input, GLOBAL(JE1_outclock1), !V1L4Q, , );


--FB1_sload_path[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_347|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

FB1_sload_path[0]_lut_out = !FB1_sload_path[0];
FB1_sload_path[0]_reg_input = !BB1_rst_divide & FB1_sload_path[0]_lut_out;
FB1_sload_path[0] = DFFE(FB1_sload_path[0]_reg_input, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB1L3 is atwd:atwd0|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_347|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

FB1L3 = CARRY(FB1_sload_path[0]);


--FB2_sload_path[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_346|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is normal

FB2_sload_path[1]_lut_out = FB2_sload_path[1] $ FB2L3;
FB2_sload_path[1]_reg_input = !BB2_rst_divide & FB2_sload_path[1]_lut_out;
FB2_sload_path[1] = DFFE(FB2_sload_path[1]_reg_input, GLOBAL(JE1_outclock1), !V1L4Q, , );


--FB2_sload_path[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_346|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

FB2_sload_path[0]_lut_out = !FB2_sload_path[0];
FB2_sload_path[0]_reg_input = !BB2_rst_divide & FB2_sload_path[0]_lut_out;
FB2_sload_path[0] = DFFE(FB2_sload_path[0]_reg_input, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB2L3 is atwd:atwd1|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_346|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

FB2L3 = CARRY(FB2_sload_path[0]);


--FB73_sload_path[10] is single_led:inst_single_led|lpm_counter:cnt_rtl_345|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is normal

FB73_sload_path[10]_lut_out = FB73_sload_path[10] $ !FB73L12;
FB73_sload_path[10]_reg_input = X1_command_0_local[26] & FB73_sload_path[10]_lut_out;
FB73_sload_path[10] = DFFE(FB73_sload_path[10]_reg_input, GLOBAL(JE1_outclock0), !V1L4Q, , );


--FB73_sload_path[9] is single_led:inst_single_led|lpm_counter:cnt_rtl_345|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

FB73_sload_path[9]_lut_out = FB73_sload_path[9] $ FB73L91;
FB73_sload_path[9]_reg_input = X1_command_0_local[26] & FB73_sload_path[9]_lut_out;
FB73_sload_path[9] = DFFE(FB73_sload_path[9]_reg_input, GLOBAL(JE1_outclock0), !V1L4Q, , );

--FB73L12 is single_led:inst_single_led|lpm_counter:cnt_rtl_345|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

FB73L12 = CARRY(!FB73L91 # !FB73_sload_path[9]);


--FB73_sload_path[8] is single_led:inst_single_led|lpm_counter:cnt_rtl_345|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

FB73_sload_path[8]_lut_out = FB73_sload_path[8] $ !FB73L71;
FB73_sload_path[8]_reg_input = X1_command_0_local[26] & FB73_sload_path[8]_lut_out;
FB73_sload_path[8] = DFFE(FB73_sload_path[8]_reg_input, GLOBAL(JE1_outclock0), !V1L4Q, , );

--FB73L91 is single_led:inst_single_led|lpm_counter:cnt_rtl_345|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

FB73L91 = CARRY(FB73_sload_path[8] & !FB73L71);


--FB73_sload_path[7] is single_led:inst_single_led|lpm_counter:cnt_rtl_345|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

FB73_sload_path[7]_lut_out = FB73_sload_path[7] $ FB73L51;
FB73_sload_path[7]_reg_input = X1_command_0_local[26] & FB73_sload_path[7]_lut_out;
FB73_sload_path[7] = DFFE(FB73_sload_path[7]_reg_input, GLOBAL(JE1_outclock0), !V1L4Q, , );

--FB73L71 is single_led:inst_single_led|lpm_counter:cnt_rtl_345|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

FB73L71 = CARRY(!FB73L51 # !FB73_sload_path[7]);


--FB73_sload_path[6] is single_led:inst_single_led|lpm_counter:cnt_rtl_345|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

FB73_sload_path[6]_lut_out = FB73_sload_path[6] $ !FB73L31;
FB73_sload_path[6]_reg_input = X1_command_0_local[26] & FB73_sload_path[6]_lut_out;
FB73_sload_path[6] = DFFE(FB73_sload_path[6]_reg_input, GLOBAL(JE1_outclock0), !V1L4Q, , );

--FB73L51 is single_led:inst_single_led|lpm_counter:cnt_rtl_345|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

FB73L51 = CARRY(FB73_sload_path[6] & !FB73L31);


--FB73_sload_path[5] is single_led:inst_single_led|lpm_counter:cnt_rtl_345|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

FB73_sload_path[5]_lut_out = FB73_sload_path[5] $ FB73L11;
FB73_sload_path[5]_reg_input = X1_command_0_local[26] & FB73_sload_path[5]_lut_out;
FB73_sload_path[5] = DFFE(FB73_sload_path[5]_reg_input, GLOBAL(JE1_outclock0), !V1L4Q, , );

--FB73L31 is single_led:inst_single_led|lpm_counter:cnt_rtl_345|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

FB73L31 = CARRY(!FB73L11 # !FB73_sload_path[5]);


--FB73_sload_path[4] is single_led:inst_single_led|lpm_counter:cnt_rtl_345|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

FB73_sload_path[4]_lut_out = FB73_sload_path[4] $ !FB73L9;
FB73_sload_path[4]_reg_input = X1_command_0_local[26] & FB73_sload_path[4]_lut_out;
FB73_sload_path[4] = DFFE(FB73_sload_path[4]_reg_input, GLOBAL(JE1_outclock0), !V1L4Q, , );

--FB73L11 is single_led:inst_single_led|lpm_counter:cnt_rtl_345|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

FB73L11 = CARRY(FB73_sload_path[4] & !FB73L9);


--FB73_sload_path[3] is single_led:inst_single_led|lpm_counter:cnt_rtl_345|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

FB73_sload_path[3]_lut_out = FB73_sload_path[3] $ FB73L7;
FB73_sload_path[3]_reg_input = X1_command_0_local[26] & FB73_sload_path[3]_lut_out;
FB73_sload_path[3] = DFFE(FB73_sload_path[3]_reg_input, GLOBAL(JE1_outclock0), !V1L4Q, , );

--FB73L9 is single_led:inst_single_led|lpm_counter:cnt_rtl_345|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

FB73L9 = CARRY(!FB73L7 # !FB73_sload_path[3]);


--FB73_sload_path[2] is single_led:inst_single_led|lpm_counter:cnt_rtl_345|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

FB73_sload_path[2]_lut_out = FB73_sload_path[2] $ !FB73L5;
FB73_sload_path[2]_reg_input = X1_command_0_local[26] & FB73_sload_path[2]_lut_out;
FB73_sload_path[2] = DFFE(FB73_sload_path[2]_reg_input, GLOBAL(JE1_outclock0), !V1L4Q, , );

--FB73L7 is single_led:inst_single_led|lpm_counter:cnt_rtl_345|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

FB73L7 = CARRY(FB73_sload_path[2] & !FB73L5);


--FB73_sload_path[1] is single_led:inst_single_led|lpm_counter:cnt_rtl_345|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

FB73_sload_path[1]_lut_out = FB73_sload_path[1] $ FB73L3;
FB73_sload_path[1]_reg_input = X1_command_0_local[26] & FB73_sload_path[1]_lut_out;
FB73_sload_path[1] = DFFE(FB73_sload_path[1]_reg_input, GLOBAL(JE1_outclock0), !V1L4Q, , );

--FB73L5 is single_led:inst_single_led|lpm_counter:cnt_rtl_345|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

FB73L5 = CARRY(!FB73L3 # !FB73_sload_path[1]);


--FB73_sload_path[0] is single_led:inst_single_led|lpm_counter:cnt_rtl_345|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

FB73_sload_path[0]_lut_out = !FB73_sload_path[0];
FB73_sload_path[0]_reg_input = X1_command_0_local[26] & FB73_sload_path[0]_lut_out;
FB73_sload_path[0] = DFFE(FB73_sload_path[0]_reg_input, GLOBAL(JE1_outclock0), !V1L4Q, , );

--FB73L3 is single_led:inst_single_led|lpm_counter:cnt_rtl_345|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

FB73L3 = CARRY(FB73_sload_path[0]);


--FB93_sload_path[47] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[47]
--operation mode is normal

FB93_sload_path[47]_lut_out = FB93_sload_path[47] $ FB93L59;
FB93_sload_path[47] = DFFE(FB93_sload_path[47]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--FB93_sload_path[46] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[46]
--operation mode is arithmetic

FB93_sload_path[46]_lut_out = FB93_sload_path[46] $ !FB93L39;
FB93_sload_path[46] = DFFE(FB93_sload_path[46]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L59 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[46]~COUT
--operation mode is arithmetic

FB93L59 = CARRY(FB93_sload_path[46] & !FB93L39);


--FB93_sload_path[45] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[45]
--operation mode is arithmetic

FB93_sload_path[45]_lut_out = FB93_sload_path[45] $ FB93L19;
FB93_sload_path[45] = DFFE(FB93_sload_path[45]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L39 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[45]~COUT
--operation mode is arithmetic

FB93L39 = CARRY(!FB93L19 # !FB93_sload_path[45]);


--FB93_sload_path[44] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[44]
--operation mode is arithmetic

FB93_sload_path[44]_lut_out = FB93_sload_path[44] $ !FB93L98;
FB93_sload_path[44] = DFFE(FB93_sload_path[44]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L19 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[44]~COUT
--operation mode is arithmetic

FB93L19 = CARRY(FB93_sload_path[44] & !FB93L98);


--FB93_sload_path[43] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[43]
--operation mode is arithmetic

FB93_sload_path[43]_lut_out = FB93_sload_path[43] $ FB93L78;
FB93_sload_path[43] = DFFE(FB93_sload_path[43]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L98 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[43]~COUT
--operation mode is arithmetic

FB93L98 = CARRY(!FB93L78 # !FB93_sload_path[43]);


--FB93_sload_path[42] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[42]
--operation mode is arithmetic

FB93_sload_path[42]_lut_out = FB93_sload_path[42] $ !FB93L58;
FB93_sload_path[42] = DFFE(FB93_sload_path[42]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L78 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[42]~COUT
--operation mode is arithmetic

FB93L78 = CARRY(FB93_sload_path[42] & !FB93L58);


--FB93_sload_path[41] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[41]
--operation mode is arithmetic

FB93_sload_path[41]_lut_out = FB93_sload_path[41] $ FB93L38;
FB93_sload_path[41] = DFFE(FB93_sload_path[41]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L58 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[41]~COUT
--operation mode is arithmetic

FB93L58 = CARRY(!FB93L38 # !FB93_sload_path[41]);


--FB93_sload_path[40] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[40]
--operation mode is arithmetic

FB93_sload_path[40]_lut_out = FB93_sload_path[40] $ !FB93L18;
FB93_sload_path[40] = DFFE(FB93_sload_path[40]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L38 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[40]~COUT
--operation mode is arithmetic

FB93L38 = CARRY(FB93_sload_path[40] & !FB93L18);


--FB93_sload_path[39] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[39]
--operation mode is arithmetic

FB93_sload_path[39]_lut_out = FB93_sload_path[39] $ FB93L97;
FB93_sload_path[39] = DFFE(FB93_sload_path[39]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L18 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[39]~COUT
--operation mode is arithmetic

FB93L18 = CARRY(!FB93L97 # !FB93_sload_path[39]);


--FB93_sload_path[38] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[38]
--operation mode is arithmetic

FB93_sload_path[38]_lut_out = FB93_sload_path[38] $ !FB93L77;
FB93_sload_path[38] = DFFE(FB93_sload_path[38]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L97 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[38]~COUT
--operation mode is arithmetic

FB93L97 = CARRY(FB93_sload_path[38] & !FB93L77);


--FB93_sload_path[37] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[37]
--operation mode is arithmetic

FB93_sload_path[37]_lut_out = FB93_sload_path[37] $ FB93L57;
FB93_sload_path[37] = DFFE(FB93_sload_path[37]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L77 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[37]~COUT
--operation mode is arithmetic

FB93L77 = CARRY(!FB93L57 # !FB93_sload_path[37]);


--FB93_sload_path[36] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[36]
--operation mode is arithmetic

FB93_sload_path[36]_lut_out = FB93_sload_path[36] $ !FB93L37;
FB93_sload_path[36] = DFFE(FB93_sload_path[36]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L57 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[36]~COUT
--operation mode is arithmetic

FB93L57 = CARRY(FB93_sload_path[36] & !FB93L37);


--FB93_sload_path[35] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[35]
--operation mode is arithmetic

FB93_sload_path[35]_lut_out = FB93_sload_path[35] $ FB93L17;
FB93_sload_path[35] = DFFE(FB93_sload_path[35]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L37 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[35]~COUT
--operation mode is arithmetic

FB93L37 = CARRY(!FB93L17 # !FB93_sload_path[35]);


--FB93_sload_path[34] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[34]
--operation mode is arithmetic

FB93_sload_path[34]_lut_out = FB93_sload_path[34] $ !FB93L96;
FB93_sload_path[34] = DFFE(FB93_sload_path[34]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L17 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[34]~COUT
--operation mode is arithmetic

FB93L17 = CARRY(FB93_sload_path[34] & !FB93L96);


--FB93_sload_path[33] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[33]
--operation mode is arithmetic

FB93_sload_path[33]_lut_out = FB93_sload_path[33] $ FB93L76;
FB93_sload_path[33] = DFFE(FB93_sload_path[33]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L96 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[33]~COUT
--operation mode is arithmetic

FB93L96 = CARRY(!FB93L76 # !FB93_sload_path[33]);


--FB93_sload_path[32] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[32]
--operation mode is arithmetic

FB93_sload_path[32]_lut_out = FB93_sload_path[32] $ !FB93L56;
FB93_sload_path[32] = DFFE(FB93_sload_path[32]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L76 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[32]~COUT
--operation mode is arithmetic

FB93L76 = CARRY(FB93_sload_path[32] & !FB93L56);


--FB93_sload_path[31] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[31]
--operation mode is arithmetic

FB93_sload_path[31]_lut_out = FB93_sload_path[31] $ FB93L36;
FB93_sload_path[31] = DFFE(FB93_sload_path[31]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L56 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[31]~COUT
--operation mode is arithmetic

FB93L56 = CARRY(!FB93L36 # !FB93_sload_path[31]);


--FB93_sload_path[30] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[30]
--operation mode is arithmetic

FB93_sload_path[30]_lut_out = FB93_sload_path[30] $ !FB93L16;
FB93_sload_path[30] = DFFE(FB93_sload_path[30]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L36 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[30]~COUT
--operation mode is arithmetic

FB93L36 = CARRY(FB93_sload_path[30] & !FB93L16);


--FB93_sload_path[29] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[29]
--operation mode is arithmetic

FB93_sload_path[29]_lut_out = FB93_sload_path[29] $ FB93L95;
FB93_sload_path[29] = DFFE(FB93_sload_path[29]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L16 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[29]~COUT
--operation mode is arithmetic

FB93L16 = CARRY(!FB93L95 # !FB93_sload_path[29]);


--FB93_sload_path[28] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[28]
--operation mode is arithmetic

FB93_sload_path[28]_lut_out = FB93_sload_path[28] $ !FB93L75;
FB93_sload_path[28] = DFFE(FB93_sload_path[28]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L95 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[28]~COUT
--operation mode is arithmetic

FB93L95 = CARRY(FB93_sload_path[28] & !FB93L75);


--FB93_sload_path[27] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[27]
--operation mode is arithmetic

FB93_sload_path[27]_lut_out = FB93_sload_path[27] $ FB93L55;
FB93_sload_path[27] = DFFE(FB93_sload_path[27]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L75 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[27]~COUT
--operation mode is arithmetic

FB93L75 = CARRY(!FB93L55 # !FB93_sload_path[27]);


--FB93_sload_path[26] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[26]
--operation mode is arithmetic

FB93_sload_path[26]_lut_out = FB93_sload_path[26] $ !FB93L35;
FB93_sload_path[26] = DFFE(FB93_sload_path[26]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L55 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[26]~COUT
--operation mode is arithmetic

FB93L55 = CARRY(FB93_sload_path[26] & !FB93L35);


--FB93_sload_path[25] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[25]
--operation mode is arithmetic

FB93_sload_path[25]_lut_out = FB93_sload_path[25] $ FB93L15;
FB93_sload_path[25] = DFFE(FB93_sload_path[25]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L35 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[25]~COUT
--operation mode is arithmetic

FB93L35 = CARRY(!FB93L15 # !FB93_sload_path[25]);


--FB93_sload_path[24] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[24]
--operation mode is arithmetic

FB93_sload_path[24]_lut_out = FB93_sload_path[24] $ !FB93L94;
FB93_sload_path[24] = DFFE(FB93_sload_path[24]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L15 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[24]~COUT
--operation mode is arithmetic

FB93L15 = CARRY(FB93_sload_path[24] & !FB93L94);


--FB93_sload_path[23] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[23]
--operation mode is arithmetic

FB93_sload_path[23]_lut_out = FB93_sload_path[23] $ FB93L74;
FB93_sload_path[23] = DFFE(FB93_sload_path[23]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L94 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[23]~COUT
--operation mode is arithmetic

FB93L94 = CARRY(!FB93L74 # !FB93_sload_path[23]);


--FB93_sload_path[22] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[22]
--operation mode is arithmetic

FB93_sload_path[22]_lut_out = FB93_sload_path[22] $ !FB93L54;
FB93_sload_path[22] = DFFE(FB93_sload_path[22]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L74 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[22]~COUT
--operation mode is arithmetic

FB93L74 = CARRY(FB93_sload_path[22] & !FB93L54);


--FB93_sload_path[21] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[21]
--operation mode is arithmetic

FB93_sload_path[21]_lut_out = FB93_sload_path[21] $ FB93L34;
FB93_sload_path[21] = DFFE(FB93_sload_path[21]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L54 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[21]~COUT
--operation mode is arithmetic

FB93L54 = CARRY(!FB93L34 # !FB93_sload_path[21]);


--FB93_sload_path[20] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[20]
--operation mode is arithmetic

FB93_sload_path[20]_lut_out = FB93_sload_path[20] $ !FB93L14;
FB93_sload_path[20] = DFFE(FB93_sload_path[20]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L34 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[20]~COUT
--operation mode is arithmetic

FB93L34 = CARRY(FB93_sload_path[20] & !FB93L14);


--FB93_sload_path[19] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[19]
--operation mode is arithmetic

FB93_sload_path[19]_lut_out = FB93_sload_path[19] $ FB93L93;
FB93_sload_path[19] = DFFE(FB93_sload_path[19]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L14 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[19]~COUT
--operation mode is arithmetic

FB93L14 = CARRY(!FB93L93 # !FB93_sload_path[19]);


--FB93_sload_path[18] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[18]
--operation mode is arithmetic

FB93_sload_path[18]_lut_out = FB93_sload_path[18] $ !FB93L73;
FB93_sload_path[18] = DFFE(FB93_sload_path[18]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L93 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[18]~COUT
--operation mode is arithmetic

FB93L93 = CARRY(FB93_sload_path[18] & !FB93L73);


--FB93_sload_path[17] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[17]
--operation mode is arithmetic

FB93_sload_path[17]_lut_out = FB93_sload_path[17] $ FB93L53;
FB93_sload_path[17] = DFFE(FB93_sload_path[17]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L73 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[17]~COUT
--operation mode is arithmetic

FB93L73 = CARRY(!FB93L53 # !FB93_sload_path[17]);


--FB93_sload_path[16] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[16]
--operation mode is arithmetic

FB93_sload_path[16]_lut_out = FB93_sload_path[16] $ !FB93L33;
FB93_sload_path[16] = DFFE(FB93_sload_path[16]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L53 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[16]~COUT
--operation mode is arithmetic

FB93L53 = CARRY(FB93_sload_path[16] & !FB93L33);


--FB93_sload_path[15] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is arithmetic

FB93_sload_path[15]_lut_out = FB93_sload_path[15] $ FB93L13;
FB93_sload_path[15] = DFFE(FB93_sload_path[15]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L33 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[15]~COUT
--operation mode is arithmetic

FB93L33 = CARRY(!FB93L13 # !FB93_sload_path[15]);


--FB93_sload_path[14] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is arithmetic

FB93_sload_path[14]_lut_out = FB93_sload_path[14] $ !FB93L92;
FB93_sload_path[14] = DFFE(FB93_sload_path[14]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L13 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

FB93L13 = CARRY(FB93_sload_path[14] & !FB93L92);


--FB93_sload_path[13] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is arithmetic

FB93_sload_path[13]_lut_out = FB93_sload_path[13] $ FB93L72;
FB93_sload_path[13] = DFFE(FB93_sload_path[13]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L92 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

FB93L92 = CARRY(!FB93L72 # !FB93_sload_path[13]);


--FB93_sload_path[12] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is arithmetic

FB93_sload_path[12]_lut_out = FB93_sload_path[12] $ !FB93L52;
FB93_sload_path[12] = DFFE(FB93_sload_path[12]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L72 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

FB93L72 = CARRY(FB93_sload_path[12] & !FB93L52);


--FB93_sload_path[11] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is arithmetic

FB93_sload_path[11]_lut_out = FB93_sload_path[11] $ FB93L32;
FB93_sload_path[11] = DFFE(FB93_sload_path[11]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L52 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

FB93L52 = CARRY(!FB93L32 # !FB93_sload_path[11]);


--FB93_sload_path[10] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is arithmetic

FB93_sload_path[10]_lut_out = FB93_sload_path[10] $ !FB93L12;
FB93_sload_path[10] = DFFE(FB93_sload_path[10]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L32 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

FB93L32 = CARRY(FB93_sload_path[10] & !FB93L12);


--FB93_sload_path[9] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is arithmetic

FB93_sload_path[9]_lut_out = FB93_sload_path[9] $ FB93L91;
FB93_sload_path[9] = DFFE(FB93_sload_path[9]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L12 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

FB93L12 = CARRY(!FB93L91 # !FB93_sload_path[9]);


--FB93_sload_path[8] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is arithmetic

FB93_sload_path[8]_lut_out = FB93_sload_path[8] $ !FB93L71;
FB93_sload_path[8] = DFFE(FB93_sload_path[8]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L91 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

FB93L91 = CARRY(FB93_sload_path[8] & !FB93L71);


--FB93_sload_path[7] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

FB93_sload_path[7]_lut_out = FB93_sload_path[7] $ FB93L51;
FB93_sload_path[7] = DFFE(FB93_sload_path[7]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L71 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

FB93L71 = CARRY(!FB93L51 # !FB93_sload_path[7]);


--FB93_sload_path[6] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

FB93_sload_path[6]_lut_out = FB93_sload_path[6] $ !FB93L31;
FB93_sload_path[6] = DFFE(FB93_sload_path[6]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L51 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

FB93L51 = CARRY(FB93_sload_path[6] & !FB93L31);


--FB93_sload_path[5] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

FB93_sload_path[5]_lut_out = FB93_sload_path[5] $ FB93L11;
FB93_sload_path[5] = DFFE(FB93_sload_path[5]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L31 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

FB93L31 = CARRY(!FB93L11 # !FB93_sload_path[5]);


--FB93_sload_path[4] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

FB93_sload_path[4]_lut_out = FB93_sload_path[4] $ !FB93L9;
FB93_sload_path[4] = DFFE(FB93_sload_path[4]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L11 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

FB93L11 = CARRY(FB93_sload_path[4] & !FB93L9);


--FB93_sload_path[3] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

FB93_sload_path[3]_lut_out = FB93_sload_path[3] $ FB93L7;
FB93_sload_path[3] = DFFE(FB93_sload_path[3]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L9 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

FB93L9 = CARRY(!FB93L7 # !FB93_sload_path[3]);


--FB93_sload_path[2] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

FB93_sload_path[2]_lut_out = FB93_sload_path[2] $ !FB93L5;
FB93_sload_path[2] = DFFE(FB93_sload_path[2]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L7 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

FB93L7 = CARRY(FB93_sload_path[2] & !FB93L5);


--FB93_sload_path[1] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

FB93_sload_path[1]_lut_out = FB93_sload_path[1] $ FB93L3;
FB93_sload_path[1] = DFFE(FB93_sload_path[1]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L5 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

FB93L5 = CARRY(!FB93L3 # !FB93_sload_path[1]);


--FB93_sload_path[0] is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

FB93_sload_path[0]_lut_out = !FB93_sload_path[0];
FB93_sload_path[0] = DFFE(FB93_sload_path[0]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );

--FB93L3 is timer:timer_inst|lpm_counter:systime_cnt_rtl_343|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

FB93L3 = CARRY(FB93_sload_path[0]);


--FB3_sload_path[1] is lpm_counter:CNT_rtl_342|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is normal

FB3_sload_path[1]_lut_out = FB3_sload_path[1] $ FB3L3;
FB3_sload_path[1] = DFFE(FB3_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), , , );


--FB3_sload_path[0] is lpm_counter:CNT_rtl_342|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

FB3_sload_path[0]_lut_out = !FB3_sload_path[0];
FB3_sload_path[0] = DFFE(FB3_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), , , );

--FB3L3 is lpm_counter:CNT_rtl_342|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

FB3L3 = CARRY(FB3_sload_path[0]);


--FB83_sload_path[47] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[47]
--operation mode is normal

FB83_sload_path[47]_lut_out = FB83_sload_path[47] $ FB83L59;
FB83_sload_path[47] = DFFE(FB83_sload_path[47]_lut_out, GLOBAL(JE2_outclock1), , , );


--FB83_sload_path[46] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[46]
--operation mode is arithmetic

FB83_sload_path[46]_lut_out = FB83_sload_path[46] $ !FB83L39;
FB83_sload_path[46] = DFFE(FB83_sload_path[46]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L59 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[46]~COUT
--operation mode is arithmetic

FB83L59 = CARRY(FB83_sload_path[46] & !FB83L39);


--FB83_sload_path[45] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[45]
--operation mode is arithmetic

FB83_sload_path[45]_lut_out = FB83_sload_path[45] $ FB83L19;
FB83_sload_path[45] = DFFE(FB83_sload_path[45]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L39 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[45]~COUT
--operation mode is arithmetic

FB83L39 = CARRY(!FB83L19 # !FB83_sload_path[45]);


--FB83_sload_path[44] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[44]
--operation mode is arithmetic

FB83_sload_path[44]_lut_out = FB83_sload_path[44] $ !FB83L98;
FB83_sload_path[44] = DFFE(FB83_sload_path[44]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L19 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[44]~COUT
--operation mode is arithmetic

FB83L19 = CARRY(FB83_sload_path[44] & !FB83L98);


--FB83_sload_path[43] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[43]
--operation mode is arithmetic

FB83_sload_path[43]_lut_out = FB83_sload_path[43] $ FB83L78;
FB83_sload_path[43] = DFFE(FB83_sload_path[43]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L98 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[43]~COUT
--operation mode is arithmetic

FB83L98 = CARRY(!FB83L78 # !FB83_sload_path[43]);


--FB83_sload_path[42] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[42]
--operation mode is arithmetic

FB83_sload_path[42]_lut_out = FB83_sload_path[42] $ !FB83L58;
FB83_sload_path[42] = DFFE(FB83_sload_path[42]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L78 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[42]~COUT
--operation mode is arithmetic

FB83L78 = CARRY(FB83_sload_path[42] & !FB83L58);


--FB83_sload_path[41] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[41]
--operation mode is arithmetic

FB83_sload_path[41]_lut_out = FB83_sload_path[41] $ FB83L38;
FB83_sload_path[41] = DFFE(FB83_sload_path[41]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L58 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[41]~COUT
--operation mode is arithmetic

FB83L58 = CARRY(!FB83L38 # !FB83_sload_path[41]);


--FB83_sload_path[40] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[40]
--operation mode is arithmetic

FB83_sload_path[40]_lut_out = FB83_sload_path[40] $ !FB83L18;
FB83_sload_path[40] = DFFE(FB83_sload_path[40]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L38 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[40]~COUT
--operation mode is arithmetic

FB83L38 = CARRY(FB83_sload_path[40] & !FB83L18);


--FB83_sload_path[39] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[39]
--operation mode is arithmetic

FB83_sload_path[39]_lut_out = FB83_sload_path[39] $ FB83L97;
FB83_sload_path[39] = DFFE(FB83_sload_path[39]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L18 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[39]~COUT
--operation mode is arithmetic

FB83L18 = CARRY(!FB83L97 # !FB83_sload_path[39]);


--FB83_sload_path[38] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[38]
--operation mode is arithmetic

FB83_sload_path[38]_lut_out = FB83_sload_path[38] $ !FB83L77;
FB83_sload_path[38] = DFFE(FB83_sload_path[38]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L97 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[38]~COUT
--operation mode is arithmetic

FB83L97 = CARRY(FB83_sload_path[38] & !FB83L77);


--FB83_sload_path[37] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[37]
--operation mode is arithmetic

FB83_sload_path[37]_lut_out = FB83_sload_path[37] $ FB83L57;
FB83_sload_path[37] = DFFE(FB83_sload_path[37]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L77 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[37]~COUT
--operation mode is arithmetic

FB83L77 = CARRY(!FB83L57 # !FB83_sload_path[37]);


--FB83_sload_path[36] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[36]
--operation mode is arithmetic

FB83_sload_path[36]_lut_out = FB83_sload_path[36] $ !FB83L37;
FB83_sload_path[36] = DFFE(FB83_sload_path[36]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L57 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[36]~COUT
--operation mode is arithmetic

FB83L57 = CARRY(FB83_sload_path[36] & !FB83L37);


--FB83_sload_path[35] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[35]
--operation mode is arithmetic

FB83_sload_path[35]_lut_out = FB83_sload_path[35] $ FB83L17;
FB83_sload_path[35] = DFFE(FB83_sload_path[35]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L37 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[35]~COUT
--operation mode is arithmetic

FB83L37 = CARRY(!FB83L17 # !FB83_sload_path[35]);


--FB83_sload_path[34] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[34]
--operation mode is arithmetic

FB83_sload_path[34]_lut_out = FB83_sload_path[34] $ !FB83L96;
FB83_sload_path[34] = DFFE(FB83_sload_path[34]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L17 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[34]~COUT
--operation mode is arithmetic

FB83L17 = CARRY(FB83_sload_path[34] & !FB83L96);


--FB83_sload_path[33] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[33]
--operation mode is arithmetic

FB83_sload_path[33]_lut_out = FB83_sload_path[33] $ FB83L76;
FB83_sload_path[33] = DFFE(FB83_sload_path[33]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L96 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[33]~COUT
--operation mode is arithmetic

FB83L96 = CARRY(!FB83L76 # !FB83_sload_path[33]);


--FB83_sload_path[32] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[32]
--operation mode is arithmetic

FB83_sload_path[32]_lut_out = FB83_sload_path[32] $ !FB83L56;
FB83_sload_path[32] = DFFE(FB83_sload_path[32]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L76 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[32]~COUT
--operation mode is arithmetic

FB83L76 = CARRY(FB83_sload_path[32] & !FB83L56);


--FB83_sload_path[31] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[31]
--operation mode is arithmetic

FB83_sload_path[31]_lut_out = FB83_sload_path[31] $ FB83L36;
FB83_sload_path[31] = DFFE(FB83_sload_path[31]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L56 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[31]~COUT
--operation mode is arithmetic

FB83L56 = CARRY(!FB83L36 # !FB83_sload_path[31]);


--FB83_sload_path[30] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[30]
--operation mode is arithmetic

FB83_sload_path[30]_lut_out = FB83_sload_path[30] $ !FB83L16;
FB83_sload_path[30] = DFFE(FB83_sload_path[30]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L36 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[30]~COUT
--operation mode is arithmetic

FB83L36 = CARRY(FB83_sload_path[30] & !FB83L16);


--FB83_sload_path[29] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[29]
--operation mode is arithmetic

FB83_sload_path[29]_lut_out = FB83_sload_path[29] $ FB83L95;
FB83_sload_path[29] = DFFE(FB83_sload_path[29]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L16 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[29]~COUT
--operation mode is arithmetic

FB83L16 = CARRY(!FB83L95 # !FB83_sload_path[29]);


--FB83_sload_path[28] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[28]
--operation mode is arithmetic

FB83_sload_path[28]_lut_out = FB83_sload_path[28] $ !FB83L75;
FB83_sload_path[28] = DFFE(FB83_sload_path[28]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L95 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[28]~COUT
--operation mode is arithmetic

FB83L95 = CARRY(FB83_sload_path[28] & !FB83L75);


--FB83_sload_path[27] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[27]
--operation mode is arithmetic

FB83_sload_path[27]_lut_out = FB83_sload_path[27] $ FB83L55;
FB83_sload_path[27] = DFFE(FB83_sload_path[27]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L75 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[27]~COUT
--operation mode is arithmetic

FB83L75 = CARRY(!FB83L55 # !FB83_sload_path[27]);


--FB83_sload_path[26] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[26]
--operation mode is arithmetic

FB83_sload_path[26]_lut_out = FB83_sload_path[26] $ !FB83L35;
FB83_sload_path[26] = DFFE(FB83_sload_path[26]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L55 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[26]~COUT
--operation mode is arithmetic

FB83L55 = CARRY(FB83_sload_path[26] & !FB83L35);


--FB83_sload_path[25] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[25]
--operation mode is arithmetic

FB83_sload_path[25]_lut_out = FB83_sload_path[25] $ FB83L15;
FB83_sload_path[25] = DFFE(FB83_sload_path[25]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L35 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[25]~COUT
--operation mode is arithmetic

FB83L35 = CARRY(!FB83L15 # !FB83_sload_path[25]);


--FB83_sload_path[24] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[24]
--operation mode is arithmetic

FB83_sload_path[24]_lut_out = FB83_sload_path[24] $ !FB83L94;
FB83_sload_path[24] = DFFE(FB83_sload_path[24]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L15 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[24]~COUT
--operation mode is arithmetic

FB83L15 = CARRY(FB83_sload_path[24] & !FB83L94);


--FB83_sload_path[23] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[23]
--operation mode is arithmetic

FB83_sload_path[23]_lut_out = FB83_sload_path[23] $ FB83L74;
FB83_sload_path[23] = DFFE(FB83_sload_path[23]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L94 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[23]~COUT
--operation mode is arithmetic

FB83L94 = CARRY(!FB83L74 # !FB83_sload_path[23]);


--FB83_sload_path[22] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[22]
--operation mode is arithmetic

FB83_sload_path[22]_lut_out = FB83_sload_path[22] $ !FB83L54;
FB83_sload_path[22] = DFFE(FB83_sload_path[22]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L74 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[22]~COUT
--operation mode is arithmetic

FB83L74 = CARRY(FB83_sload_path[22] & !FB83L54);


--FB83_sload_path[21] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[21]
--operation mode is arithmetic

FB83_sload_path[21]_lut_out = FB83_sload_path[21] $ FB83L34;
FB83_sload_path[21] = DFFE(FB83_sload_path[21]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L54 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[21]~COUT
--operation mode is arithmetic

FB83L54 = CARRY(!FB83L34 # !FB83_sload_path[21]);


--FB83_sload_path[20] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[20]
--operation mode is arithmetic

FB83_sload_path[20]_lut_out = FB83_sload_path[20] $ !FB83L14;
FB83_sload_path[20] = DFFE(FB83_sload_path[20]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L34 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[20]~COUT
--operation mode is arithmetic

FB83L34 = CARRY(FB83_sload_path[20] & !FB83L14);


--FB83_sload_path[19] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[19]
--operation mode is arithmetic

FB83_sload_path[19]_lut_out = FB83_sload_path[19] $ FB83L93;
FB83_sload_path[19] = DFFE(FB83_sload_path[19]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L14 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[19]~COUT
--operation mode is arithmetic

FB83L14 = CARRY(!FB83L93 # !FB83_sload_path[19]);


--FB83_sload_path[18] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[18]
--operation mode is arithmetic

FB83_sload_path[18]_lut_out = FB83_sload_path[18] $ !FB83L73;
FB83_sload_path[18] = DFFE(FB83_sload_path[18]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L93 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[18]~COUT
--operation mode is arithmetic

FB83L93 = CARRY(FB83_sload_path[18] & !FB83L73);


--FB83_sload_path[17] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[17]
--operation mode is arithmetic

FB83_sload_path[17]_lut_out = FB83_sload_path[17] $ FB83L53;
FB83_sload_path[17] = DFFE(FB83_sload_path[17]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L73 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[17]~COUT
--operation mode is arithmetic

FB83L73 = CARRY(!FB83L53 # !FB83_sload_path[17]);


--FB83_sload_path[16] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[16]
--operation mode is arithmetic

FB83_sload_path[16]_lut_out = FB83_sload_path[16] $ !FB83L33;
FB83_sload_path[16] = DFFE(FB83_sload_path[16]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L53 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[16]~COUT
--operation mode is arithmetic

FB83L53 = CARRY(FB83_sload_path[16] & !FB83L33);


--FB83_sload_path[15] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is arithmetic

FB83_sload_path[15]_lut_out = FB83_sload_path[15] $ FB83L13;
FB83_sload_path[15] = DFFE(FB83_sload_path[15]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L33 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[15]~COUT
--operation mode is arithmetic

FB83L33 = CARRY(!FB83L13 # !FB83_sload_path[15]);


--FB83_sload_path[14] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is arithmetic

FB83_sload_path[14]_lut_out = FB83_sload_path[14] $ !FB83L92;
FB83_sload_path[14] = DFFE(FB83_sload_path[14]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L13 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

FB83L13 = CARRY(FB83_sload_path[14] & !FB83L92);


--FB83_sload_path[13] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is arithmetic

FB83_sload_path[13]_lut_out = FB83_sload_path[13] $ FB83L72;
FB83_sload_path[13] = DFFE(FB83_sload_path[13]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L92 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

FB83L92 = CARRY(!FB83L72 # !FB83_sload_path[13]);


--FB83_sload_path[12] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is arithmetic

FB83_sload_path[12]_lut_out = FB83_sload_path[12] $ !FB83L52;
FB83_sload_path[12] = DFFE(FB83_sload_path[12]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L72 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

FB83L72 = CARRY(FB83_sload_path[12] & !FB83L52);


--FB83_sload_path[11] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is arithmetic

FB83_sload_path[11]_lut_out = FB83_sload_path[11] $ FB83L32;
FB83_sload_path[11] = DFFE(FB83_sload_path[11]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L52 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

FB83L52 = CARRY(!FB83L32 # !FB83_sload_path[11]);


--FB83_sload_path[10] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is arithmetic

FB83_sload_path[10]_lut_out = FB83_sload_path[10] $ !FB83L12;
FB83_sload_path[10] = DFFE(FB83_sload_path[10]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L32 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

FB83L32 = CARRY(FB83_sload_path[10] & !FB83L12);


--FB83_sload_path[9] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is arithmetic

FB83_sload_path[9]_lut_out = FB83_sload_path[9] $ FB83L91;
FB83_sload_path[9] = DFFE(FB83_sload_path[9]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L12 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

FB83L12 = CARRY(!FB83L91 # !FB83_sload_path[9]);


--FB83_sload_path[8] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is arithmetic

FB83_sload_path[8]_lut_out = FB83_sload_path[8] $ !FB83L71;
FB83_sload_path[8] = DFFE(FB83_sload_path[8]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L91 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

FB83L91 = CARRY(FB83_sload_path[8] & !FB83L71);


--FB83_sload_path[7] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

FB83_sload_path[7]_lut_out = FB83_sload_path[7] $ FB83L51;
FB83_sload_path[7] = DFFE(FB83_sload_path[7]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L71 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

FB83L71 = CARRY(!FB83L51 # !FB83_sload_path[7]);


--FB83_sload_path[6] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

FB83_sload_path[6]_lut_out = FB83_sload_path[6] $ !FB83L31;
FB83_sload_path[6] = DFFE(FB83_sload_path[6]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L51 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

FB83L51 = CARRY(FB83_sload_path[6] & !FB83L31);


--FB83_sload_path[5] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

FB83_sload_path[5]_lut_out = FB83_sload_path[5] $ FB83L11;
FB83_sload_path[5] = DFFE(FB83_sload_path[5]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L31 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

FB83L31 = CARRY(!FB83L11 # !FB83_sload_path[5]);


--FB83_sload_path[4] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

FB83_sload_path[4]_lut_out = FB83_sload_path[4] $ !FB83L9;
FB83_sload_path[4] = DFFE(FB83_sload_path[4]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L11 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

FB83L11 = CARRY(FB83_sload_path[4] & !FB83L9);


--FB83_sload_path[3] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

FB83_sload_path[3]_lut_out = FB83_sload_path[3] $ FB83L7;
FB83_sload_path[3] = DFFE(FB83_sload_path[3]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L9 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

FB83L9 = CARRY(!FB83L7 # !FB83_sload_path[3]);


--FB83_sload_path[2] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

FB83_sload_path[2]_lut_out = FB83_sload_path[2] $ !FB83L5;
FB83_sload_path[2] = DFFE(FB83_sload_path[2]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L7 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

FB83L7 = CARRY(FB83_sload_path[2] & !FB83L5);


--FB83_sload_path[1] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

FB83_sload_path[1]_lut_out = FB83_sload_path[1] $ FB83L3;
FB83_sload_path[1] = DFFE(FB83_sload_path[1]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L5 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

FB83L5 = CARRY(!FB83L3 # !FB83_sload_path[1]);


--FB83_sload_path[0] is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

FB83_sload_path[0]_lut_out = !FB83_sload_path[0];
FB83_sload_path[0] = DFFE(FB83_sload_path[0]_lut_out, GLOBAL(JE2_outclock1), , , );

--FB83L3 is lpm_counter:n2860_rtl_341|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

FB83L3 = CARRY(FB83_sload_path[0]);


--PC01L12 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|comp_10:inst2|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8]~272
--operation mode is arithmetic

PC01L12 = COM_AD_D[8] & (!PC01_lcarry[7] # !VC93_cs_buffer[8]) # !COM_AD_D[8] & !VC93_cs_buffer[8] & !PC01_lcarry[7];

--PC01_lcarry[8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|comp_10:inst2|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8]
--operation mode is arithmetic

PC01_lcarry[8] = CARRY(COM_AD_D[8] & (!PC01_lcarry[7] # !VC93_cs_buffer[8]) # !COM_AD_D[8] & !VC93_cs_buffer[8] & !PC01_lcarry[7]);


--PC01L91 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|comp_10:inst2|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7]~273
--operation mode is arithmetic

PC01L91 = COM_AD_D[7] & (PC01_lcarry[6] # !VC93_cs_buffer[7]) # !COM_AD_D[7] & !VC93_cs_buffer[7] & PC01_lcarry[6];

--PC01_lcarry[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|comp_10:inst2|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7]
--operation mode is arithmetic

PC01_lcarry[7] = CARRY(COM_AD_D[7] & VC93_cs_buffer[7] & !PC01_lcarry[6] # !COM_AD_D[7] & (VC93_cs_buffer[7] # !PC01_lcarry[6]));


--PC01L71 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|comp_10:inst2|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6]~274
--operation mode is arithmetic

PC01L71 = COM_AD_D[6] & (!PC01_lcarry[5] # !VC93_cs_buffer[6]) # !COM_AD_D[6] & !VC93_cs_buffer[6] & !PC01_lcarry[5];

--PC01_lcarry[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|comp_10:inst2|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6]
--operation mode is arithmetic

PC01_lcarry[6] = CARRY(COM_AD_D[6] & (!PC01_lcarry[5] # !VC93_cs_buffer[6]) # !COM_AD_D[6] & !VC93_cs_buffer[6] & !PC01_lcarry[5]);


--PC01L51 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|comp_10:inst2|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5]~275
--operation mode is arithmetic

PC01L51 = COM_AD_D[5] & (PC01_lcarry[4] # !VC93_cs_buffer[5]) # !COM_AD_D[5] & !VC93_cs_buffer[5] & PC01_lcarry[4];

--PC01_lcarry[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|comp_10:inst2|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5]
--operation mode is arithmetic

PC01_lcarry[5] = CARRY(COM_AD_D[5] & VC93_cs_buffer[5] & !PC01_lcarry[4] # !COM_AD_D[5] & (VC93_cs_buffer[5] # !PC01_lcarry[4]));


--WC4L01 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][3]~71
--operation mode is arithmetic

WC4L01 = VC33_cs_buffer[2] # VC33_cs_buffer[1] # WC4_or_node[0][2];

--WC4_or_node[0][3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][3]
--operation mode is arithmetic

WC4_or_node[0][3] = CARRY(!VC33_cs_buffer[2] & !VC33_cs_buffer[1] & !WC4_or_node[0][2]);


--WC3L01 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][3]~71
--operation mode is arithmetic

WC3L01 = VC42_cs_buffer[2] # VC42_cs_buffer[1] # WC3_or_node[0][2];

--WC3_or_node[0][3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][3]
--operation mode is arithmetic

WC3_or_node[0][3] = CARRY(!VC42_cs_buffer[2] & !VC42_cs_buffer[1] & !WC3_or_node[0][2]);


--PC01L31 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|comp_10:inst2|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4]~276
--operation mode is arithmetic

PC01L31 = COM_AD_D[4] & (!PC01_lcarry[3] # !VC93_cs_buffer[4]) # !COM_AD_D[4] & !VC93_cs_buffer[4] & !PC01_lcarry[3];

--PC01_lcarry[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|comp_10:inst2|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4]
--operation mode is arithmetic

PC01_lcarry[4] = CARRY(COM_AD_D[4] & (!PC01_lcarry[3] # !VC93_cs_buffer[4]) # !COM_AD_D[4] & !VC93_cs_buffer[4] & !PC01_lcarry[3]);


--WC2L01 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][3]~71
--operation mode is arithmetic

WC2L01 = VC51_cs_buffer[2] # VC51_cs_buffer[1] # WC2_or_node[0][2];

--WC2_or_node[0][3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][3]
--operation mode is arithmetic

WC2_or_node[0][3] = CARRY(!VC51_cs_buffer[2] & !VC51_cs_buffer[1] & !WC2_or_node[0][2]);


--WC1L01 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][3]~71
--operation mode is arithmetic

WC1L01 = VC6_cs_buffer[2] # VC6_cs_buffer[1] # WC1_or_node[0][2];

--WC1_or_node[0][3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][3]
--operation mode is arithmetic

WC1_or_node[0][3] = CARRY(!VC6_cs_buffer[2] & !VC6_cs_buffer[1] & !WC1_or_node[0][2]);


--WC4L8 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][2]~72
--operation mode is arithmetic

WC4L8 = VC33_cs_buffer[0] # VC03_sout_node[4] # !WC4_or_node[0][1];

--WC4_or_node[0][2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][2]
--operation mode is arithmetic

WC4_or_node[0][2] = CARRY(VC33_cs_buffer[0] # VC03_sout_node[4] # !WC4_or_node[0][1]);


--WC3L8 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][2]~72
--operation mode is arithmetic

WC3L8 = VC42_cs_buffer[0] # VC12_sout_node[4] # !WC3_or_node[0][1];

--WC3_or_node[0][2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][2]
--operation mode is arithmetic

WC3_or_node[0][2] = CARRY(VC42_cs_buffer[0] # VC12_sout_node[4] # !WC3_or_node[0][1]);


--PC01L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|comp_10:inst2|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3]~277
--operation mode is arithmetic

PC01L11 = COM_AD_D[3] & (PC01_lcarry[2] # !VC93_cs_buffer[3]) # !COM_AD_D[3] & !VC93_cs_buffer[3] & PC01_lcarry[2];

--PC01_lcarry[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|comp_10:inst2|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3]
--operation mode is arithmetic

PC01_lcarry[3] = CARRY(COM_AD_D[3] & VC93_cs_buffer[3] & !PC01_lcarry[2] # !COM_AD_D[3] & (VC93_cs_buffer[3] # !PC01_lcarry[2]));


--WC2L8 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][2]~72
--operation mode is arithmetic

WC2L8 = VC51_cs_buffer[0] # VC21_sout_node[4] # !WC2_or_node[0][1];

--WC2_or_node[0][2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][2]
--operation mode is arithmetic

WC2_or_node[0][2] = CARRY(VC51_cs_buffer[0] # VC21_sout_node[4] # !WC2_or_node[0][1]);


--WC1L8 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][2]~72
--operation mode is arithmetic

WC1L8 = VC6_cs_buffer[0] # VC3_sout_node[4] # !WC1_or_node[0][1];

--WC1_or_node[0][2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][2]
--operation mode is arithmetic

WC1_or_node[0][2] = CARRY(VC6_cs_buffer[0] # VC3_sout_node[4] # !WC1_or_node[0][1]);


--WC4L6 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][1]~73
--operation mode is arithmetic

WC4L6 = VC03_sout_node[3] # VC03_sout_node[2] # WC4_or_node[0][0];

--WC4_or_node[0][1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][1]
--operation mode is arithmetic

WC4_or_node[0][1] = CARRY(!VC03_sout_node[3] & !VC03_sout_node[2] & !WC4_or_node[0][0]);


--WC3L6 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][1]~73
--operation mode is arithmetic

WC3L6 = VC12_sout_node[3] # VC12_sout_node[2] # WC3_or_node[0][0];

--WC3_or_node[0][1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][1]
--operation mode is arithmetic

WC3_or_node[0][1] = CARRY(!VC12_sout_node[3] & !VC12_sout_node[2] & !WC3_or_node[0][0]);


--PC01L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|comp_10:inst2|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2]~278
--operation mode is arithmetic

PC01L9 = COM_AD_D[2] & (!PC01_lcarry[1] # !VC93_cs_buffer[2]) # !COM_AD_D[2] & !VC93_cs_buffer[2] & !PC01_lcarry[1];

--PC01_lcarry[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|comp_10:inst2|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2]
--operation mode is arithmetic

PC01_lcarry[2] = CARRY(COM_AD_D[2] & (!PC01_lcarry[1] # !VC93_cs_buffer[2]) # !COM_AD_D[2] & !VC93_cs_buffer[2] & !PC01_lcarry[1]);


--WC2L6 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][1]~73
--operation mode is arithmetic

WC2L6 = VC21_sout_node[3] # VC21_sout_node[2] # WC2_or_node[0][0];

--WC2_or_node[0][1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][1]
--operation mode is arithmetic

WC2_or_node[0][1] = CARRY(!VC21_sout_node[3] & !VC21_sout_node[2] & !WC2_or_node[0][0]);


--WC1L6 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][1]~73
--operation mode is arithmetic

WC1L6 = VC3_sout_node[3] # VC3_sout_node[2] # WC1_or_node[0][0];

--WC1_or_node[0][1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][1]
--operation mode is arithmetic

WC1_or_node[0][1] = CARRY(!VC3_sout_node[3] & !VC3_sout_node[2] & !WC1_or_node[0][0]);


--WC4L4 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][0]~74
--operation mode is arithmetic

WC4L4 = VC03_sout_node[1] # VC03_sout_node[0];

--WC4_or_node[0][0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][0]
--operation mode is arithmetic

WC4_or_node[0][0] = CARRY(VC03_sout_node[1] # VC03_sout_node[0]);


--WC3L4 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][0]~74
--operation mode is arithmetic

WC3L4 = VC12_sout_node[1] # VC12_sout_node[0];

--WC3_or_node[0][0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][0]
--operation mode is arithmetic

WC3_or_node[0][0] = CARRY(VC12_sout_node[1] # VC12_sout_node[0]);


--PC01L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|comp_10:inst2|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1]~279
--operation mode is arithmetic

PC01L7 = COM_AD_D[1] & (PC01_lcarry[0] # !VC93_cs_buffer[1]) # !COM_AD_D[1] & !VC93_cs_buffer[1] & PC01_lcarry[0];

--PC01_lcarry[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|comp_10:inst2|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1]
--operation mode is arithmetic

PC01_lcarry[1] = CARRY(COM_AD_D[1] & VC93_cs_buffer[1] & !PC01_lcarry[0] # !COM_AD_D[1] & (VC93_cs_buffer[1] # !PC01_lcarry[0]));


--WC2L4 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][0]~74
--operation mode is arithmetic

WC2L4 = VC21_sout_node[1] # VC21_sout_node[0];

--WC2_or_node[0][0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][0]
--operation mode is arithmetic

WC2_or_node[0][0] = CARRY(VC21_sout_node[1] # VC21_sout_node[0]);


--WC1L4 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][0]~74
--operation mode is arithmetic

WC1L4 = VC3_sout_node[1] # VC3_sout_node[0];

--WC1_or_node[0][0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][0]
--operation mode is arithmetic

WC1_or_node[0][0] = CARRY(VC3_sout_node[1] # VC3_sout_node[0]);


--PC01L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|comp_10:inst2|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0]~280
--operation mode is arithmetic

PC01L5 = COM_AD_D[0] & !VC93_cs_buffer[0];

--PC01_lcarry[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|comp_10:inst2|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0]
--operation mode is arithmetic

PC01_lcarry[0] = CARRY(COM_AD_D[0] & !VC93_cs_buffer[0]);


--QE2_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp2|portadataout[0]
QE2_portadataout[0] = INPUT();


--QE1_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[0]
QE1_portadataout[0] = INPUT();


--PE1_core is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core
PE1_core = INPUT();

--PE1_MASTERHWRITE is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWRITE
PE1_MASTERHWRITE = INPUT();

--PE1_SLAVEHREADYO is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|SLAVEHREADYO
PE1_SLAVEHREADYO = INPUT();

--PE1L77 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLK
PE1L77 = INPUT();

--PE1L97 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKN
PE1L97 = INPUT();

--PE1L87 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKE
PE1L87 = INPUT();

--PE1L821 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMWEN
PE1L821 = INPUT();

--PE1L67 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCASN
PE1L67 = INPUT();

--PE1L721 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMRASN
PE1L721 = INPUT();

--PE1L221 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOE
PE1L221 = INPUT();

--PE1L25 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIWEN
PE1L25 = INPUT();

--PE1L15 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIOEN
PE1L15 = INPUT();

--PE1L92 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICLK
PE1L92 = INPUT();

--PE1L43 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOE
PE1L43 = INPUT();

--PE1L351 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRION
PE1L351 = INPUT();

--PE1L051 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDON
PE1L051 = INPUT();

--PE1L151 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDRIOE
PE1L151 = INPUT();

--PE1L551 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTTXD
PE1L551 = INPUT();

--PE1L451 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRTSN
PE1L451 = INPUT();

--PE1L251 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDTRN
PE1L251 = INPUT();

--PE1_MASTERHADDR[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[2]
PE1_MASTERHADDR[2] = INPUT();

--PE1_MASTERHADDR[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[3]
PE1_MASTERHADDR[3] = INPUT();

--PE1_MASTERHADDR[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[4]
PE1_MASTERHADDR[4] = INPUT();

--PE1_MASTERHADDR[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[5]
PE1_MASTERHADDR[5] = INPUT();

--PE1_MASTERHADDR[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[6]
PE1_MASTERHADDR[6] = INPUT();

--PE1_MASTERHADDR[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[7]
PE1_MASTERHADDR[7] = INPUT();

--PE1_MASTERHADDR[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[8]
PE1_MASTERHADDR[8] = INPUT();

--PE1_MASTERHADDR[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[9]
PE1_MASTERHADDR[9] = INPUT();

--PE1_MASTERHADDR[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[10]
PE1_MASTERHADDR[10] = INPUT();

--PE1_MASTERHADDR[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[12]
PE1_MASTERHADDR[12] = INPUT();

--PE1_MASTERHADDR[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[13]
PE1_MASTERHADDR[13] = INPUT();

--PE1_MASTERHADDR[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[14]
PE1_MASTERHADDR[14] = INPUT();

--PE1_MASTERHADDR[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[15]
PE1_MASTERHADDR[15] = INPUT();

--PE1_MASTERHADDR[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[18]
PE1_MASTERHADDR[18] = INPUT();

--PE1_MASTERHADDR[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[19]
PE1_MASTERHADDR[19] = INPUT();

--PE1_MASTERHTRANS[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[0]
PE1_MASTERHTRANS[0] = INPUT();

--PE1_MASTERHTRANS[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[1]
PE1_MASTERHTRANS[1] = INPUT();

--PE1_MASTERHSIZE[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[0]
PE1_MASTERHSIZE[0] = INPUT();

--PE1_MASTERHSIZE[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[1]
PE1_MASTERHSIZE[1] = INPUT();

--PE1_MASTERHBURST[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[0]
PE1_MASTERHBURST[0] = INPUT();

--PE1_MASTERHBURST[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[1]
PE1_MASTERHBURST[1] = INPUT();

--PE1_MASTERHBURST[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[2]
PE1_MASTERHBURST[2] = INPUT();

--PE1_MASTERHWDATA[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[0]
PE1_MASTERHWDATA[0] = INPUT();

--PE1_MASTERHWDATA[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[1]
PE1_MASTERHWDATA[1] = INPUT();

--PE1_MASTERHWDATA[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[2]
PE1_MASTERHWDATA[2] = INPUT();

--PE1_MASTERHWDATA[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[3]
PE1_MASTERHWDATA[3] = INPUT();

--PE1_MASTERHWDATA[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[4]
PE1_MASTERHWDATA[4] = INPUT();

--PE1_MASTERHWDATA[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[5]
PE1_MASTERHWDATA[5] = INPUT();

--PE1_MASTERHWDATA[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[6]
PE1_MASTERHWDATA[6] = INPUT();

--PE1_MASTERHWDATA[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[7]
PE1_MASTERHWDATA[7] = INPUT();

--PE1_MASTERHWDATA[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[8]
PE1_MASTERHWDATA[8] = INPUT();

--PE1_MASTERHWDATA[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[9]
PE1_MASTERHWDATA[9] = INPUT();

--PE1_MASTERHWDATA[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[10]
PE1_MASTERHWDATA[10] = INPUT();

--PE1_MASTERHWDATA[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[11]
PE1_MASTERHWDATA[11] = INPUT();

--PE1_MASTERHWDATA[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[12]
PE1_MASTERHWDATA[12] = INPUT();

--PE1_MASTERHWDATA[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[13]
PE1_MASTERHWDATA[13] = INPUT();

--PE1_MASTERHWDATA[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[14]
PE1_MASTERHWDATA[14] = INPUT();

--PE1_MASTERHWDATA[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[15]
PE1_MASTERHWDATA[15] = INPUT();

--PE1_MASTERHWDATA[16] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[16]
PE1_MASTERHWDATA[16] = INPUT();

--PE1_MASTERHWDATA[17] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[17]
PE1_MASTERHWDATA[17] = INPUT();

--PE1_MASTERHWDATA[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[18]
PE1_MASTERHWDATA[18] = INPUT();

--PE1_MASTERHWDATA[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[19]
PE1_MASTERHWDATA[19] = INPUT();

--PE1_MASTERHWDATA[20] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[20]
PE1_MASTERHWDATA[20] = INPUT();

--PE1_MASTERHWDATA[21] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[21]
PE1_MASTERHWDATA[21] = INPUT();

--PE1_MASTERHWDATA[22] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[22]
PE1_MASTERHWDATA[22] = INPUT();

--PE1_MASTERHWDATA[23] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[23]
PE1_MASTERHWDATA[23] = INPUT();

--PE1_MASTERHWDATA[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[24]
PE1_MASTERHWDATA[24] = INPUT();

--PE1_MASTERHWDATA[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[25]
PE1_MASTERHWDATA[25] = INPUT();

--PE1_MASTERHWDATA[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[26]
PE1_MASTERHWDATA[26] = INPUT();

--PE1_MASTERHWDATA[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[27]
PE1_MASTERHWDATA[27] = INPUT();

--PE1_MASTERHWDATA[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[28]
PE1_MASTERHWDATA[28] = INPUT();

--PE1_MASTERHWDATA[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[29]
PE1_MASTERHWDATA[29] = INPUT();

--PE1_MASTERHWDATA[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[30]
PE1_MASTERHWDATA[30] = INPUT();

--PE1_MASTERHWDATA[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[31]
PE1_MASTERHWDATA[31] = INPUT();

--PE1L28 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM0
PE1L28 = INPUT();

--PE1L38 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM1
PE1L38 = INPUT();

--PE1L48 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM2
PE1L48 = INPUT();

--PE1L58 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM3
PE1L58 = INPUT();

--PE1L16 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR0
PE1L16 = INPUT();

--PE1L26 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR1
PE1L26 = INPUT();

--PE1L36 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR2
PE1L36 = INPUT();

--PE1L46 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR3
PE1L46 = INPUT();

--PE1L56 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR4
PE1L56 = INPUT();

--PE1L66 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR5
PE1L66 = INPUT();

--PE1L76 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR6
PE1L76 = INPUT();

--PE1L86 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR7
PE1L86 = INPUT();

--PE1L96 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR8
PE1L96 = INPUT();

--PE1L07 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR9
PE1L07 = INPUT();

--PE1L17 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR10
PE1L17 = INPUT();

--PE1L27 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR11
PE1L27 = INPUT();

--PE1L37 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR12
PE1L37 = INPUT();

--PE1L47 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR13
PE1L47 = INPUT();

--PE1L57 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR14
PE1L57 = INPUT();

--PE1L08 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN0
PE1L08 = INPUT();

--PE1L18 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN1
PE1L18 = INPUT();

--PE1L09 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT0
PE1L09 = INPUT();

--PE1L19 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT1
PE1L19 = INPUT();

--PE1L29 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT2
PE1L29 = INPUT();

--PE1L39 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT3
PE1L39 = INPUT();

--PE1L49 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT4
PE1L49 = INPUT();

--PE1L59 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT5
PE1L59 = INPUT();

--PE1L69 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT6
PE1L69 = INPUT();

--PE1L79 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT7
PE1L79 = INPUT();

--PE1L89 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT8
PE1L89 = INPUT();

--PE1L99 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT9
PE1L99 = INPUT();

--PE1L001 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT10
PE1L001 = INPUT();

--PE1L101 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT11
PE1L101 = INPUT();

--PE1L201 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT12
PE1L201 = INPUT();

--PE1L301 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT13
PE1L301 = INPUT();

--PE1L401 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT14
PE1L401 = INPUT();

--PE1L501 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT15
PE1L501 = INPUT();

--PE1L601 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT16
PE1L601 = INPUT();

--PE1L701 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT17
PE1L701 = INPUT();

--PE1L801 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT18
PE1L801 = INPUT();

--PE1L901 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT19
PE1L901 = INPUT();

--PE1L011 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT20
PE1L011 = INPUT();

--PE1L111 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT21
PE1L111 = INPUT();

--PE1L211 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT22
PE1L211 = INPUT();

--PE1L311 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT23
PE1L311 = INPUT();

--PE1L411 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT24
PE1L411 = INPUT();

--PE1L511 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT25
PE1L511 = INPUT();

--PE1L611 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT26
PE1L611 = INPUT();

--PE1L711 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT27
PE1L711 = INPUT();

--PE1L811 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT28
PE1L811 = INPUT();

--PE1L911 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT29
PE1L911 = INPUT();

--PE1L021 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT30
PE1L021 = INPUT();

--PE1L121 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT31
PE1L121 = INPUT();

--PE1L321 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT0
PE1L321 = INPUT();

--PE1L421 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT1
PE1L421 = INPUT();

--PE1L521 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT2
PE1L521 = INPUT();

--PE1L621 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT3
PE1L621 = INPUT();

--PE1L68 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE0
PE1L68 = INPUT();

--PE1L78 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE1
PE1L78 = INPUT();

--PE1L88 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE2
PE1L88 = INPUT();

--PE1L98 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE3
PE1L98 = INPUT();

--PE1L53 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT0
PE1L53 = INPUT();

--PE1L63 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT1
PE1L63 = INPUT();

--PE1L73 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT2
PE1L73 = INPUT();

--PE1L83 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT3
PE1L83 = INPUT();

--PE1L93 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT4
PE1L93 = INPUT();

--PE1L04 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT5
PE1L04 = INPUT();

--PE1L14 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT6
PE1L14 = INPUT();

--PE1L24 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT7
PE1L24 = INPUT();

--PE1L34 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT8
PE1L34 = INPUT();

--PE1L44 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT9
PE1L44 = INPUT();

--PE1L54 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT10
PE1L54 = INPUT();

--PE1L64 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT11
PE1L64 = INPUT();

--PE1L74 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT12
PE1L74 = INPUT();

--PE1L84 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT13
PE1L84 = INPUT();

--PE1L94 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT14
PE1L94 = INPUT();

--PE1L05 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT15
PE1L05 = INPUT();

--PE1L72 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE0
PE1L72 = INPUT();

--PE1L82 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE1
PE1L82 = INPUT();

--PE1L03 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN0
PE1L03 = INPUT();

--PE1L13 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN1
PE1L13 = INPUT();

--PE1L23 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN2
PE1L23 = INPUT();

--PE1L33 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN3
PE1L33 = INPUT();

--PE1L2 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR0
PE1L2 = INPUT();

--PE1L3 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR1
PE1L3 = INPUT();

--PE1L4 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR2
PE1L4 = INPUT();

--PE1L5 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR3
PE1L5 = INPUT();

--PE1L6 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR4
PE1L6 = INPUT();

--PE1L7 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR5
PE1L7 = INPUT();

--PE1L8 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR6
PE1L8 = INPUT();

--PE1L9 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR7
PE1L9 = INPUT();

--PE1L01 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR8
PE1L01 = INPUT();

--PE1L11 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR9
PE1L11 = INPUT();

--PE1L21 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR10
PE1L21 = INPUT();

--PE1L31 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR11
PE1L31 = INPUT();

--PE1L41 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR12
PE1L41 = INPUT();

--PE1L51 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR13
PE1L51 = INPUT();

--PE1L61 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR14
PE1L61 = INPUT();

--PE1L71 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR15
PE1L71 = INPUT();

--PE1L81 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR16
PE1L81 = INPUT();

--PE1L91 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR17
PE1L91 = INPUT();

--PE1L02 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR18
PE1L02 = INPUT();

--PE1L12 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR19
PE1L12 = INPUT();

--PE1L22 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR20
PE1L22 = INPUT();

--PE1L32 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR21
PE1L32 = INPUT();

--PE1L42 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR22
PE1L42 = INPUT();

--PE1L52 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR23
PE1L52 = INPUT();

--PE1L62 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR24
PE1L62 = INPUT();


--MB1L7Q is dcom:dcom_inst|tcal_timer:inst1|h_pulse~reg
--operation mode is normal

MB1L7Q_lut_out = MB1L7Q & (!FB92_sload_path[2] # !FB92_sload_path[4] # !MB1L3) # !MB1L7Q & MB1L3 & !FB92_sload_path[4] & !FB92_sload_path[2];
MB1L7Q = DFFE(MB1L7Q_lut_out, GLOBAL(JE1_outclock0), , , );


--X1_com_ctrl_local[3] is slaveregister:slaveregister_inst|com_ctrl_local[3]
--operation mode is normal

X1_com_ctrl_local[3]_lut_out = PE1_MASTERHWDATA[3];
X1_com_ctrl_local[3] = DFFE(X1_com_ctrl_local[3]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L6);


--PC31L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out~8
--operation mode is normal

PC31L3 = !FB91_sload_path[3] & !FB91_sload_path[2];


--CD3_dffs[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

CD3_dffs[0]_lut_out = DE1L11Q # CD3_dffs[1];
CD3_dffs[0] = DFFE(CD3_dffs[0]_lut_out, GLOBAL(JE1_outclock0), DE1L9Q, , DE1L01Q);


--XD1L7 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst8|dac_d[7]~929
--operation mode is normal

XD1L7 = MB1L7Q # X1_com_ctrl_local[3] & PC31L3 # !CD3_dffs[0];


--XD1L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst8|dac_d[7]~725
--operation mode is normal

XD1L5 = X1_com_ctrl_local[3] # !FB91_sload_path[2] & !FB91_sload_path[1] # !FB91_sload_path[3];


--MB1L8Q is dcom:dcom_inst|tcal_timer:inst1|l_pulse~reg
--operation mode is normal

MB1L8Q_lut_out = MB1L1 # MB1L8Q & (!MB1L5 # !MB1L2);
MB1L8Q = DFFE(MB1L8Q_lut_out, GLOBAL(JE1_outclock0), , , );


--XD1L6 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst8|dac_d[7]~739
--operation mode is normal

XD1L6 = !MB1L8Q & (XD1L7 # XD1L5 & !FB91_sload_path[4]);


--XD1L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst8|dac_d[0]~909
--operation mode is normal

XD1L3 = CD3_dffs[0] & !X1_com_ctrl_local[3];


--XD1L11 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst8|rs4_in~11
--operation mode is normal

XD1L11 = !FB91_sload_path[4] & (!FB91_sload_path[2] & !FB91_sload_path[1] # !FB91_sload_path[3]);


--XD1L4 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst8|dac_d[6]~751
--operation mode is normal

XD1L4 = !MB1L8Q & (MB1L7Q # XD1L3 & XD1L11);


--XD1L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst8|dac_d[0]~899
--operation mode is normal

XD1L1 = PC31L3 & (!FB91_sload_path[4] & !MB1L7Q # !MB1L8Q) # !PC31L3 & !FB91_sload_path[4] & !MB1L7Q;


--XD1L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst8|dac_d[0]~904
--operation mode is normal

XD1L2 = XD1L3 & (XD1L1 # MB1L8Q $ MB1L7Q) # !XD1L3 & (MB1L8Q $ MB1L7Q);


--XD1L9 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst8|rs4_den~17
--operation mode is normal

XD1L9 = CD3_dffs[0] & X1_com_ctrl_local[3] & !MB1L7Q & !MB1L8Q;


--XD1L8 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst8|rs4_den~7
--operation mode is normal

XD1L8 = XD1L9 & (!FB91_sload_path[3] & !FB91_sload_path[2] # !FB91_sload_path[4]);


--XD1L01 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst8|rs4_in~10
--operation mode is normal

XD1L01 = XD1L11 & XD1L9;


--CB1_ATWDTrigger_sig is atwd:atwd0|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig
--operation mode is normal

CB1_ATWDTrigger_sig_lut_out = CB1_launch_mode[0] # CB1_discFF & CB1_launch_mode[1];
CB1_ATWDTrigger_sig = DFFE(CB1_ATWDTrigger_sig_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--AB1L171Q is atwd:atwd0|atwd_control:inst_atwd_control|OutputEnable~reg0
--operation mode is normal

AB1L171Q_lut_out = AB1L352Q # AB1L171Q & (!AB1L991 # !AB1L391);
AB1L171Q = DFFE(AB1L171Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1L531Q is atwd:atwd0|atwd_control:inst_atwd_control|CounterClock~reg0
--operation mode is normal

AB1L531Q_lut_out = AB1_counterclk_high # !AB1_cclk & !AB1_counterclk_low;
AB1L531Q = DFFE(AB1L531Q_lut_out, GLOBAL(JE2_outclock1), !V1L4Q, , );


--BB1L161Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ShiftClock~reg0
--operation mode is normal

BB1L161Q_lut_out = BB1L461Q # BB1L161Q & !BB1L741;
BB1L161Q = DFFE(BB1L161Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1L271Q is atwd:atwd0|atwd_control:inst_atwd_control|RampSet~reg0
--operation mode is normal

AB1L271Q_lut_out = AB1L271Q & (!AB1L491 # !AB1L391) # !AB1L012;
AB1L271Q = DFFE(AB1L271Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_channel[1] is atwd:atwd0|atwd_control:inst_atwd_control|channel[1]
--operation mode is normal

AB1_channel[1]_lut_out = AB1_channel[1] & (AB1_reduce_or_156 # AB1L052Q & !AB1_channel[0]) # !AB1_channel[1] & AB1L052Q & AB1_channel[0];
AB1_channel[1] = DFFE(AB1_channel[1]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_channel[0] is atwd:atwd0|atwd_control:inst_atwd_control|channel[0]
--operation mode is normal

AB1_channel[0]_lut_out = AB1_channel[0] & (AB1L552Q # !AB1L002) # !AB1_channel[0] & AB1L052Q;
AB1_channel[0] = DFFE(AB1_channel[0]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1L371Q is atwd:atwd0|atwd_control:inst_atwd_control|ReadWrite~reg0
--operation mode is normal

AB1L371Q_lut_out = AB1L652Q # AB1L371Q & AB1_reduce_or_150;
AB1L371Q = DFFE(AB1L371Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1L721Q is atwd:atwd0|atwd_control:inst_atwd_control|AnalogReset~reg0
--operation mode is normal

AB1L721Q_lut_out = AB1L052Q # AB1L721Q & AB1L902 # !AB1L012;
AB1L721Q = DFFE(AB1L721Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1L631Q is atwd:atwd0|atwd_control:inst_atwd_control|DigitalReset~reg0
--operation mode is normal

AB1L631Q_lut_out = AB1L631Q & (AB1L802 # !AB1L891) # !AB1L402;
AB1L631Q = DFFE(AB1L631Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1L731Q is atwd:atwd0|atwd_control:inst_atwd_control|DigitalSet~reg0
--operation mode is normal

AB1L731Q_lut_out = AB1L352Q # AB1L452Q # AB1L731Q & !AB1L991;
AB1L731Q = DFFE(AB1L731Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_ATWDTrigger_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig
--operation mode is normal

CB2_ATWDTrigger_sig_lut_out = CB2_launch_mode[0] # CB2_discFF & CB2_launch_mode[1];
CB2_ATWDTrigger_sig = DFFE(CB2_ATWDTrigger_sig_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--AB2L171Q is atwd:atwd1|atwd_control:inst_atwd_control|OutputEnable~reg0
--operation mode is normal

AB2L171Q_lut_out = AB2L152Q # AB2L171Q & (!AB2L991 # !AB2L391);
AB2L171Q = DFFE(AB2L171Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2L531Q is atwd:atwd1|atwd_control:inst_atwd_control|CounterClock~reg0
--operation mode is normal

AB2L531Q_lut_out = AB2_counterclk_high # !AB2_cclk & !AB2_counterclk_low;
AB2L531Q = DFFE(AB2L531Q_lut_out, GLOBAL(JE2_outclock1), !V1L4Q, , );


--BB2L161Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ShiftClock~reg0
--operation mode is normal

BB2L161Q_lut_out = BB2L461Q # BB2L161Q & !BB2L741;
BB2L161Q = DFFE(BB2L161Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2L271Q is atwd:atwd1|atwd_control:inst_atwd_control|RampSet~reg0
--operation mode is normal

AB2L271Q_lut_out = AB2L271Q & (!AB2L491 # !AB2L391) # !AB2L012;
AB2L271Q = DFFE(AB2L271Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_channel[1] is atwd:atwd1|atwd_control:inst_atwd_control|channel[1]
--operation mode is normal

AB2_channel[1]_lut_out = AB2_channel[1] & (AB2_reduce_or_156 # AB2L942Q & !AB2_channel[0]) # !AB2_channel[1] & AB2L942Q & AB2_channel[0];
AB2_channel[1] = DFFE(AB2_channel[1]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_channel[0] is atwd:atwd1|atwd_control:inst_atwd_control|channel[0]
--operation mode is normal

AB2_channel[0]_lut_out = AB2_channel[0] & (AB2L352Q # !AB2L002) # !AB2_channel[0] & AB2L942Q;
AB2_channel[0] = DFFE(AB2_channel[0]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2L371Q is atwd:atwd1|atwd_control:inst_atwd_control|ReadWrite~reg0
--operation mode is normal

AB2L371Q_lut_out = AB2L452Q # AB2L371Q & AB2_reduce_or_150;
AB2L371Q = DFFE(AB2L371Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2L721Q is atwd:atwd1|atwd_control:inst_atwd_control|AnalogReset~reg0
--operation mode is normal

AB2L721Q_lut_out = AB2L942Q # AB2L721Q & AB2L902 # !AB2L012;
AB2L721Q = DFFE(AB2L721Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2L631Q is atwd:atwd1|atwd_control:inst_atwd_control|DigitalReset~reg0
--operation mode is normal

AB2L631Q_lut_out = AB2L631Q & (AB2L802 # !AB2L891) # !AB2L402;
AB2L631Q = DFFE(AB2L631Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2L731Q is atwd:atwd1|atwd_control:inst_atwd_control|DigitalSet~reg0
--operation mode is normal

AB2L731Q_lut_out = AB2L152Q # AB2L252Q # AB2L731Q & !AB2L991;
AB2L731Q = DFFE(AB2L731Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--P1L07Q is hit_counter:inst_hit_counter|MultiSPE_nl~reg0
--operation mode is normal

P1L07Q_lut_out = !P1_MultiSPE1;
P1L07Q = DFFE(P1L07Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--P1L19Q is hit_counter:inst_hit_counter|OneSPE_nl~reg0
--operation mode is normal

P1L19Q_lut_out = !P1_OneSPE1;
P1L19Q = DFFE(P1L19Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--U1L23Q is r2r:inst_r2r|R2BUS[6]~reg0
--operation mode is normal

U1L23Q_lut_out = !U1_cnt[6];
U1L23Q = DFFE(U1L23Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--U1L13Q is r2r:inst_r2r|R2BUS[5]~reg0
--operation mode is normal

U1L13Q_lut_out = U1_cnt[5];
U1L13Q = DFFE(U1L13Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--U1L03Q is r2r:inst_r2r|R2BUS[4]~reg0
--operation mode is normal

U1L03Q_lut_out = U1_cnt[4];
U1L03Q = DFFE(U1L03Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--U1L92Q is r2r:inst_r2r|R2BUS[3]~reg0
--operation mode is normal

U1L92Q_lut_out = U1_cnt[3];
U1L92Q = DFFE(U1L92Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--U1L82Q is r2r:inst_r2r|R2BUS[2]~reg0
--operation mode is normal

U1L82Q_lut_out = U1_cnt[2];
U1L82Q = DFFE(U1L82Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--U1L72Q is r2r:inst_r2r|R2BUS[1]~reg0
--operation mode is normal

U1L72Q_lut_out = U1_cnt[1];
U1L72Q = DFFE(U1L72Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--U1L62Q is r2r:inst_r2r|R2BUS[0]~reg0
--operation mode is normal

U1L62Q_lut_out = U1_cnt[0];
U1L62Q = DFFE(U1L62Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--W1L3Q is single_led:inst_single_led|SingleLED_TRIGGER~reg0
--operation mode is normal

W1L3Q_lut_out = W1_tick # FB73_sload_path[10] $ W1_cnt_old[10];
W1L3Q = DFFE(W1L3Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1_command_2_local[24] is slaveregister:slaveregister_inst|command_2_local[24]
--operation mode is normal

X1_command_2_local[24]_lut_out = PE1_MASTERHWDATA[24];
X1_command_2_local[24] = DFFE(X1_command_2_local[24]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L241);


--X1_command_2_local[26] is slaveregister:slaveregister_inst|command_2_local[26]
--operation mode is normal

X1_command_2_local[26]_lut_out = PE1_MASTERHWDATA[26];
X1_command_2_local[26] = DFFE(X1_command_2_local[26]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L241);


--JB1L111Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sys_res~reg
--operation mode is normal

JB1L111Q_lut_out = JB1L111Q # JB1L47Q & CD1_dffs[2] & SB1L32;
JB1L111Q = DFFE(JB1L111Q_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--CD1_dffs[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

CD1_dffs[7]_lut_out = BD1L01Q;
CD1_dffs[7] = DFFE(CD1_dffs[7]_lut_out, GLOBAL(JE1_outclock0), BD1L4Q, , BD1L11Q);


--VD1L01Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|ctrl_sent~reg
--operation mode is normal

VD1L01Q_lut_out = VD1L1 # VD1L2 # JB1L35Q & VD1L6;
VD1L01Q = DFFE(VD1L01Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--X1_com_ctrl_local[2] is slaveregister:slaveregister_inst|com_ctrl_local[2]
--operation mode is normal

X1_com_ctrl_local[2]_lut_out = PE1_MASTERHWDATA[2];
X1_com_ctrl_local[2] = DFFE(X1_com_ctrl_local[2]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L6);


--JB1L43Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|drbt_gnt~reg
--operation mode is normal

JB1L43Q_lut_out = JB1L43Q # VD1L01Q & JB1L18Q;
JB1L43Q = DFFE(JB1L43Q_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--CD1_dffs[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

CD1_dffs[2]_lut_out = CD1_dffs[3];
CD1_dffs[2] = DFFE(CD1_dffs[2]_lut_out, GLOBAL(JE1_outclock0), BD1L4Q, , BD1L11Q);


--BD1L3Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|cstb~reg
--operation mode is normal

BD1L3Q_lut_out = BD1L61Q & BD1L2 & CD1_dffs[7] & !XC1_54;
BD1L3Q = DFFE(BD1L3Q_lut_out, GLOBAL(JE1_outclock0), !KB1_inst2, , );


--CD1_dffs[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

CD1_dffs[0]_lut_out = CD1_dffs[1];
CD1_dffs[0] = DFFE(CD1_dffs[0]_lut_out, GLOBAL(JE1_outclock0), BD1L4Q, , BD1L11Q);


--JB1L14Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|rec_ctrl~reg
--operation mode is normal

JB1L14Q_lut_out = !JB1L93 & (!JB1L04 & !JB1L5 # !JB1L47Q);
JB1L14Q = DFFE(JB1L14Q_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--JB1L31 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~2942
--operation mode is normal

JB1L31 = BD1L3Q & !JB1L14Q & (CD1_dffs[0] $ A_nB);


--CD1_dffs[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

CD1_dffs[5]_lut_out = CD1_dffs[6];
CD1_dffs[5] = DFFE(CD1_dffs[5]_lut_out, GLOBAL(JE1_outclock0), BD1L4Q, , BD1L11Q);


--CD1_dffs[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

CD1_dffs[4]_lut_out = CD1_dffs[5];
CD1_dffs[4] = DFFE(CD1_dffs[4]_lut_out, GLOBAL(JE1_outclock0), BD1L4Q, , BD1L11Q);


--CD1_dffs[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

CD1_dffs[3]_lut_out = CD1_dffs[4];
CD1_dffs[3] = DFFE(CD1_dffs[3]_lut_out, GLOBAL(JE1_outclock0), BD1L4Q, , BD1L11Q);


--SB1L32 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sysres_rcvd~43
--operation mode is normal

SB1L32 = JB1L31 & CD1_dffs[5] & CD1_dffs[4] & !CD1_dffs[3];


--SB1L12 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sysres_rcvd~22
--operation mode is normal

SB1L12 = CD1_dffs[2] & SB1L32;


--SB1L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|comres_rcvd~33
--operation mode is normal

SB1L3 = CD1_dffs[2] & BD1L3Q & (CD1_dffs[0] $ A_nB);


--SB1L2 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|comres_rcvd~3
--operation mode is normal

SB1L2 = SB1L3 & CD1_dffs[5] & CD1_dffs[3] & !CD1_dffs[4];


--B1L4Q is ahb_slave:ahb_slave_inst|masterhready~reg0
--operation mode is normal

B1L4Q_lut_out = !B1L63 & (B1L64Q # !B1L43 & B1_reduce_nor_4);
B1L4Q = DFFE(B1L4Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--NE1L1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|dp_feedback_sum~0
--operation mode is normal

NE1L1 = QE2_portadataout[0] & QE1_portadataout[0];


--G1L1Q is ahb_master:inst_ahb_master|slavehwdata[0]~reg0
--operation mode is normal

G1L1Q_lut_out = R1L401Q;
G1L1Q = DFFE(G1L1Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L2Q is ahb_master:inst_ahb_master|slavehwdata[1]~reg0
--operation mode is normal

G1L2Q_lut_out = R1L501Q;
G1L2Q = DFFE(G1L2Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L3Q is ahb_master:inst_ahb_master|slavehwdata[2]~reg0
--operation mode is normal

G1L3Q_lut_out = R1L601Q;
G1L3Q = DFFE(G1L3Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L4Q is ahb_master:inst_ahb_master|slavehwdata[3]~reg0
--operation mode is normal

G1L4Q_lut_out = R1L701Q;
G1L4Q = DFFE(G1L4Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L5Q is ahb_master:inst_ahb_master|slavehwdata[4]~reg0
--operation mode is normal

G1L5Q_lut_out = R1L801Q;
G1L5Q = DFFE(G1L5Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L6Q is ahb_master:inst_ahb_master|slavehwdata[5]~reg0
--operation mode is normal

G1L6Q_lut_out = R1L901Q;
G1L6Q = DFFE(G1L6Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L7Q is ahb_master:inst_ahb_master|slavehwdata[6]~reg0
--operation mode is normal

G1L7Q_lut_out = R1L011Q;
G1L7Q = DFFE(G1L7Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L8Q is ahb_master:inst_ahb_master|slavehwdata[7]~reg0
--operation mode is normal

G1L8Q_lut_out = R1L111Q;
G1L8Q = DFFE(G1L8Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L9Q is ahb_master:inst_ahb_master|slavehwdata[8]~reg0
--operation mode is normal

G1L9Q_lut_out = R1L211Q;
G1L9Q = DFFE(G1L9Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L01Q is ahb_master:inst_ahb_master|slavehwdata[9]~reg0
--operation mode is normal

G1L01Q_lut_out = R1L311Q;
G1L01Q = DFFE(G1L01Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L11Q is ahb_master:inst_ahb_master|slavehwdata[10]~reg0
--operation mode is normal

G1L11Q_lut_out = R1L411Q;
G1L11Q = DFFE(G1L11Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L21Q is ahb_master:inst_ahb_master|slavehwdata[11]~reg0
--operation mode is normal

G1L21Q_lut_out = R1L511Q;
G1L21Q = DFFE(G1L21Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L31Q is ahb_master:inst_ahb_master|slavehwdata[12]~reg0
--operation mode is normal

G1L31Q_lut_out = R1L611Q;
G1L31Q = DFFE(G1L31Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L41Q is ahb_master:inst_ahb_master|slavehwdata[13]~reg0
--operation mode is normal

G1L41Q_lut_out = R1L711Q;
G1L41Q = DFFE(G1L41Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L51Q is ahb_master:inst_ahb_master|slavehwdata[14]~reg0
--operation mode is normal

G1L51Q_lut_out = R1L811Q;
G1L51Q = DFFE(G1L51Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L61Q is ahb_master:inst_ahb_master|slavehwdata[15]~reg0
--operation mode is normal

G1L61Q_lut_out = R1L911Q;
G1L61Q = DFFE(G1L61Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L71Q is ahb_master:inst_ahb_master|slavehwdata[16]~reg0
--operation mode is normal

G1L71Q_lut_out = R1L021Q;
G1L71Q = DFFE(G1L71Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L81Q is ahb_master:inst_ahb_master|slavehwdata[17]~reg0
--operation mode is normal

G1L81Q_lut_out = R1L121Q;
G1L81Q = DFFE(G1L81Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L91Q is ahb_master:inst_ahb_master|slavehwdata[18]~reg0
--operation mode is normal

G1L91Q_lut_out = R1L221Q;
G1L91Q = DFFE(G1L91Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L02Q is ahb_master:inst_ahb_master|slavehwdata[19]~reg0
--operation mode is normal

G1L02Q_lut_out = R1L321Q;
G1L02Q = DFFE(G1L02Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L12Q is ahb_master:inst_ahb_master|slavehwdata[20]~reg0
--operation mode is normal

G1L12Q_lut_out = R1L421Q;
G1L12Q = DFFE(G1L12Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L22Q is ahb_master:inst_ahb_master|slavehwdata[21]~reg0
--operation mode is normal

G1L22Q_lut_out = R1L521Q;
G1L22Q = DFFE(G1L22Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L32Q is ahb_master:inst_ahb_master|slavehwdata[22]~reg0
--operation mode is normal

G1L32Q_lut_out = R1L621Q;
G1L32Q = DFFE(G1L32Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L42Q is ahb_master:inst_ahb_master|slavehwdata[23]~reg0
--operation mode is normal

G1L42Q_lut_out = R1L721Q;
G1L42Q = DFFE(G1L42Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L52Q is ahb_master:inst_ahb_master|slavehwdata[24]~reg0
--operation mode is normal

G1L52Q_lut_out = R1L821Q;
G1L52Q = DFFE(G1L52Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L62Q is ahb_master:inst_ahb_master|slavehwdata[25]~reg0
--operation mode is normal

G1L62Q_lut_out = R1L921Q;
G1L62Q = DFFE(G1L62Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L72Q is ahb_master:inst_ahb_master|slavehwdata[26]~reg0
--operation mode is normal

G1L72Q_lut_out = R1L031Q;
G1L72Q = DFFE(G1L72Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L82Q is ahb_master:inst_ahb_master|slavehwdata[27]~reg0
--operation mode is normal

G1L82Q_lut_out = R1L131Q;
G1L82Q = DFFE(G1L82Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L92Q is ahb_master:inst_ahb_master|slavehwdata[28]~reg0
--operation mode is normal

G1L92Q_lut_out = R1L231Q;
G1L92Q = DFFE(G1L92Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L03Q is ahb_master:inst_ahb_master|slavehwdata[29]~reg0
--operation mode is normal

G1L03Q_lut_out = R1L331Q;
G1L03Q = DFFE(G1L03Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L13Q is ahb_master:inst_ahb_master|slavehwdata[30]~reg0
--operation mode is normal

G1L13Q_lut_out = R1L431Q;
G1L13Q = DFFE(G1L13Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--G1L23Q is ahb_master:inst_ahb_master|slavehwdata[31]~reg0
--operation mode is normal

G1L23Q_lut_out = R1L531Q;
G1L23Q = DFFE(G1L23Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L015Q is slaveregister:slaveregister_inst|reg_rdata[0]~reg0
--operation mode is normal

X1L015Q_lut_out = A1L443 # ME1_q[0] & !B1L22Q & !B1L12Q;
X1L015Q = DFFE(X1L015Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L115Q is slaveregister:slaveregister_inst|reg_rdata[1]~reg0
--operation mode is normal

X1L115Q_lut_out = A1L543 # ME1_q[1] & !B1L22Q & !B1L12Q;
X1L115Q = DFFE(X1L115Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L215Q is slaveregister:slaveregister_inst|reg_rdata[2]~reg0
--operation mode is normal

X1L215Q_lut_out = A1L643 # ME1_q[2] & !B1L22Q & !B1L12Q;
X1L215Q = DFFE(X1L215Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L315Q is slaveregister:slaveregister_inst|reg_rdata[3]~reg0
--operation mode is normal

X1L315Q_lut_out = A1L743 # ME1_q[3] & !B1L22Q & !B1L12Q;
X1L315Q = DFFE(X1L315Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L415Q is slaveregister:slaveregister_inst|reg_rdata[4]~reg0
--operation mode is normal

X1L415Q_lut_out = A1L843 # ME1_q[4] & !B1L22Q & !B1L12Q;
X1L415Q = DFFE(X1L415Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L515Q is slaveregister:slaveregister_inst|reg_rdata[5]~reg0
--operation mode is normal

X1L515Q_lut_out = A1L943 # ME1_q[5] & !B1L22Q & !B1L12Q;
X1L515Q = DFFE(X1L515Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L615Q is slaveregister:slaveregister_inst|reg_rdata[6]~reg0
--operation mode is normal

X1L615Q_lut_out = A1L053 # ME1_q[6] & !B1L22Q & !B1L12Q;
X1L615Q = DFFE(X1L615Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L715Q is slaveregister:slaveregister_inst|reg_rdata[7]~reg0
--operation mode is normal

X1L715Q_lut_out = A1L153 # ME1_q[7] & !B1L22Q & !B1L12Q;
X1L715Q = DFFE(X1L715Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L815Q is slaveregister:slaveregister_inst|reg_rdata[8]~reg0
--operation mode is normal

X1L815Q_lut_out = A1L253 # ME1_q[8] & !B1L22Q & !B1L12Q;
X1L815Q = DFFE(X1L815Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L915Q is slaveregister:slaveregister_inst|reg_rdata[9]~reg0
--operation mode is normal

X1L915Q_lut_out = A1L353 # ME1_q[9] & !B1L22Q & !B1L12Q;
X1L915Q = DFFE(X1L915Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L025Q is slaveregister:slaveregister_inst|reg_rdata[10]~reg0
--operation mode is normal

X1L025Q_lut_out = A1L453 # ME1_q[10] & !B1L22Q & !B1L12Q;
X1L025Q = DFFE(X1L025Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L125Q is slaveregister:slaveregister_inst|reg_rdata[11]~reg0
--operation mode is normal

X1L125Q_lut_out = A1L553 # ME1_q[11] & !B1L22Q & !B1L12Q;
X1L125Q = DFFE(X1L125Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L225Q is slaveregister:slaveregister_inst|reg_rdata[12]~reg0
--operation mode is normal

X1L225Q_lut_out = A1L653 # ME1_q[12] & !B1L22Q & !B1L12Q;
X1L225Q = DFFE(X1L225Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L325Q is slaveregister:slaveregister_inst|reg_rdata[13]~reg0
--operation mode is normal

X1L325Q_lut_out = A1L753 # ME1_q[13] & !B1L22Q & !B1L12Q;
X1L325Q = DFFE(X1L325Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L425Q is slaveregister:slaveregister_inst|reg_rdata[14]~reg0
--operation mode is normal

X1L425Q_lut_out = A1L853 # ME1_q[14] & !B1L22Q & !B1L12Q;
X1L425Q = DFFE(X1L425Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L525Q is slaveregister:slaveregister_inst|reg_rdata[15]~reg0
--operation mode is normal

X1L525Q_lut_out = A1L953 # ME1_q[15] & !B1L22Q & !B1L12Q;
X1L525Q = DFFE(X1L525Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L625Q is slaveregister:slaveregister_inst|reg_rdata[16]~reg0
--operation mode is normal

X1L625Q_lut_out = X1L042 & B1L71Q & X1L452 & !B1L91Q;
X1L625Q = DFFE(X1L625Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L725Q is slaveregister:slaveregister_inst|reg_rdata[17]~reg0
--operation mode is normal

X1L725Q_lut_out = X1L632 & (X1L142 # X1L613 & !B1L8Q);
X1L725Q = DFFE(X1L725Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L825Q is slaveregister:slaveregister_inst|reg_rdata[18]~reg0
--operation mode is normal

X1L825Q_lut_out = X1L632 & (A1L362 # X1L213 & !B1L8Q);
X1L825Q = DFFE(X1L825Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L925Q is slaveregister:slaveregister_inst|reg_rdata[19]~reg0
--operation mode is normal

X1L925Q_lut_out = X1L632 & (A1L362 # X1L803 & !B1L8Q);
X1L925Q = DFFE(X1L925Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L035Q is slaveregister:slaveregister_inst|reg_rdata[20]~reg0
--operation mode is normal

X1L035Q_lut_out = X1L632 & (X1L242 # X1L403 & !B1L8Q);
X1L035Q = DFFE(X1L035Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L135Q is slaveregister:slaveregister_inst|reg_rdata[21]~reg0
--operation mode is normal

X1L135Q_lut_out = X1L632 & (A1L362 # X1L003 & !B1L8Q);
X1L135Q = DFFE(X1L135Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L235Q is slaveregister:slaveregister_inst|reg_rdata[22]~reg0
--operation mode is normal

X1L235Q_lut_out = X1L632 & (A1L362 # X1L692 & !B1L8Q);
X1L235Q = DFFE(X1L235Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L335Q is slaveregister:slaveregister_inst|reg_rdata[23]~reg0
--operation mode is normal

X1L335Q_lut_out = X1L632 & (A1L362 # X1L292 & !B1L8Q);
X1L335Q = DFFE(X1L335Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L435Q is slaveregister:slaveregister_inst|reg_rdata[24]~reg0
--operation mode is normal

X1L435Q_lut_out = X1L632 & (X1L442 # X1L882 & !B1L8Q);
X1L435Q = DFFE(X1L435Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L535Q is slaveregister:slaveregister_inst|reg_rdata[25]~reg0
--operation mode is normal

X1L535Q_lut_out = X1L632 & (X1L542 # X1L482 & !B1L8Q);
X1L535Q = DFFE(X1L535Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L635Q is slaveregister:slaveregister_inst|reg_rdata[26]~reg0
--operation mode is normal

X1L635Q_lut_out = X1L632 & (X1L642 # X1L082 & !B1L8Q);
X1L635Q = DFFE(X1L635Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L735Q is slaveregister:slaveregister_inst|reg_rdata[27]~reg0
--operation mode is normal

X1L735Q_lut_out = X1L632 & (X1L742 # X1L672 & !B1L8Q);
X1L735Q = DFFE(X1L735Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L835Q is slaveregister:slaveregister_inst|reg_rdata[28]~reg0
--operation mode is normal

X1L835Q_lut_out = X1L632 & (X1L942 # X1L272 & !B1L8Q);
X1L835Q = DFFE(X1L835Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L935Q is slaveregister:slaveregister_inst|reg_rdata[29]~reg0
--operation mode is normal

X1L935Q_lut_out = X1L632 & (X1L052 # X1L862 & !B1L8Q);
X1L935Q = DFFE(X1L935Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L045Q is slaveregister:slaveregister_inst|reg_rdata[30]~reg0
--operation mode is normal

X1L045Q_lut_out = X1L632 & (X1L152 # X1L462 & !B1L8Q);
X1L045Q = DFFE(X1L045Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L145Q is slaveregister:slaveregister_inst|reg_rdata[31]~reg0
--operation mode is normal

X1L145Q_lut_out = X1L632 & (X1L252 # X1L062 & !B1L8Q);
X1L145Q = DFFE(X1L145Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--MB1L2 is dcom:dcom_inst|tcal_timer:inst1|altr_temp~166
--operation mode is normal

MB1L2 = MB1L6 & FB92_sload_path[7] & FB92_sload_path[6] & !FB92_sload_path[8];


--MB1L3 is dcom:dcom_inst|tcal_timer:inst1|altr_temp~167
--operation mode is normal

MB1L3 = MB1L2 & FB92_sload_path[3] & !FB92_sload_path[5];


--V1L4Q is roc:inst_ROC|RST~reg0
--operation mode is normal

V1L4Q_lut_out = !V1L3Q;
V1L4Q = DFFE(V1L4Q_lut_out, GLOBAL(JE1_outclock0), , , );


--B1L32Q is ahb_slave:ahb_slave_inst|reg_enable~reg0
--operation mode is normal

B1L32Q_lut_out = B1L93 # B1L05Q # PE1_MASTERHTRANS[1] & B1L84Q;
B1L32Q = DFFE(B1L32Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--B1L22Q is ahb_slave:ahb_slave_inst|reg_address[19]~reg0
--operation mode is normal

B1L22Q_lut_out = PE1_MASTERHADDR[19] & (B1L04 # B1L22Q & !B1L44) # !PE1_MASTERHADDR[19] & B1L22Q & !B1L44;
B1L22Q = DFFE(B1L22Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--B1L71Q is ahb_slave:ahb_slave_inst|reg_address[12]~reg0
--operation mode is normal

B1L71Q_lut_out = PE1_MASTERHADDR[12] & (B1L04 # B1L71Q & !B1L44) # !PE1_MASTERHADDR[12] & B1L71Q & !B1L44;
B1L71Q = DFFE(B1L71Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--B1L91Q is ahb_slave:ahb_slave_inst|reg_address[14]~reg0
--operation mode is normal

B1L91Q_lut_out = PE1_MASTERHADDR[14] & (B1L04 # B1L91Q & !B1L44) # !PE1_MASTERHADDR[14] & B1L91Q & !B1L44;
B1L91Q = DFFE(B1L91Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--B1L02Q is ahb_slave:ahb_slave_inst|reg_address[15]~reg0
--operation mode is normal

B1L02Q_lut_out = PE1_MASTERHADDR[15] & (B1L04 # B1L02Q & !B1L44) # !PE1_MASTERHADDR[15] & B1L02Q & !B1L44;
B1L02Q = DFFE(B1L02Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--B1L81Q is ahb_slave:ahb_slave_inst|reg_address[13]~reg0
--operation mode is normal

B1L81Q_lut_out = PE1_MASTERHADDR[13] & (B1L04 # B1L81Q & !B1L44) # !PE1_MASTERHADDR[13] & B1L81Q & !B1L44;
B1L81Q = DFFE(B1L81Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L905 is slaveregister:slaveregister_inst|Mux_751~22
--operation mode is normal

X1L905 = B1L71Q & !B1L91Q & !B1L02Q & !B1L81Q;


--B1L42Q is ahb_slave:ahb_slave_inst|reg_write~reg0
--operation mode is normal

B1L42Q_lut_out = B1L34 # B1L42Q & (B1L05Q # !B1L44);
B1L42Q = DFFE(B1L42Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--B1L21Q is ahb_slave:ahb_slave_inst|reg_address[6]~reg0
--operation mode is normal

B1L21Q_lut_out = PE1_MASTERHADDR[6] & (B1L04 # B1L21Q & !B1L44) # !PE1_MASTERHADDR[6] & B1L21Q & !B1L44;
B1L21Q = DFFE(B1L21Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--B1L8Q is ahb_slave:ahb_slave_inst|reg_address[2]~reg0
--operation mode is normal

B1L8Q_lut_out = PE1_MASTERHADDR[2] & (B1L04 # B1L8Q & !B1L44) # !PE1_MASTERHADDR[2] & B1L8Q & !B1L44;
B1L8Q = DFFE(B1L8Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L08 is slaveregister:slaveregister_inst|command_0_local[30]~126
--operation mode is normal

X1L08 = X1L905 & B1L42Q & !B1L21Q & !B1L8Q;


--B1L12Q is ahb_slave:ahb_slave_inst|reg_address[18]~reg0
--operation mode is normal

B1L12Q_lut_out = PE1_MASTERHADDR[18] & (B1L04 # B1L12Q & !B1L44) # !PE1_MASTERHADDR[18] & B1L12Q & !B1L44;
B1L12Q = DFFE(B1L12Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L8 is slaveregister:slaveregister_inst|com_ctrl_local[3]~126
--operation mode is normal

X1L8 = B1L32Q & B1L22Q & X1L08 & !B1L12Q;


--B1L11Q is ahb_slave:ahb_slave_inst|reg_address[5]~reg0
--operation mode is normal

B1L11Q_lut_out = PE1_MASTERHADDR[5] & (B1L04 # B1L11Q & !B1L44) # !PE1_MASTERHADDR[5] & B1L11Q & !B1L44;
B1L11Q = DFFE(B1L11Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--B1L01Q is ahb_slave:ahb_slave_inst|reg_address[4]~reg0
--operation mode is normal

B1L01Q_lut_out = PE1_MASTERHADDR[4] & (B1L04 # B1L01Q & !B1L44) # !PE1_MASTERHADDR[4] & B1L01Q & !B1L44;
B1L01Q = DFFE(B1L01Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--B1L9Q is ahb_slave:ahb_slave_inst|reg_address[3]~reg0
--operation mode is normal

B1L9Q_lut_out = PE1_MASTERHADDR[3] & (B1L04 # B1L9Q & !B1L44) # !PE1_MASTERHADDR[3] & B1L9Q & !B1L44;
B1L9Q = DFFE(B1L9Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L6 is slaveregister:slaveregister_inst|com_ctrl_local[3]~32
--operation mode is normal

X1L6 = X1L8 & B1L11Q & B1L01Q & !B1L9Q;


--DE1L9Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|txshclr~reg
--operation mode is normal

DE1L9Q_lut_out = !DE1L2Q & DE1L8Q & (VD1L22Q # !DE1L1);
DE1L9Q = DFFE(DE1L9Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--DE1L11Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|txshld~reg
--operation mode is normal

DE1L11Q_lut_out = DE1L3Q # VD1L22Q & FB02L11 & DE1L5Q;
DE1L11Q = DFFE(DE1L11Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--CD3_dffs[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

CD3_dffs[1]_lut_out = RC32L3 & (CD3_dffs[2] # DE1L11Q) # !RC32L3 & CD3_dffs[2] & !DE1L11Q;
CD3_dffs[1] = DFFE(CD3_dffs[1]_lut_out, GLOBAL(JE1_outclock0), DE1L9Q, , DE1L01Q);


--DE1L01Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|txshen~reg
--operation mode is normal

DE1L01Q_lut_out = DE1L4Q & DE1_txcteq18 # !DE1L21;
DE1L01Q = DFFE(DE1L01Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--MB1L1 is dcom:dcom_inst|tcal_timer:inst1|altr_temp~39
--operation mode is normal

MB1L1 = MB1L3 & FB92_sload_path[4] & FB92_sload_path[2];


--MB1L5 is dcom:dcom_inst|tcal_timer:inst1|altr_temp~248
--operation mode is normal

MB1L5 = FB92_sload_path[4] & FB92_sload_path[5] & !FB92_sload_path[2] & !FB92_sload_path[3];


--CB1_launch_mode[0] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|launch_mode[0]
--operation mode is normal

CB1_launch_mode[0]_lut_out = !AB1L602Q & (CB1_ATWDTrigger_sig # CB1L8 & !AB1L821Q);
CB1_launch_mode[0] = DFFE(CB1_launch_mode[0]_lut_out, !GLOBAL(JE1_outclock1), !V1L4Q, , );


--CB1_discFF is atwd:atwd0|atwd_trigger:inst_atwd_trigger|discFF
--operation mode is normal

CB1_discFF_lut_out = VCC;
CB1_discFF = DFFE(CB1_discFF_lut_out, OneSPE, !H1L1, , );


--CB1_launch_mode[1] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|launch_mode[1]
--operation mode is normal

CB1_launch_mode[1]_lut_out = !AB1L602Q & !CB1L7;
CB1_launch_mode[1] = DFFE(CB1_launch_mode[1]_lut_out, !GLOBAL(JE1_outclock1), !V1L4Q, , );


--AB1L352Q is atwd:atwd0|atwd_control:inst_atwd_control|state~15
--operation mode is normal

AB1L352Q_lut_out = AB1L352Q & (AB1L742Q & !AB1_reduce_nor_45 # !BB1L631Q) # !AB1L352Q & AB1L742Q & !AB1_reduce_nor_45;
AB1L352Q = DFFE(AB1L352Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--AB1L842Q is atwd:atwd0|atwd_control:inst_atwd_control|state~10
--operation mode is normal

AB1L842Q_lut_out = AB1L252Q # AB1L152Q # AB1L842Q & !CB1_ATWDTrigger_sig;
AB1L842Q = DFFE(AB1L842Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--AB1L052Q is atwd:atwd0|atwd_control:inst_atwd_control|state~12
--operation mode is normal

AB1L052Q_lut_out = AB1L452Q & (!AB1_channel[0] # !AB1_channel[1]);
AB1L052Q = DFFE(AB1L052Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--AB1L552Q is atwd:atwd0|atwd_control:inst_atwd_control|state~17
--operation mode is normal

AB1L552Q_lut_out = AB1L552Q & (CB1_TriggerComplete_in_sync # AB1L452Q & AB1L702) # !AB1L552Q & AB1L452Q & AB1L702;
AB1L552Q = DFFE(AB1L552Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--AB1L391 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_147~1
--operation mode is normal

AB1L391 = !AB1L842Q & !AB1L052Q & !AB1L552Q;


--AB1L252Q is atwd:atwd0|atwd_control:inst_atwd_control|state~14
--operation mode is normal

AB1L252Q_lut_out = !AB1L642Q;
AB1L252Q = DFFE(AB1L252Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--AB1L152Q is atwd:atwd0|atwd_control:inst_atwd_control|state~13
--operation mode is normal

AB1L152Q_lut_out = AB1L552Q & !CB1_TriggerComplete_in_sync;
AB1L152Q = DFFE(AB1L152Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--AB1L652Q is atwd:atwd0|atwd_control:inst_atwd_control|state~18
--operation mode is normal

AB1L652Q_lut_out = AB1L942Q # AB1L652Q & AB1_reduce_nor_29;
AB1L652Q = DFFE(AB1L652Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--AB1L752Q is atwd:atwd0|atwd_control:inst_atwd_control|state~19
--operation mode is normal

AB1L752Q_lut_out = CB1_ATWDTrigger_sig & (AB1L842Q # AB1L752Q & !CB1_TriggerComplete_in_sync) # !CB1_ATWDTrigger_sig & AB1L752Q & !CB1_TriggerComplete_in_sync;
AB1L752Q = DFFE(AB1L752Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--AB1L291 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_147~0
--operation mode is normal

AB1L291 = !AB1L252Q & !AB1L152Q & !AB1L652Q & !AB1L752Q;


--AB1L742Q is atwd:atwd0|atwd_control:inst_atwd_control|state~9
--operation mode is normal

AB1L742Q_lut_out = AB1L742Q & (AB1_reduce_nor_45 # AB1L652Q & !AB1_reduce_nor_29) # !AB1L742Q & AB1L652Q & !AB1_reduce_nor_29;
AB1L742Q = DFFE(AB1L742Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--AB1L942Q is atwd:atwd0|atwd_control:inst_atwd_control|state~11
--operation mode is normal

AB1L942Q_lut_out = AB1L052Q # AB1L752Q & CB1_TriggerComplete_in_sync;
AB1L942Q = DFFE(AB1L942Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--AB1L991 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_156~1
--operation mode is normal

AB1L991 = AB1L291 & !AB1L742Q & !AB1L942Q;


--AB1_counterclk_high is atwd:atwd0|atwd_control:inst_atwd_control|counterclk_high
--operation mode is normal

AB1_counterclk_high_lut_out = AB1L352Q # AB1_counterclk_high & (!AB1L291 # !AB1L202);
AB1_counterclk_high = DFFE(AB1_counterclk_high_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_cclk is atwd:atwd0|atwd_control:inst_atwd_control|cclk
--operation mode is normal

AB1_cclk_lut_out = AB1_counterclk_high # !AB1_cclk & !AB1_counterclk_low;
AB1_cclk = DFFE(AB1_cclk_lut_out, GLOBAL(JE2_outclock1), , , !V1L4Q);


--AB1_counterclk_low is atwd:atwd0|atwd_control:inst_atwd_control|counterclk_low
--operation mode is normal

AB1_counterclk_low_lut_out = AB1L112 # AB1_counterclk_low & (!AB1L291 # !AB1L202);
AB1_counterclk_low = DFFE(AB1_counterclk_low_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L461Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~10
--operation mode is normal

BB1L461Q_lut_out = FB1_sload_path[1] & BB1L361Q;
BB1L461Q = DFFE(BB1L461Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB1L561Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~11
--operation mode is normal

BB1L561Q_lut_out = BB1L461Q # BB1L561Q & FB1_sload_path[1];
BB1L561Q = DFFE(BB1L561Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB1L761Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~13
--operation mode is normal

BB1L761Q_lut_out = BB1L661Q;
BB1L761Q = DFFE(BB1L761Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB1L861Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~14
--operation mode is normal

BB1L861Q_lut_out = BB1L761Q;
BB1L861Q = DFFE(BB1L861Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB1L741 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_or_143~0
--operation mode is normal

BB1L741 = !BB1L561Q & !BB1L761Q & !BB1L861Q;


--AB1L491 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_147~2
--operation mode is normal

AB1L491 = AB1L291 & !AB1L942Q;


--AB1L642Q is atwd:atwd0|atwd_control:inst_atwd_control|state~8
--operation mode is normal

AB1L642Q_lut_out = VCC;
AB1L642Q = DFFE(AB1L642Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--AB1L452Q is atwd:atwd0|atwd_control:inst_atwd_control|state~16
--operation mode is normal

AB1L452Q_lut_out = AB1L352Q & BB1L631Q;
AB1L452Q = DFFE(AB1L452Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--AB1L012 is atwd:atwd0|atwd_control:inst_atwd_control|Select_154_rtl_52~25
--operation mode is normal

AB1L012 = AB1L642Q & !AB1L352Q & !AB1L452Q;


--AB1L891 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_156~0
--operation mode is normal

AB1L891 = !AB1L352Q & !AB1L452Q;


--AB1L002 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_156~2
--operation mode is normal

AB1L002 = AB1L891 & AB1L291 & !AB1L742Q & !AB1L942Q;


--AB1_reduce_or_156 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_156
--operation mode is normal

AB1_reduce_or_156 = AB1L552Q # !AB1L002;


--AB1L691 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_150~0
--operation mode is normal

AB1L691 = AB1L891 & !AB1L742Q & !AB1L252Q & !AB1L152Q;


--AB1_reduce_or_150 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_150
--operation mode is normal

AB1_reduce_or_150 = AB1L842Q # AB1L942Q # AB1L752Q # !AB1L691;


--AB1L902 is atwd:atwd0|atwd_control:inst_atwd_control|Select_154_rtl_52~10
--operation mode is normal

AB1L902 = AB1L842Q # AB1L552Q # AB1L742Q # !AB1L291;


--AB1L802 is atwd:atwd0|atwd_control:inst_atwd_control|Select_145_rtl_53~41
--operation mode is normal

AB1L802 = AB1L942Q # AB1L152Q # AB1L652Q # AB1L752Q;


--AB1L402 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_180~0
--operation mode is normal

AB1L402 = AB1L642Q & !AB1L842Q & !AB1L052Q & !AB1L552Q;


--CB2_launch_mode[0] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|launch_mode[0]
--operation mode is normal

CB2_launch_mode[0]_lut_out = !AB2L602Q & (CB2_ATWDTrigger_sig # CB2L8 & !AB2L821Q);
CB2_launch_mode[0] = DFFE(CB2_launch_mode[0]_lut_out, !GLOBAL(JE1_outclock1), !V1L4Q, , );


--CB2_discFF is atwd:atwd1|atwd_trigger:inst_atwd_trigger|discFF
--operation mode is normal

CB2_discFF_lut_out = VCC;
CB2_discFF = DFFE(CB2_discFF_lut_out, OneSPE, !H1L8, , );


--CB2_launch_mode[1] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|launch_mode[1]
--operation mode is normal

CB2_launch_mode[1]_lut_out = !AB2L602Q & !CB2L7;
CB2_launch_mode[1] = DFFE(CB2_launch_mode[1]_lut_out, !GLOBAL(JE1_outclock1), !V1L4Q, , );


--AB2L152Q is atwd:atwd1|atwd_control:inst_atwd_control|state~15
--operation mode is normal

AB2L152Q_lut_out = AB2L152Q & (AB2L642Q & !AB2_reduce_nor_45 # !BB2L631Q) # !AB2L152Q & AB2L642Q & !AB2_reduce_nor_45;
AB2L152Q = DFFE(AB2L152Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--AB2L742Q is atwd:atwd1|atwd_control:inst_atwd_control|state~10
--operation mode is normal

AB2L742Q_lut_out = AB1L252Q # AB2L052Q # AB2L742Q & !CB2_ATWDTrigger_sig;
AB2L742Q = DFFE(AB2L742Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--AB2L942Q is atwd:atwd1|atwd_control:inst_atwd_control|state~12
--operation mode is normal

AB2L942Q_lut_out = AB2L252Q & (!AB2_channel[0] # !AB2_channel[1]);
AB2L942Q = DFFE(AB2L942Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--AB2L352Q is atwd:atwd1|atwd_control:inst_atwd_control|state~17
--operation mode is normal

AB2L352Q_lut_out = AB2L352Q & (CB2_TriggerComplete_in_sync # AB2L252Q & AB2L702) # !AB2L352Q & AB2L252Q & AB2L702;
AB2L352Q = DFFE(AB2L352Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--AB2L391 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_147~1
--operation mode is normal

AB2L391 = !AB2L742Q & !AB2L942Q & !AB2L352Q;


--AB2L052Q is atwd:atwd1|atwd_control:inst_atwd_control|state~13
--operation mode is normal

AB2L052Q_lut_out = AB2L352Q & !CB2_TriggerComplete_in_sync;
AB2L052Q = DFFE(AB2L052Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--AB2L452Q is atwd:atwd1|atwd_control:inst_atwd_control|state~18
--operation mode is normal

AB2L452Q_lut_out = AB2L842Q # AB2L452Q & AB2_reduce_nor_29;
AB2L452Q = DFFE(AB2L452Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--AB2L552Q is atwd:atwd1|atwd_control:inst_atwd_control|state~19
--operation mode is normal

AB2L552Q_lut_out = CB2_ATWDTrigger_sig & (AB2L742Q # AB2L552Q & !CB2_TriggerComplete_in_sync) # !CB2_ATWDTrigger_sig & AB2L552Q & !CB2_TriggerComplete_in_sync;
AB2L552Q = DFFE(AB2L552Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--AB2L291 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_147~0
--operation mode is normal

AB2L291 = !AB1L252Q & !AB2L052Q & !AB2L452Q & !AB2L552Q;


--AB2L642Q is atwd:atwd1|atwd_control:inst_atwd_control|state~9
--operation mode is normal

AB2L642Q_lut_out = AB2L642Q & (AB2_reduce_nor_45 # AB2L452Q & !AB2_reduce_nor_29) # !AB2L642Q & AB2L452Q & !AB2_reduce_nor_29;
AB2L642Q = DFFE(AB2L642Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--AB2L842Q is atwd:atwd1|atwd_control:inst_atwd_control|state~11
--operation mode is normal

AB2L842Q_lut_out = AB2L942Q # AB2L552Q & CB2_TriggerComplete_in_sync;
AB2L842Q = DFFE(AB2L842Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--AB2L991 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_156~1
--operation mode is normal

AB2L991 = AB2L291 & !AB2L642Q & !AB2L842Q;


--AB2_counterclk_high is atwd:atwd1|atwd_control:inst_atwd_control|counterclk_high
--operation mode is normal

AB2_counterclk_high_lut_out = AB2L152Q # AB2_counterclk_high & (!AB2L291 # !AB2L202);
AB2_counterclk_high = DFFE(AB2_counterclk_high_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_cclk is atwd:atwd1|atwd_control:inst_atwd_control|cclk
--operation mode is normal

AB2_cclk_lut_out = AB2_counterclk_high # !AB2_cclk & !AB2_counterclk_low;
AB2_cclk = DFFE(AB2_cclk_lut_out, GLOBAL(JE2_outclock1), , , !V1L4Q);


--AB2_counterclk_low is atwd:atwd1|atwd_control:inst_atwd_control|counterclk_low
--operation mode is normal

AB2_counterclk_low_lut_out = AB2L112 # AB2_counterclk_low & (!AB2L291 # !AB2L202);
AB2_counterclk_low = DFFE(AB2_counterclk_low_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L461Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~10
--operation mode is normal

BB2L461Q_lut_out = FB2_sload_path[1] & BB2L361Q;
BB2L461Q = DFFE(BB2L461Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB2L561Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~11
--operation mode is normal

BB2L561Q_lut_out = BB2L461Q # BB2L561Q & FB2_sload_path[1];
BB2L561Q = DFFE(BB2L561Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB2L761Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~13
--operation mode is normal

BB2L761Q_lut_out = BB2L661Q;
BB2L761Q = DFFE(BB2L761Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB2L861Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~14
--operation mode is normal

BB2L861Q_lut_out = BB2L761Q;
BB2L861Q = DFFE(BB2L861Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB2L741 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_or_143~0
--operation mode is normal

BB2L741 = !BB2L561Q & !BB2L761Q & !BB2L861Q;


--AB2L491 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_147~2
--operation mode is normal

AB2L491 = AB2L291 & !AB2L842Q;


--AB2L252Q is atwd:atwd1|atwd_control:inst_atwd_control|state~16
--operation mode is normal

AB2L252Q_lut_out = AB2L152Q & BB2L631Q;
AB2L252Q = DFFE(AB2L252Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--AB2L012 is atwd:atwd1|atwd_control:inst_atwd_control|Select_154_rtl_61~25
--operation mode is normal

AB2L012 = AB1L642Q & !AB2L152Q & !AB2L252Q;


--AB2L891 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_156~0
--operation mode is normal

AB2L891 = !AB2L152Q & !AB2L252Q;


--AB2L002 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_156~2
--operation mode is normal

AB2L002 = AB2L891 & AB2L291 & !AB2L642Q & !AB2L842Q;


--AB2_reduce_or_156 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_156
--operation mode is normal

AB2_reduce_or_156 = AB2L352Q # !AB2L002;


--AB2L691 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_150~0
--operation mode is normal

AB2L691 = AB2L891 & !AB2L642Q & !AB1L252Q & !AB2L052Q;


--AB2_reduce_or_150 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_150
--operation mode is normal

AB2_reduce_or_150 = AB2L742Q # AB2L842Q # AB2L552Q # !AB2L691;


--AB2L902 is atwd:atwd1|atwd_control:inst_atwd_control|Select_154_rtl_61~10
--operation mode is normal

AB2L902 = AB2L742Q # AB2L352Q # AB2L642Q # !AB2L291;


--AB2L802 is atwd:atwd1|atwd_control:inst_atwd_control|Select_145_rtl_62~41
--operation mode is normal

AB2L802 = AB2L842Q # AB2L052Q # AB2L452Q # AB2L552Q;


--AB2L402 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_180~0
--operation mode is normal

AB2L402 = AB1L642Q & !AB2L742Q & !AB2L942Q & !AB2L352Q;


--P1_MultiSPE1 is hit_counter:inst_hit_counter|MultiSPE1
--operation mode is normal

P1_MultiSPE1_lut_out = P1_MultiSPE0;
P1_MultiSPE1 = DFFE(P1_MultiSPE1_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--P1_OneSPE1 is hit_counter:inst_hit_counter|OneSPE1
--operation mode is normal

P1_OneSPE1_lut_out = P1_OneSPE0;
P1_OneSPE1 = DFFE(P1_OneSPE1_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--M1L3Q is fe_testpulse:inst_fe_testpulse|FE_TEST_PULSE~reg0
--operation mode is normal

M1L3Q_lut_out = VCC;
M1L3Q = DFFE(M1L3Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--M1L5Q is fe_testpulse:inst_fe_testpulse|i~5
--operation mode is normal

M1L5Q_lut_out = !M1_tick_old & !M1L4 & !M1_tick_old1 & !M1_tick_old0;
M1L5Q = DFFE(M1L5Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--L1L02Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[3]~reg0
--operation mode is normal

L1L02Q_lut_out = L1_cntp[3];
L1L02Q = DFFE(L1L02Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--L1L12Q is fe_r2r:inst_fe_r2r|i~46
--operation mode is normal

L1L12Q_lut_out = !X1_command_0_local[30];
L1L12Q = DFFE(L1L12Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--L1L91Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[2]~reg0
--operation mode is normal

L1L91Q_lut_out = L1_cntp[2];
L1L91Q = DFFE(L1L91Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--L1L81Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[1]~reg0
--operation mode is normal

L1L81Q_lut_out = L1_cntp[1];
L1L81Q = DFFE(L1L81Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--L1L71Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[0]~reg0
--operation mode is normal

L1L71Q_lut_out = L1_cntp[0];
L1L71Q = DFFE(L1L71Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--L1L61Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[3]~reg0
--operation mode is normal

L1L61Q_lut_out = L1_cntn[3];
L1L61Q = DFFE(L1L61Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--L1L51Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[2]~reg0
--operation mode is normal

L1L51Q_lut_out = L1_cntn[2];
L1L51Q = DFFE(L1L51Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--L1L41Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[1]~reg0
--operation mode is normal

L1L41Q_lut_out = L1_cntn[1];
L1L41Q = DFFE(L1L41Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--L1L31Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[0]~reg0
--operation mode is normal

L1L31Q_lut_out = L1_cntn[0];
L1L31Q = DFFE(L1L31Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--U1_cnt[6] is r2r:inst_r2r|cnt[6]
--operation mode is normal

U1_cnt[6]_lut_out = X1_command_0_local[28] & (U1L52 & U1_cnt[6] # !U1L52 & !U1L31);
U1_cnt[6] = DFFE(U1_cnt[6]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--U1_cnt[5] is r2r:inst_r2r|cnt[5]
--operation mode is normal

U1_cnt[5]_lut_out = X1_command_0_local[28] & (U1L52 & U1_cnt[5] # !U1L52 & U1L11);
U1_cnt[5] = DFFE(U1_cnt[5]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--U1_cnt[4] is r2r:inst_r2r|cnt[4]
--operation mode is normal

U1_cnt[4]_lut_out = X1_command_0_local[28] & (U1L52 & U1_cnt[4] # !U1L52 & U1L9);
U1_cnt[4] = DFFE(U1_cnt[4]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--U1_cnt[3] is r2r:inst_r2r|cnt[3]
--operation mode is normal

U1_cnt[3]_lut_out = X1_command_0_local[28] & (U1L52 & U1_cnt[3] # !U1L52 & U1L7);
U1_cnt[3] = DFFE(U1_cnt[3]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--U1_cnt[2] is r2r:inst_r2r|cnt[2]
--operation mode is normal

U1_cnt[2]_lut_out = X1_command_0_local[28] & (U1L52 & U1_cnt[2] # !U1L52 & U1L5);
U1_cnt[2] = DFFE(U1_cnt[2]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--U1_cnt[1] is r2r:inst_r2r|cnt[1]
--operation mode is normal

U1_cnt[1]_lut_out = X1_command_0_local[28] & (U1L52 & U1_cnt[1] # !U1L52 & U1L3);
U1_cnt[1] = DFFE(U1_cnt[1]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--U1_cnt[0] is r2r:inst_r2r|cnt[0]
--operation mode is normal

U1_cnt[0]_lut_out = X1_command_0_local[28] & (U1L52 & U1_cnt[0] # !U1L52 & U1L1);
U1_cnt[0] = DFFE(U1_cnt[0]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--W1_tick is single_led:inst_single_led|tick
--operation mode is normal

W1_tick_lut_out = FB73_sload_path[10] $ W1_cnt_old[10];
W1_tick = DFFE(W1_tick_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--W1_cnt_old[10] is single_led:inst_single_led|cnt_old[10]
--operation mode is normal

W1_cnt_old[10]_lut_out = FB73_sload_path[10];
W1_cnt_old[10] = DFFE(W1_cnt_old[10]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--K1L061Q is coinc:inst_coinc|COINCIDENCE_OUT_DOWN~reg0
--operation mode is normal

K1L061Q_lut_out = K1L261 & (K1_last_down_pol $ K1L502Q) # !K1L261 & X1_command_2_local[8];
K1L061Q = DFFE(K1L061Q_lut_out, GLOBAL(JE1_outclock0), , , );


--K1L361Q is coinc:inst_coinc|i~193
--operation mode is normal

K1L361Q_lut_out = K1L261 & !K1L561 & !K1L961 # !K1L261 & K1L861;
K1L361Q = DFFE(K1L361Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1_command_2_local[12] is slaveregister:slaveregister_inst|command_2_local[12]
--operation mode is normal

X1_command_2_local[12]_lut_out = PE1_MASTERHWDATA[12];
X1_command_2_local[12] = DFFE(X1_command_2_local[12]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L241);


--X1_command_2_local[13] is slaveregister:slaveregister_inst|command_2_local[13]
--operation mode is normal

X1_command_2_local[13]_lut_out = PE1_MASTERHWDATA[13];
X1_command_2_local[13] = DFFE(X1_command_2_local[13]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L241);


--K1L161Q is coinc:inst_coinc|COINCIDENCE_OUT_UP~reg0
--operation mode is normal

K1L161Q_lut_out = K1L261 & (K1L502Q $ K1_last_up_pol) # !K1L261 & X1_command_2_local[10];
K1L161Q = DFFE(K1L161Q_lut_out, GLOBAL(JE1_outclock0), , , );


--K1L461Q is coinc:inst_coinc|i~194
--operation mode is normal

K1L461Q_lut_out = K1L261 & K1L561 & K1L402Q # !K1L261 & K1L661;
K1L461Q = DFFE(K1L461Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1_command_2_local[14] is slaveregister:slaveregister_inst|command_2_local[14]
--operation mode is normal

X1_command_2_local[14]_lut_out = PE1_MASTERHWDATA[14];
X1_command_2_local[14] = DFFE(X1_command_2_local[14]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L241);


--X1_command_2_local[15] is slaveregister:slaveregister_inst|command_2_local[15]
--operation mode is normal

X1_command_2_local[15]_lut_out = PE1_MASTERHWDATA[15];
X1_command_2_local[15] = DFFE(X1_command_2_local[15]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L241);


--X1L54 is slaveregister:slaveregister_inst|com_tx_data[7]~83
--operation mode is normal

X1L54 = B1L32Q & B1L22Q & B1L9Q & !B1L12Q;


--X1L241 is slaveregister:slaveregister_inst|command_2_local[24]~32
--operation mode is normal

X1L241 = X1L08 & X1L54 & B1L01Q & !B1L11Q;


--X1_command_2_local[28] is slaveregister:slaveregister_inst|command_2_local[28]
--operation mode is normal

X1_command_2_local[28]_lut_out = PE1_MASTERHWDATA[28];
X1_command_2_local[28] = DFFE(X1_command_2_local[28]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L241);


--X1_command_2_local[31] is slaveregister:slaveregister_inst|command_2_local[31]
--operation mode is normal

X1_command_2_local[31]_lut_out = PE1_MASTERHWDATA[31];
X1_command_2_local[31] = DFFE(X1_command_2_local[31]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L241);


--X1_command_2_local[29] is slaveregister:slaveregister_inst|command_2_local[29]
--operation mode is normal

X1_command_2_local[29]_lut_out = PE1_MASTERHWDATA[29];
X1_command_2_local[29] = DFFE(X1_command_2_local[29]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L241);


--X1_command_2_local[30] is slaveregister:slaveregister_inst|command_2_local[30]
--operation mode is normal

X1_command_2_local[30]_lut_out = PE1_MASTERHWDATA[30];
X1_command_2_local[30] = DFFE(X1_command_2_local[30]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L241);


--JB1L47Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~16
--operation mode is normal

JB1L47Q_lut_out = JB1L73 # JB1L04 & JB1L47Q & !JB1L5;
JB1L47Q = DFFE(JB1L47Q_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--JB1L011 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SYS_RESET~0
--operation mode is normal

JB1L011 = JB1L111Q # JB1L47Q & CD1_dffs[2] & SB1L32;


--JB1_SV11 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV11
--operation mode is normal

JB1_SV11_lut_out = !JB1L07Q & (JB1_SV1 # JB1L61 # !JB1L86Q);
JB1_SV11 = DFFE(JB1_SV11_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--JB1_SV10 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV10
--operation mode is normal

JB1_SV10_lut_out = JB1L411 # SB1L2 & JB1L96Q # !SB1L2 & JB1L17Q;
JB1_SV10 = DFFE(JB1_SV10_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--JB1_SV12 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV12
--operation mode is normal

JB1_SV12_lut_out = !JB1L23 & JB1L76Q & (FB93_sload_path[18] # !JB1L27Q);
JB1_SV12 = DFFE(JB1_SV12_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--JB1L19 is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~74
--operation mode is normal

JB1L19 = SB1L2 & (JB1_SV11 # JB1_SV10 # !JB1_SV12);


--BD1L01Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|shd~reg
--operation mode is normal

BD1L01Q_lut_out = ND1L3Q & BD1L41Q;
BD1L01Q = DFFE(BD1L01Q_lut_out, GLOBAL(JE1_outclock0), !KB1_inst2, , );


--BD1L4Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|ctclr~reg
--operation mode is normal

BD1L4Q_lut_out = !BD1L21Q & SB1L1 & (BD1L4Q # ND1L3Q);
BD1L4Q = DFFE(BD1L4Q_lut_out, GLOBAL(JE1_outclock0), !KB1_inst2, , );


--BD1L11Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|shen~reg
--operation mode is normal

BD1L11Q_lut_out = BD1L41Q & (ND1L3Q # FB21_sload_path[2] & BD1L6);
BD1L11Q = DFFE(BD1L11Q_lut_out, GLOBAL(JE1_outclock0), !KB1_inst2, , );


--JB1L55Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_id~reg
--operation mode is normal

JB1L55Q_lut_out = JB1L47Q & (JB1L81 # JB1L55Q & !VD1L01Q) # !JB1L47Q & JB1L55Q & !VD1L01Q;
JB1L55Q = DFFE(JB1L55Q_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--VD1L55Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~13
--operation mode is normal

VD1L55Q_lut_out = !VD1L45Q & JB1L05Q # !VD1L9;
VD1L55Q = DFFE(VD1L55Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--JB1L05Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_ctrl~reg
--operation mode is normal

JB1L05Q_lut_out = JB1L94 # JB1L44 # !JB1L74 # !JB1L32;
JB1L05Q = DFFE(JB1L05Q_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--VD1L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~55
--operation mode is normal

VD1L1 = JB1L55Q & VD1L55Q & DE1L11Q & JB1L05Q;


--VD1L75Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~15
--operation mode is normal

VD1L75Q_lut_out = DE1L8Q & (VD1L75Q # VD1L6 & !JB1L35Q) # !DE1L8Q & VD1L6 & !JB1L35Q;
VD1L75Q = DFFE(VD1L75Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--DE1L8Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|txidle~reg
--operation mode is normal

DE1L8Q_lut_out = !DE1L2Q & (DE1L8Q # VD1L22Q);
DE1L8Q = DFFE(DE1L8Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--VD1L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~56
--operation mode is normal

VD1L2 = VD1L75Q & !DE1L8Q;


--JB1L35Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_data~reg
--operation mode is normal

JB1L35Q_lut_out = JB1L15 # JB1L25 # VD1L01Q & JB1L55Q;
JB1L35Q = DFFE(JB1L35Q_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--VD1L6 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~3851
--operation mode is normal

VD1L6 = VD1L55Q & DE1L11Q & JB1L05Q & !JB1L55Q;


--JB1L18Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~24
--operation mode is normal

JB1L18Q_lut_out = JB1L2 # JB1L18Q & !VD1L01Q;
JB1L18Q = DFFE(JB1L18Q_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--JB1L33 is dcom:dcom_inst|DC_CTRL:DC_CTRL|DOM_REBOOT~0
--operation mode is normal

JB1L33 = JB1L43Q # VD1L01Q & JB1L18Q;


--BD1L61Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|sreg~18
--operation mode is normal

BD1L61Q_lut_out = BD1L1 # BD1_rxcteq9 & FB31_sload_path[3] & BD1L81Q;
BD1L61Q = DFFE(BD1L61Q_lut_out, GLOBAL(JE1_outclock0), !KB1_inst2, , );


--BD1L6 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|rxcteq5~38
--operation mode is normal

BD1L6 = FB21_sload_path[0] & !FB21_sload_path[3] & !FB21_sload_path[4] & !FB21_sload_path[1];


--ND1L3Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|ONE_DET:hl_dec_stm|one~reg
--operation mode is normal

ND1L3Q_lut_out = WB1L31Q & !ND1L4Q;
ND1L3Q = DFFE(ND1L3Q_lut_out, GLOBAL(JE1_outclock0), !KB1_inst2, , );


--BD1L2 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|altr_temp~335
--operation mode is normal

BD1L2 = FB21_sload_path[2] & BD1L6 & !ND1L3Q;


--XC1L2 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|Par_74180:inst|54~25
--operation mode is normal

XC1L2 = CD1_dffs[2] $ CD1_dffs[3] $ CD1_dffs[5] $ CD1_dffs[4];


--CD1_dffs[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

CD1_dffs[6]_lut_out = CD1_dffs[7];
CD1_dffs[6] = DFFE(CD1_dffs[6]_lut_out, GLOBAL(JE1_outclock0), BD1L4Q, , BD1L11Q);


--CD1_dffs[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

CD1_dffs[1]_lut_out = CD1_dffs[2];
CD1_dffs[1] = DFFE(CD1_dffs[1]_lut_out, GLOBAL(JE1_outclock0), BD1L4Q, , BD1L11Q);


--XC1_54 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|Par_74180:inst|54
--operation mode is normal

XC1_54 = XC1L2 $ CD1_dffs[0] $ CD1_dffs[6] $ CD1_dffs[1];


--KB1_inst2 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|inst2
--operation mode is normal

KB1_inst2_lut_out = V1L4Q # X1_com_ctrl_local[4];
KB1_inst2 = DFFE(KB1_inst2_lut_out, GLOBAL(JE1_outclock0), , , );


--JB1L77Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~20
--operation mode is normal

JB1L77Q_lut_out = JB1L7 # JB1L47Q & JB1L5;
JB1L77Q = DFFE(JB1L77Q_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--SB1L6 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|eof_rcvd~42
--operation mode is normal

SB1L6 = JB1L31 & !CD1_dffs[5];


--SB1L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|eof_rcvd~22
--operation mode is normal

SB1L5 = SB1L6 & CD1_dffs[3] & !CD1_dffs[2] & !CD1_dffs[4];


--SB1L01Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|msg_err~reg
--operation mode is normal

SB1L01Q_lut_out = SB1L31Q & (BD1L31Q # BD1L3Q & !SB1L5);
SB1L01Q = DFFE(SB1L01Q_lut_out, GLOBAL(JE1_outclock0), !KB1_inst5, , );


--JB1L7 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~1994
--operation mode is normal

JB1L7 = JB1L77Q & !SB1L5 & !SB1L01Q;


--JB1L48Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~28
--operation mode is normal

JB1L48Q_lut_out = JB1L06 # JB1L48Q & !VD1L01Q;
JB1L48Q = DFFE(JB1L48Q_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--JB1L58Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~29
--operation mode is normal

JB1L58Q_lut_out = JB1L58Q & (JB1L16 & !FB5_pre_out[9] # !VD1L01Q) # !JB1L58Q & JB1L16 & !FB5_pre_out[9];
JB1L58Q = DFFE(JB1L58Q_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--JB1L08Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~23
--operation mode is normal

JB1L08Q_lut_out = JB1L1 # JB1L08Q & !VD1L01Q;
JB1L08Q = DFFE(JB1L08Q_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--JB1L38Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~27
--operation mode is normal

JB1L38Q_lut_out = JB1L4 # JB1L38Q & !VD1L01Q;
JB1L38Q = DFFE(JB1L38Q_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--JB1L62 is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd2~46
--operation mode is normal

JB1L62 = !JB1L08Q & !JB1L38Q;


--JB1L09Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~34
--operation mode is normal

JB1L09Q_lut_out = VD1L85Q & (JB1L98Q # JB1L09Q & !VD1L01Q) # !VD1L85Q & JB1L09Q & !VD1L01Q;
JB1L09Q = DFFE(JB1L09Q_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--JB1L28Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~25
--operation mode is normal

JB1L28Q_lut_out = VD1L85Q & (JB1L97Q # JB1L28Q & !VD1L01Q) # !VD1L85Q & JB1L28Q & !VD1L01Q;
JB1L28Q = DFFE(JB1L28Q_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--JB1L68Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~30
--operation mode is normal

JB1L68Q_lut_out = JB1L77Q & (SB1L01Q # JB1L68Q & !VD1L01Q) # !JB1L77Q & JB1L68Q & !VD1L01Q;
JB1L68Q = DFFE(JB1L68Q_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--JB1L83 is dcom:dcom_inst|DC_CTRL:DC_CTRL|rec_ctrl~256
--operation mode is normal

JB1L83 = JB1L62 & !JB1L09Q & !JB1L28Q & !JB1L68Q;


--JB1L73 is dcom:dcom_inst|DC_CTRL:DC_CTRL|rec_ctrl~33
--operation mode is normal

JB1L73 = VD1L01Q & (JB1L48Q # JB1L58Q # !JB1L83);


--JB1L37Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~15
--operation mode is normal

JB1L37Q_lut_out = JB1L37Q # !JB1_SV10 & JB1_SV11 & JB1_SV12;
JB1L37Q = DFFE(JB1L37Q_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--JB1L11 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~2389
--operation mode is normal

JB1L11 = !JB1L37Q & (JB1_SV10 # !JB1_SV12 # !JB1_SV11);


--SB1L4 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|drreq_rcvd~22
--operation mode is normal

SB1L4 = CD1_dffs[2] & SB1L6 & CD1_dffs[4] & !CD1_dffs[3];


--JB1L57Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~18
--operation mode is normal

JB1L57Q_lut_out = SB1L4 & MB1L21Q & JB1L78Q # !SB1L4 & (JB1L57Q # MB1L21Q & JB1L78Q);
JB1L57Q = DFFE(JB1L57Q_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--MB1L21Q is dcom:dcom_inst|tcal_timer:inst1|pulse_sent~reg
--operation mode is normal

MB1L21Q_lut_out = MB1L6 & MB1L01 & MB1L11 & !FB92_sload_path[4];
MB1L21Q = DFFE(MB1L21Q_lut_out, GLOBAL(JE1_outclock0), , , );


--JB1L78Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~31
--operation mode is normal

JB1L78Q_lut_out = MB1L9Q & (JB1L67Q # JB1L78Q & !MB1L21Q) # !MB1L9Q & JB1L78Q & !MB1L21Q;
JB1L78Q = DFFE(JB1L78Q_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--JB1L53 is dcom:dcom_inst|DC_CTRL:DC_CTRL|DRREQ_WT~46
--operation mode is normal

JB1L53 = SB1L4 & (!JB1L78Q # !MB1L21Q) # !SB1L4 & !JB1L57Q & (!JB1L78Q # !MB1L21Q);


--JB1L93 is dcom:dcom_inst|DC_CTRL:DC_CTRL|rec_ctrl~327
--operation mode is normal

JB1L93 = JB1L7 # JB1L73 # JB1L11 # !JB1L53;


--SB1L22 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sysres_rcvd~42
--operation mode is normal

SB1L22 = JB1L31 & CD1_dffs[5] & CD1_dffs[4];


--SB1L42 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|tcal_rcvd~25
--operation mode is normal

SB1L42 = SB1L22 & CD1_dffs[3] & !CD1_dffs[2];


--JB1L5 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~1971
--operation mode is normal

JB1L5 = CD1_dffs[2] & SB1L6 & !CD1_dffs[3] & !CD1_dffs[4];


--B1L05Q is ahb_slave:ahb_slave_inst|slave_state~12
--operation mode is normal

B1L05Q_lut_out = !PE1_MASTERHWRITE & (B1L13 # B1_reduce_nor_10 & B1L23);
B1L05Q = DFFE(B1L05Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--B1L94Q is ahb_slave:ahb_slave_inst|slave_state~11
--operation mode is normal

B1L94Q_lut_out = !B1L2 & !B1L64Q & (PE1_MASTERHTRANS[0] # PE1_MASTERHTRANS[1]);
B1L94Q = DFFE(B1L94Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--B1L84Q is ahb_slave:ahb_slave_inst|slave_state~10
--operation mode is normal

B1L84Q_lut_out = B1L05Q # B1L92 # PE1_MASTERHWRITE & B1L13;
B1L84Q = DFFE(B1L84Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--B1L33 is ahb_slave:ahb_slave_inst|Select_545~74
--operation mode is normal

B1L33 = B1L84Q & (PE1_MASTERHWRITE # !PE1_MASTERHTRANS[1]);


--B1L53 is ahb_slave:ahb_slave_inst|Select_545~350
--operation mode is normal

B1L53 = B1L05Q # B1L94Q # B1L33;


--B1L74Q is ahb_slave:ahb_slave_inst|slave_state~9
--operation mode is normal

B1L74Q_lut_out = B1L82 & PE1_MASTERHTRANS[1] & !PE1_MASTERHTRANS[0];
B1L74Q = DFFE(B1L74Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--B1L03 is ahb_slave:ahb_slave_inst|Select_539_rtl_43_rtl_339~151
--operation mode is normal

B1L03 = PE1_MASTERHBURST[0] & !PE1_MASTERHBURST[1] & !PE1_MASTERHBURST[2];


--B1L63 is ahb_slave:ahb_slave_inst|Select_545~361
--operation mode is normal

B1L63 = B1L53 # B1L74Q & (PE1_MASTERHWRITE # !B1L3);


--B1L2 is ahb_slave:ahb_slave_inst|i~1044
--operation mode is normal

B1L2 = PE1_MASTERHSIZE[1] & !PE1_MASTERHBURST[1] & !PE1_MASTERHBURST[2] & !PE1_MASTERHSIZE[0];


--B1_reduce_nor_10 is ahb_slave:ahb_slave_inst|reduce_nor_10
--operation mode is normal

B1_reduce_nor_10 = PE1_MASTERHTRANS[1] & !PE1_MASTERHTRANS[0];


--B1L43 is ahb_slave:ahb_slave_inst|Select_545~220
--operation mode is normal

B1L43 = B1L2 & (B1_reduce_nor_10 & PE1_MASTERHWRITE # !B1_reduce_nor_10 & !B1L4Q);


--B1_reduce_nor_4 is ahb_slave:ahb_slave_inst|reduce_nor_4
--operation mode is normal

B1_reduce_nor_4 = PE1_MASTERHTRANS[0] # PE1_MASTERHTRANS[1];


--B1L64Q is ahb_slave:ahb_slave_inst|slave_state~8
--operation mode is normal

B1L64Q_lut_out = !B1L94Q & !B1L52 & (B1_reduce_nor_10 # !B1L62);
B1L64Q = DFFE(B1L64Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1L401Q is master_data_source:inst_master_data_source|wdata[0]~reg0
--operation mode is normal

R1L401Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L1 # !PE1_SLAVEHREADYO & R1_data[0]);
R1L401Q = DFFE(R1L401Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L501Q is master_data_source:inst_master_data_source|wdata[1]~reg0
--operation mode is normal

R1L501Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L3 # !PE1_SLAVEHREADYO & R1_data[1]);
R1L501Q = DFFE(R1L501Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L601Q is master_data_source:inst_master_data_source|wdata[2]~reg0
--operation mode is normal

R1L601Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L5 # !PE1_SLAVEHREADYO & R1_data[2]);
R1L601Q = DFFE(R1L601Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L701Q is master_data_source:inst_master_data_source|wdata[3]~reg0
--operation mode is normal

R1L701Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L7 # !PE1_SLAVEHREADYO & R1_data[3]);
R1L701Q = DFFE(R1L701Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L801Q is master_data_source:inst_master_data_source|wdata[4]~reg0
--operation mode is normal

R1L801Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L9 # !PE1_SLAVEHREADYO & R1_data[4]);
R1L801Q = DFFE(R1L801Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L901Q is master_data_source:inst_master_data_source|wdata[5]~reg0
--operation mode is normal

R1L901Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L11 # !PE1_SLAVEHREADYO & R1_data[5]);
R1L901Q = DFFE(R1L901Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L011Q is master_data_source:inst_master_data_source|wdata[6]~reg0
--operation mode is normal

R1L011Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L31 # !PE1_SLAVEHREADYO & R1_data[6]);
R1L011Q = DFFE(R1L011Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L111Q is master_data_source:inst_master_data_source|wdata[7]~reg0
--operation mode is normal

R1L111Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L51 # !PE1_SLAVEHREADYO & R1_data[7]);
R1L111Q = DFFE(R1L111Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L211Q is master_data_source:inst_master_data_source|wdata[8]~reg0
--operation mode is normal

R1L211Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L71 # !PE1_SLAVEHREADYO & R1_data[8]);
R1L211Q = DFFE(R1L211Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L311Q is master_data_source:inst_master_data_source|wdata[9]~reg0
--operation mode is normal

R1L311Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L91 # !PE1_SLAVEHREADYO & R1_data[9]);
R1L311Q = DFFE(R1L311Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L411Q is master_data_source:inst_master_data_source|wdata[10]~reg0
--operation mode is normal

R1L411Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L12 # !PE1_SLAVEHREADYO & R1_data[10]);
R1L411Q = DFFE(R1L411Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L511Q is master_data_source:inst_master_data_source|wdata[11]~reg0
--operation mode is normal

R1L511Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L32 # !PE1_SLAVEHREADYO & R1_data[11]);
R1L511Q = DFFE(R1L511Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L611Q is master_data_source:inst_master_data_source|wdata[12]~reg0
--operation mode is normal

R1L611Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L52 # !PE1_SLAVEHREADYO & R1_data[12]);
R1L611Q = DFFE(R1L611Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L711Q is master_data_source:inst_master_data_source|wdata[13]~reg0
--operation mode is normal

R1L711Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L72 # !PE1_SLAVEHREADYO & R1_data[13]);
R1L711Q = DFFE(R1L711Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L811Q is master_data_source:inst_master_data_source|wdata[14]~reg0
--operation mode is normal

R1L811Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L92 # !PE1_SLAVEHREADYO & R1_data[14]);
R1L811Q = DFFE(R1L811Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L911Q is master_data_source:inst_master_data_source|wdata[15]~reg0
--operation mode is normal

R1L911Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L13 # !PE1_SLAVEHREADYO & R1_data[15]);
R1L911Q = DFFE(R1L911Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L021Q is master_data_source:inst_master_data_source|wdata[16]~reg0
--operation mode is normal

R1L021Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L33 # !PE1_SLAVEHREADYO & R1_data[16]);
R1L021Q = DFFE(R1L021Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L121Q is master_data_source:inst_master_data_source|wdata[17]~reg0
--operation mode is normal

R1L121Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L53 # !PE1_SLAVEHREADYO & R1_data[17]);
R1L121Q = DFFE(R1L121Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L221Q is master_data_source:inst_master_data_source|wdata[18]~reg0
--operation mode is normal

R1L221Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L73 # !PE1_SLAVEHREADYO & R1_data[18]);
R1L221Q = DFFE(R1L221Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L321Q is master_data_source:inst_master_data_source|wdata[19]~reg0
--operation mode is normal

R1L321Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L93 # !PE1_SLAVEHREADYO & R1_data[19]);
R1L321Q = DFFE(R1L321Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L421Q is master_data_source:inst_master_data_source|wdata[20]~reg0
--operation mode is normal

R1L421Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L14 # !PE1_SLAVEHREADYO & R1_data[20]);
R1L421Q = DFFE(R1L421Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L521Q is master_data_source:inst_master_data_source|wdata[21]~reg0
--operation mode is normal

R1L521Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L34 # !PE1_SLAVEHREADYO & R1_data[21]);
R1L521Q = DFFE(R1L521Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L621Q is master_data_source:inst_master_data_source|wdata[22]~reg0
--operation mode is normal

R1L621Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L54 # !PE1_SLAVEHREADYO & R1_data[22]);
R1L621Q = DFFE(R1L621Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L721Q is master_data_source:inst_master_data_source|wdata[23]~reg0
--operation mode is normal

R1L721Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L74 # !PE1_SLAVEHREADYO & R1_data[23]);
R1L721Q = DFFE(R1L721Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L821Q is master_data_source:inst_master_data_source|wdata[24]~reg0
--operation mode is normal

R1L821Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L94 # !PE1_SLAVEHREADYO & R1_data[24]);
R1L821Q = DFFE(R1L821Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L921Q is master_data_source:inst_master_data_source|wdata[25]~reg0
--operation mode is normal

R1L921Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L15 # !PE1_SLAVEHREADYO & R1_data[25]);
R1L921Q = DFFE(R1L921Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L031Q is master_data_source:inst_master_data_source|wdata[26]~reg0
--operation mode is normal

R1L031Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L35 # !PE1_SLAVEHREADYO & R1_data[26]);
R1L031Q = DFFE(R1L031Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L131Q is master_data_source:inst_master_data_source|wdata[27]~reg0
--operation mode is normal

R1L131Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L55 # !PE1_SLAVEHREADYO & R1_data[27]);
R1L131Q = DFFE(R1L131Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L231Q is master_data_source:inst_master_data_source|wdata[28]~reg0
--operation mode is normal

R1L231Q_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L75 # !PE1_SLAVEHREADYO & R1_data[28]);
R1L231Q = DFFE(R1L231Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L331Q is master_data_source:inst_master_data_source|wdata[29]~reg0
--operation mode is normal

R1L331Q_lut_out = R1L95 & PE1_SLAVEHREADYO & !R1L79;
R1L331Q = DFFE(R1L331Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L431Q is master_data_source:inst_master_data_source|wdata[30]~reg0
--operation mode is normal

R1L431Q_lut_out = PE1_SLAVEHREADYO & R1L16 & !R1L79;
R1L431Q = DFFE(R1L431Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L531Q is master_data_source:inst_master_data_source|wdata[31]~reg0
--operation mode is normal

R1L531Q_lut_out = PE1_SLAVEHREADYO & R1L36 & !R1L79;
R1L531Q = DFFE(R1L531Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--HB6_q[0] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]
HB6_q[0]_data_in = N1L1;
HB6_q[0]_write_enable = A1L522;
HB6_q[0]_clock_0 = GLOBAL(JE1_outclock1);
HB6_q[0]_clock_1 = GLOBAL(JE1_outclock1);
HB6_q[0]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
HB6_q[0]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB6_q[0] = MEMORY_SEGMENT(HB6_q[0]_data_in, HB6_q[0]_write_enable, HB6_q[0]_clock_0, HB6_q[0]_clock_1, , , , , VCC, HB6_q[0]_write_address, HB6_q[0]_read_address);


--HB1_q[0] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]
HB1_q[0]_data_in = C1L1;
HB1_q[0]_write_enable = A1L622;
HB1_q[0]_clock_0 = GLOBAL(JE1_outclock1);
HB1_q[0]_clock_1 = GLOBAL(JE1_outclock1);
HB1_q[0]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
HB1_q[0]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB1_q[0] = MEMORY_SEGMENT(HB1_q[0]_data_in, HB1_q[0]_write_enable, HB1_q[0]_clock_0, HB1_q[0]_clock_1, , , , , VCC, HB1_q[0]_write_address, HB1_q[0]_read_address);


--Q1L17Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[0]~reg0
--operation mode is normal

Q1L17Q_lut_out = FB53_sload_path[0];
Q1L17Q = DFFE(Q1L17Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--P1L17Q is hit_counter:inst_hit_counter|multiSPEcnt[0]~reg0
--operation mode is normal

P1L17Q_lut_out = FB33_sload_path[0];
P1L17Q = DFFE(P1L17Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--CB1L3Q is atwd:atwd0|atwd_trigger:inst_atwd_trigger|done~reg0
--operation mode is normal

CB1L3Q_lut_out = !AB1L821Q & (X1_command_0_local[0] # !H1L1 & !CB1_enable_disc_sig);
CB1L3Q = DFFE(CB1L3Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--X1L174 is slaveregister:slaveregister_inst|Mux_326_rtl_404_rtl_619~0
--operation mode is normal

X1L174 = B1L01Q & (B1L11Q # P1L17Q) # !B1L01Q & !B1L11Q & CB1L3Q;


--X1L274 is slaveregister:slaveregister_inst|Mux_326_rtl_404_rtl_619~1
--operation mode is normal

X1L274 = X1L174 & (!WC5L2 # !B1L11Q) # !X1L174 & Q1L17Q & B1L11Q;


--X1_command_2_local[0] is slaveregister:slaveregister_inst|command_2_local[0]
--operation mode is normal

X1_command_2_local[0]_lut_out = PE1_MASTERHWDATA[0];
X1_command_2_local[0] = DFFE(X1_command_2_local[0]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L241);


--X1_command_1_local[0] is slaveregister:slaveregister_inst|command_1_local[0]
--operation mode is normal

X1_command_1_local[0]_lut_out = PE1_MASTERHWDATA[0];
X1_command_1_local[0] = DFFE(X1_command_1_local[0]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L48);


--X1L374 is slaveregister:slaveregister_inst|Mux_326_rtl_404_rtl_620~4
--operation mode is normal

X1L374 = X1_command_2_local[0] & (X1_command_1_local[0] # B1L01Q) # !X1_command_2_local[0] & X1_command_1_local[0] & !B1L01Q;


--X1_command_3_local[0] is slaveregister:slaveregister_inst|command_3_local[0]
--operation mode is normal

X1_command_3_local[0]_lut_out = PE1_MASTERHWDATA[0];
X1_command_3_local[0] = DFFE(X1_command_3_local[0]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L251);


--X1L474 is slaveregister:slaveregister_inst|Mux_326_rtl_404_rtl_620~9
--operation mode is normal

X1L474 = B1L11Q & X1_command_3_local[0] & !B1L01Q # !B1L11Q & X1L374;


--Q1L19Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[0]~reg0
--operation mode is normal

Q1L19Q_lut_out = FB63_sload_path[0];
Q1L19Q = DFFE(Q1L19Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--P1L29Q is hit_counter:inst_hit_counter|oneSPEcnt[0]~reg0
--operation mode is normal

P1L29Q_lut_out = FB43_sload_path[0];
P1L29Q = DFFE(P1L29Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--X1_command_0_local[0] is slaveregister:slaveregister_inst|command_0_local[0]
--operation mode is normal

X1_command_0_local[0]_lut_out = PE1_MASTERHWDATA[0];
X1_command_0_local[0] = DFFE(X1_command_0_local[0]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L97);


--X1L964 is slaveregister:slaveregister_inst|Mux_326_rtl_404_rtl_618~0
--operation mode is normal

X1L964 = B1L01Q & (B1L11Q # P1L29Q) # !B1L01Q & !B1L11Q & X1_command_0_local[0];


--X1_com_ctrl_local[0] is slaveregister:slaveregister_inst|com_ctrl_local[0]
--operation mode is normal

X1_com_ctrl_local[0]_lut_out = PE1_MASTERHWDATA[0];
X1_com_ctrl_local[0] = DFFE(X1_com_ctrl_local[0]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L6);


--X1L074 is slaveregister:slaveregister_inst|Mux_326_rtl_404_rtl_618~1
--operation mode is normal

X1L074 = X1L964 & (X1_com_ctrl_local[0] # !B1L11Q) # !X1L964 & Q1L19Q & B1L11Q;


--X1L764 is slaveregister:slaveregister_inst|Mux_326_rtl_404_rtl_617~0
--operation mode is normal

X1L764 = B1L9Q & (B1L8Q # X1L474) # !B1L9Q & !B1L8Q & X1L074;


--HB3_q[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|q[0]
HB3_q[0]_data_in = CD1_dffs[0];
HB3_q[0]_write_enable = KB1_inst13;
HB3_q[0]_clock_0 = GLOBAL(JE1_outclock0);
HB3_q[0]_clock_1 = GLOBAL(JE1_outclock0);
HB3_q[0]_clear_0 = SB1L2;
HB3_q[0]_clock_enable_1 = X1L245Q;
HB3_q[0]_write_address = WR_ADDR(FB7_sload_path[0], FB7_sload_path[1], FB7_sload_path[2], FB7_sload_path[3], FB7_sload_path[4], FB7_sload_path[5], FB7_sload_path[6], FB7_sload_path[7], FB7_sload_path[8], FB7_sload_path[9]);
HB3_q[0]_read_address = RD_ADDR(HB3L4, FB6_sload_path[0], FB6_sload_path[1], FB6_sload_path[2], FB6_sload_path[3], FB6_sload_path[4], FB6_sload_path[5], FB6_sload_path[6], FB6_sload_path[7], FB6_sload_path[8]);
HB3_q[0] = MEMORY_SEGMENT(HB3_q[0]_data_in, HB3_q[0]_write_enable, HB3_q[0]_clock_0, HB3_q[0]_clock_1, HB3_q[0]_clear_0, , , HB3_q[0]_clock_enable_1, VCC, HB3_q[0]_write_address, HB3_q[0]_read_address);


--A1L462 is rtl~1127
--operation mode is normal

A1L462 = HB3_q[0] & B1L11Q & B1L01Q;


--X1L864 is slaveregister:slaveregister_inst|Mux_326_rtl_404_rtl_617~1
--operation mode is normal

X1L864 = X1L764 & (A1L462 # !B1L8Q) # !X1L764 & X1L274 & B1L8Q;


--J1L1Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[0]~reg0
--operation mode is normal

J1L1Q_lut_out = FB93_sload_path[0];
J1L1Q = DFFE(J1L1Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L574 is slaveregister:slaveregister_inst|Mux_326_rtl_405_rtl_623_rtl_827~0
--operation mode is normal

X1L574 = B1L9Q & (B1L8Q # J1L1Q) # !B1L9Q & !B1L8Q & FB93_sload_path[0];


--J1L33Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[32]~reg0
--operation mode is normal

J1L33Q_lut_out = FB93_sload_path[32];
J1L33Q = DFFE(J1L33Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L674 is slaveregister:slaveregister_inst|Mux_326_rtl_405_rtl_623_rtl_827~1
--operation mode is normal

X1L674 = X1L574 & (J1L33Q # !B1L8Q) # !X1L574 & FB93_sload_path[32] & B1L8Q;


--J1L28Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[32]~reg0
--operation mode is normal

J1L28Q_lut_out = FB93_sload_path[32];
J1L28Q = DFFE(J1L28Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--J1L05Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[0]~reg0
--operation mode is normal

J1L05Q_lut_out = FB93_sload_path[0];
J1L05Q = DFFE(J1L05Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L903 is rtl~1603
--operation mode is normal

A1L903 = J1L28Q & (J1L05Q # B1L8Q) # !J1L28Q & J1L05Q & !B1L8Q;


--A1L013 is rtl~1608
--operation mode is normal

A1L013 = B1L01Q & A1L903 & !B1L9Q # !B1L01Q & X1L674;


--A1L272 is rtl~1275
--operation mode is normal

A1L272 = B1L21Q & A1L013 & !B1L11Q # !B1L21Q & X1L864;


--ME1_q[0] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[0]
ME1_q[0]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[0]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[0] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[0]_write_address, ME1_q[0]_read_address);


--X1L705 is slaveregister:slaveregister_inst|Mux_594_rtl_453_rtl_746~0
--operation mode is normal

X1L705 = B1L71Q & (B1L91Q # A1L272) # !B1L71Q & !B1L91Q & ME1_q[0];


--HB2_q[0] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]
HB2_q[0]_data_in = C2L1;
HB2_q[0]_write_enable = A1L722;
HB2_q[0]_clock_0 = GLOBAL(JE1_outclock1);
HB2_q[0]_clock_1 = GLOBAL(JE1_outclock1);
HB2_q[0]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
HB2_q[0]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB2_q[0] = MEMORY_SEGMENT(HB2_q[0]_data_in, HB2_q[0]_write_enable, HB2_q[0]_clock_0, HB2_q[0]_clock_1, , , , , VCC, HB2_q[0]_write_address, HB2_q[0]_read_address);


--X1L805 is slaveregister:slaveregister_inst|Mux_594_rtl_453_rtl_746~1
--operation mode is normal

X1L805 = X1L705 & (HB2_q[0] # !B1L91Q) # !X1L705 & HB1_q[0] & B1L91Q;


--X1L452 is slaveregister:slaveregister_inst|i~2965
--operation mode is normal

X1L452 = !B1L81Q & (B1L22Q # B1L12Q);


--X1L552 is slaveregister:slaveregister_inst|i~2973
--operation mode is normal

X1L552 = B1L71Q & B1L81Q & !B1L91Q;


--A1L143 is rtl~7450
--operation mode is normal

A1L143 = X1L552 & (B1L22Q # B1L12Q);


--A1L443 is rtl~7501
--operation mode is normal

A1L443 = HB6_q[0] & (A1L143 # X1L805 & X1L452) # !HB6_q[0] & X1L805 & X1L452;


--P1L27Q is hit_counter:inst_hit_counter|multiSPEcnt[1]~reg0
--operation mode is normal

P1L27Q_lut_out = FB33_sload_path[1];
P1L27Q = DFFE(P1L27Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--CC1_b_non_empty is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|b_non_empty
--operation mode is normal

CC1_b_non_empty_lut_out = KB1_inst13 # CC1_b_full # CC1_b_non_empty & !CC1L01;
CC1_b_non_empty = DFFE(CC1_b_non_empty_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--X1L164 is slaveregister:slaveregister_inst|Mux_325_rtl_407_rtl_627~4
--operation mode is normal

X1L164 = P1L27Q & (!CC1_b_non_empty # !B1L11Q) # !P1L27Q & B1L11Q & !CC1_b_non_empty;


--Q1L27Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[1]~reg0
--operation mode is normal

Q1L27Q_lut_out = FB53_sload_path[1];
Q1L27Q = DFFE(Q1L27Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--X1L264 is slaveregister:slaveregister_inst|Mux_325_rtl_407_rtl_627~9
--operation mode is normal

X1L264 = B1L01Q & X1L164 # !B1L01Q & B1L11Q & Q1L27Q;


--X1_command_2_local[1] is slaveregister:slaveregister_inst|command_2_local[1]
--operation mode is normal

X1_command_2_local[1]_lut_out = PE1_MASTERHWDATA[1];
X1_command_2_local[1] = DFFE(X1_command_2_local[1]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L241);


--X1_command_1_local[1] is slaveregister:slaveregister_inst|command_1_local[1]
--operation mode is normal

X1_command_1_local[1]_lut_out = PE1_MASTERHWDATA[1];
X1_command_1_local[1] = DFFE(X1_command_1_local[1]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L48);


--X1L364 is slaveregister:slaveregister_inst|Mux_325_rtl_407_rtl_628~4
--operation mode is normal

X1L364 = X1_command_2_local[1] & (X1_command_1_local[1] # B1L01Q) # !X1_command_2_local[1] & X1_command_1_local[1] & !B1L01Q;


--X1_command_3_local[1] is slaveregister:slaveregister_inst|command_3_local[1]
--operation mode is normal

X1_command_3_local[1]_lut_out = PE1_MASTERHWDATA[1];
X1_command_3_local[1] = DFFE(X1_command_3_local[1]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L251);


--X1L464 is slaveregister:slaveregister_inst|Mux_325_rtl_407_rtl_628~9
--operation mode is normal

X1L464 = B1L11Q & X1_command_3_local[1] & !B1L01Q # !B1L11Q & X1L364;


--Q1L39Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[1]~reg0
--operation mode is normal

Q1L39Q_lut_out = FB63_sload_path[1];
Q1L39Q = DFFE(Q1L39Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--P1L39Q is hit_counter:inst_hit_counter|oneSPEcnt[1]~reg0
--operation mode is normal

P1L39Q_lut_out = FB43_sload_path[1];
P1L39Q = DFFE(P1L39Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--X1_command_0_local[1] is slaveregister:slaveregister_inst|command_0_local[1]
--operation mode is normal

X1_command_0_local[1]_lut_out = PE1_MASTERHWDATA[1];
X1_command_0_local[1] = DFFE(X1_command_0_local[1]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L97);


--X1L954 is slaveregister:slaveregister_inst|Mux_325_rtl_407_rtl_626~0
--operation mode is normal

X1L954 = B1L01Q & (B1L11Q # P1L39Q) # !B1L01Q & !B1L11Q & X1_command_0_local[1];


--X1_com_ctrl_local[1] is slaveregister:slaveregister_inst|com_ctrl_local[1]
--operation mode is normal

X1_com_ctrl_local[1]_lut_out = PE1_MASTERHWDATA[1];
X1_com_ctrl_local[1] = DFFE(X1_com_ctrl_local[1]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L6);


--X1L064 is slaveregister:slaveregister_inst|Mux_325_rtl_407_rtl_626~1
--operation mode is normal

X1L064 = X1L954 & (X1_com_ctrl_local[1] # !B1L11Q) # !X1L954 & Q1L39Q & B1L11Q;


--X1L754 is slaveregister:slaveregister_inst|Mux_325_rtl_407_rtl_625~0
--operation mode is normal

X1L754 = B1L9Q & (B1L8Q # X1L464) # !B1L9Q & !B1L8Q & X1L064;


--HB3_q[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|q[1]
HB3_q[1]_data_in = CD1_dffs[1];
HB3_q[1]_write_enable = KB1_inst13;
HB3_q[1]_clock_0 = GLOBAL(JE1_outclock0);
HB3_q[1]_clock_1 = GLOBAL(JE1_outclock0);
HB3_q[1]_clear_0 = SB1L2;
HB3_q[1]_clock_enable_1 = X1L245Q;
HB3_q[1]_write_address = WR_ADDR(FB7_sload_path[0], FB7_sload_path[1], FB7_sload_path[2], FB7_sload_path[3], FB7_sload_path[4], FB7_sload_path[5], FB7_sload_path[6], FB7_sload_path[7], FB7_sload_path[8], FB7_sload_path[9]);
HB3_q[1]_read_address = RD_ADDR(HB3L4, FB6_sload_path[0], FB6_sload_path[1], FB6_sload_path[2], FB6_sload_path[3], FB6_sload_path[4], FB6_sload_path[5], FB6_sload_path[6], FB6_sload_path[7], FB6_sload_path[8]);
HB3_q[1] = MEMORY_SEGMENT(HB3_q[1]_data_in, HB3_q[1]_write_enable, HB3_q[1]_clock_0, HB3_q[1]_clock_1, HB3_q[1]_clear_0, , , HB3_q[1]_clock_enable_1, VCC, HB3_q[1]_write_address, HB3_q[1]_read_address);


--A1L562 is rtl~1128
--operation mode is normal

A1L562 = HB3_q[1] & B1L11Q & B1L01Q;


--X1L854 is slaveregister:slaveregister_inst|Mux_325_rtl_407_rtl_625~1
--operation mode is normal

X1L854 = X1L754 & (A1L562 # !B1L8Q) # !X1L754 & X1L264 & B1L8Q;


--J1L2Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[1]~reg0
--operation mode is normal

J1L2Q_lut_out = FB93_sload_path[1];
J1L2Q = DFFE(J1L2Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L564 is slaveregister:slaveregister_inst|Mux_325_rtl_408_rtl_631_rtl_830~0
--operation mode is normal

X1L564 = B1L9Q & (B1L8Q # J1L2Q) # !B1L9Q & !B1L8Q & FB93_sload_path[1];


--J1L43Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[33]~reg0
--operation mode is normal

J1L43Q_lut_out = FB93_sload_path[33];
J1L43Q = DFFE(J1L43Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L664 is slaveregister:slaveregister_inst|Mux_325_rtl_408_rtl_631_rtl_830~1
--operation mode is normal

X1L664 = X1L564 & (J1L43Q # !B1L8Q) # !X1L564 & FB93_sload_path[33] & B1L8Q;


--J1L38Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[33]~reg0
--operation mode is normal

J1L38Q_lut_out = FB93_sload_path[33];
J1L38Q = DFFE(J1L38Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--J1L15Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[1]~reg0
--operation mode is normal

J1L15Q_lut_out = FB93_sload_path[1];
J1L15Q = DFFE(J1L15Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L113 is rtl~1613
--operation mode is normal

A1L113 = J1L38Q & (J1L15Q # B1L8Q) # !J1L38Q & J1L15Q & !B1L8Q;


--A1L213 is rtl~1618
--operation mode is normal

A1L213 = B1L01Q & A1L113 & !B1L9Q # !B1L01Q & X1L664;


--A1L372 is rtl~1283
--operation mode is normal

A1L372 = B1L21Q & A1L213 & !B1L11Q # !B1L21Q & X1L854;


--HB1_q[1] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]
HB1_q[1]_data_in = C1L2;
HB1_q[1]_write_enable = A1L622;
HB1_q[1]_clock_0 = GLOBAL(JE1_outclock1);
HB1_q[1]_clock_1 = GLOBAL(JE1_outclock1);
HB1_q[1]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
HB1_q[1]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB1_q[1] = MEMORY_SEGMENT(HB1_q[1]_data_in, HB1_q[1]_write_enable, HB1_q[1]_clock_0, HB1_q[1]_clock_1, , , , , VCC, HB1_q[1]_write_address, HB1_q[1]_read_address);


--ME1_q[1] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[1]
ME1_q[1]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[1]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[1] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[1]_write_address, ME1_q[1]_read_address);


--X1L505 is slaveregister:slaveregister_inst|Mux_593_rtl_456_rtl_749~0
--operation mode is normal

X1L505 = B1L91Q & (B1L71Q # HB1_q[1]) # !B1L91Q & !B1L71Q & ME1_q[1];


--HB2_q[1] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]
HB2_q[1]_data_in = C2L2;
HB2_q[1]_write_enable = A1L722;
HB2_q[1]_clock_0 = GLOBAL(JE1_outclock1);
HB2_q[1]_clock_1 = GLOBAL(JE1_outclock1);
HB2_q[1]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
HB2_q[1]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB2_q[1] = MEMORY_SEGMENT(HB2_q[1]_data_in, HB2_q[1]_write_enable, HB2_q[1]_clock_0, HB2_q[1]_clock_1, , , , , VCC, HB2_q[1]_write_address, HB2_q[1]_read_address);


--X1L605 is slaveregister:slaveregister_inst|Mux_593_rtl_456_rtl_749~1
--operation mode is normal

X1L605 = X1L505 & (HB2_q[1] # !B1L71Q) # !X1L505 & A1L372 & B1L71Q;


--HB6_q[1] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]
HB6_q[1]_data_in = N1L2;
HB6_q[1]_write_enable = A1L522;
HB6_q[1]_clock_0 = GLOBAL(JE1_outclock1);
HB6_q[1]_clock_1 = GLOBAL(JE1_outclock1);
HB6_q[1]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
HB6_q[1]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB6_q[1] = MEMORY_SEGMENT(HB6_q[1]_data_in, HB6_q[1]_write_enable, HB6_q[1]_clock_0, HB6_q[1]_clock_1, , , , , VCC, HB6_q[1]_write_address, HB6_q[1]_read_address);


--A1L543 is rtl~7513
--operation mode is normal

A1L543 = A1L143 & (HB6_q[1] # X1L452 & X1L605) # !A1L143 & X1L452 & X1L605;


--HB1_q[2] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]
HB1_q[2]_data_in = C1L3;
HB1_q[2]_write_enable = A1L622;
HB1_q[2]_clock_0 = GLOBAL(JE1_outclock1);
HB1_q[2]_clock_1 = GLOBAL(JE1_outclock1);
HB1_q[2]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
HB1_q[2]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB1_q[2] = MEMORY_SEGMENT(HB1_q[2]_data_in, HB1_q[2]_write_enable, HB1_q[2]_clock_0, HB1_q[2]_clock_1, , , , , VCC, HB1_q[2]_write_address, HB1_q[2]_read_address);


--P1L37Q is hit_counter:inst_hit_counter|multiSPEcnt[2]~reg0
--operation mode is normal

P1L37Q_lut_out = FB33_sload_path[2];
P1L37Q = DFFE(P1L37Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--X1L154 is slaveregister:slaveregister_inst|Mux_324_rtl_410_rtl_635~4
--operation mode is normal

X1L154 = JB1L43Q & (P1L37Q # B1L11Q) # !JB1L43Q & P1L37Q & !B1L11Q;


--Q1L37Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[2]~reg0
--operation mode is normal

Q1L37Q_lut_out = FB53_sload_path[2];
Q1L37Q = DFFE(Q1L37Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--X1L254 is slaveregister:slaveregister_inst|Mux_324_rtl_410_rtl_635~9
--operation mode is normal

X1L254 = B1L01Q & X1L154 # !B1L01Q & B1L11Q & Q1L37Q;


--X1_command_2_local[2] is slaveregister:slaveregister_inst|command_2_local[2]
--operation mode is normal

X1_command_2_local[2]_lut_out = PE1_MASTERHWDATA[2];
X1_command_2_local[2] = DFFE(X1_command_2_local[2]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L241);


--X1_command_1_local[2] is slaveregister:slaveregister_inst|command_1_local[2]
--operation mode is normal

X1_command_1_local[2]_lut_out = PE1_MASTERHWDATA[2];
X1_command_1_local[2] = DFFE(X1_command_1_local[2]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L48);


--X1L354 is slaveregister:slaveregister_inst|Mux_324_rtl_410_rtl_636~4
--operation mode is normal

X1L354 = X1_command_2_local[2] & (X1_command_1_local[2] # B1L01Q) # !X1_command_2_local[2] & X1_command_1_local[2] & !B1L01Q;


--X1_command_3_local[2] is slaveregister:slaveregister_inst|command_3_local[2]
--operation mode is normal

X1_command_3_local[2]_lut_out = PE1_MASTERHWDATA[2];
X1_command_3_local[2] = DFFE(X1_command_3_local[2]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L251);


--X1L454 is slaveregister:slaveregister_inst|Mux_324_rtl_410_rtl_636~9
--operation mode is normal

X1L454 = B1L11Q & X1_command_3_local[2] & !B1L01Q # !B1L11Q & X1L354;


--Q1L49Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[2]~reg0
--operation mode is normal

Q1L49Q_lut_out = FB63_sload_path[2];
Q1L49Q = DFFE(Q1L49Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--P1L49Q is hit_counter:inst_hit_counter|oneSPEcnt[2]~reg0
--operation mode is normal

P1L49Q_lut_out = FB43_sload_path[2];
P1L49Q = DFFE(P1L49Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--X1_command_0_local[2] is slaveregister:slaveregister_inst|command_0_local[2]
--operation mode is normal

X1_command_0_local[2]_lut_out = PE1_MASTERHWDATA[2];
X1_command_0_local[2] = DFFE(X1_command_0_local[2]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L97);


--X1L944 is slaveregister:slaveregister_inst|Mux_324_rtl_410_rtl_634~0
--operation mode is normal

X1L944 = B1L01Q & (B1L11Q # P1L49Q) # !B1L01Q & !B1L11Q & X1_command_0_local[2];


--X1L054 is slaveregister:slaveregister_inst|Mux_324_rtl_410_rtl_634~1
--operation mode is normal

X1L054 = X1L944 & (X1_com_ctrl_local[2] # !B1L11Q) # !X1L944 & Q1L49Q & B1L11Q;


--X1L744 is slaveregister:slaveregister_inst|Mux_324_rtl_410_rtl_633~0
--operation mode is normal

X1L744 = B1L9Q & (B1L8Q # X1L454) # !B1L9Q & !B1L8Q & X1L054;


--HB3_q[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|q[2]
HB3_q[2]_data_in = CD1_dffs[2];
HB3_q[2]_write_enable = KB1_inst13;
HB3_q[2]_clock_0 = GLOBAL(JE1_outclock0);
HB3_q[2]_clock_1 = GLOBAL(JE1_outclock0);
HB3_q[2]_clear_0 = SB1L2;
HB3_q[2]_clock_enable_1 = X1L245Q;
HB3_q[2]_write_address = WR_ADDR(FB7_sload_path[0], FB7_sload_path[1], FB7_sload_path[2], FB7_sload_path[3], FB7_sload_path[4], FB7_sload_path[5], FB7_sload_path[6], FB7_sload_path[7], FB7_sload_path[8], FB7_sload_path[9]);
HB3_q[2]_read_address = RD_ADDR(HB3L4, FB6_sload_path[0], FB6_sload_path[1], FB6_sload_path[2], FB6_sload_path[3], FB6_sload_path[4], FB6_sload_path[5], FB6_sload_path[6], FB6_sload_path[7], FB6_sload_path[8]);
HB3_q[2] = MEMORY_SEGMENT(HB3_q[2]_data_in, HB3_q[2]_write_enable, HB3_q[2]_clock_0, HB3_q[2]_clock_1, HB3_q[2]_clear_0, , , HB3_q[2]_clock_enable_1, VCC, HB3_q[2]_write_address, HB3_q[2]_read_address);


--A1L662 is rtl~1129
--operation mode is normal

A1L662 = HB3_q[2] & B1L11Q & B1L01Q;


--X1L844 is slaveregister:slaveregister_inst|Mux_324_rtl_410_rtl_633~1
--operation mode is normal

X1L844 = X1L744 & (A1L662 # !B1L8Q) # !X1L744 & X1L254 & B1L8Q;


--J1L3Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[2]~reg0
--operation mode is normal

J1L3Q_lut_out = FB93_sload_path[2];
J1L3Q = DFFE(J1L3Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L554 is slaveregister:slaveregister_inst|Mux_324_rtl_411_rtl_639_rtl_833~0
--operation mode is normal

X1L554 = B1L9Q & (B1L8Q # J1L3Q) # !B1L9Q & !B1L8Q & FB93_sload_path[2];


--J1L53Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[34]~reg0
--operation mode is normal

J1L53Q_lut_out = FB93_sload_path[34];
J1L53Q = DFFE(J1L53Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L654 is slaveregister:slaveregister_inst|Mux_324_rtl_411_rtl_639_rtl_833~1
--operation mode is normal

X1L654 = X1L554 & (J1L53Q # !B1L8Q) # !X1L554 & FB93_sload_path[34] & B1L8Q;


--J1L48Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[34]~reg0
--operation mode is normal

J1L48Q_lut_out = FB93_sload_path[34];
J1L48Q = DFFE(J1L48Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--J1L25Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[2]~reg0
--operation mode is normal

J1L25Q_lut_out = FB93_sload_path[2];
J1L25Q = DFFE(J1L25Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L313 is rtl~1623
--operation mode is normal

A1L313 = J1L48Q & (J1L25Q # B1L8Q) # !J1L48Q & J1L25Q & !B1L8Q;


--A1L413 is rtl~1628
--operation mode is normal

A1L413 = B1L01Q & A1L313 & !B1L9Q # !B1L01Q & X1L654;


--A1L472 is rtl~1291
--operation mode is normal

A1L472 = B1L21Q & A1L413 & !B1L11Q # !B1L21Q & X1L844;


--ME1_q[2] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[2]
ME1_q[2]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[2]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[2] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[2]_write_address, ME1_q[2]_read_address);


--X1L305 is slaveregister:slaveregister_inst|Mux_592_rtl_459_rtl_752~0
--operation mode is normal

X1L305 = B1L71Q & (B1L91Q # A1L472) # !B1L71Q & !B1L91Q & ME1_q[2];


--HB2_q[2] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]
HB2_q[2]_data_in = C2L3;
HB2_q[2]_write_enable = A1L722;
HB2_q[2]_clock_0 = GLOBAL(JE1_outclock1);
HB2_q[2]_clock_1 = GLOBAL(JE1_outclock1);
HB2_q[2]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
HB2_q[2]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB2_q[2] = MEMORY_SEGMENT(HB2_q[2]_data_in, HB2_q[2]_write_enable, HB2_q[2]_clock_0, HB2_q[2]_clock_1, , , , , VCC, HB2_q[2]_write_address, HB2_q[2]_read_address);


--X1L405 is slaveregister:slaveregister_inst|Mux_592_rtl_459_rtl_752~1
--operation mode is normal

X1L405 = X1L305 & (HB2_q[2] # !B1L91Q) # !X1L305 & HB1_q[2] & B1L91Q;


--HB6_q[2] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]
HB6_q[2]_data_in = N1L3;
HB6_q[2]_write_enable = A1L522;
HB6_q[2]_clock_0 = GLOBAL(JE1_outclock1);
HB6_q[2]_clock_1 = GLOBAL(JE1_outclock1);
HB6_q[2]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
HB6_q[2]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB6_q[2] = MEMORY_SEGMENT(HB6_q[2]_data_in, HB6_q[2]_write_enable, HB6_q[2]_clock_0, HB6_q[2]_clock_1, , , , , VCC, HB6_q[2]_write_address, HB6_q[2]_read_address);


--A1L643 is rtl~7525
--operation mode is normal

A1L643 = A1L143 & (HB6_q[2] # X1L452 & X1L405) # !A1L143 & X1L452 & X1L405;


--JB1L13Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|com_aval~reg
--operation mode is normal

JB1L13Q_lut_out = JB1L13Q # JB1L71 & JB1_SV1 & JB1_SV2;
JB1L13Q = DFFE(JB1L13Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--P1L47Q is hit_counter:inst_hit_counter|multiSPEcnt[3]~reg0
--operation mode is normal

P1L47Q_lut_out = FB33_sload_path[3];
P1L47Q = DFFE(P1L47Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--X1L144 is slaveregister:slaveregister_inst|Mux_323_rtl_413_rtl_643~4
--operation mode is normal

X1L144 = JB1L13Q & (P1L47Q # B1L11Q) # !JB1L13Q & P1L47Q & !B1L11Q;


--Q1L47Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[3]~reg0
--operation mode is normal

Q1L47Q_lut_out = FB53_sload_path[3];
Q1L47Q = DFFE(Q1L47Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--X1L244 is slaveregister:slaveregister_inst|Mux_323_rtl_413_rtl_643~9
--operation mode is normal

X1L244 = B1L01Q & X1L144 # !B1L01Q & B1L11Q & Q1L47Q;


--X1_command_2_local[3] is slaveregister:slaveregister_inst|command_2_local[3]
--operation mode is normal

X1_command_2_local[3]_lut_out = PE1_MASTERHWDATA[3];
X1_command_2_local[3] = DFFE(X1_command_2_local[3]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L241);


--X1_command_1_local[3] is slaveregister:slaveregister_inst|command_1_local[3]
--operation mode is normal

X1_command_1_local[3]_lut_out = PE1_MASTERHWDATA[3];
X1_command_1_local[3] = DFFE(X1_command_1_local[3]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L48);


--X1L344 is slaveregister:slaveregister_inst|Mux_323_rtl_413_rtl_644~4
--operation mode is normal

X1L344 = X1_command_2_local[3] & (X1_command_1_local[3] # B1L01Q) # !X1_command_2_local[3] & X1_command_1_local[3] & !B1L01Q;


--X1_command_3_local[3] is slaveregister:slaveregister_inst|command_3_local[3]
--operation mode is normal

X1_command_3_local[3]_lut_out = PE1_MASTERHWDATA[3];
X1_command_3_local[3] = DFFE(X1_command_3_local[3]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L251);


--X1L444 is slaveregister:slaveregister_inst|Mux_323_rtl_413_rtl_644~9
--operation mode is normal

X1L444 = B1L11Q & X1_command_3_local[3] & !B1L01Q # !B1L11Q & X1L344;


--Q1L59Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[3]~reg0
--operation mode is normal

Q1L59Q_lut_out = FB63_sload_path[3];
Q1L59Q = DFFE(Q1L59Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--P1L59Q is hit_counter:inst_hit_counter|oneSPEcnt[3]~reg0
--operation mode is normal

P1L59Q_lut_out = FB43_sload_path[3];
P1L59Q = DFFE(P1L59Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--X1_command_0_local[3] is slaveregister:slaveregister_inst|command_0_local[3]
--operation mode is normal

X1_command_0_local[3]_lut_out = PE1_MASTERHWDATA[3];
X1_command_0_local[3] = DFFE(X1_command_0_local[3]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L97);


--X1L934 is slaveregister:slaveregister_inst|Mux_323_rtl_413_rtl_642~0
--operation mode is normal

X1L934 = B1L01Q & (B1L11Q # P1L59Q) # !B1L01Q & !B1L11Q & X1_command_0_local[3];


--X1L044 is slaveregister:slaveregister_inst|Mux_323_rtl_413_rtl_642~1
--operation mode is normal

X1L044 = X1L934 & (X1_com_ctrl_local[3] # !B1L11Q) # !X1L934 & Q1L59Q & B1L11Q;


--X1L734 is slaveregister:slaveregister_inst|Mux_323_rtl_413_rtl_641~0
--operation mode is normal

X1L734 = B1L9Q & (B1L8Q # X1L444) # !B1L9Q & !B1L8Q & X1L044;


--HB3_q[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|q[3]
HB3_q[3]_data_in = CD1_dffs[3];
HB3_q[3]_write_enable = KB1_inst13;
HB3_q[3]_clock_0 = GLOBAL(JE1_outclock0);
HB3_q[3]_clock_1 = GLOBAL(JE1_outclock0);
HB3_q[3]_clear_0 = SB1L2;
HB3_q[3]_clock_enable_1 = X1L245Q;
HB3_q[3]_write_address = WR_ADDR(FB7_sload_path[0], FB7_sload_path[1], FB7_sload_path[2], FB7_sload_path[3], FB7_sload_path[4], FB7_sload_path[5], FB7_sload_path[6], FB7_sload_path[7], FB7_sload_path[8], FB7_sload_path[9]);
HB3_q[3]_read_address = RD_ADDR(HB3L4, FB6_sload_path[0], FB6_sload_path[1], FB6_sload_path[2], FB6_sload_path[3], FB6_sload_path[4], FB6_sload_path[5], FB6_sload_path[6], FB6_sload_path[7], FB6_sload_path[8]);
HB3_q[3] = MEMORY_SEGMENT(HB3_q[3]_data_in, HB3_q[3]_write_enable, HB3_q[3]_clock_0, HB3_q[3]_clock_1, HB3_q[3]_clear_0, , , HB3_q[3]_clock_enable_1, VCC, HB3_q[3]_write_address, HB3_q[3]_read_address);


--A1L762 is rtl~1130
--operation mode is normal

A1L762 = HB3_q[3] & B1L11Q & B1L01Q;


--X1L834 is slaveregister:slaveregister_inst|Mux_323_rtl_413_rtl_641~1
--operation mode is normal

X1L834 = X1L734 & (A1L762 # !B1L8Q) # !X1L734 & X1L244 & B1L8Q;


--J1L4Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[3]~reg0
--operation mode is normal

J1L4Q_lut_out = FB93_sload_path[3];
J1L4Q = DFFE(J1L4Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L544 is slaveregister:slaveregister_inst|Mux_323_rtl_414_rtl_647_rtl_836~0
--operation mode is normal

X1L544 = B1L9Q & (B1L8Q # J1L4Q) # !B1L9Q & !B1L8Q & FB93_sload_path[3];


--J1L63Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[35]~reg0
--operation mode is normal

J1L63Q_lut_out = FB93_sload_path[35];
J1L63Q = DFFE(J1L63Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L644 is slaveregister:slaveregister_inst|Mux_323_rtl_414_rtl_647_rtl_836~1
--operation mode is normal

X1L644 = X1L544 & (J1L63Q # !B1L8Q) # !X1L544 & FB93_sload_path[35] & B1L8Q;


--J1L58Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[35]~reg0
--operation mode is normal

J1L58Q_lut_out = FB93_sload_path[35];
J1L58Q = DFFE(J1L58Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--J1L35Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[3]~reg0
--operation mode is normal

J1L35Q_lut_out = FB93_sload_path[3];
J1L35Q = DFFE(J1L35Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L513 is rtl~1633
--operation mode is normal

A1L513 = J1L58Q & (J1L35Q # B1L8Q) # !J1L58Q & J1L35Q & !B1L8Q;


--A1L613 is rtl~1638
--operation mode is normal

A1L613 = B1L01Q & A1L513 & !B1L9Q # !B1L01Q & X1L644;


--A1L572 is rtl~1299
--operation mode is normal

A1L572 = B1L21Q & A1L613 & !B1L11Q # !B1L21Q & X1L834;


--HB1_q[3] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]
HB1_q[3]_data_in = C1L4;
HB1_q[3]_write_enable = A1L622;
HB1_q[3]_clock_0 = GLOBAL(JE1_outclock1);
HB1_q[3]_clock_1 = GLOBAL(JE1_outclock1);
HB1_q[3]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
HB1_q[3]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB1_q[3] = MEMORY_SEGMENT(HB1_q[3]_data_in, HB1_q[3]_write_enable, HB1_q[3]_clock_0, HB1_q[3]_clock_1, , , , , VCC, HB1_q[3]_write_address, HB1_q[3]_read_address);


--ME1_q[3] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[3]
ME1_q[3]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[3]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[3] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[3]_write_address, ME1_q[3]_read_address);


--X1L105 is slaveregister:slaveregister_inst|Mux_591_rtl_462_rtl_755~0
--operation mode is normal

X1L105 = B1L91Q & (B1L71Q # HB1_q[3]) # !B1L91Q & !B1L71Q & ME1_q[3];


--HB2_q[3] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]
HB2_q[3]_data_in = C2L4;
HB2_q[3]_write_enable = A1L722;
HB2_q[3]_clock_0 = GLOBAL(JE1_outclock1);
HB2_q[3]_clock_1 = GLOBAL(JE1_outclock1);
HB2_q[3]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
HB2_q[3]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB2_q[3] = MEMORY_SEGMENT(HB2_q[3]_data_in, HB2_q[3]_write_enable, HB2_q[3]_clock_0, HB2_q[3]_clock_1, , , , , VCC, HB2_q[3]_write_address, HB2_q[3]_read_address);


--X1L205 is slaveregister:slaveregister_inst|Mux_591_rtl_462_rtl_755~1
--operation mode is normal

X1L205 = X1L105 & (HB2_q[3] # !B1L71Q) # !X1L105 & A1L572 & B1L71Q;


--HB6_q[3] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]
HB6_q[3]_data_in = N1L4;
HB6_q[3]_write_enable = A1L522;
HB6_q[3]_clock_0 = GLOBAL(JE1_outclock1);
HB6_q[3]_clock_1 = GLOBAL(JE1_outclock1);
HB6_q[3]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
HB6_q[3]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB6_q[3] = MEMORY_SEGMENT(HB6_q[3]_data_in, HB6_q[3]_write_enable, HB6_q[3]_clock_0, HB6_q[3]_clock_1, , , , , VCC, HB6_q[3]_write_address, HB6_q[3]_read_address);


--A1L743 is rtl~7537
--operation mode is normal

A1L743 = A1L143 & (HB6_q[3] # X1L452 & X1L205) # !A1L143 & X1L452 & X1L205;


--HB1_q[4] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]
HB1_q[4]_data_in = C1L5;
HB1_q[4]_write_enable = A1L622;
HB1_q[4]_clock_0 = GLOBAL(JE1_outclock1);
HB1_q[4]_clock_1 = GLOBAL(JE1_outclock1);
HB1_q[4]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
HB1_q[4]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB1_q[4] = MEMORY_SEGMENT(HB1_q[4]_data_in, HB1_q[4]_write_enable, HB1_q[4]_clock_0, HB1_q[4]_clock_1, , , , , VCC, HB1_q[4]_write_address, HB1_q[4]_read_address);


--J1L68Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[36]~reg0
--operation mode is normal

J1L68Q_lut_out = FB93_sload_path[36];
J1L68Q = DFFE(J1L68Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--P1L57Q is hit_counter:inst_hit_counter|multiSPEcnt[4]~reg0
--operation mode is normal

P1L57Q_lut_out = FB33_sload_path[4];
P1L57Q = DFFE(P1L57Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--X1L334 is slaveregister:slaveregister_inst|Mux_322_rtl_416_rtl_651~4
--operation mode is normal

X1L334 = J1L68Q & (P1L57Q # B1L21Q) # !J1L68Q & P1L57Q & !B1L21Q;


--X1L434 is slaveregister:slaveregister_inst|Mux_322_rtl_416_rtl_651~9
--operation mode is normal

X1L434 = B1L01Q & X1L334 # !B1L01Q & FB93_sload_path[36] & B1L21Q;


--X1_command_2_local[4] is slaveregister:slaveregister_inst|command_2_local[4]
--operation mode is normal

X1_command_2_local[4]_lut_out = PE1_MASTERHWDATA[4];
X1_command_2_local[4] = DFFE(X1_command_2_local[4]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L241);


--X1_command_1_local[4] is slaveregister:slaveregister_inst|command_1_local[4]
--operation mode is normal

X1_command_1_local[4]_lut_out = PE1_MASTERHWDATA[4];
X1_command_1_local[4] = DFFE(X1_command_1_local[4]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L48);


--X1L534 is slaveregister:slaveregister_inst|Mux_322_rtl_416_rtl_652~4
--operation mode is normal

X1L534 = X1_command_2_local[4] & (X1_command_1_local[4] # B1L01Q) # !X1_command_2_local[4] & X1_command_1_local[4] & !B1L01Q;


--J1L5Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[4]~reg0
--operation mode is normal

J1L5Q_lut_out = FB93_sload_path[4];
J1L5Q = DFFE(J1L5Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L634 is slaveregister:slaveregister_inst|Mux_322_rtl_416_rtl_652~9
--operation mode is normal

X1L634 = B1L21Q & J1L5Q & !B1L01Q # !B1L21Q & X1L534;


--P1L69Q is hit_counter:inst_hit_counter|oneSPEcnt[4]~reg0
--operation mode is normal

P1L69Q_lut_out = FB43_sload_path[4];
P1L69Q = DFFE(P1L69Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--X1_command_0_local[4] is slaveregister:slaveregister_inst|command_0_local[4]
--operation mode is normal

X1_command_0_local[4]_lut_out = PE1_MASTERHWDATA[4];
X1_command_0_local[4] = DFFE(X1_command_0_local[4]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L97);


--X1L134 is slaveregister:slaveregister_inst|Mux_322_rtl_416_rtl_650~0
--operation mode is normal

X1L134 = B1L01Q & (B1L21Q # P1L69Q) # !B1L01Q & !B1L21Q & X1_command_0_local[4];


--J1L45Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[4]~reg0
--operation mode is normal

J1L45Q_lut_out = FB93_sload_path[4];
J1L45Q = DFFE(J1L45Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--X1L234 is slaveregister:slaveregister_inst|Mux_322_rtl_416_rtl_650~1
--operation mode is normal

X1L234 = X1L134 & (J1L45Q # !B1L21Q) # !X1L134 & FB93_sload_path[4] & B1L21Q;


--X1L924 is slaveregister:slaveregister_inst|Mux_322_rtl_416_rtl_649~0
--operation mode is normal

X1L924 = B1L9Q & (B1L8Q # X1L634) # !B1L9Q & !B1L8Q & X1L234;


--J1L73Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[36]~reg0
--operation mode is normal

J1L73Q_lut_out = FB93_sload_path[36];
J1L73Q = DFFE(J1L73Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--A1L962 is rtl~1132
--operation mode is normal

A1L962 = B1L21Q & J1L73Q & !B1L01Q;


--X1L034 is slaveregister:slaveregister_inst|Mux_322_rtl_416_rtl_649~1
--operation mode is normal

X1L034 = X1L924 & (A1L962 # !B1L8Q) # !X1L924 & X1L434 & B1L8Q;


--A1L062 is rtl~356
--operation mode is normal

A1L062 = B1L11Q & !A1L163 & !B1L21Q # !B1L11Q & X1L034;


--ME1_q[4] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[4]
ME1_q[4]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[4]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[4] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[4]_write_address, ME1_q[4]_read_address);


--X1L994 is slaveregister:slaveregister_inst|Mux_590_rtl_465_rtl_758~0
--operation mode is normal

X1L994 = B1L71Q & (B1L91Q # A1L062) # !B1L71Q & !B1L91Q & ME1_q[4];


--HB2_q[4] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]
HB2_q[4]_data_in = C2L5;
HB2_q[4]_write_enable = A1L722;
HB2_q[4]_clock_0 = GLOBAL(JE1_outclock1);
HB2_q[4]_clock_1 = GLOBAL(JE1_outclock1);
HB2_q[4]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
HB2_q[4]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB2_q[4] = MEMORY_SEGMENT(HB2_q[4]_data_in, HB2_q[4]_write_enable, HB2_q[4]_clock_0, HB2_q[4]_clock_1, , , , , VCC, HB2_q[4]_write_address, HB2_q[4]_read_address);


--X1L005 is slaveregister:slaveregister_inst|Mux_590_rtl_465_rtl_758~1
--operation mode is normal

X1L005 = X1L994 & (HB2_q[4] # !B1L91Q) # !X1L994 & HB1_q[4] & B1L91Q;


--HB6_q[4] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]
HB6_q[4]_data_in = N1L5;
HB6_q[4]_write_enable = A1L522;
HB6_q[4]_clock_0 = GLOBAL(JE1_outclock1);
HB6_q[4]_clock_1 = GLOBAL(JE1_outclock1);
HB6_q[4]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
HB6_q[4]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB6_q[4] = MEMORY_SEGMENT(HB6_q[4]_data_in, HB6_q[4]_write_enable, HB6_q[4]_clock_0, HB6_q[4]_clock_1, , , , , VCC, HB6_q[4]_write_address, HB6_q[4]_read_address);


--A1L843 is rtl~7549
--operation mode is normal

A1L843 = A1L143 & (HB6_q[4] # X1L452 & X1L005) # !A1L143 & X1L452 & X1L005;


--J1L78Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[37]~reg0
--operation mode is normal

J1L78Q_lut_out = FB93_sload_path[37];
J1L78Q = DFFE(J1L78Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--P1L67Q is hit_counter:inst_hit_counter|multiSPEcnt[5]~reg0
--operation mode is normal

P1L67Q_lut_out = FB33_sload_path[5];
P1L67Q = DFFE(P1L67Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--X1L524 is slaveregister:slaveregister_inst|Mux_321_rtl_419_rtl_659~4
--operation mode is normal

X1L524 = J1L78Q & (P1L67Q # B1L21Q) # !J1L78Q & P1L67Q & !B1L21Q;


--X1L624 is slaveregister:slaveregister_inst|Mux_321_rtl_419_rtl_659~9
--operation mode is normal

X1L624 = B1L01Q & X1L524 # !B1L01Q & B1L21Q & FB93_sload_path[37];


--X1_command_2_local[5] is slaveregister:slaveregister_inst|command_2_local[5]
--operation mode is normal

X1_command_2_local[5]_lut_out = PE1_MASTERHWDATA[5];
X1_command_2_local[5] = DFFE(X1_command_2_local[5]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L241);


--X1_command_1_local[5] is slaveregister:slaveregister_inst|command_1_local[5]
--operation mode is normal

X1_command_1_local[5]_lut_out = PE1_MASTERHWDATA[5];
X1_command_1_local[5] = DFFE(X1_command_1_local[5]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L48);


--X1L724 is slaveregister:slaveregister_inst|Mux_321_rtl_419_rtl_660~4
--operation mode is normal

X1L724 = X1_command_2_local[5] & (X1_command_1_local[5] # B1L01Q) # !X1_command_2_local[5] & X1_command_1_local[5] & !B1L01Q;


--J1L6Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[5]~reg0
--operation mode is normal

J1L6Q_lut_out = FB93_sload_path[5];
J1L6Q = DFFE(J1L6Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L824 is slaveregister:slaveregister_inst|Mux_321_rtl_419_rtl_660~9
--operation mode is normal

X1L824 = B1L21Q & J1L6Q & !B1L01Q # !B1L21Q & X1L724;


--P1L79Q is hit_counter:inst_hit_counter|oneSPEcnt[5]~reg0
--operation mode is normal

P1L79Q_lut_out = FB43_sload_path[5];
P1L79Q = DFFE(P1L79Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--X1_command_0_local[5] is slaveregister:slaveregister_inst|command_0_local[5]
--operation mode is normal

X1_command_0_local[5]_lut_out = PE1_MASTERHWDATA[5];
X1_command_0_local[5] = DFFE(X1_command_0_local[5]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L97);


--X1L324 is slaveregister:slaveregister_inst|Mux_321_rtl_419_rtl_658~0
--operation mode is normal

X1L324 = B1L01Q & (B1L21Q # P1L79Q) # !B1L01Q & !B1L21Q & X1_command_0_local[5];


--J1L55Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[5]~reg0
--operation mode is normal

J1L55Q_lut_out = FB93_sload_path[5];
J1L55Q = DFFE(J1L55Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--X1L424 is slaveregister:slaveregister_inst|Mux_321_rtl_419_rtl_658~1
--operation mode is normal

X1L424 = X1L324 & (J1L55Q # !B1L21Q) # !X1L324 & FB93_sload_path[5] & B1L21Q;


--X1L124 is slaveregister:slaveregister_inst|Mux_321_rtl_419_rtl_657~0
--operation mode is normal

X1L124 = B1L9Q & (B1L8Q # X1L824) # !B1L9Q & !B1L8Q & X1L424;


--J1L83Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[37]~reg0
--operation mode is normal

J1L83Q_lut_out = FB93_sload_path[37];
J1L83Q = DFFE(J1L83Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--A1L072 is rtl~1133
--operation mode is normal

A1L072 = B1L21Q & J1L83Q & !B1L01Q;


--X1L224 is slaveregister:slaveregister_inst|Mux_321_rtl_419_rtl_657~1
--operation mode is normal

X1L224 = X1L124 & (A1L072 # !B1L8Q) # !X1L124 & X1L624 & B1L8Q;


--A1L162 is rtl~371
--operation mode is normal

A1L162 = B1L11Q & !B1L21Q & !A1L263 # !B1L11Q & X1L224;


--HB1_q[5] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]
HB1_q[5]_data_in = C1L6;
HB1_q[5]_write_enable = A1L622;
HB1_q[5]_clock_0 = GLOBAL(JE1_outclock1);
HB1_q[5]_clock_1 = GLOBAL(JE1_outclock1);
HB1_q[5]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
HB1_q[5]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB1_q[5] = MEMORY_SEGMENT(HB1_q[5]_data_in, HB1_q[5]_write_enable, HB1_q[5]_clock_0, HB1_q[5]_clock_1, , , , , VCC, HB1_q[5]_write_address, HB1_q[5]_read_address);


--ME1_q[5] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[5]
ME1_q[5]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[5]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[5] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[5]_write_address, ME1_q[5]_read_address);


--X1L794 is slaveregister:slaveregister_inst|Mux_589_rtl_468_rtl_761~0
--operation mode is normal

X1L794 = B1L91Q & (B1L71Q # HB1_q[5]) # !B1L91Q & !B1L71Q & ME1_q[5];


--HB2_q[5] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]
HB2_q[5]_data_in = C2L6;
HB2_q[5]_write_enable = A1L722;
HB2_q[5]_clock_0 = GLOBAL(JE1_outclock1);
HB2_q[5]_clock_1 = GLOBAL(JE1_outclock1);
HB2_q[5]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
HB2_q[5]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB2_q[5] = MEMORY_SEGMENT(HB2_q[5]_data_in, HB2_q[5]_write_enable, HB2_q[5]_clock_0, HB2_q[5]_clock_1, , , , , VCC, HB2_q[5]_write_address, HB2_q[5]_read_address);


--X1L894 is slaveregister:slaveregister_inst|Mux_589_rtl_468_rtl_761~1
--operation mode is normal

X1L894 = X1L794 & (HB2_q[5] # !B1L71Q) # !X1L794 & A1L162 & B1L71Q;


--HB6_q[5] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]
HB6_q[5]_data_in = N1L6;
HB6_q[5]_write_enable = A1L522;
HB6_q[5]_clock_0 = GLOBAL(JE1_outclock1);
HB6_q[5]_clock_1 = GLOBAL(JE1_outclock1);
HB6_q[5]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
HB6_q[5]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB6_q[5] = MEMORY_SEGMENT(HB6_q[5]_data_in, HB6_q[5]_write_enable, HB6_q[5]_clock_0, HB6_q[5]_clock_1, , , , , VCC, HB6_q[5]_write_address, HB6_q[5]_read_address);


--A1L943 is rtl~7561
--operation mode is normal

A1L943 = A1L143 & (HB6_q[5] # X1L452 & X1L894) # !A1L143 & X1L452 & X1L894;


--HB1_q[6] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]
HB1_q[6]_data_in = C1L7;
HB1_q[6]_write_enable = A1L622;
HB1_q[6]_clock_0 = GLOBAL(JE1_outclock1);
HB1_q[6]_clock_1 = GLOBAL(JE1_outclock1);
HB1_q[6]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
HB1_q[6]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB1_q[6] = MEMORY_SEGMENT(HB1_q[6]_data_in, HB1_q[6]_write_enable, HB1_q[6]_clock_0, HB1_q[6]_clock_1, , , , , VCC, HB1_q[6]_write_address, HB1_q[6]_read_address);


--P1L77Q is hit_counter:inst_hit_counter|multiSPEcnt[6]~reg0
--operation mode is normal

P1L77Q_lut_out = FB33_sload_path[6];
P1L77Q = DFFE(P1L77Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--X1L514 is slaveregister:slaveregister_inst|Mux_320_rtl_422_rtl_667~4
--operation mode is normal

X1L514 = FB5_pre_out[9] & (P1L77Q # B1L11Q) # !FB5_pre_out[9] & P1L77Q & !B1L11Q;


--Q1L77Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[6]~reg0
--operation mode is normal

Q1L77Q_lut_out = FB53_sload_path[6];
Q1L77Q = DFFE(Q1L77Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--X1L614 is slaveregister:slaveregister_inst|Mux_320_rtl_422_rtl_667~9
--operation mode is normal

X1L614 = B1L01Q & X1L514 # !B1L01Q & B1L11Q & Q1L77Q;


--X1_command_2_local[6] is slaveregister:slaveregister_inst|command_2_local[6]
--operation mode is normal

X1_command_2_local[6]_lut_out = PE1_MASTERHWDATA[6];
X1_command_2_local[6] = DFFE(X1_command_2_local[6]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L241);


--X1_command_1_local[6] is slaveregister:slaveregister_inst|command_1_local[6]
--operation mode is normal

X1_command_1_local[6]_lut_out = PE1_MASTERHWDATA[6];
X1_command_1_local[6] = DFFE(X1_command_1_local[6]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L48);


--X1L714 is slaveregister:slaveregister_inst|Mux_320_rtl_422_rtl_668~4
--operation mode is normal

X1L714 = X1_command_2_local[6] & (X1_command_1_local[6] # B1L01Q) # !X1_command_2_local[6] & X1_command_1_local[6] & !B1L01Q;


--X1_command_3_local[6] is slaveregister:slaveregister_inst|command_3_local[6]
--operation mode is normal

X1_command_3_local[6]_lut_out = PE1_MASTERHWDATA[6];
X1_command_3_local[6] = DFFE(X1_command_3_local[6]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L251);


--X1L814 is slaveregister:slaveregister_inst|Mux_320_rtl_422_rtl_668~9
--operation mode is normal

X1L814 = B1L11Q & X1_command_3_local[6] & !B1L01Q # !B1L11Q & X1L714;


--Q1L89Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[6]~reg0
--operation mode is normal

Q1L89Q_lut_out = FB63_sload_path[6];
Q1L89Q = DFFE(Q1L89Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--P1L89Q is hit_counter:inst_hit_counter|oneSPEcnt[6]~reg0
--operation mode is normal

P1L89Q_lut_out = FB43_sload_path[6];
P1L89Q = DFFE(P1L89Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--X1_command_0_local[6] is slaveregister:slaveregister_inst|command_0_local[6]
--operation mode is normal

X1_command_0_local[6]_lut_out = PE1_MASTERHWDATA[6];
X1_command_0_local[6] = DFFE(X1_command_0_local[6]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L97);


--X1L314 is slaveregister:slaveregister_inst|Mux_320_rtl_422_rtl_666~0
--operation mode is normal

X1L314 = B1L01Q & (B1L11Q # P1L89Q) # !B1L01Q & !B1L11Q & X1_command_0_local[6];


--X1_com_ctrl_local[6] is slaveregister:slaveregister_inst|com_ctrl_local[6]
--operation mode is normal

X1_com_ctrl_local[6]_lut_out = PE1_MASTERHWDATA[6];
X1_com_ctrl_local[6] = DFFE(X1_com_ctrl_local[6]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L6);


--X1L414 is slaveregister:slaveregister_inst|Mux_320_rtl_422_rtl_666~1
--operation mode is normal

X1L414 = X1L314 & (X1_com_ctrl_local[6] # !B1L11Q) # !X1L314 & Q1L89Q & B1L11Q;


--X1L114 is slaveregister:slaveregister_inst|Mux_320_rtl_422_rtl_665~0
--operation mode is normal

X1L114 = B1L9Q & (B1L8Q # X1L814) # !B1L9Q & !B1L8Q & X1L414;


--HB3_q[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|q[6]
HB3_q[6]_data_in = CD1_dffs[6];
HB3_q[6]_write_enable = KB1_inst13;
HB3_q[6]_clock_0 = GLOBAL(JE1_outclock0);
HB3_q[6]_clock_1 = GLOBAL(JE1_outclock0);
HB3_q[6]_clear_0 = SB1L2;
HB3_q[6]_clock_enable_1 = X1L245Q;
HB3_q[6]_write_address = WR_ADDR(FB7_sload_path[0], FB7_sload_path[1], FB7_sload_path[2], FB7_sload_path[3], FB7_sload_path[4], FB7_sload_path[5], FB7_sload_path[6], FB7_sload_path[7], FB7_sload_path[8], FB7_sload_path[9]);
HB3_q[6]_read_address = RD_ADDR(HB3L4, FB6_sload_path[0], FB6_sload_path[1], FB6_sload_path[2], FB6_sload_path[3], FB6_sload_path[4], FB6_sload_path[5], FB6_sload_path[6], FB6_sload_path[7], FB6_sload_path[8]);
HB3_q[6] = MEMORY_SEGMENT(HB3_q[6]_data_in, HB3_q[6]_write_enable, HB3_q[6]_clock_0, HB3_q[6]_clock_1, HB3_q[6]_clear_0, , , HB3_q[6]_clock_enable_1, VCC, HB3_q[6]_write_address, HB3_q[6]_read_address);


--A1L862 is rtl~1131
--operation mode is normal

A1L862 = HB3_q[6] & B1L11Q & B1L01Q;


--X1L214 is slaveregister:slaveregister_inst|Mux_320_rtl_422_rtl_665~1
--operation mode is normal

X1L214 = X1L114 & (A1L862 # !B1L8Q) # !X1L114 & X1L614 & B1L8Q;


--J1L7Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[6]~reg0
--operation mode is normal

J1L7Q_lut_out = FB93_sload_path[6];
J1L7Q = DFFE(J1L7Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L914 is slaveregister:slaveregister_inst|Mux_320_rtl_423_rtl_671_rtl_845~0
--operation mode is normal

X1L914 = B1L9Q & (B1L8Q # J1L7Q) # !B1L9Q & !B1L8Q & FB93_sload_path[6];


--J1L93Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[38]~reg0
--operation mode is normal

J1L93Q_lut_out = FB93_sload_path[38];
J1L93Q = DFFE(J1L93Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L024 is slaveregister:slaveregister_inst|Mux_320_rtl_423_rtl_671_rtl_845~1
--operation mode is normal

X1L024 = X1L914 & (J1L93Q # !B1L8Q) # !X1L914 & FB93_sload_path[38] & B1L8Q;


--J1L88Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[38]~reg0
--operation mode is normal

J1L88Q_lut_out = FB93_sload_path[38];
J1L88Q = DFFE(J1L88Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--J1L65Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[6]~reg0
--operation mode is normal

J1L65Q_lut_out = FB93_sload_path[6];
J1L65Q = DFFE(J1L65Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L713 is rtl~1663
--operation mode is normal

A1L713 = J1L88Q & (J1L65Q # B1L8Q) # !J1L88Q & J1L65Q & !B1L8Q;


--A1L813 is rtl~1668
--operation mode is normal

A1L813 = B1L01Q & A1L713 & !B1L9Q # !B1L01Q & X1L024;


--A1L672 is rtl~1327
--operation mode is normal

A1L672 = B1L21Q & A1L813 & !B1L11Q # !B1L21Q & X1L214;


--ME1_q[6] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[6]
ME1_q[6]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[6]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[6] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[6]_write_address, ME1_q[6]_read_address);


--X1L594 is slaveregister:slaveregister_inst|Mux_588_rtl_471_rtl_764~0
--operation mode is normal

X1L594 = B1L71Q & (B1L91Q # A1L672) # !B1L71Q & !B1L91Q & ME1_q[6];


--HB2_q[6] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]
HB2_q[6]_data_in = C2L7;
HB2_q[6]_write_enable = A1L722;
HB2_q[6]_clock_0 = GLOBAL(JE1_outclock1);
HB2_q[6]_clock_1 = GLOBAL(JE1_outclock1);
HB2_q[6]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
HB2_q[6]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB2_q[6] = MEMORY_SEGMENT(HB2_q[6]_data_in, HB2_q[6]_write_enable, HB2_q[6]_clock_0, HB2_q[6]_clock_1, , , , , VCC, HB2_q[6]_write_address, HB2_q[6]_read_address);


--X1L694 is slaveregister:slaveregister_inst|Mux_588_rtl_471_rtl_764~1
--operation mode is normal

X1L694 = X1L594 & (HB2_q[6] # !B1L91Q) # !X1L594 & HB1_q[6] & B1L91Q;


--HB6_q[6] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]
HB6_q[6]_data_in = N1L7;
HB6_q[6]_write_enable = A1L522;
HB6_q[6]_clock_0 = GLOBAL(JE1_outclock1);
HB6_q[6]_clock_1 = GLOBAL(JE1_outclock1);
HB6_q[6]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
HB6_q[6]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB6_q[6] = MEMORY_SEGMENT(HB6_q[6]_data_in, HB6_q[6]_write_enable, HB6_q[6]_clock_0, HB6_q[6]_clock_1, , , , , VCC, HB6_q[6]_write_address, HB6_q[6]_read_address);


--A1L053 is rtl~7573
--operation mode is normal

A1L053 = A1L143 & (HB6_q[6] # X1L452 & X1L694) # !A1L143 & X1L452 & X1L694;


--J1L98Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[39]~reg0
--operation mode is normal

J1L98Q_lut_out = FB93_sload_path[39];
J1L98Q = DFFE(J1L98Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--P1L87Q is hit_counter:inst_hit_counter|multiSPEcnt[7]~reg0
--operation mode is normal

P1L87Q_lut_out = FB33_sload_path[7];
P1L87Q = DFFE(P1L87Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--X1L704 is slaveregister:slaveregister_inst|Mux_319_rtl_425_rtl_675~4
--operation mode is normal

X1L704 = J1L98Q & (P1L87Q # B1L21Q) # !J1L98Q & P1L87Q & !B1L21Q;


--X1L804 is slaveregister:slaveregister_inst|Mux_319_rtl_425_rtl_675~9
--operation mode is normal

X1L804 = B1L01Q & X1L704 # !B1L01Q & B1L21Q & FB93_sload_path[39];


--X1_command_2_local[7] is slaveregister:slaveregister_inst|command_2_local[7]
--operation mode is normal

X1_command_2_local[7]_lut_out = PE1_MASTERHWDATA[7];
X1_command_2_local[7] = DFFE(X1_command_2_local[7]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L241);


--X1_command_1_local[7] is slaveregister:slaveregister_inst|command_1_local[7]
--operation mode is normal

X1_command_1_local[7]_lut_out = PE1_MASTERHWDATA[7];
X1_command_1_local[7] = DFFE(X1_command_1_local[7]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L48);


--X1L904 is slaveregister:slaveregister_inst|Mux_319_rtl_425_rtl_676~4
--operation mode is normal

X1L904 = X1_command_2_local[7] & (X1_command_1_local[7] # B1L01Q) # !X1_command_2_local[7] & X1_command_1_local[7] & !B1L01Q;


--J1L8Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[7]~reg0
--operation mode is normal

J1L8Q_lut_out = FB93_sload_path[7];
J1L8Q = DFFE(J1L8Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L014 is slaveregister:slaveregister_inst|Mux_319_rtl_425_rtl_676~9
--operation mode is normal

X1L014 = B1L21Q & J1L8Q & !B1L01Q # !B1L21Q & X1L904;


--P1L99Q is hit_counter:inst_hit_counter|oneSPEcnt[7]~reg0
--operation mode is normal

P1L99Q_lut_out = FB43_sload_path[7];
P1L99Q = DFFE(P1L99Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--X1_command_0_local[7] is slaveregister:slaveregister_inst|command_0_local[7]
--operation mode is normal

X1_command_0_local[7]_lut_out = PE1_MASTERHWDATA[7];
X1_command_0_local[7] = DFFE(X1_command_0_local[7]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L97);


--X1L504 is slaveregister:slaveregister_inst|Mux_319_rtl_425_rtl_674~0
--operation mode is normal

X1L504 = B1L01Q & (B1L21Q # P1L99Q) # !B1L01Q & !B1L21Q & X1_command_0_local[7];


--J1L75Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[7]~reg0
--operation mode is normal

J1L75Q_lut_out = FB93_sload_path[7];
J1L75Q = DFFE(J1L75Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--X1L604 is slaveregister:slaveregister_inst|Mux_319_rtl_425_rtl_674~1
--operation mode is normal

X1L604 = X1L504 & (J1L75Q # !B1L21Q) # !X1L504 & FB93_sload_path[7] & B1L21Q;


--X1L304 is slaveregister:slaveregister_inst|Mux_319_rtl_425_rtl_673~0
--operation mode is normal

X1L304 = B1L9Q & (B1L8Q # X1L014) # !B1L9Q & !B1L8Q & X1L604;


--J1L04Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[39]~reg0
--operation mode is normal

J1L04Q_lut_out = FB93_sload_path[39];
J1L04Q = DFFE(J1L04Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--A1L172 is rtl~1134
--operation mode is normal

A1L172 = B1L21Q & J1L04Q & !B1L01Q;


--X1L404 is slaveregister:slaveregister_inst|Mux_319_rtl_425_rtl_673~1
--operation mode is normal

X1L404 = X1L304 & (A1L172 # !B1L8Q) # !X1L304 & X1L804 & B1L8Q;


--A1L262 is rtl~401
--operation mode is normal

A1L262 = B1L11Q & !B1L21Q & !A1L363 # !B1L11Q & X1L404;


--HB1_q[7] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]
HB1_q[7]_data_in = C1L8;
HB1_q[7]_write_enable = A1L622;
HB1_q[7]_clock_0 = GLOBAL(JE1_outclock1);
HB1_q[7]_clock_1 = GLOBAL(JE1_outclock1);
HB1_q[7]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
HB1_q[7]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB1_q[7] = MEMORY_SEGMENT(HB1_q[7]_data_in, HB1_q[7]_write_enable, HB1_q[7]_clock_0, HB1_q[7]_clock_1, , , , , VCC, HB1_q[7]_write_address, HB1_q[7]_read_address);


--ME1_q[7] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[7]
ME1_q[7]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[7]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[7] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[7]_write_address, ME1_q[7]_read_address);


--X1L394 is slaveregister:slaveregister_inst|Mux_587_rtl_474_rtl_767~0
--operation mode is normal

X1L394 = B1L91Q & (B1L71Q # HB1_q[7]) # !B1L91Q & !B1L71Q & ME1_q[7];


--HB2_q[7] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]
HB2_q[7]_data_in = C2L8;
HB2_q[7]_write_enable = A1L722;
HB2_q[7]_clock_0 = GLOBAL(JE1_outclock1);
HB2_q[7]_clock_1 = GLOBAL(JE1_outclock1);
HB2_q[7]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
HB2_q[7]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB2_q[7] = MEMORY_SEGMENT(HB2_q[7]_data_in, HB2_q[7]_write_enable, HB2_q[7]_clock_0, HB2_q[7]_clock_1, , , , , VCC, HB2_q[7]_write_address, HB2_q[7]_read_address);


--X1L494 is slaveregister:slaveregister_inst|Mux_587_rtl_474_rtl_767~1
--operation mode is normal

X1L494 = X1L394 & (HB2_q[7] # !B1L71Q) # !X1L394 & A1L262 & B1L71Q;


--HB6_q[7] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]
HB6_q[7]_data_in = N1L8;
HB6_q[7]_write_enable = A1L522;
HB6_q[7]_clock_0 = GLOBAL(JE1_outclock1);
HB6_q[7]_clock_1 = GLOBAL(JE1_outclock1);
HB6_q[7]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
HB6_q[7]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB6_q[7] = MEMORY_SEGMENT(HB6_q[7]_data_in, HB6_q[7]_write_enable, HB6_q[7]_clock_0, HB6_q[7]_clock_1, , , , , VCC, HB6_q[7]_write_address, HB6_q[7]_read_address);


--A1L153 is rtl~7585
--operation mode is normal

A1L153 = A1L143 & (HB6_q[7] # X1L452 & X1L494) # !A1L143 & X1L452 & X1L494;


--HB1_q[8] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8]
HB1_q[8]_data_in = C1L9;
HB1_q[8]_write_enable = A1L622;
HB1_q[8]_clock_0 = GLOBAL(JE1_outclock1);
HB1_q[8]_clock_1 = GLOBAL(JE1_outclock1);
HB1_q[8]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
HB1_q[8]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB1_q[8] = MEMORY_SEGMENT(HB1_q[8]_data_in, HB1_q[8]_write_enable, HB1_q[8]_clock_0, HB1_q[8]_clock_1, , , , , VCC, HB1_q[8]_write_address, HB1_q[8]_read_address);


--J1L14Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[40]~reg0
--operation mode is normal

J1L14Q_lut_out = FB93_sload_path[40];
J1L14Q = DFFE(J1L14Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--J1L9Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[8]~reg0
--operation mode is normal

J1L9Q_lut_out = FB93_sload_path[8];
J1L9Q = DFFE(J1L9Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1_command_1_local[8] is slaveregister:slaveregister_inst|command_1_local[8]
--operation mode is normal

X1_command_1_local[8]_lut_out = PE1_MASTERHWDATA[8];
X1_command_1_local[8] = DFFE(X1_command_1_local[8]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L48);


--X1L993 is slaveregister:slaveregister_inst|Mux_318_rtl_428_rtl_684~4
--operation mode is normal

X1L993 = J1L9Q & (X1_command_1_local[8] # B1L21Q) # !J1L9Q & X1_command_1_local[8] & !B1L21Q;


--X1L004 is slaveregister:slaveregister_inst|Mux_318_rtl_428_rtl_684~9
--operation mode is normal

X1L004 = B1L8Q & B1L21Q & J1L14Q # !B1L8Q & X1L993;


--P1L97Q is hit_counter:inst_hit_counter|multiSPEcnt[8]~reg0
--operation mode is normal

P1L97Q_lut_out = FB33_sload_path[8];
P1L97Q = DFFE(P1L97Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--J1L85Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[8]~reg0
--operation mode is normal

J1L85Q_lut_out = FB93_sload_path[8];
J1L85Q = DFFE(J1L85Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--P1L001Q is hit_counter:inst_hit_counter|oneSPEcnt[8]~reg0
--operation mode is normal

P1L001Q_lut_out = FB43_sload_path[8];
P1L001Q = DFFE(P1L001Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--X1L793 is slaveregister:slaveregister_inst|Mux_318_rtl_428_rtl_683~0
--operation mode is normal

X1L793 = B1L21Q & (B1L8Q # J1L85Q) # !B1L21Q & !B1L8Q & P1L001Q;


--J1L09Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[40]~reg0
--operation mode is normal

J1L09Q_lut_out = FB93_sload_path[40];
J1L09Q = DFFE(J1L09Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--X1L893 is slaveregister:slaveregister_inst|Mux_318_rtl_428_rtl_683~1
--operation mode is normal

X1L893 = X1L793 & (J1L09Q # !B1L8Q) # !X1L793 & P1L97Q & B1L8Q;


--CB2L3Q is atwd:atwd1|atwd_trigger:inst_atwd_trigger|done~reg0
--operation mode is normal

CB2L3Q_lut_out = !AB2L821Q & (X1_command_0_local[8] # !H1L8 & !CB2_enable_disc_sig);
CB2L3Q = DFFE(CB2L3Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--X1_command_0_local[8] is slaveregister:slaveregister_inst|command_0_local[8]
--operation mode is normal

X1_command_0_local[8]_lut_out = PE1_MASTERHWDATA[8];
X1_command_0_local[8] = DFFE(X1_command_0_local[8]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L97);


--X1L593 is slaveregister:slaveregister_inst|Mux_318_rtl_428_rtl_682~0
--operation mode is normal

X1L593 = B1L21Q & (B1L8Q # FB93_sload_path[8]) # !B1L21Q & !B1L8Q & X1_command_0_local[8];


--X1L693 is slaveregister:slaveregister_inst|Mux_318_rtl_428_rtl_682~1
--operation mode is normal

X1L693 = X1L593 & (FB93_sload_path[40] # !B1L8Q) # !X1L593 & CB2L3Q & B1L8Q;


--X1L393 is slaveregister:slaveregister_inst|Mux_318_rtl_428_rtl_681~0
--operation mode is normal

X1L393 = B1L01Q & (B1L9Q # X1L893) # !B1L01Q & !B1L9Q & X1L693;


--X1_command_2_local[8] is slaveregister:slaveregister_inst|command_2_local[8]
--operation mode is normal

X1_command_2_local[8]_lut_out = PE1_MASTERHWDATA[8];
X1_command_2_local[8] = DFFE(X1_command_2_local[8]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L241);


--A1L772 is rtl~1345
--operation mode is normal

A1L772 = !B1L21Q & (B1L8Q & COINC_DOWN_A # !B1L8Q & X1_command_2_local[8]);


--X1L493 is slaveregister:slaveregister_inst|Mux_318_rtl_428_rtl_681~1
--operation mode is normal

X1L493 = X1L393 & (A1L772 # !B1L9Q) # !X1L393 & X1L004 & B1L9Q;


--X1_command_3_local[8] is slaveregister:slaveregister_inst|command_3_local[8]
--operation mode is normal

X1_command_3_local[8]_lut_out = PE1_MASTERHWDATA[8];
X1_command_3_local[8] = DFFE(X1_command_3_local[8]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L251);


--A1L023 is rtl~1689
--operation mode is normal

A1L023 = B1L9Q & (B1L01Q & B1L8Q # !B1L01Q & !B1L8Q & X1_command_3_local[8]);


--Q1L97Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[8]~reg0
--operation mode is normal

Q1L97Q_lut_out = FB53_sload_path[8];
Q1L97Q = DFFE(Q1L97Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--X1_com_ctrl_local[8] is slaveregister:slaveregister_inst|com_ctrl_local[8]
--operation mode is normal

X1_com_ctrl_local[8]_lut_out = PE1_MASTERHWDATA[8];
X1_com_ctrl_local[8] = DFFE(X1_com_ctrl_local[8]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L6);


--Q1L001Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[8]~reg0
--operation mode is normal

Q1L001Q_lut_out = FB63_sload_path[8];
Q1L001Q = DFFE(Q1L001Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--X1L104 is slaveregister:slaveregister_inst|Mux_318_rtl_429_rtl_687_rtl_854~0
--operation mode is normal

X1L104 = B1L01Q & (B1L8Q # X1_com_ctrl_local[8]) # !B1L01Q & !B1L8Q & Q1L001Q;


--X1L204 is slaveregister:slaveregister_inst|Mux_318_rtl_429_rtl_687_rtl_854~1
--operation mode is normal

X1L204 = X1L104 & (FB8_sload_path[0] # !B1L8Q) # !X1L104 & Q1L97Q & B1L8Q;


--A1L913 is rtl~1688
--operation mode is normal

A1L913 = A1L023 # X1L204 & !B1L9Q;


--A1L872 is rtl~1352
--operation mode is normal

A1L872 = B1L11Q & A1L913 & !B1L21Q # !B1L11Q & X1L493;


--ME1_q[8] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[8]
ME1_q[8]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[8]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[8] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[8]_write_address, ME1_q[8]_read_address);


--X1L194 is slaveregister:slaveregister_inst|Mux_586_rtl_477_rtl_770~0
--operation mode is normal

X1L194 = B1L71Q & (B1L91Q # A1L872) # !B1L71Q & !B1L91Q & ME1_q[8];


--HB2_q[8] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8]
HB2_q[8]_data_in = C2L9;
HB2_q[8]_write_enable = A1L722;
HB2_q[8]_clock_0 = GLOBAL(JE1_outclock1);
HB2_q[8]_clock_1 = GLOBAL(JE1_outclock1);
HB2_q[8]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
HB2_q[8]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB2_q[8] = MEMORY_SEGMENT(HB2_q[8]_data_in, HB2_q[8]_write_enable, HB2_q[8]_clock_0, HB2_q[8]_clock_1, , , , , VCC, HB2_q[8]_write_address, HB2_q[8]_read_address);


--X1L294 is slaveregister:slaveregister_inst|Mux_586_rtl_477_rtl_770~1
--operation mode is normal

X1L294 = X1L194 & (HB2_q[8] # !B1L91Q) # !X1L194 & HB1_q[8] & B1L91Q;


--HB6_q[8] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8]
HB6_q[8]_data_in = N1L9;
HB6_q[8]_write_enable = A1L522;
HB6_q[8]_clock_0 = GLOBAL(JE1_outclock1);
HB6_q[8]_clock_1 = GLOBAL(JE1_outclock1);
HB6_q[8]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
HB6_q[8]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB6_q[8] = MEMORY_SEGMENT(HB6_q[8]_data_in, HB6_q[8]_write_enable, HB6_q[8]_clock_0, HB6_q[8]_clock_1, , , , , VCC, HB6_q[8]_write_address, HB6_q[8]_read_address);


--A1L253 is rtl~7597
--operation mode is normal

A1L253 = A1L143 & (HB6_q[8] # X1L452 & X1L294) # !A1L143 & X1L452 & X1L294;


--J1L19Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[41]~reg0
--operation mode is normal

J1L19Q_lut_out = FB93_sload_path[41];
J1L19Q = DFFE(J1L19Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--P1L08Q is hit_counter:inst_hit_counter|multiSPEcnt[9]~reg0
--operation mode is normal

P1L08Q_lut_out = FB33_sload_path[9];
P1L08Q = DFFE(P1L08Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--X1L783 is slaveregister:slaveregister_inst|Mux_317_rtl_431_rtl_691~4
--operation mode is normal

X1L783 = J1L19Q & (P1L08Q # B1L21Q) # !J1L19Q & P1L08Q & !B1L21Q;


--X1L883 is slaveregister:slaveregister_inst|Mux_317_rtl_431_rtl_691~9
--operation mode is normal

X1L883 = B1L01Q & X1L783 # !B1L01Q & B1L21Q & FB93_sload_path[41];


--X1_command_2_local[9] is slaveregister:slaveregister_inst|command_2_local[9]
--operation mode is normal

X1_command_2_local[9]_lut_out = PE1_MASTERHWDATA[9];
X1_command_2_local[9] = DFFE(X1_command_2_local[9]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L241);


--X1_command_1_local[9] is slaveregister:slaveregister_inst|command_1_local[9]
--operation mode is normal

X1_command_1_local[9]_lut_out = PE1_MASTERHWDATA[9];
X1_command_1_local[9] = DFFE(X1_command_1_local[9]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L48);


--X1L983 is slaveregister:slaveregister_inst|Mux_317_rtl_431_rtl_692~4
--operation mode is normal

X1L983 = X1_command_2_local[9] & (X1_command_1_local[9] # B1L01Q) # !X1_command_2_local[9] & X1_command_1_local[9] & !B1L01Q;


--J1L01Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[9]~reg0
--operation mode is normal

J1L01Q_lut_out = FB93_sload_path[9];
J1L01Q = DFFE(J1L01Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L093 is slaveregister:slaveregister_inst|Mux_317_rtl_431_rtl_692~9
--operation mode is normal

X1L093 = B1L21Q & J1L01Q & !B1L01Q # !B1L21Q & X1L983;


--P1L101Q is hit_counter:inst_hit_counter|oneSPEcnt[9]~reg0
--operation mode is normal

P1L101Q_lut_out = FB43_sload_path[9];
P1L101Q = DFFE(P1L101Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--X1_command_0_local[9] is slaveregister:slaveregister_inst|command_0_local[9]
--operation mode is normal

X1_command_0_local[9]_lut_out = PE1_MASTERHWDATA[9];
X1_command_0_local[9] = DFFE(X1_command_0_local[9]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L97);


--X1L583 is slaveregister:slaveregister_inst|Mux_317_rtl_431_rtl_690~0
--operation mode is normal

X1L583 = B1L01Q & (B1L21Q # P1L101Q) # !B1L01Q & !B1L21Q & X1_command_0_local[9];


--J1L95Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[9]~reg0
--operation mode is normal

J1L95Q_lut_out = FB93_sload_path[9];
J1L95Q = DFFE(J1L95Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--X1L683 is slaveregister:slaveregister_inst|Mux_317_rtl_431_rtl_690~1
--operation mode is normal

X1L683 = X1L583 & (J1L95Q # !B1L21Q) # !X1L583 & FB93_sload_path[9] & B1L21Q;


--X1L383 is slaveregister:slaveregister_inst|Mux_317_rtl_431_rtl_689~0
--operation mode is normal

X1L383 = B1L9Q & (B1L8Q # X1L093) # !B1L9Q & !B1L8Q & X1L683;


--J1L24Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[41]~reg0
--operation mode is normal

J1L24Q_lut_out = FB93_sload_path[41];
J1L24Q = DFFE(J1L24Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--A1L972 is rtl~1364
--operation mode is normal

A1L972 = B1L21Q & J1L24Q & !B1L01Q # !B1L21Q & COINC_DOWN_ABAR & B1L01Q;


--X1L483 is slaveregister:slaveregister_inst|Mux_317_rtl_431_rtl_689~1
--operation mode is normal

X1L483 = X1L383 & (A1L972 # !B1L8Q) # !X1L383 & X1L883 & B1L8Q;


--X1_command_3_local[9] is slaveregister:slaveregister_inst|command_3_local[9]
--operation mode is normal

X1_command_3_local[9]_lut_out = PE1_MASTERHWDATA[9];
X1_command_3_local[9] = DFFE(X1_command_3_local[9]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L251);


--A1L223 is rtl~1698
--operation mode is normal

A1L223 = B1L9Q & (B1L8Q & B1L01Q # !B1L8Q & !B1L01Q & X1_command_3_local[9]);


--Q1L08Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[9]~reg0
--operation mode is normal

Q1L08Q_lut_out = FB53_sload_path[9];
Q1L08Q = DFFE(Q1L08Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--X1_com_ctrl_local[9] is slaveregister:slaveregister_inst|com_ctrl_local[9]
--operation mode is normal

X1_com_ctrl_local[9]_lut_out = !PE1_MASTERHWDATA[9];
X1_com_ctrl_local[9] = DFFE(X1_com_ctrl_local[9]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L6);


--Q1L101Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[9]~reg0
--operation mode is normal

Q1L101Q_lut_out = FB63_sload_path[9];
Q1L101Q = DFFE(Q1L101Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--X1L193 is slaveregister:slaveregister_inst|Mux_317_rtl_432_rtl_695_rtl_857~0
--operation mode is normal

X1L193 = B1L01Q & (B1L8Q # !X1_com_ctrl_local[9]) # !B1L01Q & !B1L8Q & Q1L101Q;


--X1L293 is slaveregister:slaveregister_inst|Mux_317_rtl_432_rtl_695_rtl_857~1
--operation mode is normal

X1L293 = X1L193 & (FB8_pre_out[1] # !B1L8Q) # !X1L193 & Q1L08Q & B1L8Q;


--A1L123 is rtl~1697
--operation mode is normal

A1L123 = A1L223 # X1L293 & !B1L9Q;


--A1L082 is rtl~1371
--operation mode is normal

A1L082 = B1L11Q & A1L123 & !B1L21Q # !B1L11Q & X1L483;


--HB1_q[9] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9]
HB1_q[9]_data_in = C1L01;
HB1_q[9]_write_enable = A1L622;
HB1_q[9]_clock_0 = GLOBAL(JE1_outclock1);
HB1_q[9]_clock_1 = GLOBAL(JE1_outclock1);
HB1_q[9]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
HB1_q[9]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB1_q[9] = MEMORY_SEGMENT(HB1_q[9]_data_in, HB1_q[9]_write_enable, HB1_q[9]_clock_0, HB1_q[9]_clock_1, , , , , VCC, HB1_q[9]_write_address, HB1_q[9]_read_address);


--ME1_q[9] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[9]
ME1_q[9]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[9]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[9] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[9]_write_address, ME1_q[9]_read_address);


--X1L984 is slaveregister:slaveregister_inst|Mux_585_rtl_480_rtl_773~0
--operation mode is normal

X1L984 = B1L91Q & (B1L71Q # HB1_q[9]) # !B1L91Q & !B1L71Q & ME1_q[9];


--HB2_q[9] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9]
HB2_q[9]_data_in = C2L01;
HB2_q[9]_write_enable = A1L722;
HB2_q[9]_clock_0 = GLOBAL(JE1_outclock1);
HB2_q[9]_clock_1 = GLOBAL(JE1_outclock1);
HB2_q[9]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
HB2_q[9]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB2_q[9] = MEMORY_SEGMENT(HB2_q[9]_data_in, HB2_q[9]_write_enable, HB2_q[9]_clock_0, HB2_q[9]_clock_1, , , , , VCC, HB2_q[9]_write_address, HB2_q[9]_read_address);


--X1L094 is slaveregister:slaveregister_inst|Mux_585_rtl_480_rtl_773~1
--operation mode is normal

X1L094 = X1L984 & (HB2_q[9] # !B1L71Q) # !X1L984 & A1L082 & B1L71Q;


--HB6_q[9] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9]
HB6_q[9]_data_in = N1L01;
HB6_q[9]_write_enable = A1L522;
HB6_q[9]_clock_0 = GLOBAL(JE1_outclock1);
HB6_q[9]_clock_1 = GLOBAL(JE1_outclock1);
HB6_q[9]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
HB6_q[9]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB6_q[9] = MEMORY_SEGMENT(HB6_q[9]_data_in, HB6_q[9]_write_enable, HB6_q[9]_clock_0, HB6_q[9]_clock_1, , , , , VCC, HB6_q[9]_write_address, HB6_q[9]_read_address);


--A1L353 is rtl~7609
--operation mode is normal

A1L353 = A1L143 & (HB6_q[9] # X1L452 & X1L094) # !A1L143 & X1L452 & X1L094;


--HB1_q[10] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10]
HB1_q[10]_data_in = C1L11;
HB1_q[10]_write_enable = A1L622;
HB1_q[10]_clock_0 = GLOBAL(JE1_outclock1);
HB1_q[10]_clock_1 = GLOBAL(JE1_outclock1);
HB1_q[10]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
HB1_q[10]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB1_q[10] = MEMORY_SEGMENT(HB1_q[10]_data_in, HB1_q[10]_write_enable, HB1_q[10]_clock_0, HB1_q[10]_clock_1, , , , , VCC, HB1_q[10]_write_address, HB1_q[10]_read_address);


--J1L29Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[42]~reg0
--operation mode is normal

J1L29Q_lut_out = FB93_sload_path[42];
J1L29Q = DFFE(J1L29Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--P1L28Q is hit_counter:inst_hit_counter|multiSPEcnt[10]~reg0
--operation mode is normal

P1L28Q_lut_out = FB33_sload_path[10];
P1L28Q = DFFE(P1L28Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--X1L773 is slaveregister:slaveregister_inst|Mux_316_rtl_434_rtl_699~4
--operation mode is normal

X1L773 = J1L29Q & (P1L28Q # B1L21Q) # !J1L29Q & P1L28Q & !B1L21Q;


--X1L873 is slaveregister:slaveregister_inst|Mux_316_rtl_434_rtl_699~9
--operation mode is normal

X1L873 = B1L01Q & X1L773 # !B1L01Q & B1L21Q & FB93_sload_path[42];


--X1_command_2_local[10] is slaveregister:slaveregister_inst|command_2_local[10]
--operation mode is normal

X1_command_2_local[10]_lut_out = PE1_MASTERHWDATA[10];
X1_command_2_local[10] = DFFE(X1_command_2_local[10]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L241);


--X1_command_1_local[10] is slaveregister:slaveregister_inst|command_1_local[10]
--operation mode is normal

X1_command_1_local[10]_lut_out = PE1_MASTERHWDATA[10];
X1_command_1_local[10] = DFFE(X1_command_1_local[10]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L48);


--X1L973 is slaveregister:slaveregister_inst|Mux_316_rtl_434_rtl_700~4
--operation mode is normal

X1L973 = X1_command_2_local[10] & (X1_command_1_local[10] # B1L01Q) # !X1_command_2_local[10] & X1_command_1_local[10] & !B1L01Q;


--J1L11Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[10]~reg0
--operation mode is normal

J1L11Q_lut_out = FB93_sload_path[10];
J1L11Q = DFFE(J1L11Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L083 is slaveregister:slaveregister_inst|Mux_316_rtl_434_rtl_700~9
--operation mode is normal

X1L083 = B1L21Q & J1L11Q & !B1L01Q # !B1L21Q & X1L973;


--P1L201Q is hit_counter:inst_hit_counter|oneSPEcnt[10]~reg0
--operation mode is normal

P1L201Q_lut_out = FB43_sload_path[10];
P1L201Q = DFFE(P1L201Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--X1_command_0_local[10] is slaveregister:slaveregister_inst|command_0_local[10]
--operation mode is normal

X1_command_0_local[10]_lut_out = PE1_MASTERHWDATA[10];
X1_command_0_local[10] = DFFE(X1_command_0_local[10]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L97);


--X1L573 is slaveregister:slaveregister_inst|Mux_316_rtl_434_rtl_698~0
--operation mode is normal

X1L573 = B1L01Q & (B1L21Q # P1L201Q) # !B1L01Q & !B1L21Q & X1_command_0_local[10];


--J1L06Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[10]~reg0
--operation mode is normal

J1L06Q_lut_out = FB93_sload_path[10];
J1L06Q = DFFE(J1L06Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--X1L673 is slaveregister:slaveregister_inst|Mux_316_rtl_434_rtl_698~1
--operation mode is normal

X1L673 = X1L573 & (J1L06Q # !B1L21Q) # !X1L573 & FB93_sload_path[10] & B1L21Q;


--X1L373 is slaveregister:slaveregister_inst|Mux_316_rtl_434_rtl_697~0
--operation mode is normal

X1L373 = B1L9Q & (B1L8Q # X1L083) # !B1L9Q & !B1L8Q & X1L673;


--J1L34Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[42]~reg0
--operation mode is normal

J1L34Q_lut_out = FB93_sload_path[42];
J1L34Q = DFFE(J1L34Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--A1L182 is rtl~1383
--operation mode is normal

A1L182 = B1L21Q & J1L34Q & !B1L01Q # !B1L21Q & COINC_DOWN_B & B1L01Q;


--X1L473 is slaveregister:slaveregister_inst|Mux_316_rtl_434_rtl_697~1
--operation mode is normal

X1L473 = X1L373 & (A1L182 # !B1L8Q) # !X1L373 & X1L873 & B1L8Q;


--X1_command_3_local[10] is slaveregister:slaveregister_inst|command_3_local[10]
--operation mode is normal

X1_command_3_local[10]_lut_out = PE1_MASTERHWDATA[10];
X1_command_3_local[10] = DFFE(X1_command_3_local[10]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L251);


--A1L423 is rtl~1707
--operation mode is normal

A1L423 = B1L9Q & (B1L8Q & B1L01Q # !B1L8Q & !B1L01Q & X1_command_3_local[10]);


--Q1L18Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[10]~reg0
--operation mode is normal

Q1L18Q_lut_out = FB53_sload_path[10];
Q1L18Q = DFFE(Q1L18Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--X1_com_ctrl_local[10] is slaveregister:slaveregister_inst|com_ctrl_local[10]
--operation mode is normal

X1_com_ctrl_local[10]_lut_out = !PE1_MASTERHWDATA[10];
X1_com_ctrl_local[10] = DFFE(X1_com_ctrl_local[10]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L6);


--Q1L201Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[10]~reg0
--operation mode is normal

Q1L201Q_lut_out = FB63_sload_path[10];
Q1L201Q = DFFE(Q1L201Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--X1L183 is slaveregister:slaveregister_inst|Mux_316_rtl_435_rtl_703_rtl_860~0
--operation mode is normal

X1L183 = B1L01Q & (B1L8Q # !X1_com_ctrl_local[10]) # !B1L01Q & !B1L8Q & Q1L201Q;


--X1L283 is slaveregister:slaveregister_inst|Mux_316_rtl_435_rtl_703_rtl_860~1
--operation mode is normal

X1L283 = X1L183 & (FB8_pre_out[2] # !B1L8Q) # !X1L183 & Q1L18Q & B1L8Q;


--A1L323 is rtl~1706
--operation mode is normal

A1L323 = A1L423 # X1L283 & !B1L9Q;


--A1L282 is rtl~1390
--operation mode is normal

A1L282 = B1L11Q & A1L323 & !B1L21Q # !B1L11Q & X1L473;


--ME1_q[10] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[10]
ME1_q[10]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[10]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[10] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[10]_write_address, ME1_q[10]_read_address);


--X1L784 is slaveregister:slaveregister_inst|Mux_584_rtl_483_rtl_776~0
--operation mode is normal

X1L784 = B1L71Q & (B1L91Q # A1L282) # !B1L71Q & !B1L91Q & ME1_q[10];


--HB2_q[10] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10]
HB2_q[10]_data_in = C2L11;
HB2_q[10]_write_enable = A1L722;
HB2_q[10]_clock_0 = GLOBAL(JE1_outclock1);
HB2_q[10]_clock_1 = GLOBAL(JE1_outclock1);
HB2_q[10]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
HB2_q[10]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB2_q[10] = MEMORY_SEGMENT(HB2_q[10]_data_in, HB2_q[10]_write_enable, HB2_q[10]_clock_0, HB2_q[10]_clock_1, , , , , VCC, HB2_q[10]_write_address, HB2_q[10]_read_address);


--X1L884 is slaveregister:slaveregister_inst|Mux_584_rtl_483_rtl_776~1
--operation mode is normal

X1L884 = X1L784 & (HB2_q[10] # !B1L91Q) # !X1L784 & HB1_q[10] & B1L91Q;


--HB6_q[10] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10]
HB6_q[10]_data_in = N1L11;
HB6_q[10]_write_enable = A1L522;
HB6_q[10]_clock_0 = GLOBAL(JE1_outclock1);
HB6_q[10]_clock_1 = GLOBAL(JE1_outclock1);
HB6_q[10]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
HB6_q[10]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB6_q[10] = MEMORY_SEGMENT(HB6_q[10]_data_in, HB6_q[10]_write_enable, HB6_q[10]_clock_0, HB6_q[10]_clock_1, , , , , VCC, HB6_q[10]_write_address, HB6_q[10]_read_address);


--A1L453 is rtl~7621
--operation mode is normal

A1L453 = A1L143 & (HB6_q[10] # X1L452 & X1L884) # !A1L143 & X1L452 & X1L884;


--J1L39Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[43]~reg0
--operation mode is normal

J1L39Q_lut_out = FB93_sload_path[43];
J1L39Q = DFFE(J1L39Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--P1L38Q is hit_counter:inst_hit_counter|multiSPEcnt[11]~reg0
--operation mode is normal

P1L38Q_lut_out = FB33_sload_path[11];
P1L38Q = DFFE(P1L38Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--X1L763 is slaveregister:slaveregister_inst|Mux_315_rtl_437_rtl_707~4
--operation mode is normal

X1L763 = J1L39Q & (P1L38Q # B1L21Q) # !J1L39Q & P1L38Q & !B1L21Q;


--X1L863 is slaveregister:slaveregister_inst|Mux_315_rtl_437_rtl_707~9
--operation mode is normal

X1L863 = B1L01Q & X1L763 # !B1L01Q & B1L21Q & FB93_sload_path[43];


--X1_command_2_local[11] is slaveregister:slaveregister_inst|command_2_local[11]
--operation mode is normal

X1_command_2_local[11]_lut_out = PE1_MASTERHWDATA[11];
X1_command_2_local[11] = DFFE(X1_command_2_local[11]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L241);


--X1_command_1_local[11] is slaveregister:slaveregister_inst|command_1_local[11]
--operation mode is normal

X1_command_1_local[11]_lut_out = PE1_MASTERHWDATA[11];
X1_command_1_local[11] = DFFE(X1_command_1_local[11]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L48);


--X1L963 is slaveregister:slaveregister_inst|Mux_315_rtl_437_rtl_708~4
--operation mode is normal

X1L963 = X1_command_2_local[11] & (X1_command_1_local[11] # B1L01Q) # !X1_command_2_local[11] & X1_command_1_local[11] & !B1L01Q;


--J1L21Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[11]~reg0
--operation mode is normal

J1L21Q_lut_out = FB93_sload_path[11];
J1L21Q = DFFE(J1L21Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L073 is slaveregister:slaveregister_inst|Mux_315_rtl_437_rtl_708~9
--operation mode is normal

X1L073 = B1L21Q & J1L21Q & !B1L01Q # !B1L21Q & X1L963;


--P1L301Q is hit_counter:inst_hit_counter|oneSPEcnt[11]~reg0
--operation mode is normal

P1L301Q_lut_out = FB43_sload_path[11];
P1L301Q = DFFE(P1L301Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--X1_command_0_local[11] is slaveregister:slaveregister_inst|command_0_local[11]
--operation mode is normal

X1_command_0_local[11]_lut_out = PE1_MASTERHWDATA[11];
X1_command_0_local[11] = DFFE(X1_command_0_local[11]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L97);


--X1L563 is slaveregister:slaveregister_inst|Mux_315_rtl_437_rtl_706~0
--operation mode is normal

X1L563 = B1L01Q & (B1L21Q # P1L301Q) # !B1L01Q & !B1L21Q & X1_command_0_local[11];


--J1L16Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[11]~reg0
--operation mode is normal

J1L16Q_lut_out = FB93_sload_path[11];
J1L16Q = DFFE(J1L16Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--X1L663 is slaveregister:slaveregister_inst|Mux_315_rtl_437_rtl_706~1
--operation mode is normal

X1L663 = X1L563 & (J1L16Q # !B1L21Q) # !X1L563 & FB93_sload_path[11] & B1L21Q;


--X1L363 is slaveregister:slaveregister_inst|Mux_315_rtl_437_rtl_705~0
--operation mode is normal

X1L363 = B1L9Q & (B1L8Q # X1L073) # !B1L9Q & !B1L8Q & X1L663;


--J1L44Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[43]~reg0
--operation mode is normal

J1L44Q_lut_out = FB93_sload_path[43];
J1L44Q = DFFE(J1L44Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--A1L382 is rtl~1402
--operation mode is normal

A1L382 = B1L21Q & J1L44Q & !B1L01Q # !B1L21Q & COINC_DOWN_BBAR & B1L01Q;


--X1L463 is slaveregister:slaveregister_inst|Mux_315_rtl_437_rtl_705~1
--operation mode is normal

X1L463 = X1L363 & (A1L382 # !B1L8Q) # !X1L363 & X1L863 & B1L8Q;


--X1_command_3_local[11] is slaveregister:slaveregister_inst|command_3_local[11]
--operation mode is normal

X1_command_3_local[11]_lut_out = PE1_MASTERHWDATA[11];
X1_command_3_local[11] = DFFE(X1_command_3_local[11]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L251);


--A1L623 is rtl~1716
--operation mode is normal

A1L623 = B1L9Q & (B1L8Q & B1L01Q # !B1L8Q & !B1L01Q & X1_command_3_local[11]);


--Q1L28Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[11]~reg0
--operation mode is normal

Q1L28Q_lut_out = FB53_sload_path[11];
Q1L28Q = DFFE(Q1L28Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--X1_com_ctrl_local[11] is slaveregister:slaveregister_inst|com_ctrl_local[11]
--operation mode is normal

X1_com_ctrl_local[11]_lut_out = PE1_MASTERHWDATA[11];
X1_com_ctrl_local[11] = DFFE(X1_com_ctrl_local[11]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L6);


--Q1L301Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[11]~reg0
--operation mode is normal

Q1L301Q_lut_out = FB63_sload_path[11];
Q1L301Q = DFFE(Q1L301Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--X1L173 is slaveregister:slaveregister_inst|Mux_315_rtl_438_rtl_711_rtl_863~0
--operation mode is normal

X1L173 = B1L01Q & (B1L8Q # X1_com_ctrl_local[11]) # !B1L01Q & !B1L8Q & Q1L301Q;


--X1L273 is slaveregister:slaveregister_inst|Mux_315_rtl_438_rtl_711_rtl_863~1
--operation mode is normal

X1L273 = X1L173 & (FB8_pre_out[3] # !B1L8Q) # !X1L173 & Q1L28Q & B1L8Q;


--A1L523 is rtl~1715
--operation mode is normal

A1L523 = A1L623 # X1L273 & !B1L9Q;


--A1L482 is rtl~1409
--operation mode is normal

A1L482 = B1L11Q & A1L523 & !B1L21Q # !B1L11Q & X1L463;


--HB1_q[11] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11]
HB1_q[11]_data_in = C1L21;
HB1_q[11]_write_enable = A1L622;
HB1_q[11]_clock_0 = GLOBAL(JE1_outclock1);
HB1_q[11]_clock_1 = GLOBAL(JE1_outclock1);
HB1_q[11]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
HB1_q[11]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB1_q[11] = MEMORY_SEGMENT(HB1_q[11]_data_in, HB1_q[11]_write_enable, HB1_q[11]_clock_0, HB1_q[11]_clock_1, , , , , VCC, HB1_q[11]_write_address, HB1_q[11]_read_address);


--ME1_q[11] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[11]
ME1_q[11]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[11]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[11] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[11]_write_address, ME1_q[11]_read_address);


--X1L584 is slaveregister:slaveregister_inst|Mux_583_rtl_486_rtl_779~0
--operation mode is normal

X1L584 = B1L91Q & (B1L71Q # HB1_q[11]) # !B1L91Q & !B1L71Q & ME1_q[11];


--HB2_q[11] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11]
HB2_q[11]_data_in = C2L21;
HB2_q[11]_write_enable = A1L722;
HB2_q[11]_clock_0 = GLOBAL(JE1_outclock1);
HB2_q[11]_clock_1 = GLOBAL(JE1_outclock1);
HB2_q[11]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
HB2_q[11]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB2_q[11] = MEMORY_SEGMENT(HB2_q[11]_data_in, HB2_q[11]_write_enable, HB2_q[11]_clock_0, HB2_q[11]_clock_1, , , , , VCC, HB2_q[11]_write_address, HB2_q[11]_read_address);


--X1L684 is slaveregister:slaveregister_inst|Mux_583_rtl_486_rtl_779~1
--operation mode is normal

X1L684 = X1L584 & (HB2_q[11] # !B1L71Q) # !X1L584 & A1L482 & B1L71Q;


--HB6_q[11] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11]
HB6_q[11]_data_in = N1L21;
HB6_q[11]_write_enable = A1L522;
HB6_q[11]_clock_0 = GLOBAL(JE1_outclock1);
HB6_q[11]_clock_1 = GLOBAL(JE1_outclock1);
HB6_q[11]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
HB6_q[11]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB6_q[11] = MEMORY_SEGMENT(HB6_q[11]_data_in, HB6_q[11]_write_enable, HB6_q[11]_clock_0, HB6_q[11]_clock_1, , , , , VCC, HB6_q[11]_write_address, HB6_q[11]_read_address);


--A1L553 is rtl~7633
--operation mode is normal

A1L553 = A1L143 & (HB6_q[11] # X1L452 & X1L684) # !A1L143 & X1L452 & X1L684;


--HB1_q[12] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12]
HB1_q[12]_data_in = C1L31;
HB1_q[12]_write_enable = A1L622;
HB1_q[12]_clock_0 = GLOBAL(JE1_outclock1);
HB1_q[12]_clock_1 = GLOBAL(JE1_outclock1);
HB1_q[12]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
HB1_q[12]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB1_q[12] = MEMORY_SEGMENT(HB1_q[12]_data_in, HB1_q[12]_write_enable, HB1_q[12]_clock_0, HB1_q[12]_clock_1, , , , , VCC, HB1_q[12]_write_address, HB1_q[12]_read_address);


--J1L49Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[44]~reg0
--operation mode is normal

J1L49Q_lut_out = FB93_sload_path[44];
J1L49Q = DFFE(J1L49Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--P1L48Q is hit_counter:inst_hit_counter|multiSPEcnt[12]~reg0
--operation mode is normal

P1L48Q_lut_out = FB33_sload_path[12];
P1L48Q = DFFE(P1L48Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--X1L753 is slaveregister:slaveregister_inst|Mux_314_rtl_440_rtl_715~4
--operation mode is normal

X1L753 = J1L49Q & (P1L48Q # B1L21Q) # !J1L49Q & P1L48Q & !B1L21Q;


--X1L853 is slaveregister:slaveregister_inst|Mux_314_rtl_440_rtl_715~9
--operation mode is normal

X1L853 = B1L01Q & X1L753 # !B1L01Q & B1L21Q & FB93_sload_path[44];


--X1_command_1_local[12] is slaveregister:slaveregister_inst|command_1_local[12]
--operation mode is normal

X1_command_1_local[12]_lut_out = !PE1_MASTERHWDATA[12];
X1_command_1_local[12] = DFFE(X1_command_1_local[12]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L48);


--X1L953 is slaveregister:slaveregister_inst|Mux_314_rtl_440_rtl_716~4
--operation mode is normal

X1L953 = X1_command_2_local[12] & (B1L01Q # !X1_command_1_local[12]) # !X1_command_2_local[12] & !B1L01Q & !X1_command_1_local[12];


--J1L31Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[12]~reg0
--operation mode is normal

J1L31Q_lut_out = FB93_sload_path[12];
J1L31Q = DFFE(J1L31Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L063 is slaveregister:slaveregister_inst|Mux_314_rtl_440_rtl_716~9
--operation mode is normal

X1L063 = B1L21Q & J1L31Q & !B1L01Q # !B1L21Q & X1L953;


--P1L401Q is hit_counter:inst_hit_counter|oneSPEcnt[12]~reg0
--operation mode is normal

P1L401Q_lut_out = FB43_sload_path[12];
P1L401Q = DFFE(P1L401Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--X1_command_0_local[12] is slaveregister:slaveregister_inst|command_0_local[12]
--operation mode is normal

X1_command_0_local[12]_lut_out = PE1_MASTERHWDATA[12];
X1_command_0_local[12] = DFFE(X1_command_0_local[12]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L97);


--X1L553 is slaveregister:slaveregister_inst|Mux_314_rtl_440_rtl_714~0
--operation mode is normal

X1L553 = B1L01Q & (B1L21Q # P1L401Q) # !B1L01Q & !B1L21Q & X1_command_0_local[12];


--J1L26Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[12]~reg0
--operation mode is normal

J1L26Q_lut_out = FB93_sload_path[12];
J1L26Q = DFFE(J1L26Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--X1L653 is slaveregister:slaveregister_inst|Mux_314_rtl_440_rtl_714~1
--operation mode is normal

X1L653 = X1L553 & (J1L26Q # !B1L21Q) # !X1L553 & FB93_sload_path[12] & B1L21Q;


--X1L353 is slaveregister:slaveregister_inst|Mux_314_rtl_440_rtl_713~0
--operation mode is normal

X1L353 = B1L9Q & (B1L8Q # X1L063) # !B1L9Q & !B1L8Q & X1L653;


--J1L54Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[44]~reg0
--operation mode is normal

J1L54Q_lut_out = FB93_sload_path[44];
J1L54Q = DFFE(J1L54Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--A1L582 is rtl~1421
--operation mode is normal

A1L582 = B1L21Q & J1L54Q & !B1L01Q # !B1L21Q & COINC_UP_A & B1L01Q;


--X1L453 is slaveregister:slaveregister_inst|Mux_314_rtl_440_rtl_713~1
--operation mode is normal

X1L453 = X1L353 & (A1L582 # !B1L8Q) # !X1L353 & X1L853 & B1L8Q;


--X1_command_3_local[12] is slaveregister:slaveregister_inst|command_3_local[12]
--operation mode is normal

X1_command_3_local[12]_lut_out = PE1_MASTERHWDATA[12];
X1_command_3_local[12] = DFFE(X1_command_3_local[12]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L251);


--A1L823 is rtl~1725
--operation mode is normal

A1L823 = B1L9Q & (B1L8Q & B1L01Q # !B1L8Q & !B1L01Q & X1_command_3_local[12]);


--Q1L38Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[12]~reg0
--operation mode is normal

Q1L38Q_lut_out = FB53_sload_path[12];
Q1L38Q = DFFE(Q1L38Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--X1_com_ctrl_local[12] is slaveregister:slaveregister_inst|com_ctrl_local[12]
--operation mode is normal

X1_com_ctrl_local[12]_lut_out = !PE1_MASTERHWDATA[12];
X1_com_ctrl_local[12] = DFFE(X1_com_ctrl_local[12]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L6);


--Q1L401Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[12]~reg0
--operation mode is normal

Q1L401Q_lut_out = FB63_sload_path[12];
Q1L401Q = DFFE(Q1L401Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--X1L163 is slaveregister:slaveregister_inst|Mux_314_rtl_441_rtl_719_rtl_866~0
--operation mode is normal

X1L163 = B1L01Q & (B1L8Q # !X1_com_ctrl_local[12]) # !B1L01Q & !B1L8Q & Q1L401Q;


--X1L263 is slaveregister:slaveregister_inst|Mux_314_rtl_441_rtl_719_rtl_866~1
--operation mode is normal

X1L263 = X1L163 & (FB8_pre_out[4] # !B1L8Q) # !X1L163 & Q1L38Q & B1L8Q;


--A1L723 is rtl~1724
--operation mode is normal

A1L723 = A1L823 # X1L263 & !B1L9Q;


--A1L682 is rtl~1428
--operation mode is normal

A1L682 = B1L11Q & A1L723 & !B1L21Q # !B1L11Q & X1L453;


--ME1_q[12] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[12]
ME1_q[12]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[12]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[12] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[12]_write_address, ME1_q[12]_read_address);


--X1L384 is slaveregister:slaveregister_inst|Mux_582_rtl_489_rtl_782~0
--operation mode is normal

X1L384 = B1L71Q & (B1L91Q # A1L682) # !B1L71Q & !B1L91Q & ME1_q[12];


--HB2_q[12] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12]
HB2_q[12]_data_in = C2L31;
HB2_q[12]_write_enable = A1L722;
HB2_q[12]_clock_0 = GLOBAL(JE1_outclock1);
HB2_q[12]_clock_1 = GLOBAL(JE1_outclock1);
HB2_q[12]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
HB2_q[12]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB2_q[12] = MEMORY_SEGMENT(HB2_q[12]_data_in, HB2_q[12]_write_enable, HB2_q[12]_clock_0, HB2_q[12]_clock_1, , , , , VCC, HB2_q[12]_write_address, HB2_q[12]_read_address);


--X1L484 is slaveregister:slaveregister_inst|Mux_582_rtl_489_rtl_782~1
--operation mode is normal

X1L484 = X1L384 & (HB2_q[12] # !B1L91Q) # !X1L384 & HB1_q[12] & B1L91Q;


--HB6_q[12] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12]
HB6_q[12]_data_in = N1L31;
HB6_q[12]_write_enable = A1L522;
HB6_q[12]_clock_0 = GLOBAL(JE1_outclock1);
HB6_q[12]_clock_1 = GLOBAL(JE1_outclock1);
HB6_q[12]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
HB6_q[12]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB6_q[12] = MEMORY_SEGMENT(HB6_q[12]_data_in, HB6_q[12]_write_enable, HB6_q[12]_clock_0, HB6_q[12]_clock_1, , , , , VCC, HB6_q[12]_write_address, HB6_q[12]_read_address);


--A1L653 is rtl~7645
--operation mode is normal

A1L653 = A1L143 & (HB6_q[12] # X1L452 & X1L484) # !A1L143 & X1L452 & X1L484;


--J1L59Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[45]~reg0
--operation mode is normal

J1L59Q_lut_out = FB93_sload_path[45];
J1L59Q = DFFE(J1L59Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--P1L58Q is hit_counter:inst_hit_counter|multiSPEcnt[13]~reg0
--operation mode is normal

P1L58Q_lut_out = FB33_sload_path[13];
P1L58Q = DFFE(P1L58Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--X1L743 is slaveregister:slaveregister_inst|Mux_313_rtl_443_rtl_723~4
--operation mode is normal

X1L743 = J1L59Q & (P1L58Q # B1L21Q) # !J1L59Q & P1L58Q & !B1L21Q;


--X1L843 is slaveregister:slaveregister_inst|Mux_313_rtl_443_rtl_723~9
--operation mode is normal

X1L843 = B1L01Q & X1L743 # !B1L01Q & B1L21Q & FB93_sload_path[45];


--X1_command_1_local[13] is slaveregister:slaveregister_inst|command_1_local[13]
--operation mode is normal

X1_command_1_local[13]_lut_out = !PE1_MASTERHWDATA[13];
X1_command_1_local[13] = DFFE(X1_command_1_local[13]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L48);


--X1L943 is slaveregister:slaveregister_inst|Mux_313_rtl_443_rtl_724~4
--operation mode is normal

X1L943 = X1_command_2_local[13] & (B1L01Q # !X1_command_1_local[13]) # !X1_command_2_local[13] & !B1L01Q & !X1_command_1_local[13];


--J1L41Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[13]~reg0
--operation mode is normal

J1L41Q_lut_out = FB93_sload_path[13];
J1L41Q = DFFE(J1L41Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L053 is slaveregister:slaveregister_inst|Mux_313_rtl_443_rtl_724~9
--operation mode is normal

X1L053 = B1L21Q & J1L41Q & !B1L01Q # !B1L21Q & X1L943;


--P1L501Q is hit_counter:inst_hit_counter|oneSPEcnt[13]~reg0
--operation mode is normal

P1L501Q_lut_out = FB43_sload_path[13];
P1L501Q = DFFE(P1L501Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--X1_command_0_local[13] is slaveregister:slaveregister_inst|command_0_local[13]
--operation mode is normal

X1_command_0_local[13]_lut_out = PE1_MASTERHWDATA[13];
X1_command_0_local[13] = DFFE(X1_command_0_local[13]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L97);


--X1L543 is slaveregister:slaveregister_inst|Mux_313_rtl_443_rtl_722~0
--operation mode is normal

X1L543 = B1L01Q & (B1L21Q # P1L501Q) # !B1L01Q & !B1L21Q & X1_command_0_local[13];


--J1L36Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[13]~reg0
--operation mode is normal

J1L36Q_lut_out = FB93_sload_path[13];
J1L36Q = DFFE(J1L36Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--X1L643 is slaveregister:slaveregister_inst|Mux_313_rtl_443_rtl_722~1
--operation mode is normal

X1L643 = X1L543 & (J1L36Q # !B1L21Q) # !X1L543 & FB93_sload_path[13] & B1L21Q;


--X1L343 is slaveregister:slaveregister_inst|Mux_313_rtl_443_rtl_721~0
--operation mode is normal

X1L343 = B1L9Q & (B1L8Q # X1L053) # !B1L9Q & !B1L8Q & X1L643;


--J1L64Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[45]~reg0
--operation mode is normal

J1L64Q_lut_out = FB93_sload_path[45];
J1L64Q = DFFE(J1L64Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--A1L782 is rtl~1440
--operation mode is normal

A1L782 = B1L21Q & J1L64Q & !B1L01Q # !B1L21Q & COINC_UP_ABAR & B1L01Q;


--X1L443 is slaveregister:slaveregister_inst|Mux_313_rtl_443_rtl_721~1
--operation mode is normal

X1L443 = X1L343 & (A1L782 # !B1L8Q) # !X1L343 & X1L843 & B1L8Q;


--X1_command_3_local[13] is slaveregister:slaveregister_inst|command_3_local[13]
--operation mode is normal

X1_command_3_local[13]_lut_out = PE1_MASTERHWDATA[13];
X1_command_3_local[13] = DFFE(X1_command_3_local[13]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L251);


--A1L033 is rtl~1734
--operation mode is normal

A1L033 = B1L9Q & (B1L8Q & B1L01Q # !B1L8Q & !B1L01Q & X1_command_3_local[13]);


--Q1L48Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[13]~reg0
--operation mode is normal

Q1L48Q_lut_out = FB53_sload_path[13];
Q1L48Q = DFFE(Q1L48Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--X1_com_ctrl_local[13] is slaveregister:slaveregister_inst|com_ctrl_local[13]
--operation mode is normal

X1_com_ctrl_local[13]_lut_out = PE1_MASTERHWDATA[13];
X1_com_ctrl_local[13] = DFFE(X1_com_ctrl_local[13]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L6);


--Q1L501Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[13]~reg0
--operation mode is normal

Q1L501Q_lut_out = FB63_sload_path[13];
Q1L501Q = DFFE(Q1L501Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--X1L153 is slaveregister:slaveregister_inst|Mux_313_rtl_444_rtl_727_rtl_869~0
--operation mode is normal

X1L153 = B1L01Q & (B1L8Q # X1_com_ctrl_local[13]) # !B1L01Q & !B1L8Q & Q1L501Q;


--X1L253 is slaveregister:slaveregister_inst|Mux_313_rtl_444_rtl_727_rtl_869~1
--operation mode is normal

X1L253 = X1L153 & (FB8_pre_out[5] # !B1L8Q) # !X1L153 & Q1L48Q & B1L8Q;


--A1L923 is rtl~1733
--operation mode is normal

A1L923 = A1L033 # X1L253 & !B1L9Q;


--A1L882 is rtl~1447
--operation mode is normal

A1L882 = B1L11Q & A1L923 & !B1L21Q # !B1L11Q & X1L443;


--HB1_q[13] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13]
HB1_q[13]_data_in = C1L41;
HB1_q[13]_write_enable = A1L622;
HB1_q[13]_clock_0 = GLOBAL(JE1_outclock1);
HB1_q[13]_clock_1 = GLOBAL(JE1_outclock1);
HB1_q[13]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
HB1_q[13]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB1_q[13] = MEMORY_SEGMENT(HB1_q[13]_data_in, HB1_q[13]_write_enable, HB1_q[13]_clock_0, HB1_q[13]_clock_1, , , , , VCC, HB1_q[13]_write_address, HB1_q[13]_read_address);


--ME1_q[13] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[13]
ME1_q[13]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[13]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[13] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[13]_write_address, ME1_q[13]_read_address);


--X1L184 is slaveregister:slaveregister_inst|Mux_581_rtl_492_rtl_785~0
--operation mode is normal

X1L184 = B1L91Q & (B1L71Q # HB1_q[13]) # !B1L91Q & !B1L71Q & ME1_q[13];


--HB2_q[13] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13]
HB2_q[13]_data_in = C2L41;
HB2_q[13]_write_enable = A1L722;
HB2_q[13]_clock_0 = GLOBAL(JE1_outclock1);
HB2_q[13]_clock_1 = GLOBAL(JE1_outclock1);
HB2_q[13]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
HB2_q[13]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB2_q[13] = MEMORY_SEGMENT(HB2_q[13]_data_in, HB2_q[13]_write_enable, HB2_q[13]_clock_0, HB2_q[13]_clock_1, , , , , VCC, HB2_q[13]_write_address, HB2_q[13]_read_address);


--X1L284 is slaveregister:slaveregister_inst|Mux_581_rtl_492_rtl_785~1
--operation mode is normal

X1L284 = X1L184 & (HB2_q[13] # !B1L71Q) # !X1L184 & A1L882 & B1L71Q;


--HB6_q[13] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13]
HB6_q[13]_data_in = N1L41;
HB6_q[13]_write_enable = A1L522;
HB6_q[13]_clock_0 = GLOBAL(JE1_outclock1);
HB6_q[13]_clock_1 = GLOBAL(JE1_outclock1);
HB6_q[13]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
HB6_q[13]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB6_q[13] = MEMORY_SEGMENT(HB6_q[13]_data_in, HB6_q[13]_write_enable, HB6_q[13]_clock_0, HB6_q[13]_clock_1, , , , , VCC, HB6_q[13]_write_address, HB6_q[13]_read_address);


--A1L753 is rtl~7657
--operation mode is normal

A1L753 = A1L143 & (HB6_q[13] # X1L452 & X1L284) # !A1L143 & X1L452 & X1L284;


--HB1_q[14] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14]
HB1_q[14]_data_in = C1L51;
HB1_q[14]_write_enable = A1L622;
HB1_q[14]_clock_0 = GLOBAL(JE1_outclock1);
HB1_q[14]_clock_1 = GLOBAL(JE1_outclock1);
HB1_q[14]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
HB1_q[14]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB1_q[14] = MEMORY_SEGMENT(HB1_q[14]_data_in, HB1_q[14]_write_enable, HB1_q[14]_clock_0, HB1_q[14]_clock_1, , , , , VCC, HB1_q[14]_write_address, HB1_q[14]_read_address);


--J1L69Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[46]~reg0
--operation mode is normal

J1L69Q_lut_out = FB93_sload_path[46];
J1L69Q = DFFE(J1L69Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--P1L68Q is hit_counter:inst_hit_counter|multiSPEcnt[14]~reg0
--operation mode is normal

P1L68Q_lut_out = FB33_sload_path[14];
P1L68Q = DFFE(P1L68Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--X1L733 is slaveregister:slaveregister_inst|Mux_312_rtl_446_rtl_731~4
--operation mode is normal

X1L733 = J1L69Q & (P1L68Q # B1L21Q) # !J1L69Q & P1L68Q & !B1L21Q;


--X1L833 is slaveregister:slaveregister_inst|Mux_312_rtl_446_rtl_731~9
--operation mode is normal

X1L833 = B1L01Q & X1L733 # !B1L01Q & B1L21Q & FB93_sload_path[46];


--X1_command_1_local[14] is slaveregister:slaveregister_inst|command_1_local[14]
--operation mode is normal

X1_command_1_local[14]_lut_out = !PE1_MASTERHWDATA[14];
X1_command_1_local[14] = DFFE(X1_command_1_local[14]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L48);


--X1L933 is slaveregister:slaveregister_inst|Mux_312_rtl_446_rtl_732~4
--operation mode is normal

X1L933 = X1_command_2_local[14] & (B1L01Q # !X1_command_1_local[14]) # !X1_command_2_local[14] & !B1L01Q & !X1_command_1_local[14];


--J1L51Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[14]~reg0
--operation mode is normal

J1L51Q_lut_out = FB93_sload_path[14];
J1L51Q = DFFE(J1L51Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L043 is slaveregister:slaveregister_inst|Mux_312_rtl_446_rtl_732~9
--operation mode is normal

X1L043 = B1L21Q & J1L51Q & !B1L01Q # !B1L21Q & X1L933;


--P1L601Q is hit_counter:inst_hit_counter|oneSPEcnt[14]~reg0
--operation mode is normal

P1L601Q_lut_out = FB43_sload_path[14];
P1L601Q = DFFE(P1L601Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--X1_command_0_local[14] is slaveregister:slaveregister_inst|command_0_local[14]
--operation mode is normal

X1_command_0_local[14]_lut_out = PE1_MASTERHWDATA[14];
X1_command_0_local[14] = DFFE(X1_command_0_local[14]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L97);


--X1L533 is slaveregister:slaveregister_inst|Mux_312_rtl_446_rtl_730~0
--operation mode is normal

X1L533 = B1L01Q & (B1L21Q # P1L601Q) # !B1L01Q & !B1L21Q & X1_command_0_local[14];


--J1L46Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[14]~reg0
--operation mode is normal

J1L46Q_lut_out = FB93_sload_path[14];
J1L46Q = DFFE(J1L46Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--X1L633 is slaveregister:slaveregister_inst|Mux_312_rtl_446_rtl_730~1
--operation mode is normal

X1L633 = X1L533 & (J1L46Q # !B1L21Q) # !X1L533 & FB93_sload_path[14] & B1L21Q;


--X1L333 is slaveregister:slaveregister_inst|Mux_312_rtl_446_rtl_729~0
--operation mode is normal

X1L333 = B1L9Q & (B1L8Q # X1L043) # !B1L9Q & !B1L8Q & X1L633;


--J1L74Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[46]~reg0
--operation mode is normal

J1L74Q_lut_out = FB93_sload_path[46];
J1L74Q = DFFE(J1L74Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--A1L982 is rtl~1459
--operation mode is normal

A1L982 = B1L21Q & J1L74Q & !B1L01Q # !B1L21Q & COINC_UP_B & B1L01Q;


--X1L433 is slaveregister:slaveregister_inst|Mux_312_rtl_446_rtl_729~1
--operation mode is normal

X1L433 = X1L333 & (A1L982 # !B1L8Q) # !X1L333 & X1L833 & B1L8Q;


--X1_command_3_local[14] is slaveregister:slaveregister_inst|command_3_local[14]
--operation mode is normal

X1_command_3_local[14]_lut_out = PE1_MASTERHWDATA[14];
X1_command_3_local[14] = DFFE(X1_command_3_local[14]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L251);


--A1L233 is rtl~1743
--operation mode is normal

A1L233 = B1L9Q & (B1L8Q & B1L01Q # !B1L8Q & !B1L01Q & X1_command_3_local[14]);


--Q1L58Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[14]~reg0
--operation mode is normal

Q1L58Q_lut_out = FB53_sload_path[14];
Q1L58Q = DFFE(Q1L58Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--X1_com_ctrl_local[14] is slaveregister:slaveregister_inst|com_ctrl_local[14]
--operation mode is normal

X1_com_ctrl_local[14]_lut_out = PE1_MASTERHWDATA[14];
X1_com_ctrl_local[14] = DFFE(X1_com_ctrl_local[14]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L6);


--Q1L601Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[14]~reg0
--operation mode is normal

Q1L601Q_lut_out = FB63_sload_path[14];
Q1L601Q = DFFE(Q1L601Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--X1L143 is slaveregister:slaveregister_inst|Mux_312_rtl_447_rtl_735_rtl_872~0
--operation mode is normal

X1L143 = B1L01Q & (B1L8Q # X1_com_ctrl_local[14]) # !B1L01Q & !B1L8Q & Q1L601Q;


--X1L243 is slaveregister:slaveregister_inst|Mux_312_rtl_447_rtl_735_rtl_872~1
--operation mode is normal

X1L243 = X1L143 & (FB8_pre_out[6] # !B1L8Q) # !X1L143 & Q1L58Q & B1L8Q;


--A1L133 is rtl~1742
--operation mode is normal

A1L133 = A1L233 # X1L243 & !B1L9Q;


--A1L092 is rtl~1466
--operation mode is normal

A1L092 = B1L11Q & A1L133 & !B1L21Q # !B1L11Q & X1L433;


--ME1_q[14] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[14]
ME1_q[14]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[14]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[14] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[14]_write_address, ME1_q[14]_read_address);


--X1L974 is slaveregister:slaveregister_inst|Mux_580_rtl_495_rtl_788~0
--operation mode is normal

X1L974 = B1L71Q & (B1L91Q # A1L092) # !B1L71Q & !B1L91Q & ME1_q[14];


--HB2_q[14] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14]
HB2_q[14]_data_in = C2L51;
HB2_q[14]_write_enable = A1L722;
HB2_q[14]_clock_0 = GLOBAL(JE1_outclock1);
HB2_q[14]_clock_1 = GLOBAL(JE1_outclock1);
HB2_q[14]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
HB2_q[14]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB2_q[14] = MEMORY_SEGMENT(HB2_q[14]_data_in, HB2_q[14]_write_enable, HB2_q[14]_clock_0, HB2_q[14]_clock_1, , , , , VCC, HB2_q[14]_write_address, HB2_q[14]_read_address);


--X1L084 is slaveregister:slaveregister_inst|Mux_580_rtl_495_rtl_788~1
--operation mode is normal

X1L084 = X1L974 & (HB2_q[14] # !B1L91Q) # !X1L974 & HB1_q[14] & B1L91Q;


--HB6_q[14] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14]
HB6_q[14]_data_in = N1L51;
HB6_q[14]_write_enable = A1L522;
HB6_q[14]_clock_0 = GLOBAL(JE1_outclock1);
HB6_q[14]_clock_1 = GLOBAL(JE1_outclock1);
HB6_q[14]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
HB6_q[14]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB6_q[14] = MEMORY_SEGMENT(HB6_q[14]_data_in, HB6_q[14]_write_enable, HB6_q[14]_clock_0, HB6_q[14]_clock_1, , , , , VCC, HB6_q[14]_write_address, HB6_q[14]_read_address);


--A1L853 is rtl~7669
--operation mode is normal

A1L853 = A1L143 & (HB6_q[14] # X1L452 & X1L084) # !A1L143 & X1L452 & X1L084;


--J1L79Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[47]~reg0
--operation mode is normal

J1L79Q_lut_out = FB93_sload_path[47];
J1L79Q = DFFE(J1L79Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--P1L78Q is hit_counter:inst_hit_counter|multiSPEcnt[15]~reg0
--operation mode is normal

P1L78Q_lut_out = FB33_sload_path[15];
P1L78Q = DFFE(P1L78Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--X1L723 is slaveregister:slaveregister_inst|Mux_311_rtl_449_rtl_739~4
--operation mode is normal

X1L723 = J1L79Q & (P1L78Q # B1L21Q) # !J1L79Q & P1L78Q & !B1L21Q;


--X1L823 is slaveregister:slaveregister_inst|Mux_311_rtl_449_rtl_739~9
--operation mode is normal

X1L823 = B1L01Q & X1L723 # !B1L01Q & B1L21Q & FB93_sload_path[47];


--X1_command_1_local[15] is slaveregister:slaveregister_inst|command_1_local[15]
--operation mode is normal

X1_command_1_local[15]_lut_out = !PE1_MASTERHWDATA[15];
X1_command_1_local[15] = DFFE(X1_command_1_local[15]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L48);


--X1L923 is slaveregister:slaveregister_inst|Mux_311_rtl_449_rtl_740~4
--operation mode is normal

X1L923 = X1_command_2_local[15] & (B1L01Q # !X1_command_1_local[15]) # !X1_command_2_local[15] & !B1L01Q & !X1_command_1_local[15];


--J1L61Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[15]~reg0
--operation mode is normal

J1L61Q_lut_out = FB93_sload_path[15];
J1L61Q = DFFE(J1L61Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L033 is slaveregister:slaveregister_inst|Mux_311_rtl_449_rtl_740~9
--operation mode is normal

X1L033 = B1L21Q & J1L61Q & !B1L01Q # !B1L21Q & X1L923;


--P1L701Q is hit_counter:inst_hit_counter|oneSPEcnt[15]~reg0
--operation mode is normal

P1L701Q_lut_out = FB43_sload_path[15];
P1L701Q = DFFE(P1L701Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--X1_command_0_local[15] is slaveregister:slaveregister_inst|command_0_local[15]
--operation mode is normal

X1_command_0_local[15]_lut_out = PE1_MASTERHWDATA[15];
X1_command_0_local[15] = DFFE(X1_command_0_local[15]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L97);


--X1L523 is slaveregister:slaveregister_inst|Mux_311_rtl_449_rtl_738~0
--operation mode is normal

X1L523 = B1L01Q & (B1L21Q # P1L701Q) # !B1L01Q & !B1L21Q & X1_command_0_local[15];


--J1L56Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[15]~reg0
--operation mode is normal

J1L56Q_lut_out = FB93_sload_path[15];
J1L56Q = DFFE(J1L56Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--X1L623 is slaveregister:slaveregister_inst|Mux_311_rtl_449_rtl_738~1
--operation mode is normal

X1L623 = X1L523 & (J1L56Q # !B1L21Q) # !X1L523 & FB93_sload_path[15] & B1L21Q;


--X1L323 is slaveregister:slaveregister_inst|Mux_311_rtl_449_rtl_737~0
--operation mode is normal

X1L323 = B1L9Q & (B1L8Q # X1L033) # !B1L9Q & !B1L8Q & X1L623;


--J1L84Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[47]~reg0
--operation mode is normal

J1L84Q_lut_out = FB93_sload_path[47];
J1L84Q = DFFE(J1L84Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--A1L192 is rtl~1478
--operation mode is normal

A1L192 = B1L21Q & J1L84Q & !B1L01Q # !B1L21Q & COINC_UP_BBAR & B1L01Q;


--X1L423 is slaveregister:slaveregister_inst|Mux_311_rtl_449_rtl_737~1
--operation mode is normal

X1L423 = X1L323 & (A1L192 # !B1L8Q) # !X1L323 & X1L823 & B1L8Q;


--X1_command_3_local[15] is slaveregister:slaveregister_inst|command_3_local[15]
--operation mode is normal

X1_command_3_local[15]_lut_out = PE1_MASTERHWDATA[15];
X1_command_3_local[15] = DFFE(X1_command_3_local[15]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L251);


--A1L433 is rtl~1752
--operation mode is normal

A1L433 = B1L9Q & (B1L8Q & B1L01Q # !B1L8Q & !B1L01Q & X1_command_3_local[15]);


--Q1L68Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[15]~reg0
--operation mode is normal

Q1L68Q_lut_out = FB53_sload_path[15];
Q1L68Q = DFFE(Q1L68Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--X1_com_ctrl_local[15] is slaveregister:slaveregister_inst|com_ctrl_local[15]
--operation mode is normal

X1_com_ctrl_local[15]_lut_out = PE1_MASTERHWDATA[15];
X1_com_ctrl_local[15] = DFFE(X1_com_ctrl_local[15]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L6);


--Q1L701Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[15]~reg0
--operation mode is normal

Q1L701Q_lut_out = FB63_sload_path[15];
Q1L701Q = DFFE(Q1L701Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--X1L133 is slaveregister:slaveregister_inst|Mux_311_rtl_450_rtl_743_rtl_875~0
--operation mode is normal

X1L133 = B1L01Q & (B1L8Q # X1_com_ctrl_local[15]) # !B1L01Q & !B1L8Q & Q1L701Q;


--X1L233 is slaveregister:slaveregister_inst|Mux_311_rtl_450_rtl_743_rtl_875~1
--operation mode is normal

X1L233 = X1L133 & (FB8_pre_out[7] # !B1L8Q) # !X1L133 & Q1L68Q & B1L8Q;


--A1L333 is rtl~1751
--operation mode is normal

A1L333 = A1L433 # X1L233 & !B1L9Q;


--A1L292 is rtl~1485
--operation mode is normal

A1L292 = B1L11Q & A1L333 & !B1L21Q # !B1L11Q & X1L423;


--HB1_q[15] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15]
HB1_q[15]_data_in = C1L61;
HB1_q[15]_write_enable = A1L622;
HB1_q[15]_clock_0 = GLOBAL(JE1_outclock1);
HB1_q[15]_clock_1 = GLOBAL(JE1_outclock1);
HB1_q[15]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
HB1_q[15]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB1_q[15] = MEMORY_SEGMENT(HB1_q[15]_data_in, HB1_q[15]_write_enable, HB1_q[15]_clock_0, HB1_q[15]_clock_1, , , , , VCC, HB1_q[15]_write_address, HB1_q[15]_read_address);


--ME1_q[15] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[15]
ME1_q[15]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[15]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[15] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[15]_write_address, ME1_q[15]_read_address);


--X1L774 is slaveregister:slaveregister_inst|Mux_579_rtl_498_rtl_791~0
--operation mode is normal

X1L774 = B1L91Q & (B1L71Q # HB1_q[15]) # !B1L91Q & !B1L71Q & ME1_q[15];


--HB2_q[15] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15]
HB2_q[15]_data_in = C2L61;
HB2_q[15]_write_enable = A1L722;
HB2_q[15]_clock_0 = GLOBAL(JE1_outclock1);
HB2_q[15]_clock_1 = GLOBAL(JE1_outclock1);
HB2_q[15]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
HB2_q[15]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB2_q[15] = MEMORY_SEGMENT(HB2_q[15]_data_in, HB2_q[15]_write_enable, HB2_q[15]_clock_0, HB2_q[15]_clock_1, , , , , VCC, HB2_q[15]_write_address, HB2_q[15]_read_address);


--X1L874 is slaveregister:slaveregister_inst|Mux_579_rtl_498_rtl_791~1
--operation mode is normal

X1L874 = X1L774 & (HB2_q[15] # !B1L71Q) # !X1L774 & A1L292 & B1L71Q;


--HB6_q[15] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15]
HB6_q[15]_data_in = N1L61;
HB6_q[15]_write_enable = A1L522;
HB6_q[15]_clock_0 = GLOBAL(JE1_outclock1);
HB6_q[15]_clock_1 = GLOBAL(JE1_outclock1);
HB6_q[15]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
HB6_q[15]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
HB6_q[15] = MEMORY_SEGMENT(HB6_q[15]_data_in, HB6_q[15]_write_enable, HB6_q[15]_clock_0, HB6_q[15]_clock_1, , , , , VCC, HB6_q[15]_write_address, HB6_q[15]_read_address);


--A1L953 is rtl~7681
--operation mode is normal

A1L953 = A1L143 & (HB6_q[15] # X1L452 & X1L874) # !A1L143 & X1L452 & X1L874;


--X1_command_3_local[16] is slaveregister:slaveregister_inst|command_3_local[16]
--operation mode is normal

X1_command_3_local[16]_lut_out = PE1_MASTERHWDATA[16];
X1_command_3_local[16] = DFFE(X1_command_3_local[16]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L251);


--A1L822 is rtl~94
--operation mode is normal

A1L822 = X1_command_3_local[16] & B1L9Q & !B1L21Q;


--J1L66Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[16]~reg0
--operation mode is normal

J1L66Q_lut_out = FB93_sload_path[16];
J1L66Q = DFFE(J1L66Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--X1_command_2_local[16] is slaveregister:slaveregister_inst|command_2_local[16]
--operation mode is normal

X1_command_2_local[16]_lut_out = PE1_MASTERHWDATA[16];
X1_command_2_local[16] = DFFE(X1_command_2_local[16]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L241);


--A1L392 is rtl~1497
--operation mode is normal

A1L392 = B1L9Q & X1_command_2_local[16] & !B1L21Q # !B1L9Q & J1L66Q & B1L21Q;


--X1_command_1_local[16] is slaveregister:slaveregister_inst|command_1_local[16]
--operation mode is normal

X1_command_1_local[16]_lut_out = PE1_MASTERHWDATA[16];
X1_command_1_local[16] = DFFE(X1_command_1_local[16]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L48);


--X1_command_0_local[16] is slaveregister:slaveregister_inst|command_0_local[16]
--operation mode is normal

X1_command_0_local[16]_lut_out = PE1_MASTERHWDATA[16];
X1_command_0_local[16] = DFFE(X1_command_0_local[16]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L97);


--X1L123 is slaveregister:slaveregister_inst|Mux_310_rtl_356_rtl_505~0
--operation mode is normal

X1L123 = B1L9Q & (B1L21Q # X1_command_1_local[16]) # !B1L9Q & !B1L21Q & X1_command_0_local[16];


--J1L71Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[16]~reg0
--operation mode is normal

J1L71Q_lut_out = FB93_sload_path[16];
J1L71Q = DFFE(J1L71Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L223 is slaveregister:slaveregister_inst|Mux_310_rtl_356_rtl_505~1
--operation mode is normal

X1L223 = X1L123 & (J1L71Q # !B1L21Q) # !X1L123 & FB93_sload_path[16] & B1L21Q;


--X1L913 is slaveregister:slaveregister_inst|Mux_310_rtl_356_rtl_504~0
--operation mode is normal

X1L913 = B1L01Q & (B1L11Q # A1L392) # !B1L01Q & !B1L11Q & X1L223;


--X1_com_ctrl_local[16] is slaveregister:slaveregister_inst|com_ctrl_local[16]
--operation mode is normal

X1_com_ctrl_local[16]_lut_out = PE1_MASTERHWDATA[16];
X1_com_ctrl_local[16] = DFFE(X1_com_ctrl_local[16]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L6);


--A1L922 is rtl~95
--operation mode is normal

A1L922 = X1_com_ctrl_local[16] & !B1L21Q & !B1L9Q;


--X1L023 is slaveregister:slaveregister_inst|Mux_310_rtl_356_rtl_504~1
--operation mode is normal

X1L023 = X1L913 & (A1L922 # !B1L11Q) # !X1L913 & A1L822 & B1L11Q;


--N1L81Q is flash_adc:inst_flash_ADC|done~reg0
--operation mode is normal

N1L81Q_lut_out = !N1L91 & (N1L02 & FB23_sload_path[9] # !N1L02 & N1L81Q);
N1L81Q = DFFE(N1L81Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--X1L652 is slaveregister:slaveregister_inst|i~2994
--operation mode is normal

X1L652 = N1L81Q & !B1L11Q & !B1L01Q & !B1L9Q;


--X1L7 is slaveregister:slaveregister_inst|com_ctrl_local[3]~124
--operation mode is normal

X1L7 = B1L11Q & B1L01Q;


--X1L752 is slaveregister:slaveregister_inst|i~3007
--operation mode is normal

X1L752 = !FB12_pre_out[6] & !FB12_pre_out[7] & !FB12_pre_out[8] & !FB12_pre_out[9];


--X1L352 is slaveregister:slaveregister_inst|i~891
--operation mode is normal

X1L352 = X1L652 # X1L7 & (B1L9Q # X1L752);


--X1L042 is slaveregister:slaveregister_inst|i~760
--operation mode is normal

X1L042 = B1L8Q & X1L352 & !B1L21Q # !B1L8Q & X1L023;


--X1L632 is slaveregister:slaveregister_inst|i~435
--operation mode is normal

X1L632 = B1L71Q & X1L452 & !B1L91Q;


--A1L063 is rtl~7689
--operation mode is normal

A1L063 = B1L11Q & B1L8Q & B1L01Q & !B1L21Q;


--X1L142 is slaveregister:slaveregister_inst|i~769
--operation mode is normal

X1L142 = A1L063 & (B1L9Q # FB12_pre_out[9]);


--X1_command_3_local[17] is slaveregister:slaveregister_inst|command_3_local[17]
--operation mode is normal

X1_command_3_local[17]_lut_out = PE1_MASTERHWDATA[17];
X1_command_3_local[17] = DFFE(X1_command_3_local[17]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L251);


--A1L032 is rtl~97
--operation mode is normal

A1L032 = B1L9Q & X1_command_3_local[17] & !B1L21Q;


--X1_command_2_local[17] is slaveregister:slaveregister_inst|command_2_local[17]
--operation mode is normal

X1_command_2_local[17]_lut_out = PE1_MASTERHWDATA[17];
X1_command_2_local[17] = DFFE(X1_command_2_local[17]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L241);


--J1L76Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[17]~reg0
--operation mode is normal

J1L76Q_lut_out = FB93_sload_path[17];
J1L76Q = DFFE(J1L76Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L492 is rtl~1504
--operation mode is normal

A1L492 = B1L21Q & J1L76Q & !B1L9Q # !B1L21Q & X1_command_2_local[17] & B1L9Q;


--X1_command_1_local[17] is slaveregister:slaveregister_inst|command_1_local[17]
--operation mode is normal

X1_command_1_local[17]_lut_out = PE1_MASTERHWDATA[17];
X1_command_1_local[17] = DFFE(X1_command_1_local[17]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L48);


--X1_command_0_local[17] is slaveregister:slaveregister_inst|command_0_local[17]
--operation mode is normal

X1_command_0_local[17]_lut_out = PE1_MASTERHWDATA[17];
X1_command_0_local[17] = DFFE(X1_command_0_local[17]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L97);


--X1L713 is slaveregister:slaveregister_inst|Mux_309_rtl_359_rtl_513~0
--operation mode is normal

X1L713 = B1L9Q & (B1L21Q # X1_command_1_local[17]) # !B1L9Q & !B1L21Q & X1_command_0_local[17];


--J1L81Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[17]~reg0
--operation mode is normal

J1L81Q_lut_out = FB93_sload_path[17];
J1L81Q = DFFE(J1L81Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L813 is slaveregister:slaveregister_inst|Mux_309_rtl_359_rtl_513~1
--operation mode is normal

X1L813 = X1L713 & (J1L81Q # !B1L21Q) # !X1L713 & FB93_sload_path[17] & B1L21Q;


--X1L513 is slaveregister:slaveregister_inst|Mux_309_rtl_359_rtl_512~0
--operation mode is normal

X1L513 = B1L01Q & (B1L11Q # A1L492) # !B1L01Q & !B1L11Q & X1L813;


--X1_com_ctrl_local[17] is slaveregister:slaveregister_inst|com_ctrl_local[17]
--operation mode is normal

X1_com_ctrl_local[17]_lut_out = PE1_MASTERHWDATA[17];
X1_com_ctrl_local[17] = DFFE(X1_com_ctrl_local[17]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L6);


--A1L132 is rtl~98
--operation mode is normal

A1L132 = X1_com_ctrl_local[17] & !B1L21Q & !B1L9Q;


--X1L613 is slaveregister:slaveregister_inst|Mux_309_rtl_359_rtl_512~1
--operation mode is normal

X1L613 = X1L513 & (A1L132 # !B1L11Q) # !X1L513 & A1L032 & B1L11Q;


--A1L362 is rtl~549
--operation mode is normal

A1L362 = B1L9Q & A1L063;


--X1_command_3_local[18] is slaveregister:slaveregister_inst|command_3_local[18]
--operation mode is normal

X1_command_3_local[18]_lut_out = PE1_MASTERHWDATA[18];
X1_command_3_local[18] = DFFE(X1_command_3_local[18]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L251);


--A1L232 is rtl~100
--operation mode is normal

A1L232 = B1L9Q & X1_command_3_local[18] & !B1L21Q;


--X1_command_2_local[18] is slaveregister:slaveregister_inst|command_2_local[18]
--operation mode is normal

X1_command_2_local[18]_lut_out = PE1_MASTERHWDATA[18];
X1_command_2_local[18] = DFFE(X1_command_2_local[18]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L241);


--J1L86Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[18]~reg0
--operation mode is normal

J1L86Q_lut_out = FB93_sload_path[18];
J1L86Q = DFFE(J1L86Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L592 is rtl~1511
--operation mode is normal

A1L592 = B1L21Q & J1L86Q & !B1L9Q # !B1L21Q & X1_command_2_local[18] & B1L9Q;


--X1_command_1_local[18] is slaveregister:slaveregister_inst|command_1_local[18]
--operation mode is normal

X1_command_1_local[18]_lut_out = PE1_MASTERHWDATA[18];
X1_command_1_local[18] = DFFE(X1_command_1_local[18]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L48);


--X1_command_0_local[18] is slaveregister:slaveregister_inst|command_0_local[18]
--operation mode is normal

X1_command_0_local[18]_lut_out = PE1_MASTERHWDATA[18];
X1_command_0_local[18] = DFFE(X1_command_0_local[18]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L97);


--X1L313 is slaveregister:slaveregister_inst|Mux_308_rtl_362_rtl_521~0
--operation mode is normal

X1L313 = B1L9Q & (B1L21Q # X1_command_1_local[18]) # !B1L9Q & !B1L21Q & X1_command_0_local[18];


--J1L91Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[18]~reg0
--operation mode is normal

J1L91Q_lut_out = FB93_sload_path[18];
J1L91Q = DFFE(J1L91Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L413 is slaveregister:slaveregister_inst|Mux_308_rtl_362_rtl_521~1
--operation mode is normal

X1L413 = X1L313 & (J1L91Q # !B1L21Q) # !X1L313 & FB93_sload_path[18] & B1L21Q;


--X1L113 is slaveregister:slaveregister_inst|Mux_308_rtl_362_rtl_520~0
--operation mode is normal

X1L113 = B1L01Q & (B1L11Q # A1L592) # !B1L01Q & !B1L11Q & X1L413;


--X1_com_ctrl_local[18] is slaveregister:slaveregister_inst|com_ctrl_local[18]
--operation mode is normal

X1_com_ctrl_local[18]_lut_out = PE1_MASTERHWDATA[18];
X1_com_ctrl_local[18] = DFFE(X1_com_ctrl_local[18]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L6);


--A1L332 is rtl~101
--operation mode is normal

A1L332 = X1_com_ctrl_local[18] & !B1L21Q & !B1L9Q;


--X1L213 is slaveregister:slaveregister_inst|Mux_308_rtl_362_rtl_520~1
--operation mode is normal

X1L213 = X1L113 & (A1L332 # !B1L11Q) # !X1L113 & A1L232 & B1L11Q;


--X1_command_3_local[19] is slaveregister:slaveregister_inst|command_3_local[19]
--operation mode is normal

X1_command_3_local[19]_lut_out = PE1_MASTERHWDATA[19];
X1_command_3_local[19] = DFFE(X1_command_3_local[19]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L251);


--A1L432 is rtl~102
--operation mode is normal

A1L432 = B1L9Q & X1_command_3_local[19] & !B1L21Q;


--X1_command_2_local[19] is slaveregister:slaveregister_inst|command_2_local[19]
--operation mode is normal

X1_command_2_local[19]_lut_out = PE1_MASTERHWDATA[19];
X1_command_2_local[19] = DFFE(X1_command_2_local[19]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L241);


--J1L96Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[19]~reg0
--operation mode is normal

J1L96Q_lut_out = FB93_sload_path[19];
J1L96Q = DFFE(J1L96Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L692 is rtl~1518
--operation mode is normal

A1L692 = B1L21Q & J1L96Q & !B1L9Q # !B1L21Q & X1_command_2_local[19] & B1L9Q;


--X1_command_1_local[19] is slaveregister:slaveregister_inst|command_1_local[19]
--operation mode is normal

X1_command_1_local[19]_lut_out = PE1_MASTERHWDATA[19];
X1_command_1_local[19] = DFFE(X1_command_1_local[19]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L48);


--X1_command_0_local[19] is slaveregister:slaveregister_inst|command_0_local[19]
--operation mode is normal

X1_command_0_local[19]_lut_out = PE1_MASTERHWDATA[19];
X1_command_0_local[19] = DFFE(X1_command_0_local[19]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L97);


--X1L903 is slaveregister:slaveregister_inst|Mux_307_rtl_365_rtl_526~0
--operation mode is normal

X1L903 = B1L9Q & (B1L21Q # X1_command_1_local[19]) # !B1L9Q & !B1L21Q & X1_command_0_local[19];


--J1L02Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[19]~reg0
--operation mode is normal

J1L02Q_lut_out = FB93_sload_path[19];
J1L02Q = DFFE(J1L02Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L013 is slaveregister:slaveregister_inst|Mux_307_rtl_365_rtl_526~1
--operation mode is normal

X1L013 = X1L903 & (J1L02Q # !B1L21Q) # !X1L903 & FB93_sload_path[19] & B1L21Q;


--X1L703 is slaveregister:slaveregister_inst|Mux_307_rtl_365_rtl_525~0
--operation mode is normal

X1L703 = B1L01Q & (B1L11Q # A1L692) # !B1L01Q & !B1L11Q & X1L013;


--X1_com_ctrl_local[19] is slaveregister:slaveregister_inst|com_ctrl_local[19]
--operation mode is normal

X1_com_ctrl_local[19]_lut_out = PE1_MASTERHWDATA[19];
X1_com_ctrl_local[19] = DFFE(X1_com_ctrl_local[19]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L6);


--A1L532 is rtl~103
--operation mode is normal

A1L532 = X1_com_ctrl_local[19] & !B1L21Q & !B1L9Q;


--X1L803 is slaveregister:slaveregister_inst|Mux_307_rtl_365_rtl_525~1
--operation mode is normal

X1L803 = X1L703 & (A1L532 # !B1L11Q) # !X1L703 & A1L432 & B1L11Q;


--CC2_b_non_empty is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|b_non_empty
--operation mode is normal

CC2_b_non_empty_lut_out = CC2L7 # X1L345Q # CC2_b_full;
CC2_b_non_empty = DFFE(CC2_b_non_empty_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--X1L242 is slaveregister:slaveregister_inst|i~776
--operation mode is normal

X1L242 = A1L063 & (B1L9Q # !CC2_b_non_empty);


--X1_command_3_local[20] is slaveregister:slaveregister_inst|command_3_local[20]
--operation mode is normal

X1_command_3_local[20]_lut_out = PE1_MASTERHWDATA[20];
X1_command_3_local[20] = DFFE(X1_command_3_local[20]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L251);


--A1L632 is rtl~104
--operation mode is normal

A1L632 = B1L9Q & X1_command_3_local[20] & !B1L21Q;


--X1_command_2_local[20] is slaveregister:slaveregister_inst|command_2_local[20]
--operation mode is normal

X1_command_2_local[20]_lut_out = PE1_MASTERHWDATA[20];
X1_command_2_local[20] = DFFE(X1_command_2_local[20]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L241);


--J1L07Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[20]~reg0
--operation mode is normal

J1L07Q_lut_out = FB93_sload_path[20];
J1L07Q = DFFE(J1L07Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L792 is rtl~1525
--operation mode is normal

A1L792 = B1L21Q & J1L07Q & !B1L9Q # !B1L21Q & X1_command_2_local[20] & B1L9Q;


--X1_command_1_local[20] is slaveregister:slaveregister_inst|command_1_local[20]
--operation mode is normal

X1_command_1_local[20]_lut_out = PE1_MASTERHWDATA[20];
X1_command_1_local[20] = DFFE(X1_command_1_local[20]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L48);


--X1_command_0_local[20] is slaveregister:slaveregister_inst|command_0_local[20]
--operation mode is normal

X1_command_0_local[20]_lut_out = PE1_MASTERHWDATA[20];
X1_command_0_local[20] = DFFE(X1_command_0_local[20]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L97);


--X1L503 is slaveregister:slaveregister_inst|Mux_306_rtl_368_rtl_531~0
--operation mode is normal

X1L503 = B1L9Q & (B1L21Q # X1_command_1_local[20]) # !B1L9Q & !B1L21Q & X1_command_0_local[20];


--J1L12Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[20]~reg0
--operation mode is normal

J1L12Q_lut_out = FB93_sload_path[20];
J1L12Q = DFFE(J1L12Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L603 is slaveregister:slaveregister_inst|Mux_306_rtl_368_rtl_531~1
--operation mode is normal

X1L603 = X1L503 & (J1L12Q # !B1L21Q) # !X1L503 & FB93_sload_path[20] & B1L21Q;


--X1L303 is slaveregister:slaveregister_inst|Mux_306_rtl_368_rtl_530~0
--operation mode is normal

X1L303 = B1L01Q & (B1L11Q # A1L792) # !B1L01Q & !B1L11Q & X1L603;


--X1_com_ctrl_local[20] is slaveregister:slaveregister_inst|com_ctrl_local[20]
--operation mode is normal

X1_com_ctrl_local[20]_lut_out = PE1_MASTERHWDATA[20];
X1_com_ctrl_local[20] = DFFE(X1_com_ctrl_local[20]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L6);


--A1L732 is rtl~105
--operation mode is normal

A1L732 = X1_com_ctrl_local[20] & !B1L21Q & !B1L9Q;


--X1L403 is slaveregister:slaveregister_inst|Mux_306_rtl_368_rtl_530~1
--operation mode is normal

X1L403 = X1L303 & (A1L732 # !B1L11Q) # !X1L303 & A1L632 & B1L11Q;


--X1_command_3_local[21] is slaveregister:slaveregister_inst|command_3_local[21]
--operation mode is normal

X1_command_3_local[21]_lut_out = PE1_MASTERHWDATA[21];
X1_command_3_local[21] = DFFE(X1_command_3_local[21]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L251);


--A1L832 is rtl~107
--operation mode is normal

A1L832 = B1L9Q & X1_command_3_local[21] & !B1L21Q;


--X1_command_2_local[21] is slaveregister:slaveregister_inst|command_2_local[21]
--operation mode is normal

X1_command_2_local[21]_lut_out = PE1_MASTERHWDATA[21];
X1_command_2_local[21] = DFFE(X1_command_2_local[21]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L241);


--J1L17Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[21]~reg0
--operation mode is normal

J1L17Q_lut_out = FB93_sload_path[21];
J1L17Q = DFFE(J1L17Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L892 is rtl~1532
--operation mode is normal

A1L892 = B1L21Q & J1L17Q & !B1L9Q # !B1L21Q & X1_command_2_local[21] & B1L9Q;


--X1_command_1_local[21] is slaveregister:slaveregister_inst|command_1_local[21]
--operation mode is normal

X1_command_1_local[21]_lut_out = PE1_MASTERHWDATA[21];
X1_command_1_local[21] = DFFE(X1_command_1_local[21]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L48);


--X1_command_0_local[21] is slaveregister:slaveregister_inst|command_0_local[21]
--operation mode is normal

X1_command_0_local[21]_lut_out = PE1_MASTERHWDATA[21];
X1_command_0_local[21] = DFFE(X1_command_0_local[21]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L97);


--X1L103 is slaveregister:slaveregister_inst|Mux_305_rtl_371_rtl_539~0
--operation mode is normal

X1L103 = B1L21Q & (B1L9Q # FB93_sload_path[21]) # !B1L21Q & !B1L9Q & X1_command_0_local[21];


--J1L22Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[21]~reg0
--operation mode is normal

J1L22Q_lut_out = FB93_sload_path[21];
J1L22Q = DFFE(J1L22Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L203 is slaveregister:slaveregister_inst|Mux_305_rtl_371_rtl_539~1
--operation mode is normal

X1L203 = X1L103 & (J1L22Q # !B1L9Q) # !X1L103 & X1_command_1_local[21] & B1L9Q;


--X1L992 is slaveregister:slaveregister_inst|Mux_305_rtl_371_rtl_538~0
--operation mode is normal

X1L992 = B1L01Q & (B1L11Q # A1L892) # !B1L01Q & !B1L11Q & X1L203;


--X1_com_ctrl_local[21] is slaveregister:slaveregister_inst|com_ctrl_local[21]
--operation mode is normal

X1_com_ctrl_local[21]_lut_out = PE1_MASTERHWDATA[21];
X1_com_ctrl_local[21] = DFFE(X1_com_ctrl_local[21]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L6);


--A1L932 is rtl~108
--operation mode is normal

A1L932 = X1_com_ctrl_local[21] & !B1L21Q & !B1L9Q;


--X1L003 is slaveregister:slaveregister_inst|Mux_305_rtl_371_rtl_538~1
--operation mode is normal

X1L003 = X1L992 & (A1L932 # !B1L11Q) # !X1L992 & A1L832 & B1L11Q;


--X1_command_3_local[22] is slaveregister:slaveregister_inst|command_3_local[22]
--operation mode is normal

X1_command_3_local[22]_lut_out = PE1_MASTERHWDATA[22];
X1_command_3_local[22] = DFFE(X1_command_3_local[22]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L251);


--A1L042 is rtl~109
--operation mode is normal

A1L042 = B1L9Q & X1_command_3_local[22] & !B1L21Q;


--X1_command_2_local[22] is slaveregister:slaveregister_inst|command_2_local[22]
--operation mode is normal

X1_command_2_local[22]_lut_out = PE1_MASTERHWDATA[22];
X1_command_2_local[22] = DFFE(X1_command_2_local[22]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L241);


--J1L27Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[22]~reg0
--operation mode is normal

J1L27Q_lut_out = FB93_sload_path[22];
J1L27Q = DFFE(J1L27Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L992 is rtl~1539
--operation mode is normal

A1L992 = B1L21Q & J1L27Q & !B1L9Q # !B1L21Q & X1_command_2_local[22] & B1L9Q;


--X1_command_1_local[22] is slaveregister:slaveregister_inst|command_1_local[22]
--operation mode is normal

X1_command_1_local[22]_lut_out = PE1_MASTERHWDATA[22];
X1_command_1_local[22] = DFFE(X1_command_1_local[22]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L48);


--X1_command_0_local[22] is slaveregister:slaveregister_inst|command_0_local[22]
--operation mode is normal

X1_command_0_local[22]_lut_out = PE1_MASTERHWDATA[22];
X1_command_0_local[22] = DFFE(X1_command_0_local[22]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L97);


--X1L792 is slaveregister:slaveregister_inst|Mux_304_rtl_374_rtl_544~0
--operation mode is normal

X1L792 = B1L9Q & (B1L21Q # X1_command_1_local[22]) # !B1L9Q & !B1L21Q & X1_command_0_local[22];


--J1L32Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[22]~reg0
--operation mode is normal

J1L32Q_lut_out = FB93_sload_path[22];
J1L32Q = DFFE(J1L32Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L892 is slaveregister:slaveregister_inst|Mux_304_rtl_374_rtl_544~1
--operation mode is normal

X1L892 = X1L792 & (J1L32Q # !B1L21Q) # !X1L792 & FB93_sload_path[22] & B1L21Q;


--X1L592 is slaveregister:slaveregister_inst|Mux_304_rtl_374_rtl_543~0
--operation mode is normal

X1L592 = B1L01Q & (B1L11Q # A1L992) # !B1L01Q & !B1L11Q & X1L892;


--X1_com_ctrl_local[22] is slaveregister:slaveregister_inst|com_ctrl_local[22]
--operation mode is normal

X1_com_ctrl_local[22]_lut_out = !PE1_MASTERHWDATA[22];
X1_com_ctrl_local[22] = DFFE(X1_com_ctrl_local[22]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L6);


--A1L142 is rtl~110
--operation mode is normal

A1L142 = !B1L21Q & !B1L9Q & !X1_com_ctrl_local[22];


--X1L692 is slaveregister:slaveregister_inst|Mux_304_rtl_374_rtl_543~1
--operation mode is normal

X1L692 = X1L592 & (A1L142 # !B1L11Q) # !X1L592 & A1L042 & B1L11Q;


--X1_command_3_local[23] is slaveregister:slaveregister_inst|command_3_local[23]
--operation mode is normal

X1_command_3_local[23]_lut_out = PE1_MASTERHWDATA[23];
X1_command_3_local[23] = DFFE(X1_command_3_local[23]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L251);


--A1L242 is rtl~111
--operation mode is normal

A1L242 = B1L9Q & X1_command_3_local[23] & !B1L21Q;


--X1_command_2_local[23] is slaveregister:slaveregister_inst|command_2_local[23]
--operation mode is normal

X1_command_2_local[23]_lut_out = PE1_MASTERHWDATA[23];
X1_command_2_local[23] = DFFE(X1_command_2_local[23]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L241);


--J1L37Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[23]~reg0
--operation mode is normal

J1L37Q_lut_out = FB93_sload_path[23];
J1L37Q = DFFE(J1L37Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L003 is rtl~1546
--operation mode is normal

A1L003 = B1L21Q & J1L37Q & !B1L9Q # !B1L21Q & X1_command_2_local[23] & B1L9Q;


--X1_command_1_local[23] is slaveregister:slaveregister_inst|command_1_local[23]
--operation mode is normal

X1_command_1_local[23]_lut_out = PE1_MASTERHWDATA[23];
X1_command_1_local[23] = DFFE(X1_command_1_local[23]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L48);


--X1_command_0_local[23] is slaveregister:slaveregister_inst|command_0_local[23]
--operation mode is normal

X1_command_0_local[23]_lut_out = PE1_MASTERHWDATA[23];
X1_command_0_local[23] = DFFE(X1_command_0_local[23]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L97);


--X1L392 is slaveregister:slaveregister_inst|Mux_303_rtl_377_rtl_549~0
--operation mode is normal

X1L392 = B1L21Q & (B1L9Q # FB93_sload_path[23]) # !B1L21Q & !B1L9Q & X1_command_0_local[23];


--J1L42Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[23]~reg0
--operation mode is normal

J1L42Q_lut_out = FB93_sload_path[23];
J1L42Q = DFFE(J1L42Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L492 is slaveregister:slaveregister_inst|Mux_303_rtl_377_rtl_549~1
--operation mode is normal

X1L492 = X1L392 & (J1L42Q # !B1L9Q) # !X1L392 & X1_command_1_local[23] & B1L9Q;


--X1L192 is slaveregister:slaveregister_inst|Mux_303_rtl_377_rtl_548~0
--operation mode is normal

X1L192 = B1L01Q & (B1L11Q # A1L003) # !B1L01Q & !B1L11Q & X1L492;


--X1_com_ctrl_local[23] is slaveregister:slaveregister_inst|com_ctrl_local[23]
--operation mode is normal

X1_com_ctrl_local[23]_lut_out = PE1_MASTERHWDATA[23];
X1_com_ctrl_local[23] = DFFE(X1_com_ctrl_local[23]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L6);


--A1L342 is rtl~112
--operation mode is normal

A1L342 = X1_com_ctrl_local[23] & !B1L21Q & !B1L9Q;


--X1L292 is slaveregister:slaveregister_inst|Mux_303_rtl_377_rtl_548~1
--operation mode is normal

X1L292 = X1L192 & (A1L342 # !B1L11Q) # !X1L192 & A1L242 & B1L11Q;


--X1L342 is slaveregister:slaveregister_inst|i~786
--operation mode is normal

X1L342 = B1L9Q & (B1L11Q # FL_ATTN) # !B1L9Q & B1L11Q & FB4_sload_path[0];


--X1L442 is slaveregister:slaveregister_inst|i~792
--operation mode is normal

X1L442 = X1L342 & B1L01Q & B1L8Q & !B1L21Q;


--X1_command_3_local[24] is slaveregister:slaveregister_inst|command_3_local[24]
--operation mode is normal

X1_command_3_local[24]_lut_out = PE1_MASTERHWDATA[24];
X1_command_3_local[24] = DFFE(X1_command_3_local[24]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L251);


--A1L442 is rtl~113
--operation mode is normal

A1L442 = B1L9Q & X1_command_3_local[24] & !B1L21Q;


--J1L47Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[24]~reg0
--operation mode is normal

J1L47Q_lut_out = FB93_sload_path[24];
J1L47Q = DFFE(J1L47Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L103 is rtl~1553
--operation mode is normal

A1L103 = B1L21Q & J1L47Q & !B1L9Q # !B1L21Q & X1_command_2_local[24] & B1L9Q;


--X1_command_1_local[24] is slaveregister:slaveregister_inst|command_1_local[24]
--operation mode is normal

X1_command_1_local[24]_lut_out = PE1_MASTERHWDATA[24];
X1_command_1_local[24] = DFFE(X1_command_1_local[24]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L48);


--X1_command_0_local[24] is slaveregister:slaveregister_inst|command_0_local[24]
--operation mode is normal

X1_command_0_local[24]_lut_out = PE1_MASTERHWDATA[24];
X1_command_0_local[24] = DFFE(X1_command_0_local[24]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L97);


--X1L982 is slaveregister:slaveregister_inst|Mux_302_rtl_380_rtl_554~0
--operation mode is normal

X1L982 = B1L9Q & (B1L21Q # X1_command_1_local[24]) # !B1L9Q & !B1L21Q & X1_command_0_local[24];


--J1L52Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[24]~reg0
--operation mode is normal

J1L52Q_lut_out = FB93_sload_path[24];
J1L52Q = DFFE(J1L52Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L092 is slaveregister:slaveregister_inst|Mux_302_rtl_380_rtl_554~1
--operation mode is normal

X1L092 = X1L982 & (J1L52Q # !B1L21Q) # !X1L982 & FB93_sload_path[24] & B1L21Q;


--X1L782 is slaveregister:slaveregister_inst|Mux_302_rtl_380_rtl_553~0
--operation mode is normal

X1L782 = B1L01Q & (B1L11Q # A1L103) # !B1L01Q & !B1L11Q & X1L092;


--X1_com_ctrl_local[24] is slaveregister:slaveregister_inst|com_ctrl_local[24]
--operation mode is normal

X1_com_ctrl_local[24]_lut_out = !PE1_MASTERHWDATA[24];
X1_com_ctrl_local[24] = DFFE(X1_com_ctrl_local[24]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L6);


--A1L542 is rtl~114
--operation mode is normal

A1L542 = !B1L21Q & !B1L9Q & !X1_com_ctrl_local[24];


--X1L882 is slaveregister:slaveregister_inst|Mux_302_rtl_380_rtl_553~1
--operation mode is normal

X1L882 = X1L782 & (A1L542 # !B1L11Q) # !X1L782 & A1L442 & B1L11Q;


--X1L542 is slaveregister:slaveregister_inst|i~799
--operation mode is normal

X1L542 = A1L063 & (B1L9Q # FB4_sload_path[1]);


--X1_command_3_local[25] is slaveregister:slaveregister_inst|command_3_local[25]
--operation mode is normal

X1_command_3_local[25]_lut_out = PE1_MASTERHWDATA[25];
X1_command_3_local[25] = DFFE(X1_command_3_local[25]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L251);


--A1L642 is rtl~116
--operation mode is normal

A1L642 = B1L9Q & X1_command_3_local[25] & !B1L21Q;


--X1_command_2_local[25] is slaveregister:slaveregister_inst|command_2_local[25]
--operation mode is normal

X1_command_2_local[25]_lut_out = PE1_MASTERHWDATA[25];
X1_command_2_local[25] = DFFE(X1_command_2_local[25]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L241);


--J1L57Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[25]~reg0
--operation mode is normal

J1L57Q_lut_out = FB93_sload_path[25];
J1L57Q = DFFE(J1L57Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L203 is rtl~1560
--operation mode is normal

A1L203 = B1L21Q & J1L57Q & !B1L9Q # !B1L21Q & X1_command_2_local[25] & B1L9Q;


--X1_command_1_local[25] is slaveregister:slaveregister_inst|command_1_local[25]
--operation mode is normal

X1_command_1_local[25]_lut_out = PE1_MASTERHWDATA[25];
X1_command_1_local[25] = DFFE(X1_command_1_local[25]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L48);


--X1_command_0_local[25] is slaveregister:slaveregister_inst|command_0_local[25]
--operation mode is normal

X1_command_0_local[25]_lut_out = PE1_MASTERHWDATA[25];
X1_command_0_local[25] = DFFE(X1_command_0_local[25]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L97);


--X1L582 is slaveregister:slaveregister_inst|Mux_301_rtl_383_rtl_562~0
--operation mode is normal

X1L582 = B1L21Q & (B1L9Q # FB93_sload_path[25]) # !B1L21Q & !B1L9Q & X1_command_0_local[25];


--J1L62Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[25]~reg0
--operation mode is normal

J1L62Q_lut_out = FB93_sload_path[25];
J1L62Q = DFFE(J1L62Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L682 is slaveregister:slaveregister_inst|Mux_301_rtl_383_rtl_562~1
--operation mode is normal

X1L682 = X1L582 & (J1L62Q # !B1L9Q) # !X1L582 & X1_command_1_local[25] & B1L9Q;


--X1L382 is slaveregister:slaveregister_inst|Mux_301_rtl_383_rtl_561~0
--operation mode is normal

X1L382 = B1L01Q & (B1L11Q # A1L203) # !B1L01Q & !B1L11Q & X1L682;


--X1_com_ctrl_local[25] is slaveregister:slaveregister_inst|com_ctrl_local[25]
--operation mode is normal

X1_com_ctrl_local[25]_lut_out = PE1_MASTERHWDATA[25];
X1_com_ctrl_local[25] = DFFE(X1_com_ctrl_local[25]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L6);


--A1L742 is rtl~117
--operation mode is normal

A1L742 = X1_com_ctrl_local[25] & !B1L21Q & !B1L9Q;


--X1L482 is slaveregister:slaveregister_inst|Mux_301_rtl_383_rtl_561~1
--operation mode is normal

X1L482 = X1L382 & (A1L742 # !B1L11Q) # !X1L382 & A1L642 & B1L11Q;


--X1L642 is slaveregister:slaveregister_inst|i~806
--operation mode is normal

X1L642 = A1L063 & (B1L9Q # FB4_sload_path[2]);


--X1_command_3_local[26] is slaveregister:slaveregister_inst|command_3_local[26]
--operation mode is normal

X1_command_3_local[26]_lut_out = PE1_MASTERHWDATA[26];
X1_command_3_local[26] = DFFE(X1_command_3_local[26]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L251);


--A1L842 is rtl~119
--operation mode is normal

A1L842 = B1L9Q & X1_command_3_local[26] & !B1L21Q;


--J1L67Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[26]~reg0
--operation mode is normal

J1L67Q_lut_out = FB93_sload_path[26];
J1L67Q = DFFE(J1L67Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L303 is rtl~1567
--operation mode is normal

A1L303 = B1L21Q & J1L67Q & !B1L9Q # !B1L21Q & X1_command_2_local[26] & B1L9Q;


--X1_command_1_local[26] is slaveregister:slaveregister_inst|command_1_local[26]
--operation mode is normal

X1_command_1_local[26]_lut_out = PE1_MASTERHWDATA[26];
X1_command_1_local[26] = DFFE(X1_command_1_local[26]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L48);


--X1_command_0_local[26] is slaveregister:slaveregister_inst|command_0_local[26]
--operation mode is normal

X1_command_0_local[26]_lut_out = PE1_MASTERHWDATA[26];
X1_command_0_local[26] = DFFE(X1_command_0_local[26]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L97);


--X1L182 is slaveregister:slaveregister_inst|Mux_300_rtl_386_rtl_570~0
--operation mode is normal

X1L182 = B1L9Q & (B1L21Q # X1_command_1_local[26]) # !B1L9Q & !B1L21Q & X1_command_0_local[26];


--J1L72Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[26]~reg0
--operation mode is normal

J1L72Q_lut_out = FB93_sload_path[26];
J1L72Q = DFFE(J1L72Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L282 is slaveregister:slaveregister_inst|Mux_300_rtl_386_rtl_570~1
--operation mode is normal

X1L282 = X1L182 & (J1L72Q # !B1L21Q) # !X1L182 & FB93_sload_path[26] & B1L21Q;


--X1L972 is slaveregister:slaveregister_inst|Mux_300_rtl_386_rtl_569~0
--operation mode is normal

X1L972 = B1L01Q & (B1L11Q # A1L303) # !B1L01Q & !B1L11Q & X1L282;


--X1_com_ctrl_local[26] is slaveregister:slaveregister_inst|com_ctrl_local[26]
--operation mode is normal

X1_com_ctrl_local[26]_lut_out = PE1_MASTERHWDATA[26];
X1_com_ctrl_local[26] = DFFE(X1_com_ctrl_local[26]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L6);


--A1L942 is rtl~120
--operation mode is normal

A1L942 = X1_com_ctrl_local[26] & !B1L21Q & !B1L9Q;


--X1L082 is slaveregister:slaveregister_inst|Mux_300_rtl_386_rtl_569~1
--operation mode is normal

X1L082 = X1L972 & (A1L942 # !B1L11Q) # !X1L972 & A1L842 & B1L11Q;


--X1L742 is slaveregister:slaveregister_inst|i~813
--operation mode is normal

X1L742 = A1L063 & (B1L9Q # FB4_sload_path[3]);


--X1_command_3_local[27] is slaveregister:slaveregister_inst|command_3_local[27]
--operation mode is normal

X1_command_3_local[27]_lut_out = PE1_MASTERHWDATA[27];
X1_command_3_local[27] = DFFE(X1_command_3_local[27]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L251);


--A1L052 is rtl~122
--operation mode is normal

A1L052 = B1L9Q & X1_command_3_local[27] & !B1L21Q;


--X1_command_2_local[27] is slaveregister:slaveregister_inst|command_2_local[27]
--operation mode is normal

X1_command_2_local[27]_lut_out = PE1_MASTERHWDATA[27];
X1_command_2_local[27] = DFFE(X1_command_2_local[27]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L241);


--J1L77Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[27]~reg0
--operation mode is normal

J1L77Q_lut_out = FB93_sload_path[27];
J1L77Q = DFFE(J1L77Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L403 is rtl~1574
--operation mode is normal

A1L403 = B1L21Q & J1L77Q & !B1L9Q # !B1L21Q & X1_command_2_local[27] & B1L9Q;


--X1_command_1_local[27] is slaveregister:slaveregister_inst|command_1_local[27]
--operation mode is normal

X1_command_1_local[27]_lut_out = PE1_MASTERHWDATA[27];
X1_command_1_local[27] = DFFE(X1_command_1_local[27]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L48);


--X1_command_0_local[27] is slaveregister:slaveregister_inst|command_0_local[27]
--operation mode is normal

X1_command_0_local[27]_lut_out = PE1_MASTERHWDATA[27];
X1_command_0_local[27] = DFFE(X1_command_0_local[27]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L97);


--X1L772 is slaveregister:slaveregister_inst|Mux_299_rtl_389_rtl_578~0
--operation mode is normal

X1L772 = B1L21Q & (B1L9Q # FB93_sload_path[27]) # !B1L21Q & !B1L9Q & X1_command_0_local[27];


--J1L82Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[27]~reg0
--operation mode is normal

J1L82Q_lut_out = FB93_sload_path[27];
J1L82Q = DFFE(J1L82Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L872 is slaveregister:slaveregister_inst|Mux_299_rtl_389_rtl_578~1
--operation mode is normal

X1L872 = X1L772 & (J1L82Q # !B1L9Q) # !X1L772 & X1_command_1_local[27] & B1L9Q;


--X1L572 is slaveregister:slaveregister_inst|Mux_299_rtl_389_rtl_577~0
--operation mode is normal

X1L572 = B1L01Q & (B1L11Q # A1L403) # !B1L01Q & !B1L11Q & X1L872;


--X1_com_ctrl_local[27] is slaveregister:slaveregister_inst|com_ctrl_local[27]
--operation mode is normal

X1_com_ctrl_local[27]_lut_out = PE1_MASTERHWDATA[27];
X1_com_ctrl_local[27] = DFFE(X1_com_ctrl_local[27]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L6);


--A1L152 is rtl~123
--operation mode is normal

A1L152 = X1_com_ctrl_local[27] & !B1L21Q & !B1L9Q;


--X1L672 is slaveregister:slaveregister_inst|Mux_299_rtl_389_rtl_577~1
--operation mode is normal

X1L672 = X1L572 & (A1L152 # !B1L11Q) # !X1L572 & A1L052 & B1L11Q;


--X1L842 is slaveregister:slaveregister_inst|i~823
--operation mode is normal

X1L842 = B1L9Q & (B1L11Q # FL_TDO) # !B1L9Q & B1L11Q & FB4_sload_path[4];


--X1L942 is slaveregister:slaveregister_inst|i~829
--operation mode is normal

X1L942 = B1L01Q & B1L8Q & X1L842 & !B1L21Q;


--X1_command_3_local[28] is slaveregister:slaveregister_inst|command_3_local[28]
--operation mode is normal

X1_command_3_local[28]_lut_out = PE1_MASTERHWDATA[28];
X1_command_3_local[28] = DFFE(X1_command_3_local[28]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L251);


--A1L252 is rtl~125
--operation mode is normal

A1L252 = B1L9Q & X1_command_3_local[28] & !B1L21Q;


--J1L87Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[28]~reg0
--operation mode is normal

J1L87Q_lut_out = FB93_sload_path[28];
J1L87Q = DFFE(J1L87Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L503 is rtl~1581
--operation mode is normal

A1L503 = B1L21Q & J1L87Q & !B1L9Q # !B1L21Q & X1_command_2_local[28] & B1L9Q;


--X1_command_1_local[28] is slaveregister:slaveregister_inst|command_1_local[28]
--operation mode is normal

X1_command_1_local[28]_lut_out = PE1_MASTERHWDATA[28];
X1_command_1_local[28] = DFFE(X1_command_1_local[28]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L48);


--X1_command_0_local[28] is slaveregister:slaveregister_inst|command_0_local[28]
--operation mode is normal

X1_command_0_local[28]_lut_out = PE1_MASTERHWDATA[28];
X1_command_0_local[28] = DFFE(X1_command_0_local[28]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L97);


--X1L372 is slaveregister:slaveregister_inst|Mux_298_rtl_392_rtl_586~0
--operation mode is normal

X1L372 = B1L9Q & (B1L21Q # X1_command_1_local[28]) # !B1L9Q & !B1L21Q & X1_command_0_local[28];


--J1L92Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[28]~reg0
--operation mode is normal

J1L92Q_lut_out = FB93_sload_path[28];
J1L92Q = DFFE(J1L92Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L472 is slaveregister:slaveregister_inst|Mux_298_rtl_392_rtl_586~1
--operation mode is normal

X1L472 = X1L372 & (J1L92Q # !B1L21Q) # !X1L372 & FB93_sload_path[28] & B1L21Q;


--X1L172 is slaveregister:slaveregister_inst|Mux_298_rtl_392_rtl_585~0
--operation mode is normal

X1L172 = B1L01Q & (B1L11Q # A1L503) # !B1L01Q & !B1L11Q & X1L472;


--X1_com_ctrl_local[28] is slaveregister:slaveregister_inst|com_ctrl_local[28]
--operation mode is normal

X1_com_ctrl_local[28]_lut_out = PE1_MASTERHWDATA[28];
X1_com_ctrl_local[28] = DFFE(X1_com_ctrl_local[28]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L6);


--A1L352 is rtl~126
--operation mode is normal

A1L352 = X1_com_ctrl_local[28] & !B1L21Q & !B1L9Q;


--X1L272 is slaveregister:slaveregister_inst|Mux_298_rtl_392_rtl_585~1
--operation mode is normal

X1L272 = X1L172 & (A1L352 # !B1L11Q) # !X1L172 & A1L252 & B1L11Q;


--X1L052 is slaveregister:slaveregister_inst|i~836
--operation mode is normal

X1L052 = A1L063 & (B1L9Q # FB4_sload_path[5]);


--X1_command_3_local[29] is slaveregister:slaveregister_inst|command_3_local[29]
--operation mode is normal

X1_command_3_local[29]_lut_out = PE1_MASTERHWDATA[29];
X1_command_3_local[29] = DFFE(X1_command_3_local[29]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L251);


--A1L452 is rtl~128
--operation mode is normal

A1L452 = B1L9Q & X1_command_3_local[29] & !B1L21Q;


--J1L97Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[29]~reg0
--operation mode is normal

J1L97Q_lut_out = FB93_sload_path[29];
J1L97Q = DFFE(J1L97Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L603 is rtl~1588
--operation mode is normal

A1L603 = B1L21Q & J1L97Q & !B1L9Q # !B1L21Q & X1_command_2_local[29] & B1L9Q;


--X1_command_1_local[29] is slaveregister:slaveregister_inst|command_1_local[29]
--operation mode is normal

X1_command_1_local[29]_lut_out = PE1_MASTERHWDATA[29];
X1_command_1_local[29] = DFFE(X1_command_1_local[29]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L48);


--X1_command_0_local[29] is slaveregister:slaveregister_inst|command_0_local[29]
--operation mode is normal

X1_command_0_local[29]_lut_out = PE1_MASTERHWDATA[29];
X1_command_0_local[29] = DFFE(X1_command_0_local[29]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L97);


--X1L962 is slaveregister:slaveregister_inst|Mux_297_rtl_395_rtl_594~0
--operation mode is normal

X1L962 = B1L21Q & (B1L9Q # FB93_sload_path[29]) # !B1L21Q & !B1L9Q & X1_command_0_local[29];


--J1L03Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[29]~reg0
--operation mode is normal

J1L03Q_lut_out = FB93_sload_path[29];
J1L03Q = DFFE(J1L03Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L072 is slaveregister:slaveregister_inst|Mux_297_rtl_395_rtl_594~1
--operation mode is normal

X1L072 = X1L962 & (J1L03Q # !B1L9Q) # !X1L962 & X1_command_1_local[29] & B1L9Q;


--X1L762 is slaveregister:slaveregister_inst|Mux_297_rtl_395_rtl_593~0
--operation mode is normal

X1L762 = B1L01Q & (B1L11Q # A1L603) # !B1L01Q & !B1L11Q & X1L072;


--X1_com_ctrl_local[29] is slaveregister:slaveregister_inst|com_ctrl_local[29]
--operation mode is normal

X1_com_ctrl_local[29]_lut_out = PE1_MASTERHWDATA[29];
X1_com_ctrl_local[29] = DFFE(X1_com_ctrl_local[29]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L6);


--A1L552 is rtl~129
--operation mode is normal

A1L552 = X1_com_ctrl_local[29] & !B1L21Q & !B1L9Q;


--X1L862 is slaveregister:slaveregister_inst|Mux_297_rtl_395_rtl_593~1
--operation mode is normal

X1L862 = X1L762 & (A1L552 # !B1L11Q) # !X1L762 & A1L452 & B1L11Q;


--X1L152 is slaveregister:slaveregister_inst|i~843
--operation mode is normal

X1L152 = A1L063 & (B1L9Q # FB4_sload_path[6]);


--X1_command_3_local[30] is slaveregister:slaveregister_inst|command_3_local[30]
--operation mode is normal

X1_command_3_local[30]_lut_out = PE1_MASTERHWDATA[30];
X1_command_3_local[30] = DFFE(X1_command_3_local[30]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L251);


--A1L652 is rtl~131
--operation mode is normal

A1L652 = B1L9Q & X1_command_3_local[30] & !B1L21Q;


--J1L08Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[30]~reg0
--operation mode is normal

J1L08Q_lut_out = FB93_sload_path[30];
J1L08Q = DFFE(J1L08Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L703 is rtl~1595
--operation mode is normal

A1L703 = B1L21Q & J1L08Q & !B1L9Q # !B1L21Q & X1_command_2_local[30] & B1L9Q;


--X1_command_1_local[30] is slaveregister:slaveregister_inst|command_1_local[30]
--operation mode is normal

X1_command_1_local[30]_lut_out = PE1_MASTERHWDATA[30];
X1_command_1_local[30] = DFFE(X1_command_1_local[30]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L48);


--X1_command_0_local[30] is slaveregister:slaveregister_inst|command_0_local[30]
--operation mode is normal

X1_command_0_local[30]_lut_out = PE1_MASTERHWDATA[30];
X1_command_0_local[30] = DFFE(X1_command_0_local[30]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L97);


--X1L562 is slaveregister:slaveregister_inst|Mux_296_rtl_398_rtl_602~0
--operation mode is normal

X1L562 = B1L9Q & (B1L21Q # X1_command_1_local[30]) # !B1L9Q & !B1L21Q & X1_command_0_local[30];


--J1L13Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[30]~reg0
--operation mode is normal

J1L13Q_lut_out = FB93_sload_path[30];
J1L13Q = DFFE(J1L13Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L662 is slaveregister:slaveregister_inst|Mux_296_rtl_398_rtl_602~1
--operation mode is normal

X1L662 = X1L562 & (J1L13Q # !B1L21Q) # !X1L562 & FB93_sload_path[30] & B1L21Q;


--X1L362 is slaveregister:slaveregister_inst|Mux_296_rtl_398_rtl_601~0
--operation mode is normal

X1L362 = B1L01Q & (B1L11Q # A1L703) # !B1L01Q & !B1L11Q & X1L662;


--X1_com_ctrl_local[30] is slaveregister:slaveregister_inst|com_ctrl_local[30]
--operation mode is normal

X1_com_ctrl_local[30]_lut_out = PE1_MASTERHWDATA[30];
X1_com_ctrl_local[30] = DFFE(X1_com_ctrl_local[30]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L6);


--A1L752 is rtl~132
--operation mode is normal

A1L752 = X1_com_ctrl_local[30] & !B1L21Q & !B1L9Q;


--X1L462 is slaveregister:slaveregister_inst|Mux_296_rtl_398_rtl_601~1
--operation mode is normal

X1L462 = X1L362 & (A1L752 # !B1L11Q) # !X1L362 & A1L652 & B1L11Q;


--X1L252 is slaveregister:slaveregister_inst|i~850
--operation mode is normal

X1L252 = A1L063 & (B1L9Q # FB4_sload_path[7]);


--X1_command_3_local[31] is slaveregister:slaveregister_inst|command_3_local[31]
--operation mode is normal

X1_command_3_local[31]_lut_out = PE1_MASTERHWDATA[31];
X1_command_3_local[31] = DFFE(X1_command_3_local[31]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L251);


--A1L852 is rtl~134
--operation mode is normal

A1L852 = B1L9Q & X1_command_3_local[31] & !B1L21Q;


--J1L18Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[31]~reg0
--operation mode is normal

J1L18Q_lut_out = FB93_sload_path[31];
J1L18Q = DFFE(J1L18Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L001);


--A1L803 is rtl~1602
--operation mode is normal

A1L803 = B1L21Q & J1L18Q & !B1L9Q # !B1L21Q & X1_command_2_local[31] & B1L9Q;


--X1_command_1_local[31] is slaveregister:slaveregister_inst|command_1_local[31]
--operation mode is normal

X1_command_1_local[31]_lut_out = PE1_MASTERHWDATA[31];
X1_command_1_local[31] = DFFE(X1_command_1_local[31]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L48);


--X1_command_0_local[31] is slaveregister:slaveregister_inst|command_0_local[31]
--operation mode is normal

X1_command_0_local[31]_lut_out = PE1_MASTERHWDATA[31];
X1_command_0_local[31] = DFFE(X1_command_0_local[31]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L97);


--X1L162 is slaveregister:slaveregister_inst|Mux_295_rtl_401_rtl_610~0
--operation mode is normal

X1L162 = B1L21Q & (B1L9Q # FB93_sload_path[31]) # !B1L21Q & !B1L9Q & X1_command_0_local[31];


--J1L23Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[31]~reg0
--operation mode is normal

J1L23Q_lut_out = FB93_sload_path[31];
J1L23Q = DFFE(J1L23Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , J1L99);


--X1L262 is slaveregister:slaveregister_inst|Mux_295_rtl_401_rtl_610~1
--operation mode is normal

X1L262 = X1L162 & (J1L23Q # !B1L9Q) # !X1L162 & X1_command_1_local[31] & B1L9Q;


--X1L952 is slaveregister:slaveregister_inst|Mux_295_rtl_401_rtl_609~0
--operation mode is normal

X1L952 = B1L01Q & (B1L11Q # A1L803) # !B1L01Q & !B1L11Q & X1L262;


--X1_com_ctrl_local[31] is slaveregister:slaveregister_inst|com_ctrl_local[31]
--operation mode is normal

X1_com_ctrl_local[31]_lut_out = PE1_MASTERHWDATA[31];
X1_com_ctrl_local[31] = DFFE(X1_com_ctrl_local[31]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L6);


--A1L952 is rtl~135
--operation mode is normal

A1L952 = X1_com_ctrl_local[31] & !B1L21Q & !B1L9Q;


--X1L062 is slaveregister:slaveregister_inst|Mux_295_rtl_401_rtl_609~1
--operation mode is normal

X1L062 = X1L952 & (A1L952 # !B1L11Q) # !X1L952 & A1L852 & B1L11Q;


--B1L5Q is ahb_slave:ahb_slave_inst|masterhresp[0]~reg0
--operation mode is normal

B1L5Q_lut_out = B1L94Q # B1_reduce_nor_4 & B1L73 & !B1L64Q;
B1L5Q = DFFE(B1L5Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--JB1L311Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|tcal_psnd~reg
--operation mode is normal

JB1L311Q_lut_out = JB1L67Q # JB1L01 # JB1L78Q & !MB1L21Q;
JB1L311Q = DFFE(JB1L311Q_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--V1L3Q is roc:inst_ROC|RST_state~6
--operation mode is normal

V1L3Q_lut_out = V1L3Q # V1L2Q;
V1L3Q = DFFE(V1L3Q_lut_out, GLOBAL(JE1_outclock0), , , );


--B1L83 is ahb_slave:ahb_slave_inst|Select_549_rtl_65~30
--operation mode is normal

B1L83 = B1L2 & !B1L64Q & (B1L32Q # B1_reduce_nor_10);


--B1L72 is ahb_slave:ahb_slave_inst|Select_536_rtl_41~232
--operation mode is normal

B1L72 = !B1L03 & (PE1_MASTERHTRANS[1] # !PE1_MASTERHTRANS[0]);


--B1L93 is ahb_slave:ahb_slave_inst|Select_549_rtl_65~35
--operation mode is normal

B1L93 = B1_reduce_nor_4 & (B1L83 # B1L74Q & !B1L72);


--B1L1 is ahb_slave:ahb_slave_inst|i~879
--operation mode is normal

B1L1 = B1L2 & PE1_MASTERHTRANS[1] & !PE1_MASTERHTRANS[0];


--B1L14 is ahb_slave:ahb_slave_inst|Select_576~384
--operation mode is normal

B1L14 = B1L64Q & (!B1L84Q # !PE1_MASTERHTRANS[1]) # !B1L64Q & !B1L1 & (!B1L84Q # !PE1_MASTERHTRANS[1]);


--B1L04 is ahb_slave:ahb_slave_inst|Select_576~12
--operation mode is normal

B1L04 = B1L05Q # B1L74Q & B1L3 # !B1L14;


--B1L24 is ahb_slave:ahb_slave_inst|Select_583~19
--operation mode is normal

B1L24 = !B1L64Q & (PE1_MASTERHTRANS[0] # !PE1_MASTERHTRANS[1] # !B1L2);


--B1L54 is ahb_slave:ahb_slave_inst|Select_583~388
--operation mode is normal

B1L54 = !B1L24 & !B1L94Q & (PE1_MASTERHTRANS[1] # !B1L84Q);


--B1L44 is ahb_slave:ahb_slave_inst|Select_583~377
--operation mode is normal

B1L44 = B1L54 & (B1L3 # !B1L74Q);


--B1L34 is ahb_slave:ahb_slave_inst|Select_583~40
--operation mode is normal

B1L34 = PE1_MASTERHWRITE & (B1L74Q & B1L3 # !B1L14);


--DE1L2Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|sreg1~13
--operation mode is normal

DE1L2Q_lut_out = FB02L11 & DE1L5Q & !VD1L22Q;
DE1L2Q = DFFE(DE1L2Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--DE1L5Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|sreg1~16
--operation mode is normal

DE1L5Q_lut_out = DE1L4Q & DE1_txcteq18;
DE1L5Q = DFFE(DE1L5Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--DE1L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|altr_temp~144
--operation mode is normal

DE1L1 = FB02L11 & DE1L5Q;


--VD1L22Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~reg
--operation mode is normal

VD1L22Q_lut_out = VD1L91 # !VD1L11 # !VD1L51 # !VD1L12;
VD1L22Q = DFFE(VD1L22Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--X1_com_ctrl_local[4] is slaveregister:slaveregister_inst|com_ctrl_local[4]
--operation mode is normal

X1_com_ctrl_local[4]_lut_out = PE1_MASTERHWDATA[4];
X1_com_ctrl_local[4] = DFFE(X1_com_ctrl_local[4]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L6);


--RST_kalle is RST_kalle
--operation mode is normal

RST_kalle = V1L4Q # X1_com_ctrl_local[4];


--PC51_aeb_out is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out
--operation mode is normal

PC51_aeb_out = PC41_aeb_out & PC31_aeb_out;


--DE1L3Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|sreg1~14
--operation mode is normal

DE1L3Q_lut_out = VD1L22Q & !DE1L8Q;
DE1L3Q = DFFE(DE1L3Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--DE1L21 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|TXSLD~4
--operation mode is normal

DE1L21 = !DE1L3Q & (!DE1L5Q # !FB02L11 # !VD1L22Q);


--CD3_dffs[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

CD3_dffs[2]_lut_out = RC82L3 & (CD3_dffs[3] # DE1L11Q) # !RC82L3 & CD3_dffs[3] & !DE1L11Q;
CD3_dffs[2] = DFFE(CD3_dffs[2]_lut_out, GLOBAL(JE1_outclock0), DE1L9Q, , DE1L01Q);


--DE1L4Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|sreg1~15
--operation mode is normal

DE1L4Q_lut_out = DE1L6 # DE1L4Q & !DE1_txcteq18;
DE1L4Q = DFFE(DE1L4Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--DE1_txcteq18 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|txcteq18
--operation mode is normal

DE1_txcteq18 = FB91_sload_path[4] & FB91_sload_path[1] & PC31L3 & !FB91_sload_path[0];


--CB1_enable_old is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_old
--operation mode is normal

CB1_enable_old_lut_out = X1_command_0_local[0];
CB1_enable_old = DFFE(CB1_enable_old_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1L8 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~137
--operation mode is normal

CB1L8 = X1_command_0_local[0] & !CB1_enable_old;


--AB1L821Q is atwd:atwd0|atwd_control:inst_atwd_control|busy~reg0
--operation mode is normal

AB1L821Q_lut_out = AB1L752Q # AB1L821Q & AB1_reduce_or_165 # !AB1L642Q;
AB1L821Q = DFFE(AB1L821Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1L602Q is atwd:atwd0|atwd_control:inst_atwd_control|reset_trig~reg0
--operation mode is normal

AB1L602Q_lut_out = AB1L552Q # AB1L602Q & (AB1L052Q # !AB1L002);
AB1L602Q = DFFE(AB1L602Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--H1_atwd0_pong_enable is atwd_ping_pong:inst_atwd_ping_pong|atwd0_pong_enable
--operation mode is normal

H1_atwd0_pong_enable_lut_out = H1L5Q # H1_atwd0_pong_enable & H1L6Q;
H1_atwd0_pong_enable = DFFE(H1_atwd0_pong_enable_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--H1L1 is atwd_ping_pong:inst_atwd_ping_pong|atwd0_enable_disc_sig~2
--operation mode is normal

H1L1 = H1_atwd0_pong_enable & !X1_command_0_local[1] & !X1_command_0_local[15] # !H1_atwd0_pong_enable & (X1_command_0_local[15] # !X1_command_0_local[1]);


--CB1_enable_disc_sig is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_disc_sig
--operation mode is normal

CB1_enable_disc_sig_lut_out = CB1_enable_disc_sig & (!H1L1 & !CB1_enable_disc_old # !CB1_ATWDTrigger_sig) # !CB1_enable_disc_sig & !H1L1 & !CB1_enable_disc_old;
CB1_enable_disc_sig = DFFE(CB1_enable_disc_sig_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--CB1L7 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~46
--operation mode is normal

CB1L7 = !CB1_ATWDTrigger_sig & (AB1L821Q # !CB1L8 & !CB1_enable_disc_sig);


--BB1L631Q is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_done~reg0
--operation mode is normal

BB1L631Q_lut_out = BB1L661Q # BB1L631Q & (BB1L361Q # !BB1L151);
BB1L631Q = DFFE(BB1L631Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_reduce_nor_45 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45
--operation mode is normal

AB1_reduce_nor_45 = !AB1L191 # !AB1L091 # !AB1L981 # !AB1L881;


--AB1L702 is atwd:atwd0|atwd_control:inst_atwd_control|Select_133_rtl_36_rtl_334~4
--operation mode is normal

AB1L702 = AB1_channel[1] & AB1_channel[0];


--CB1_TriggerComplete_in_sync is atwd:atwd0|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_sync
--operation mode is normal

CB1_TriggerComplete_in_sync_lut_out = CB1_TriggerComplete_in_0;
CB1_TriggerComplete_in_sync = DFFE(CB1_TriggerComplete_in_sync_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--AB1_reduce_nor_29 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29
--operation mode is normal

AB1_reduce_nor_29 = !AB1L281 # !AB1L181 # !AB1L081 # !AB1L971;


--AB1L202 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_165~0
--operation mode is normal

AB1L202 = !AB1L052Q & !AB1L552Q;


--AB1L112 is atwd:atwd0|atwd_control:inst_atwd_control|Select_176_rtl_66~63
--operation mode is normal

AB1L112 = AB1L842Q # AB1L942Q # AB1L452Q # !AB1L642Q;


--BB1L361Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~9
--operation mode is normal

BB1L361Q_lut_out = BB1L051 # AB1L542Q & !BB1L261Q;
BB1L361Q = DFFE(BB1L361Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB1L661Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~12
--operation mode is normal

BB1L661Q_lut_out = BB1L561Q & !BB1_reduce_nor_32 & !FB1_sload_path[1];
BB1L661Q = DFFE(BB1L661Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--CB2_enable_old is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_old
--operation mode is normal

CB2_enable_old_lut_out = X1_command_0_local[8];
CB2_enable_old = DFFE(CB2_enable_old_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2L8 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~137
--operation mode is normal

CB2L8 = X1_command_0_local[8] & !CB2_enable_old;


--AB2L821Q is atwd:atwd1|atwd_control:inst_atwd_control|busy~reg0
--operation mode is normal

AB2L821Q_lut_out = AB2L552Q # AB2L821Q & AB2_reduce_or_165 # !AB1L642Q;
AB2L821Q = DFFE(AB2L821Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2L602Q is atwd:atwd1|atwd_control:inst_atwd_control|reset_trig~reg0
--operation mode is normal

AB2L602Q_lut_out = AB2L352Q # AB2L602Q & (AB2L942Q # !AB2L002);
AB2L602Q = DFFE(AB2L602Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--H1_atwd1_pong_enable is atwd_ping_pong:inst_atwd_ping_pong|atwd1_pong_enable
--operation mode is normal

H1_atwd1_pong_enable_lut_out = H1L11Q # H1_atwd1_pong_enable & H1L21Q;
H1_atwd1_pong_enable = DFFE(H1_atwd1_pong_enable_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--H1L8 is atwd_ping_pong:inst_atwd_ping_pong|atwd1_enable_disc_sig~2
--operation mode is normal

H1L8 = H1_atwd1_pong_enable & !X1_command_0_local[9] & !X1_command_0_local[15] # !H1_atwd1_pong_enable & (X1_command_0_local[15] # !X1_command_0_local[9]);


--CB2_enable_disc_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_disc_sig
--operation mode is normal

CB2_enable_disc_sig_lut_out = CB2_enable_disc_sig & (!H1L8 & !CB2_enable_disc_old # !CB2_ATWDTrigger_sig) # !CB2_enable_disc_sig & !H1L8 & !CB2_enable_disc_old;
CB2_enable_disc_sig = DFFE(CB2_enable_disc_sig_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--CB2L7 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~46
--operation mode is normal

CB2L7 = !CB2_ATWDTrigger_sig & (AB2L821Q # !CB2L8 & !CB2_enable_disc_sig);


--BB2L631Q is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_done~reg0
--operation mode is normal

BB2L631Q_lut_out = BB2L661Q # BB2L631Q & (BB2L361Q # !BB2L151);
BB2L631Q = DFFE(BB2L631Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_reduce_nor_45 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45
--operation mode is normal

AB2_reduce_nor_45 = !AB2L191 # !AB2L091 # !AB2L981 # !AB2L881;


--AB2L702 is atwd:atwd1|atwd_control:inst_atwd_control|Select_133_rtl_17_rtl_317~4
--operation mode is normal

AB2L702 = AB2_channel[1] & AB2_channel[0];


--CB2_TriggerComplete_in_sync is atwd:atwd1|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_sync
--operation mode is normal

CB2_TriggerComplete_in_sync_lut_out = CB2_TriggerComplete_in_0;
CB2_TriggerComplete_in_sync = DFFE(CB2_TriggerComplete_in_sync_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--AB2_reduce_nor_29 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29
--operation mode is normal

AB2_reduce_nor_29 = !AB2L281 # !AB2L181 # !AB2L081 # !AB2L971;


--AB2L202 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_165~0
--operation mode is normal

AB2L202 = !AB2L942Q & !AB2L352Q;


--AB2L112 is atwd:atwd1|atwd_control:inst_atwd_control|Select_176_rtl_68~63
--operation mode is normal

AB2L112 = AB2L742Q # AB2L842Q # AB2L252Q # !AB1L642Q;


--BB2L361Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~9
--operation mode is normal

BB2L361Q_lut_out = BB2L051 # AB2L542Q & !BB2L261Q;
BB2L361Q = DFFE(BB2L361Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB2L661Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~12
--operation mode is normal

BB2L661Q_lut_out = BB2L561Q & !BB2_reduce_nor_32 & !FB2_sload_path[1];
BB2L661Q = DFFE(BB2L661Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--P1_MultiSPE0 is hit_counter:inst_hit_counter|MultiSPE0
--operation mode is normal

P1_MultiSPE0_lut_out = MultiSPE;
P1_MultiSPE0 = DFFE(P1_MultiSPE0_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--P1_OneSPE0 is hit_counter:inst_hit_counter|OneSPE0
--operation mode is normal

P1_OneSPE0_lut_out = OneSPE;
P1_OneSPE0 = DFFE(P1_OneSPE0_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--M1_tick_old is fe_testpulse:inst_fe_testpulse|tick_old
--operation mode is normal

M1_tick_old_lut_out = M1_cnt_o $ M1_cnt_oo;
M1_tick_old = DFFE(M1_tick_old_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--M1_cnt_o is fe_testpulse:inst_fe_testpulse|cnt_o
--operation mode is normal

M1_cnt_o_lut_out = M1L6 & (M1L41 # !X1_command_1_local[19]) # !M1L6 & M1L21 & X1_command_1_local[19];
M1_cnt_o = DFFE(M1_cnt_o_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--M1_cnt_oo is fe_testpulse:inst_fe_testpulse|cnt_oo
--operation mode is normal

M1_cnt_oo_lut_out = M1_cnt_o;
M1_cnt_oo = DFFE(M1_cnt_oo_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--M1L4 is fe_testpulse:inst_fe_testpulse|i~0
--operation mode is normal

M1L4 = M1_cnt_o $ M1_cnt_oo;


--M1_tick_old1 is fe_testpulse:inst_fe_testpulse|tick_old1
--operation mode is normal

M1_tick_old1_lut_out = M1_tick_old0;
M1_tick_old1 = DFFE(M1_tick_old1_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--M1_tick_old0 is fe_testpulse:inst_fe_testpulse|tick_old0
--operation mode is normal

M1_tick_old0_lut_out = M1_tick_old;
M1_tick_old0 = DFFE(M1_tick_old0_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--L1_cntp[3] is fe_r2r:inst_fe_r2r|cntp[3]
--operation mode is normal

L1_cntp[3]_lut_out = X1_command_0_local[30] & (L1L23 # L1_cntp[3] & L1L13);
L1_cntp[3] = DFFE(L1_cntp[3]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--L1_cntp[2] is fe_r2r:inst_fe_r2r|cntp[2]
--operation mode is normal

L1_cntp[2]_lut_out = X1_command_0_local[30] & (L1L93 # L1L32 & !L1L94Q);
L1_cntp[2] = DFFE(L1_cntp[2]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--L1_cntp[1] is fe_r2r:inst_fe_r2r|cntp[1]
--operation mode is normal

L1_cntp[1]_lut_out = X1_command_0_local[30] & (L1L04 # L1L42 & !L1L94Q);
L1_cntp[1] = DFFE(L1_cntp[1]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--L1_cntp[0] is fe_r2r:inst_fe_r2r|cntp[0]
--operation mode is normal

L1_cntp[0]_lut_out = X1_command_0_local[30] & L1L52;
L1_cntp[0] = DFFE(L1_cntp[0]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--L1_cntn[3] is fe_r2r:inst_fe_r2r|cntn[3]
--operation mode is normal

L1_cntn[3]_lut_out = X1_command_0_local[30] & (L1L43 # L1_cntn[3] & L1L33);
L1_cntn[3] = DFFE(L1_cntn[3]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--L1_cntn[2] is fe_r2r:inst_fe_r2r|cntn[2]
--operation mode is normal

L1_cntn[2]_lut_out = X1_command_0_local[30] & (L1L14 # L1L15Q & L1L72);
L1_cntn[2] = DFFE(L1_cntn[2]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--L1_cntn[1] is fe_r2r:inst_fe_r2r|cntn[1]
--operation mode is normal

L1_cntn[1]_lut_out = X1_command_0_local[30] & (L1L24 # L1L15Q & L1L82);
L1_cntn[1] = DFFE(L1_cntn[1]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--L1_cntn[0] is fe_r2r:inst_fe_r2r|cntn[0]
--operation mode is normal

L1_cntn[0]_lut_out = X1_command_0_local[30] & L1L92;
L1_cntn[0] = DFFE(L1_cntn[0]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--K1L261 is coinc:inst_coinc|i~5
--operation mode is normal

K1L261 = X1_command_2_local[0] # X1_command_2_local[1];


--K1_last_down_pol is coinc:inst_coinc|last_down_pol
--operation mode is normal

K1_last_down_pol_lut_out = !K1_last_down_pol;
K1_last_down_pol = DFFE(K1_last_down_pol_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L271);


--K1L502Q is coinc:inst_coinc|state~9
--operation mode is normal

K1L502Q_lut_out = K1L702 # K1L261 & !K1_reduce_nor_22 & !K1L402Q;
K1L502Q = DFFE(K1L502Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--K1L861 is coinc:inst_coinc|i~623
--operation mode is normal

K1L861 = X1_command_2_local[8] # X1_command_2_local[9];


--K1_last_down is coinc:inst_coinc|last_down
--operation mode is normal

K1_last_down_lut_out = K1L561 $ (!K1_reduce_nor_96 & K1L602Q);
K1_last_down = DFFE(K1_last_down_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1L561 is coinc:inst_coinc|i~327
--operation mode is normal

K1L561 = X1_command_2_local[0] & K1_last_down # !X1_command_2_local[1];


--K1L602Q is coinc:inst_coinc|state~10
--operation mode is normal

K1L602Q_lut_out = K1L261 & (K1_reduce_nor_96 & K1L602Q # !K1_reduce_nor_96 & K1L502Q) # !K1L261 & K1L602Q;
K1L602Q = DFFE(K1L602Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--K1L961 is coinc:inst_coinc|i~1100
--operation mode is normal

K1L961 = !K1L502Q & !K1L602Q;


--K1_last_up_pol is coinc:inst_coinc|last_up_pol
--operation mode is normal

K1_last_up_pol_lut_out = !K1_last_up_pol;
K1_last_up_pol = DFFE(K1_last_up_pol_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L471);


--K1L402Q is coinc:inst_coinc|state~8
--operation mode is normal

K1L402Q_lut_out = K1L761 & K1L402Q & (K1L961 # !K1L261) # !K1L761 & (K1L261 # K1L402Q);
K1L402Q = DFFE(K1L402Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--K1L661 is coinc:inst_coinc|i~586
--operation mode is normal

K1L661 = X1_command_2_local[10] # X1_command_2_local[11];


--JB1L07Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg2~15
--operation mode is normal

JB1L07Q_lut_out = JB1L07Q # JB1L86Q & !JB1_SV1 & !JB1L61;
JB1L07Q = DFFE(JB1L07Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--JB1L86Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg2~13
--operation mode is normal

JB1L86Q_lut_out = JB1L86Q & (JB1L21 # SB1L2 & JB1L17Q) # !JB1L86Q & SB1L2 & JB1L17Q;
JB1L86Q = DFFE(JB1L86Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--JB1_SV1 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV1
--operation mode is normal

JB1_SV1_lut_out = JB1L69 # JB1L45 # JB1L95 # !JB1L79;
JB1_SV1 = DFFE(JB1_SV1_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--JB1_SV3 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV3
--operation mode is normal

JB1_SV3_lut_out = JB1L26 # JB1L45 # JB1L201 # !JB1L101;
JB1_SV3 = DFFE(JB1_SV3_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--JB1_SV2 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV2
--operation mode is normal

JB1_SV2_lut_out = JB1L24 # JB1L99 # JB1L34 # !JB1L79;
JB1_SV2 = DFFE(JB1_SV2_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--JB1_SV0 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV0
--operation mode is normal

JB1_SV0_lut_out = JB1L8 # JB1L39 # JB1L88Q & !VD1L01Q;
JB1_SV0 = DFFE(JB1_SV0_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--JB1_SV8 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV8
--operation mode is normal

JB1_SV8_lut_out = JB1L601;
JB1_SV8 = DFFE(JB1_SV8_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--JB1L61 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~2983
--operation mode is normal

JB1L61 = JB1_SV3 & (JB1_SV2 # JB1_SV0) # !JB1_SV3 & (!JB1_SV0 # !JB1_SV2) # !JB1_SV8;


--JB1L27Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg2~17
--operation mode is normal

JB1L27Q_lut_out = JB1L27Q & !FB93_sload_path[18] # !JB1L76Q;
JB1L27Q = DFFE(JB1L27Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--JB1L76Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg2~12
--operation mode is normal

JB1L76Q_lut_out = VCC;
JB1L76Q = DFFE(JB1L76Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--JB1L411 is dcom:dcom_inst|DC_CTRL:DC_CTRL|WAIT_6ms~0
--operation mode is normal

JB1L411 = JB1L27Q & !FB93_sload_path[18] # !JB1L76Q;


--JB1L96Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg2~14
--operation mode is normal

JB1L96Q_lut_out = FB93_sload_path[18] & (JB1L27Q # JB1L96Q & !SB1L2) # !FB93_sload_path[18] & JB1L96Q & !SB1L2;
JB1L96Q = DFFE(JB1L96Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--JB1L17Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg2~16
--operation mode is normal

JB1L17Q_lut_out = JB1L96Q & (JB1L17Q # SB1L2) # !JB1L96Q & JB1L17Q & !SB1L2;
JB1L17Q = DFFE(JB1L17Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--JB1L23 is dcom:dcom_inst|DC_CTRL:DC_CTRL|CRES_WAIT~0
--operation mode is normal

JB1L23 = FB93_sload_path[18] & (JB1L27Q # JB1L96Q & !SB1L2) # !FB93_sload_path[18] & JB1L96Q & !SB1L2;


--BD1L41Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|sreg~16
--operation mode is normal

BD1L41Q_lut_out = !BD1L9;
BD1L41Q = DFFE(BD1L41Q_lut_out, GLOBAL(JE1_outclock0), !KB1_inst2, , );


--BD1L21Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|sreg~13
--operation mode is normal

BD1L21Q_lut_out = BD1L61Q & BD1L2 & (XC1_54 # !CD1_dffs[7]);
BD1L21Q = DFFE(BD1L21Q_lut_out, GLOBAL(JE1_outclock0), !KB1_inst2, , );


--BD1L31Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|sreg~15
--operation mode is normal

BD1L31Q_lut_out = BD1L61Q & ND1L3Q;
BD1L31Q = DFFE(BD1L31Q_lut_out, GLOBAL(JE1_outclock0), !KB1_inst2, , );


--SB1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|altr_temp~892
--operation mode is normal

SB1L1 = !BD1L3Q & !BD1L31Q;


--JB1L45 is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_id~2
--operation mode is normal

JB1L45 = JB1L47Q & (JB1L81 # JB1L55Q & !VD1L01Q) # !JB1L47Q & JB1L55Q & !VD1L01Q;


--VD1L85Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~16
--operation mode is normal

VD1L85Q_lut_out = DE1L11Q & VD1L87Q;
VD1L85Q = DFFE(VD1L85Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--VD1L9 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|CMD~23
--operation mode is normal

VD1L9 = !VD1L85Q & (DE1L11Q & JB1L05Q # !VD1L55Q);


--VD1L45Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~12
--operation mode is normal

VD1L45Q_lut_out = !VD1L65Q & (VD1L45Q # JB1L05Q # JB1L211Q);
VD1L45Q = DFFE(VD1L45Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--VD1L8 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|CMD~22
--operation mode is normal

VD1L8 = VD1L9 & (VD1L45Q # !JB1L05Q);


--JB1L64 is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_ctrl~63
--operation mode is normal

JB1L64 = JB1L77Q & (SB1L01Q # SB1L5 & !FB5_pre_out[9]);


--JB1L6 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~1973
--operation mode is normal

JB1L6 = SB1L32 & !CD1_dffs[2];


--JB1L54 is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_ctrl~49
--operation mode is normal

JB1L54 = SB1L4 & CC2_b_non_empty;


--JB1L94 is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_ctrl~260
--operation mode is normal

JB1L94 = JB1L64 # JB1L47Q & (JB1L6 # JB1L54);


--JB1L88Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~32
--operation mode is normal

JB1L88Q_lut_out = JB1L8 # JB1L88Q & !VD1L01Q;
JB1L88Q = DFFE(JB1L88Q_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--JB1L84 is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_ctrl~212
--operation mode is normal

JB1L84 = !JB1L18Q & !JB1L48Q & !JB1L55Q & !JB1L88Q;


--JB1L44 is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_ctrl~44
--operation mode is normal

JB1L44 = !VD1L01Q & (JB1L58Q # !JB1L84 # !JB1L83);


--JB1L1 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~78
--operation mode is normal

JB1L1 = JB1L47Q & SB1L4 & !X1_com_ctrl_local[2] & !CC2_b_non_empty;


--JB1L2 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~84
--operation mode is normal

JB1L2 = X1_com_ctrl_local[2] & JB1L47Q & SB1L4 & !CC2_b_non_empty;


--JB1L4 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~1955
--operation mode is normal

JB1L4 = JB1_SV11 & JB1_SV12 & !JB1L37Q & !JB1_SV10;


--JB1L52 is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd2~44
--operation mode is normal

JB1L52 = !JB1L1 & !JB1L2 & !JB1L4;


--JB1L98Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~33
--operation mode is normal

JB1L98Q_lut_out = SB1L4 & (JB1L57Q # JB1L98Q & !VD1L85Q) # !SB1L4 & JB1L98Q & !VD1L85Q;
JB1L98Q = DFFE(JB1L98Q_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--JB1L97Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~22
--operation mode is normal

JB1L97Q_lut_out = JB1L97Q & (VD1L01Q & !JB1L75 # !VD1L85Q) # !JB1L97Q & VD1L01Q & !JB1L75;
JB1L97Q = DFFE(JB1L97Q_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--JB1L32 is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd1~76
--operation mode is normal

JB1L32 = JB1L52 & (!JB1L98Q & !JB1L97Q # !VD1L85Q);


--JB1L3 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~115
--operation mode is normal

JB1L3 = FB5_pre_out[9] & SB1L5 & JB1L77Q & !SB1L01Q;


--JB1L74 is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_ctrl~199
--operation mode is normal

JB1L74 = !JB1L3 & (!JB1L81 # !JB1L47Q);


--JB1L15 is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_data~17
--operation mode is normal

JB1L15 = SB1L4 & (JB1L57Q # JB1L47Q & CC2_b_non_empty);


--JB1L25 is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_data~102
--operation mode is normal

JB1L25 = JB1L88Q # !VD1L85Q & (JB1L98Q # JB1L97Q);


--JB1L85 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_DRBT~0
--operation mode is normal

JB1L85 = JB1L2 # JB1L18Q & !VD1L01Q;


--BD1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|altr_temp~206
--operation mode is normal

BD1L1 = BD1L61Q & !ND1L3Q & (!BD1L6 # !FB21_sload_path[2]);


--BD1L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|rxcteq5~28
--operation mode is normal

BD1L5 = FB21_sload_path[0] & !FB21_sload_path[4] & !FB21_sload_path[1];


--BD1_rxcteq9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|rxcteq9
--operation mode is normal

BD1_rxcteq9 = FB21_sload_path[3] & BD1L5 & !FB21_sload_path[2];


--BD1L81Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|sreg~21
--operation mode is normal

BD1L81Q_lut_out = BD1L01Q # BD1L71Q # BD1L81Q & !BD1_rxcteq9;
BD1L81Q = DFFE(BD1L81Q_lut_out, GLOBAL(JE1_outclock0), !KB1_inst2, , );


--WB1L31Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|hl_edge~reg
--operation mode is normal

WB1L31Q_lut_out = WB1L27 & (WB1_ind[7] & (WB1L21 # !WB1_ina[7]) # !WB1_ind[7] & WB1L21 & !WB1_ina[7]);
WB1L31Q = DFFE(WB1L31Q_lut_out, GLOBAL(JE1_outclock0), !KB1_inst2, , );


--ND1L4Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|ONE_DET:hl_dec_stm|sreg~12
--operation mode is normal

ND1L4Q_lut_out = ND1_SV5 & !ND1L1 & (WB1L31Q # ND1L4Q) # !ND1_SV5 & (WB1L31Q # ND1L4Q);
ND1L4Q = DFFE(ND1L4Q_lut_out, GLOBAL(JE1_outclock0), !KB1_inst2, , );


--JB1L24 is dcom:dcom_inst|DC_CTRL:DC_CTRL|REC_DAT~0
--operation mode is normal

JB1L24 = JB1L7 # JB1L47Q & JB1L5;


--SB1L31Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~13
--operation mode is normal

SB1L31Q_lut_out = BD1L31Q & SB1L71Q # !BD1L31Q & SB1L31Q & !BD1L3Q;
SB1L31Q = DFFE(SB1L31Q_lut_out, GLOBAL(JE1_outclock0), !KB1_inst5, , );


--KB1_inst5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|inst5
--operation mode is normal

KB1_inst5_lut_out = SB1L3 & CD1_dffs[5] & CD1_dffs[3] & !CD1_dffs[4];
KB1_inst5 = DFFE(KB1_inst5_lut_out, GLOBAL(JE1_outclock0), , , );


--JB1L41 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~2949
--operation mode is normal

JB1L41 = JB1L47Q & SB1L32 & !CD1_dffs[2];


--JB1L06 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_MRNB~57
--operation mode is normal

JB1L06 = JB1L3 # FB5_pre_out[9] & JB1L41;


--JB1L16 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_MRWB~16
--operation mode is normal

JB1L16 = JB1L41 # SB1L5 & JB1L77Q & !SB1L01Q;


--JB1L26 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_MRWB~21
--operation mode is normal

JB1L26 = JB1L58Q & (JB1L16 & !FB5_pre_out[9] # !VD1L01Q) # !JB1L58Q & JB1L16 & !FB5_pre_out[9];


--JB1L66 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_TC_EOF~0
--operation mode is normal

JB1L66 = VD1L85Q & (JB1L98Q # JB1L09Q & !VD1L01Q) # !VD1L85Q & JB1L09Q & !VD1L01Q;


--JB1L95 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_EOF~0
--operation mode is normal

JB1L95 = VD1L85Q & (JB1L97Q # JB1L28Q & !VD1L01Q) # !VD1L85Q & JB1L28Q & !VD1L01Q;


--JB1L36 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_MRWE~0
--operation mode is normal

JB1L36 = JB1L77Q & (SB1L01Q # JB1L68Q & !VD1L01Q) # !JB1L77Q & JB1L68Q & !VD1L01Q;


--MB1L01 is dcom:dcom_inst|tcal_timer:inst1|pulse_sent~23
--operation mode is normal

MB1L01 = !FB92_sload_path[5] & !FB92_sload_path[7] & !FB92_sload_path[6];


--MB1L11 is dcom:dcom_inst|tcal_timer:inst1|pulse_sent~40
--operation mode is normal

MB1L11 = FB92_sload_path[2] & FB92_sload_path[8] & !FB92_sload_path[3];


--MB1L9Q is dcom:dcom_inst|tcal_timer:inst1|line_quiet~reg
--operation mode is normal

MB1L9Q_lut_out = MB1L3 & !FB92_sload_path[4] & !FB92_sload_path[2];
MB1L9Q = DFFE(MB1L9Q_lut_out, GLOBAL(JE1_outclock0), , , );


--JB1L67Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~19
--operation mode is normal

JB1L67Q_lut_out = GD1L3Q & (JB1L87Q # JB1L67Q & !MB1L9Q) # !GD1L3Q & JB1L67Q & !MB1L9Q;
JB1L67Q = DFFE(JB1L67Q_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--JB1L46 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_PULSE~0
--operation mode is normal

JB1L46 = MB1L9Q & (JB1L67Q # JB1L78Q & !MB1L21Q) # !MB1L9Q & JB1L78Q & !MB1L21Q;


--B1L13 is ahb_slave:ahb_slave_inst|Select_539_rtl_43_rtl_339~153
--operation mode is normal

B1L13 = PE1_MASTERHTRANS[1] & (B1L84Q # B1L74Q & B1L03);


--B1L23 is ahb_slave:ahb_slave_inst|Select_543_rtl_45~96
--operation mode is normal

B1L23 = B1L2 & !B1L64Q & (PE1_MASTERHTRANS[0] # PE1_MASTERHTRANS[1]);


--B1L92 is ahb_slave:ahb_slave_inst|Select_539_rtl_43_rtl_339~121
--operation mode is normal

B1L92 = PE1_MASTERHTRANS[0] & !PE1_MASTERHTRANS[1] & (B1L74Q # B1L84Q);


--B1L82 is ahb_slave:ahb_slave_inst|Select_538_rtl_42~4
--operation mode is normal

B1L82 = PE1_MASTERHWRITE & (B1L23 # B1L74Q & !B1L03) # !PE1_MASTERHWRITE & B1L74Q & !B1L03;


--B1L52 is ahb_slave:ahb_slave_inst|Select_536_rtl_41~16
--operation mode is normal

B1L52 = !B1_reduce_nor_4 & (B1L74Q # B1L84Q # !B1L64Q);


--B1L62 is ahb_slave:ahb_slave_inst|Select_536_rtl_41~19
--operation mode is normal

B1L62 = B1L74Q & (B1L72 # B1L2 & !B1L64Q) # !B1L74Q & B1L2 & !B1L64Q;


--R1_data[0] is master_data_source:inst_master_data_source|data[0]
--operation mode is normal

R1_data[0]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L1 # !PE1_SLAVEHREADYO & R1_data[0]);
R1_data[0] = DFFE(R1_data[0]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[31] is master_data_source:inst_master_data_source|data[31]
--operation mode is normal

R1_data[31]_lut_out = PE1_SLAVEHREADYO & R1L36 & !R1L79;
R1_data[31] = DFFE(R1_data[31]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[30] is master_data_source:inst_master_data_source|data[30]
--operation mode is normal

R1_data[30]_lut_out = PE1_SLAVEHREADYO & R1L16 & !R1L79;
R1_data[30] = DFFE(R1_data[30]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[29] is master_data_source:inst_master_data_source|data[29]
--operation mode is normal

R1_data[29]_lut_out = R1L95 & PE1_SLAVEHREADYO & !R1L79;
R1_data[29] = DFFE(R1_data[29]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[28] is master_data_source:inst_master_data_source|data[28]
--operation mode is normal

R1_data[28]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L75 # !PE1_SLAVEHREADYO & R1_data[28]);
R1_data[28] = DFFE(R1_data[28]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1L89 is master_data_source:inst_master_data_source|LessThan_12~199
--operation mode is normal

R1L89 = R1_data[31] # R1_data[30] # R1_data[29] # R1_data[28];


--R1_data[27] is master_data_source:inst_master_data_source|data[27]
--operation mode is normal

R1_data[27]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L55 # !PE1_SLAVEHREADYO & R1_data[27]);
R1_data[27] = DFFE(R1_data[27]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[26] is master_data_source:inst_master_data_source|data[26]
--operation mode is normal

R1_data[26]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L35 # !PE1_SLAVEHREADYO & R1_data[26]);
R1_data[26] = DFFE(R1_data[26]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[25] is master_data_source:inst_master_data_source|data[25]
--operation mode is normal

R1_data[25]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L15 # !PE1_SLAVEHREADYO & R1_data[25]);
R1_data[25] = DFFE(R1_data[25]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[24] is master_data_source:inst_master_data_source|data[24]
--operation mode is normal

R1_data[24]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L94 # !PE1_SLAVEHREADYO & R1_data[24]);
R1_data[24] = DFFE(R1_data[24]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1L99 is master_data_source:inst_master_data_source|LessThan_12~204
--operation mode is normal

R1L99 = R1_data[27] # R1_data[26] # R1_data[25] # R1_data[24];


--R1L79 is master_data_source:inst_master_data_source|LessThan_12~127
--operation mode is normal

R1L79 = R1L89 # R1L99 # !R1L301 # !R1L201;


--R1_data[1] is master_data_source:inst_master_data_source|data[1]
--operation mode is normal

R1_data[1]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L3 # !PE1_SLAVEHREADYO & R1_data[1]);
R1_data[1] = DFFE(R1_data[1]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[2] is master_data_source:inst_master_data_source|data[2]
--operation mode is normal

R1_data[2]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L5 # !PE1_SLAVEHREADYO & R1_data[2]);
R1_data[2] = DFFE(R1_data[2]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[3] is master_data_source:inst_master_data_source|data[3]
--operation mode is normal

R1_data[3]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L7 # !PE1_SLAVEHREADYO & R1_data[3]);
R1_data[3] = DFFE(R1_data[3]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[4] is master_data_source:inst_master_data_source|data[4]
--operation mode is normal

R1_data[4]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L9 # !PE1_SLAVEHREADYO & R1_data[4]);
R1_data[4] = DFFE(R1_data[4]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[5] is master_data_source:inst_master_data_source|data[5]
--operation mode is normal

R1_data[5]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L11 # !PE1_SLAVEHREADYO & R1_data[5]);
R1_data[5] = DFFE(R1_data[5]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[6] is master_data_source:inst_master_data_source|data[6]
--operation mode is normal

R1_data[6]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L31 # !PE1_SLAVEHREADYO & R1_data[6]);
R1_data[6] = DFFE(R1_data[6]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[7] is master_data_source:inst_master_data_source|data[7]
--operation mode is normal

R1_data[7]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L51 # !PE1_SLAVEHREADYO & R1_data[7]);
R1_data[7] = DFFE(R1_data[7]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[8] is master_data_source:inst_master_data_source|data[8]
--operation mode is normal

R1_data[8]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L71 # !PE1_SLAVEHREADYO & R1_data[8]);
R1_data[8] = DFFE(R1_data[8]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[9] is master_data_source:inst_master_data_source|data[9]
--operation mode is normal

R1_data[9]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L91 # !PE1_SLAVEHREADYO & R1_data[9]);
R1_data[9] = DFFE(R1_data[9]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[10] is master_data_source:inst_master_data_source|data[10]
--operation mode is normal

R1_data[10]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L12 # !PE1_SLAVEHREADYO & R1_data[10]);
R1_data[10] = DFFE(R1_data[10]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[11] is master_data_source:inst_master_data_source|data[11]
--operation mode is normal

R1_data[11]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L32 # !PE1_SLAVEHREADYO & R1_data[11]);
R1_data[11] = DFFE(R1_data[11]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[12] is master_data_source:inst_master_data_source|data[12]
--operation mode is normal

R1_data[12]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L52 # !PE1_SLAVEHREADYO & R1_data[12]);
R1_data[12] = DFFE(R1_data[12]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[13] is master_data_source:inst_master_data_source|data[13]
--operation mode is normal

R1_data[13]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L72 # !PE1_SLAVEHREADYO & R1_data[13]);
R1_data[13] = DFFE(R1_data[13]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[14] is master_data_source:inst_master_data_source|data[14]
--operation mode is normal

R1_data[14]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L92 # !PE1_SLAVEHREADYO & R1_data[14]);
R1_data[14] = DFFE(R1_data[14]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[15] is master_data_source:inst_master_data_source|data[15]
--operation mode is normal

R1_data[15]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L13 # !PE1_SLAVEHREADYO & R1_data[15]);
R1_data[15] = DFFE(R1_data[15]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[16] is master_data_source:inst_master_data_source|data[16]
--operation mode is normal

R1_data[16]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L33 # !PE1_SLAVEHREADYO & R1_data[16]);
R1_data[16] = DFFE(R1_data[16]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[17] is master_data_source:inst_master_data_source|data[17]
--operation mode is normal

R1_data[17]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L53 # !PE1_SLAVEHREADYO & R1_data[17]);
R1_data[17] = DFFE(R1_data[17]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[18] is master_data_source:inst_master_data_source|data[18]
--operation mode is normal

R1_data[18]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L73 # !PE1_SLAVEHREADYO & R1_data[18]);
R1_data[18] = DFFE(R1_data[18]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[19] is master_data_source:inst_master_data_source|data[19]
--operation mode is normal

R1_data[19]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L93 # !PE1_SLAVEHREADYO & R1_data[19]);
R1_data[19] = DFFE(R1_data[19]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[20] is master_data_source:inst_master_data_source|data[20]
--operation mode is normal

R1_data[20]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L14 # !PE1_SLAVEHREADYO & R1_data[20]);
R1_data[20] = DFFE(R1_data[20]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[21] is master_data_source:inst_master_data_source|data[21]
--operation mode is normal

R1_data[21]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L34 # !PE1_SLAVEHREADYO & R1_data[21]);
R1_data[21] = DFFE(R1_data[21]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[22] is master_data_source:inst_master_data_source|data[22]
--operation mode is normal

R1_data[22]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L54 # !PE1_SLAVEHREADYO & R1_data[22]);
R1_data[22] = DFFE(R1_data[22]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--R1_data[23] is master_data_source:inst_master_data_source|data[23]
--operation mode is normal

R1_data[23]_lut_out = !R1L79 & (PE1_SLAVEHREADYO & R1L74 # !PE1_SLAVEHREADYO & R1_data[23]);
R1_data[23] = DFFE(R1_data[23]_lut_out, !GLOBAL(JE1_outclock0), !V1L4Q, , );


--X1L852 is slaveregister:slaveregister_inst|i~3019
--operation mode is normal

X1L852 = B1L32Q & B1L42Q & !B1L02Q;


--X1L732 is slaveregister:slaveregister_inst|i~574
--operation mode is normal

X1L732 = X1L852 & B1L71Q & B1L81Q & !B1L91Q;


--N1L1 is flash_adc:inst_flash_ADC|data_sig[0]~7
--operation mode is normal

N1L1 = PE1_MASTERHWDATA[0] & (FLASH_AD_D[0] # X1L732) # !PE1_MASTERHWDATA[0] & FLASH_AD_D[0] & !X1L732;


--N1_wren is flash_adc:inst_flash_ADC|wren
--operation mode is normal

N1_wren_lut_out = !N1L91 & (N1L32 # N1_wren & !N1L02);
N1_wren = DFFE(N1_wren_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--A1L522 is rtl~12
--operation mode is normal

A1L522 = X1L732 # N1_wren;


--N1_wraddress[0] is flash_adc:inst_flash_ADC|wraddress[0]
--operation mode is normal

N1_wraddress[0]_lut_out = FB23_sload_path[0];
N1_wraddress[0] = DFFE(N1_wraddress[0]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , N1L32);


--N1L23 is flash_adc:inst_flash_ADC|wraddress_sig[0]~2
--operation mode is normal

N1L23 = B1L8Q & (N1_wraddress[0] # X1L732) # !B1L8Q & N1_wraddress[0] & !X1L732;


--N1_wraddress[1] is flash_adc:inst_flash_ADC|wraddress[1]
--operation mode is normal

N1_wraddress[1]_lut_out = FB23_sload_path[1];
N1_wraddress[1] = DFFE(N1_wraddress[1]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , N1L32);


--N1L33 is flash_adc:inst_flash_ADC|wraddress_sig[1]~5
--operation mode is normal

N1L33 = B1L9Q & (N1_wraddress[1] # X1L732) # !B1L9Q & N1_wraddress[1] & !X1L732;


--N1_wraddress[2] is flash_adc:inst_flash_ADC|wraddress[2]
--operation mode is normal

N1_wraddress[2]_lut_out = FB23_sload_path[2];
N1_wraddress[2] = DFFE(N1_wraddress[2]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , N1L32);


--N1L43 is flash_adc:inst_flash_ADC|wraddress_sig[2]~8
--operation mode is normal

N1L43 = B1L01Q & (N1_wraddress[2] # X1L732) # !B1L01Q & N1_wraddress[2] & !X1L732;


--N1_wraddress[3] is flash_adc:inst_flash_ADC|wraddress[3]
--operation mode is normal

N1_wraddress[3]_lut_out = FB23_sload_path[3];
N1_wraddress[3] = DFFE(N1_wraddress[3]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , N1L32);


--N1L53 is flash_adc:inst_flash_ADC|wraddress_sig[3]~11
--operation mode is normal

N1L53 = B1L11Q & (N1_wraddress[3] # X1L732) # !B1L11Q & N1_wraddress[3] & !X1L732;


--N1_wraddress[4] is flash_adc:inst_flash_ADC|wraddress[4]
--operation mode is normal

N1_wraddress[4]_lut_out = FB23_sload_path[4];
N1_wraddress[4] = DFFE(N1_wraddress[4]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , N1L32);


--N1L63 is flash_adc:inst_flash_ADC|wraddress_sig[4]~14
--operation mode is normal

N1L63 = B1L21Q & (N1_wraddress[4] # X1L732) # !B1L21Q & N1_wraddress[4] & !X1L732;


--B1L31Q is ahb_slave:ahb_slave_inst|reg_address[7]~reg0
--operation mode is normal

B1L31Q_lut_out = PE1_MASTERHADDR[7] & (B1L04 # B1L31Q & !B1L44) # !PE1_MASTERHADDR[7] & B1L31Q & !B1L44;
B1L31Q = DFFE(B1L31Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--N1_wraddress[5] is flash_adc:inst_flash_ADC|wraddress[5]
--operation mode is normal

N1_wraddress[5]_lut_out = FB23_sload_path[5];
N1_wraddress[5] = DFFE(N1_wraddress[5]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , N1L32);


--N1L73 is flash_adc:inst_flash_ADC|wraddress_sig[5]~17
--operation mode is normal

N1L73 = B1L31Q & (N1_wraddress[5] # X1L732) # !B1L31Q & N1_wraddress[5] & !X1L732;


--B1L41Q is ahb_slave:ahb_slave_inst|reg_address[8]~reg0
--operation mode is normal

B1L41Q_lut_out = PE1_MASTERHADDR[8] & (B1L04 # B1L41Q & !B1L44) # !PE1_MASTERHADDR[8] & B1L41Q & !B1L44;
B1L41Q = DFFE(B1L41Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--N1_wraddress[6] is flash_adc:inst_flash_ADC|wraddress[6]
--operation mode is normal

N1_wraddress[6]_lut_out = FB23_sload_path[6];
N1_wraddress[6] = DFFE(N1_wraddress[6]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , N1L32);


--N1L83 is flash_adc:inst_flash_ADC|wraddress_sig[6]~20
--operation mode is normal

N1L83 = B1L41Q & (N1_wraddress[6] # X1L732) # !B1L41Q & N1_wraddress[6] & !X1L732;


--B1L51Q is ahb_slave:ahb_slave_inst|reg_address[9]~reg0
--operation mode is normal

B1L51Q_lut_out = PE1_MASTERHADDR[9] & (B1L04 # B1L51Q & !B1L44) # !PE1_MASTERHADDR[9] & B1L51Q & !B1L44;
B1L51Q = DFFE(B1L51Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--N1_wraddress[7] is flash_adc:inst_flash_ADC|wraddress[7]
--operation mode is normal

N1_wraddress[7]_lut_out = FB23_sload_path[7];
N1_wraddress[7] = DFFE(N1_wraddress[7]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , N1L32);


--N1L93 is flash_adc:inst_flash_ADC|wraddress_sig[7]~23
--operation mode is normal

N1L93 = B1L51Q & (N1_wraddress[7] # X1L732) # !B1L51Q & N1_wraddress[7] & !X1L732;


--B1L61Q is ahb_slave:ahb_slave_inst|reg_address[10]~reg0
--operation mode is normal

B1L61Q_lut_out = PE1_MASTERHADDR[10] & (B1L04 # B1L61Q & !B1L44) # !PE1_MASTERHADDR[10] & B1L61Q & !B1L44;
B1L61Q = DFFE(B1L61Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--N1_wraddress[8] is flash_adc:inst_flash_ADC|wraddress[8]
--operation mode is normal

N1_wraddress[8]_lut_out = FB23_sload_path[8];
N1_wraddress[8] = DFFE(N1_wraddress[8]_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , N1L32);


--N1L04 is flash_adc:inst_flash_ADC|wraddress_sig[8]~26
--operation mode is normal

N1L04 = B1L61Q & (N1_wraddress[8] # X1L732) # !B1L61Q & N1_wraddress[8] & !X1L732;


--X1L832 is slaveregister:slaveregister_inst|i~577
--operation mode is normal

X1L832 = B1L91Q & X1L852 & !B1L71Q & !B1L81Q;


--BB1L29Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~reg0
--operation mode is normal

BB1L29Q_lut_out = ATWD0_D[0];
BB1L29Q = DFFE(BB1L29Q_lut_out, GLOBAL(JE1_outclock1), , , BB1L19);


--BB1L39Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[1]~reg0
--operation mode is normal

BB1L39Q_lut_out = ATWD0_D[1];
BB1L39Q = DFFE(BB1L39Q_lut_out, GLOBAL(JE1_outclock1), , , BB1L19);


--BB1L49Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[2]~reg0
--operation mode is normal

BB1L49Q_lut_out = ATWD0_D[2];
BB1L49Q = DFFE(BB1L49Q_lut_out, GLOBAL(JE1_outclock1), , , BB1L19);


--BB1L59Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[3]~reg0
--operation mode is normal

BB1L59Q_lut_out = ATWD0_D[3];
BB1L59Q = DFFE(BB1L59Q_lut_out, GLOBAL(JE1_outclock1), , , BB1L19);


--BB1L69Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[4]~reg0
--operation mode is normal

BB1L69Q_lut_out = ATWD0_D[4];
BB1L69Q = DFFE(BB1L69Q_lut_out, GLOBAL(JE1_outclock1), , , BB1L19);


--BB1L79Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[5]~reg0
--operation mode is normal

BB1L79Q_lut_out = ATWD0_D[5];
BB1L79Q = DFFE(BB1L79Q_lut_out, GLOBAL(JE1_outclock1), , , BB1L19);


--BB1L89Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[6]~reg0
--operation mode is normal

BB1L89Q_lut_out = ATWD0_D[6];
BB1L89Q = DFFE(BB1L89Q_lut_out, GLOBAL(JE1_outclock1), , , BB1L19);


--BB1L99Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[7]~reg0
--operation mode is normal

BB1L99Q_lut_out = ATWD0_D[7];
BB1L99Q = DFFE(BB1L99Q_lut_out, GLOBAL(JE1_outclock1), , , BB1L19);


--BB1L101Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[9]~reg0
--operation mode is normal

BB1L101Q_lut_out = ATWD0_D[9];
BB1L101Q = DFFE(BB1L101Q_lut_out, GLOBAL(JE1_outclock1), , , BB1L19);


--BB1L001Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[8]~reg0
--operation mode is normal

BB1L001Q_lut_out = ATWD0_D[8];
BB1L001Q = DFFE(BB1L001Q_lut_out, GLOBAL(JE1_outclock1), , , BB1L19);


--EB1_bin_sig[6] is atwd:atwd0|gray2bin:inst_gray2bin|bin_sig[6]
--operation mode is normal

EB1_bin_sig[6] = BB1L89Q $ BB1L99Q $ BB1L101Q $ BB1L001Q;


--EB1_bin_sig[3] is atwd:atwd0|gray2bin:inst_gray2bin|bin_sig[3]
--operation mode is normal

EB1_bin_sig[3] = BB1L59Q $ BB1L69Q $ BB1L79Q $ EB1_bin_sig[6];


--EB1_bin_sig[1] is atwd:atwd0|gray2bin:inst_gray2bin|bin_sig[1]
--operation mode is normal

EB1_bin_sig[1] = BB1L39Q $ BB1L49Q $ EB1_bin_sig[3];


--C1L1 is atwd:atwd0|data_sig[0]~8
--operation mode is normal

C1L1 = X1L832 & PE1_MASTERHWDATA[0] # !X1L832 & (BB1L29Q $ EB1_bin_sig[1]);


--BB1L201Q is atwd:atwd0|atwd_readout:inst_atwd_readout|data_valid~reg0
--operation mode is normal

BB1L201Q_lut_out = BB1L561Q # BB1L201Q & (BB1L461Q # !BB1L841);
BB1L201Q = DFFE(BB1L201Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--A1L622 is rtl~13
--operation mode is normal

A1L622 = X1L832 # BB1L201Q;


--BB1_addr_cnt[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[0]
--operation mode is normal

BB1_addr_cnt[0]_lut_out = BB1L061 # BB1L461Q & BB1L46;
BB1_addr_cnt[0] = DFFE(BB1_addr_cnt[0]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C1L71 is atwd:atwd0|wraddress_sig[0]~2
--operation mode is normal

C1L71 = B1L8Q & (BB1_addr_cnt[0] # X1L832) # !B1L8Q & BB1_addr_cnt[0] & !X1L832;


--BB1_addr_cnt[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[1]
--operation mode is normal

BB1_addr_cnt[1]_lut_out = BB1L951 # BB1L461Q & BB1L66;
BB1_addr_cnt[1] = DFFE(BB1_addr_cnt[1]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C1L81 is atwd:atwd0|wraddress_sig[1]~5
--operation mode is normal

C1L81 = B1L9Q & (BB1_addr_cnt[1] # X1L832) # !B1L9Q & BB1_addr_cnt[1] & !X1L832;


--BB1_addr_cnt[2] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[2]
--operation mode is normal

BB1_addr_cnt[2]_lut_out = BB1L851 # BB1L461Q & BB1L86;
BB1_addr_cnt[2] = DFFE(BB1_addr_cnt[2]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C1L91 is atwd:atwd0|wraddress_sig[2]~8
--operation mode is normal

C1L91 = B1L01Q & (BB1_addr_cnt[2] # X1L832) # !B1L01Q & BB1_addr_cnt[2] & !X1L832;


--BB1_addr_cnt[3] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[3]
--operation mode is normal

BB1_addr_cnt[3]_lut_out = BB1L751 # BB1L461Q & BB1L07;
BB1_addr_cnt[3] = DFFE(BB1_addr_cnt[3]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C1L02 is atwd:atwd0|wraddress_sig[3]~11
--operation mode is normal

C1L02 = B1L11Q & (BB1_addr_cnt[3] # X1L832) # !B1L11Q & BB1_addr_cnt[3] & !X1L832;


--BB1_addr_cnt[4] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[4]
--operation mode is normal

BB1_addr_cnt[4]_lut_out = BB1L651 # BB1L461Q & BB1L27;
BB1_addr_cnt[4] = DFFE(BB1_addr_cnt[4]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C1L12 is atwd:atwd0|wraddress_sig[4]~14
--operation mode is normal

C1L12 = B1L21Q & (BB1_addr_cnt[4] # X1L832) # !B1L21Q & BB1_addr_cnt[4] & !X1L832;


--BB1_addr_cnt[5] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[5]
--operation mode is normal

BB1_addr_cnt[5]_lut_out = BB1L551 # BB1L461Q & BB1L47;
BB1_addr_cnt[5] = DFFE(BB1_addr_cnt[5]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C1L22 is atwd:atwd0|wraddress_sig[5]~17
--operation mode is normal

C1L22 = B1L31Q & (BB1_addr_cnt[5] # X1L832) # !B1L31Q & BB1_addr_cnt[5] & !X1L832;


--BB1_addr_cnt[6] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[6]
--operation mode is normal

BB1_addr_cnt[6]_lut_out = BB1L451 # BB1L461Q & BB1L67;
BB1_addr_cnt[6] = DFFE(BB1_addr_cnt[6]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C1L32 is atwd:atwd0|wraddress_sig[6]~20
--operation mode is normal

C1L32 = B1L41Q & (BB1_addr_cnt[6] # X1L832) # !B1L41Q & BB1_addr_cnt[6] & !X1L832;


--BB1_addr_cnt[7] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[7]
--operation mode is normal

BB1_addr_cnt[7]_lut_out = BB1L351 # BB1L461Q & BB1L87;
BB1_addr_cnt[7] = DFFE(BB1_addr_cnt[7]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C1L42 is atwd:atwd0|wraddress_sig[7]~23
--operation mode is normal

C1L42 = B1L51Q & (BB1_addr_cnt[7] # X1L832) # !B1L51Q & BB1_addr_cnt[7] & !X1L832;


--BB1_addr_cnt[8] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[8]
--operation mode is normal

BB1_addr_cnt[8]_lut_out = BB1L251 # BB1L461Q & BB1L08;
BB1_addr_cnt[8] = DFFE(BB1_addr_cnt[8]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C1L52 is atwd:atwd0|wraddress_sig[8]~26
--operation mode is normal

C1L52 = B1L61Q & (BB1_addr_cnt[8] # X1L832) # !B1L61Q & BB1_addr_cnt[8] & !X1L832;


--Q1L111 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~146
--operation mode is normal

Q1L111 = Q1_cnt100ms[16] # !Q1_cnt100ms[19] # !Q1_cnt100ms[18] # !Q1_cnt100ms[17];


--Q1L211 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~167
--operation mode is normal

Q1L211 = Q1_cnt100ms[21] # Q1_cnt100ms[22] # Q1_cnt100ms[23] # !Q1_cnt100ms[20];


--Q1L311 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~192
--operation mode is normal

Q1L311 = Q1_cnt100ms[24] # Q1_cnt100ms[25] # Q1_cnt100ms[26] # Q1_cnt100ms[27];


--Q1L411 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~221
--operation mode is normal

Q1L411 = Q1_cnt100ms[28] # Q1_cnt100ms[29] # Q1_cnt100ms[30] # Q1_cnt100ms[31];


--Q1L511 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~275
--operation mode is normal

Q1L511 = Q1L111 # Q1L211 # Q1L311 # Q1L411;


--Q1L29 is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[1]~29
--operation mode is normal

Q1L29 = !V1L4Q & !Q1L511 & Q1L611 & Q1L711;


--P1L111 is hit_counter:inst_hit_counter|reduce_nor_3~146
--operation mode is normal

P1L111 = P1_cnt100ms[16] # !P1_cnt100ms[19] # !P1_cnt100ms[18] # !P1_cnt100ms[17];


--P1L211 is hit_counter:inst_hit_counter|reduce_nor_3~167
--operation mode is normal

P1L211 = P1_cnt100ms[21] # P1_cnt100ms[22] # P1_cnt100ms[23] # !P1_cnt100ms[20];


--P1L311 is hit_counter:inst_hit_counter|reduce_nor_3~192
--operation mode is normal

P1L311 = P1_cnt100ms[24] # P1_cnt100ms[25] # P1_cnt100ms[26] # P1_cnt100ms[27];


--P1L411 is hit_counter:inst_hit_counter|reduce_nor_3~221
--operation mode is normal

P1L411 = P1_cnt100ms[28] # P1_cnt100ms[29] # P1_cnt100ms[30] # P1_cnt100ms[31];


--P1L511 is hit_counter:inst_hit_counter|reduce_nor_3~275
--operation mode is normal

P1L511 = P1L111 # P1L211 # P1L311 # P1L411;


--P1L18 is hit_counter:inst_hit_counter|multiSPEcnt[10]~9
--operation mode is normal

P1L18 = !V1L4Q & !P1L511 & P1L611 & P1L711;


--X1L48 is slaveregister:slaveregister_inst|command_1_local[0]~32
--operation mode is normal

X1L48 = B1L9Q & X1L8 & !B1L11Q & !B1L01Q;


--X1L251 is slaveregister:slaveregister_inst|command_3_local[0]~32
--operation mode is normal

X1L251 = X1L08 & X1L54 & B1L11Q & !B1L01Q;


--X1L97 is slaveregister:slaveregister_inst|command_0_local[30]~32
--operation mode is normal

X1L97 = X1L8 & !B1L9Q & !B1L11Q & !B1L01Q;


--X1L245Q is slaveregister:slaveregister_inst|rx_fifo_rd~reg0
--operation mode is normal

X1L245Q_lut_out = !B1L42Q & X1L905 & X1L54 & A1L063;
X1L245Q = DFFE(X1L245Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--SB1L9Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|fifo_wrreq~reg
--operation mode is normal

SB1L9Q_lut_out = SB1L7 # SB1L8 # JB1L5 & !SB1L21Q;
SB1L9Q = DFFE(SB1L9Q_lut_out, GLOBAL(JE1_outclock0), !KB1_inst5, , );


--KB1_inst13 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|inst13
--operation mode is normal

KB1_inst13 = BD1L31Q & SB1L9Q;


--BC1_rd_ptr_lsb is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|rd_ptr_lsb
--operation mode is normal

BC1_rd_ptr_lsb_lut_out = !BC1_rd_ptr_lsb;
BC1_rd_ptr_lsb = DFFE(BC1_rd_ptr_lsb_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , X1L245Q);


--J1_atwd0_trigger_last is atwd_timestamp:inst_atwd_timestamp|atwd0_trigger_last
--operation mode is normal

J1_atwd0_trigger_last_lut_out = CB1_ATWDTrigger_sig;
J1_atwd0_trigger_last = DFFE(J1_atwd0_trigger_last_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--J1L99 is atwd_timestamp:inst_atwd_timestamp|i~0
--operation mode is normal

J1L99 = CB1_ATWDTrigger_sig & !J1_atwd0_trigger_last;


--J1_atwd1_trigger_last is atwd_timestamp:inst_atwd_timestamp|atwd1_trigger_last
--operation mode is normal

J1_atwd1_trigger_last_lut_out = CB2_ATWDTrigger_sig;
J1_atwd1_trigger_last = DFFE(J1_atwd1_trigger_last_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--J1L001 is atwd_timestamp:inst_atwd_timestamp|i~1
--operation mode is normal

J1L001 = CB2_ATWDTrigger_sig & !J1_atwd1_trigger_last;


--X1L932 is slaveregister:slaveregister_inst|i~580
--operation mode is normal

X1L932 = B1L71Q & B1L91Q & X1L852 & !B1L81Q;


--BB2L29Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~reg0
--operation mode is normal

BB2L29Q_lut_out = ATWD1_D[0];
BB2L29Q = DFFE(BB2L29Q_lut_out, GLOBAL(JE1_outclock1), , , BB2L19);


--BB2L39Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[1]~reg0
--operation mode is normal

BB2L39Q_lut_out = ATWD1_D[1];
BB2L39Q = DFFE(BB2L39Q_lut_out, GLOBAL(JE1_outclock1), , , BB2L19);


--BB2L49Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[2]~reg0
--operation mode is normal

BB2L49Q_lut_out = ATWD1_D[2];
BB2L49Q = DFFE(BB2L49Q_lut_out, GLOBAL(JE1_outclock1), , , BB2L19);


--BB2L59Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[3]~reg0
--operation mode is normal

BB2L59Q_lut_out = ATWD1_D[3];
BB2L59Q = DFFE(BB2L59Q_lut_out, GLOBAL(JE1_outclock1), , , BB2L19);


--BB2L69Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[4]~reg0
--operation mode is normal

BB2L69Q_lut_out = ATWD1_D[4];
BB2L69Q = DFFE(BB2L69Q_lut_out, GLOBAL(JE1_outclock1), , , BB2L19);


--BB2L79Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[5]~reg0
--operation mode is normal

BB2L79Q_lut_out = ATWD1_D[5];
BB2L79Q = DFFE(BB2L79Q_lut_out, GLOBAL(JE1_outclock1), , , BB2L19);


--BB2L89Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[6]~reg0
--operation mode is normal

BB2L89Q_lut_out = ATWD1_D[6];
BB2L89Q = DFFE(BB2L89Q_lut_out, GLOBAL(JE1_outclock1), , , BB2L19);


--BB2L99Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[7]~reg0
--operation mode is normal

BB2L99Q_lut_out = ATWD1_D[7];
BB2L99Q = DFFE(BB2L99Q_lut_out, GLOBAL(JE1_outclock1), , , BB2L19);


--BB2L101Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[9]~reg0
--operation mode is normal

BB2L101Q_lut_out = ATWD1_D[9];
BB2L101Q = DFFE(BB2L101Q_lut_out, GLOBAL(JE1_outclock1), , , BB2L19);


--BB2L001Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[8]~reg0
--operation mode is normal

BB2L001Q_lut_out = ATWD1_D[8];
BB2L001Q = DFFE(BB2L001Q_lut_out, GLOBAL(JE1_outclock1), , , BB2L19);


--EB2_bin_sig[6] is atwd:atwd1|gray2bin:inst_gray2bin|bin_sig[6]
--operation mode is normal

EB2_bin_sig[6] = BB2L89Q $ BB2L99Q $ BB2L101Q $ BB2L001Q;


--EB2_bin_sig[3] is atwd:atwd1|gray2bin:inst_gray2bin|bin_sig[3]
--operation mode is normal

EB2_bin_sig[3] = BB2L59Q $ BB2L69Q $ BB2L79Q $ EB2_bin_sig[6];


--EB2_bin_sig[1] is atwd:atwd1|gray2bin:inst_gray2bin|bin_sig[1]
--operation mode is normal

EB2_bin_sig[1] = BB2L39Q $ BB2L49Q $ EB2_bin_sig[3];


--C2L1 is atwd:atwd1|data_sig[0]~8
--operation mode is normal

C2L1 = X1L932 & PE1_MASTERHWDATA[0] # !X1L932 & (BB2L29Q $ EB2_bin_sig[1]);


--BB2L201Q is atwd:atwd1|atwd_readout:inst_atwd_readout|data_valid~reg0
--operation mode is normal

BB2L201Q_lut_out = BB2L561Q # BB2L201Q & (BB2L461Q # !BB2L841);
BB2L201Q = DFFE(BB2L201Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--A1L722 is rtl~14
--operation mode is normal

A1L722 = X1L932 # BB2L201Q;


--BB2_addr_cnt[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[0]
--operation mode is normal

BB2_addr_cnt[0]_lut_out = BB2L061 # BB2L461Q & BB2L46;
BB2_addr_cnt[0] = DFFE(BB2_addr_cnt[0]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C2L71 is atwd:atwd1|wraddress_sig[0]~2
--operation mode is normal

C2L71 = B1L8Q & (BB2_addr_cnt[0] # X1L932) # !B1L8Q & BB2_addr_cnt[0] & !X1L932;


--BB2_addr_cnt[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[1]
--operation mode is normal

BB2_addr_cnt[1]_lut_out = BB2L951 # BB2L461Q & BB2L66;
BB2_addr_cnt[1] = DFFE(BB2_addr_cnt[1]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C2L81 is atwd:atwd1|wraddress_sig[1]~5
--operation mode is normal

C2L81 = B1L9Q & (BB2_addr_cnt[1] # X1L932) # !B1L9Q & BB2_addr_cnt[1] & !X1L932;


--BB2_addr_cnt[2] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[2]
--operation mode is normal

BB2_addr_cnt[2]_lut_out = BB2L851 # BB2L461Q & BB2L86;
BB2_addr_cnt[2] = DFFE(BB2_addr_cnt[2]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C2L91 is atwd:atwd1|wraddress_sig[2]~8
--operation mode is normal

C2L91 = B1L01Q & (BB2_addr_cnt[2] # X1L932) # !B1L01Q & BB2_addr_cnt[2] & !X1L932;


--BB2_addr_cnt[3] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[3]
--operation mode is normal

BB2_addr_cnt[3]_lut_out = BB2L751 # BB2L461Q & BB2L07;
BB2_addr_cnt[3] = DFFE(BB2_addr_cnt[3]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C2L02 is atwd:atwd1|wraddress_sig[3]~11
--operation mode is normal

C2L02 = B1L11Q & (BB2_addr_cnt[3] # X1L932) # !B1L11Q & BB2_addr_cnt[3] & !X1L932;


--BB2_addr_cnt[4] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[4]
--operation mode is normal

BB2_addr_cnt[4]_lut_out = BB2L651 # BB2L461Q & BB2L27;
BB2_addr_cnt[4] = DFFE(BB2_addr_cnt[4]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C2L12 is atwd:atwd1|wraddress_sig[4]~14
--operation mode is normal

C2L12 = B1L21Q & (BB2_addr_cnt[4] # X1L932) # !B1L21Q & BB2_addr_cnt[4] & !X1L932;


--BB2_addr_cnt[5] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[5]
--operation mode is normal

BB2_addr_cnt[5]_lut_out = BB2L551 # BB2L461Q & BB2L47;
BB2_addr_cnt[5] = DFFE(BB2_addr_cnt[5]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C2L22 is atwd:atwd1|wraddress_sig[5]~17
--operation mode is normal

C2L22 = B1L31Q & (BB2_addr_cnt[5] # X1L932) # !B1L31Q & BB2_addr_cnt[5] & !X1L932;


--BB2_addr_cnt[6] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[6]
--operation mode is normal

BB2_addr_cnt[6]_lut_out = BB2L451 # BB2L461Q & BB2L67;
BB2_addr_cnt[6] = DFFE(BB2_addr_cnt[6]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C2L32 is atwd:atwd1|wraddress_sig[6]~20
--operation mode is normal

C2L32 = B1L41Q & (BB2_addr_cnt[6] # X1L932) # !B1L41Q & BB2_addr_cnt[6] & !X1L932;


--BB2_addr_cnt[7] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[7]
--operation mode is normal

BB2_addr_cnt[7]_lut_out = BB2L351 # BB2L461Q & BB2L87;
BB2_addr_cnt[7] = DFFE(BB2_addr_cnt[7]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C2L42 is atwd:atwd1|wraddress_sig[7]~23
--operation mode is normal

C2L42 = B1L51Q & (BB2_addr_cnt[7] # X1L932) # !B1L51Q & BB2_addr_cnt[7] & !X1L932;


--BB2_addr_cnt[8] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[8]
--operation mode is normal

BB2_addr_cnt[8]_lut_out = BB2L251 # BB2L461Q & BB2L08;
BB2_addr_cnt[8] = DFFE(BB2_addr_cnt[8]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C2L52 is atwd:atwd1|wraddress_sig[8]~26
--operation mode is normal

C2L52 = B1L61Q & (BB2_addr_cnt[8] # X1L932) # !B1L61Q & BB2_addr_cnt[8] & !X1L932;


--CC1_b_full is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|b_full
--operation mode is normal

CC1_b_full_lut_out = !X1L245Q & (CC1_b_full # CC1L5);
CC1_b_full = DFFE(CC1_b_full_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--C1L2 is atwd:atwd0|data_sig[1]~11
--operation mode is normal

C1L2 = PE1_MASTERHWDATA[1] & (EB1_bin_sig[1] # X1L832) # !PE1_MASTERHWDATA[1] & EB1_bin_sig[1] & !X1L832;


--C2L2 is atwd:atwd1|data_sig[1]~11
--operation mode is normal

C2L2 = PE1_MASTERHWDATA[1] & (EB2_bin_sig[1] # X1L932) # !PE1_MASTERHWDATA[1] & EB2_bin_sig[1] & !X1L932;


--N1L2 is flash_adc:inst_flash_ADC|data_sig[1]~10
--operation mode is normal

N1L2 = PE1_MASTERHWDATA[1] & (FLASH_AD_D[1] # X1L732) # !PE1_MASTERHWDATA[1] & FLASH_AD_D[1] & !X1L732;


--C1L3 is atwd:atwd0|data_sig[2]~14
--operation mode is normal

C1L3 = X1L832 & PE1_MASTERHWDATA[2] # !X1L832 & (BB1L49Q $ EB1_bin_sig[3]);


--C2L3 is atwd:atwd1|data_sig[2]~14
--operation mode is normal

C2L3 = X1L932 & PE1_MASTERHWDATA[2] # !X1L932 & (BB2L49Q $ EB2_bin_sig[3]);


--N1L3 is flash_adc:inst_flash_ADC|data_sig[2]~13
--operation mode is normal

N1L3 = PE1_MASTERHWDATA[2] & (FLASH_AD_D[2] # X1L732) # !PE1_MASTERHWDATA[2] & FLASH_AD_D[2] & !X1L732;


--JB1L71 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~3009
--operation mode is normal

JB1L71 = VD1L01Q & JB1_SV8 & !JB1_SV0 & !JB1_SV3;


--C1L4 is atwd:atwd0|data_sig[3]~17
--operation mode is normal

C1L4 = PE1_MASTERHWDATA[3] & (EB1_bin_sig[3] # X1L832) # !PE1_MASTERHWDATA[3] & EB1_bin_sig[3] & !X1L832;


--C2L4 is atwd:atwd1|data_sig[3]~17
--operation mode is normal

C2L4 = PE1_MASTERHWDATA[3] & (EB2_bin_sig[3] # X1L932) # !PE1_MASTERHWDATA[3] & EB2_bin_sig[3] & !X1L932;


--N1L4 is flash_adc:inst_flash_ADC|data_sig[3]~16
--operation mode is normal

N1L4 = PE1_MASTERHWDATA[3] & (FLASH_AD_D[3] # X1L732) # !PE1_MASTERHWDATA[3] & FLASH_AD_D[3] & !X1L732;


--EB1_bin_sig[4] is atwd:atwd0|gray2bin:inst_gray2bin|bin_sig[4]
--operation mode is normal

EB1_bin_sig[4] = BB1L69Q $ BB1L79Q $ EB1_bin_sig[6];


--C1L5 is atwd:atwd0|data_sig[4]~20
--operation mode is normal

C1L5 = PE1_MASTERHWDATA[4] & (EB1_bin_sig[4] # X1L832) # !PE1_MASTERHWDATA[4] & EB1_bin_sig[4] & !X1L832;


--EB2_bin_sig[4] is atwd:atwd1|gray2bin:inst_gray2bin|bin_sig[4]
--operation mode is normal

EB2_bin_sig[4] = BB2L69Q $ BB2L79Q $ EB2_bin_sig[6];


--C2L5 is atwd:atwd1|data_sig[4]~20
--operation mode is normal

C2L5 = PE1_MASTERHWDATA[4] & (EB2_bin_sig[4] # X1L932) # !PE1_MASTERHWDATA[4] & EB2_bin_sig[4] & !X1L932;


--N1L5 is flash_adc:inst_flash_ADC|data_sig[4]~19
--operation mode is normal

N1L5 = PE1_MASTERHWDATA[4] & (FLASH_AD_D[4] # X1L732) # !PE1_MASTERHWDATA[4] & FLASH_AD_D[4] & !X1L732;


--C1L6 is atwd:atwd0|data_sig[5]~23
--operation mode is normal

C1L6 = X1L832 & PE1_MASTERHWDATA[5] # !X1L832 & (BB1L79Q $ EB1_bin_sig[6]);


--C2L6 is atwd:atwd1|data_sig[5]~23
--operation mode is normal

C2L6 = X1L932 & PE1_MASTERHWDATA[5] # !X1L932 & (BB2L79Q $ EB2_bin_sig[6]);


--N1L6 is flash_adc:inst_flash_ADC|data_sig[5]~22
--operation mode is normal

N1L6 = PE1_MASTERHWDATA[5] & (FLASH_AD_D[5] # X1L732) # !PE1_MASTERHWDATA[5] & FLASH_AD_D[5] & !X1L732;


--C1L7 is atwd:atwd0|data_sig[6]~26
--operation mode is normal

C1L7 = PE1_MASTERHWDATA[6] & (EB1_bin_sig[6] # X1L832) # !PE1_MASTERHWDATA[6] & EB1_bin_sig[6] & !X1L832;


--CC1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|altr_temp~28
--operation mode is normal

CC1L1 = X1L245Q $ (!SB1L9Q # !BD1L31Q);


--C2L7 is atwd:atwd1|data_sig[6]~26
--operation mode is normal

C2L7 = PE1_MASTERHWDATA[6] & (EB2_bin_sig[6] # X1L932) # !PE1_MASTERHWDATA[6] & EB2_bin_sig[6] & !X1L932;


--N1L7 is flash_adc:inst_flash_ADC|data_sig[6]~25
--operation mode is normal

N1L7 = PE1_MASTERHWDATA[6] & (FLASH_AD_D[6] # X1L732) # !PE1_MASTERHWDATA[6] & FLASH_AD_D[6] & !X1L732;


--EB1_bin_sig[7] is atwd:atwd0|gray2bin:inst_gray2bin|bin_sig[7]
--operation mode is normal

EB1_bin_sig[7] = BB1L99Q $ BB1L101Q $ BB1L001Q;


--C1L8 is atwd:atwd0|data_sig[7]~29
--operation mode is normal

C1L8 = PE1_MASTERHWDATA[7] & (EB1_bin_sig[7] # X1L832) # !PE1_MASTERHWDATA[7] & EB1_bin_sig[7] & !X1L832;


--EB2_bin_sig[7] is atwd:atwd1|gray2bin:inst_gray2bin|bin_sig[7]
--operation mode is normal

EB2_bin_sig[7] = BB2L99Q $ BB2L101Q $ BB2L001Q;


--C2L8 is atwd:atwd1|data_sig[7]~29
--operation mode is normal

C2L8 = PE1_MASTERHWDATA[7] & (EB2_bin_sig[7] # X1L932) # !PE1_MASTERHWDATA[7] & EB2_bin_sig[7] & !X1L932;


--N1L8 is flash_adc:inst_flash_ADC|data_sig[7]~28
--operation mode is normal

N1L8 = PE1_MASTERHWDATA[7] & (FLASH_AD_D[7] # X1L732) # !PE1_MASTERHWDATA[7] & FLASH_AD_D[7] & !X1L732;


--C1L9 is atwd:atwd0|data_sig[8]~32
--operation mode is normal

C1L9 = X1L832 & PE1_MASTERHWDATA[8] # !X1L832 & (BB1L101Q $ BB1L001Q);


--SB1L11Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|msg_rcvd~reg
--operation mode is normal

SB1L11Q_lut_out = SB1L5 & SB1L31Q;
SB1L11Q = DFFE(SB1L11Q_lut_out, GLOBAL(JE1_outclock0), !KB1_inst5, , );


--PD1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|and8b:inst43|lpm_and:lpm_and_component|and_node[0][7]~30
--operation mode is normal

PD1L1 = FB8_sload_path[0] & FB8_pre_out[1] & FB8_pre_out[2] & FB8_pre_out[3];


--PD1L2 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|and8b:inst43|lpm_and:lpm_and_component|and_node[0][7]~35
--operation mode is normal

PD1L2 = FB8_pre_out[4] & FB8_pre_out[5] & FB8_pre_out[6] & FB8_pre_out[7];


--KB1_inst36 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|inst36
--operation mode is normal

KB1_inst36 = SB1L11Q & (!PD1L2 # !PD1L1);


--msg_rd is msg_rd
--operation mode is normal

msg_rd_lut_out = X1_com_ctrl_local[0] & !old;
msg_rd = DFFE(msg_rd_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--KB1_inst22 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|inst22
--operation mode is normal

KB1_inst22 = KB1_inst36 $ (!WC5L2 & msg_rd);


--C2L9 is atwd:atwd1|data_sig[8]~32
--operation mode is normal

C2L9 = X1L932 & PE1_MASTERHWDATA[8] # !X1L932 & (BB2L101Q $ BB2L001Q);


--N1L9 is flash_adc:inst_flash_ADC|data_sig[8]~31
--operation mode is normal

N1L9 = PE1_MASTERHWDATA[8] & (FLASH_AD_D[8] # X1L732) # !PE1_MASTERHWDATA[8] & FLASH_AD_D[8] & !X1L732;


--C1L01 is atwd:atwd0|data_sig[9]~35
--operation mode is normal

C1L01 = PE1_MASTERHWDATA[9] & (BB1L101Q # X1L832) # !PE1_MASTERHWDATA[9] & BB1L101Q & !X1L832;


--C2L01 is atwd:atwd1|data_sig[9]~35
--operation mode is normal

C2L01 = PE1_MASTERHWDATA[9] & (BB2L101Q # X1L932) # !PE1_MASTERHWDATA[9] & BB2L101Q & !X1L932;


--N1L01 is flash_adc:inst_flash_ADC|data_sig[9]~34
--operation mode is normal

N1L01 = PE1_MASTERHWDATA[9] & (FLASH_AD_D[9] # X1L732) # !PE1_MASTERHWDATA[9] & FLASH_AD_D[9] & !X1L732;


--C1L11 is atwd:atwd0|data_sig[10]~0
--operation mode is normal

C1L11 = PE1_MASTERHWDATA[10] & X1L832;


--C2L11 is atwd:atwd1|data_sig[10]~0
--operation mode is normal

C2L11 = PE1_MASTERHWDATA[10] & X1L932;


--N1L11 is flash_adc:inst_flash_ADC|data_sig[10]~37
--operation mode is normal

N1L11 = PE1_MASTERHWDATA[10] & (FLASH_NCO # X1L732) # !PE1_MASTERHWDATA[10] & FLASH_NCO & !X1L732;


--C1L21 is atwd:atwd0|data_sig[11]~1
--operation mode is normal

C1L21 = PE1_MASTERHWDATA[11] & X1L832;


--C2L21 is atwd:atwd1|data_sig[11]~1
--operation mode is normal

C2L21 = PE1_MASTERHWDATA[11] & X1L932;


--N1L21 is flash_adc:inst_flash_ADC|data_sig[11]~0
--operation mode is normal

N1L21 = PE1_MASTERHWDATA[11] & X1L732;


--C1L31 is atwd:atwd0|data_sig[12]~2
--operation mode is normal

C1L31 = PE1_MASTERHWDATA[12] & X1L832;


--C2L31 is atwd:atwd1|data_sig[12]~2
--operation mode is normal

C2L31 = PE1_MASTERHWDATA[12] & X1L932;


--N1L31 is flash_adc:inst_flash_ADC|data_sig[12]~1
--operation mode is normal

N1L31 = PE1_MASTERHWDATA[12] & X1L732;


--C1L41 is atwd:atwd0|data_sig[13]~3
--operation mode is normal

C1L41 = PE1_MASTERHWDATA[13] & X1L832;


--C2L41 is atwd:atwd1|data_sig[13]~3
--operation mode is normal

C2L41 = PE1_MASTERHWDATA[13] & X1L932;


--N1L41 is flash_adc:inst_flash_ADC|data_sig[13]~2
--operation mode is normal

N1L41 = PE1_MASTERHWDATA[13] & X1L732;


--C1L51 is atwd:atwd0|data_sig[14]~4
--operation mode is normal

C1L51 = PE1_MASTERHWDATA[14] & X1L832;


--C2L51 is atwd:atwd1|data_sig[14]~4
--operation mode is normal

C2L51 = PE1_MASTERHWDATA[14] & X1L932;


--N1L51 is flash_adc:inst_flash_ADC|data_sig[14]~3
--operation mode is normal

N1L51 = PE1_MASTERHWDATA[14] & X1L732;


--C1L61 is atwd:atwd0|data_sig[15]~5
--operation mode is normal

C1L61 = PE1_MASTERHWDATA[15] & X1L832;


--C2L61 is atwd:atwd1|data_sig[15]~5
--operation mode is normal

C2L61 = PE1_MASTERHWDATA[15] & X1L932;


--N1L61 is flash_adc:inst_flash_ADC|data_sig[15]~4
--operation mode is normal

N1L61 = PE1_MASTERHWDATA[15] & X1L732;


--N1L91 is flash_adc:inst_flash_ADC|i~0
--operation mode is normal

N1L91 = !X1_command_0_local[16] & !X1_command_0_local[17];


--N1_disc is flash_adc:inst_flash_ADC|disc
--operation mode is normal

N1_disc_lut_out = VCC;
N1_disc = DFFE(N1_disc_lut_out, OneSPE, X1_command_0_local[17], , );


--N1L02 is flash_adc:inst_flash_ADC|i~2
--operation mode is normal

N1L02 = X1_command_0_local[16] # X1_command_0_local[17] & N1_disc;


--X1L345Q is slaveregister:slaveregister_inst|tx_fifo_wr~reg0
--operation mode is normal

X1L345Q_lut_out = X1L08 & X1L54 & B1L11Q & B1L01Q;
X1L345Q = DFFE(X1L345Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--VD1L72Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|frd_next~reg
--operation mode is normal

VD1L72Q_lut_out = !VD1L62;
VD1L72Q = DFFE(VD1L72Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--CC2L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|altr_temp~28
--operation mode is normal

CC2L1 = X1L345Q $ (!VD1L72Q # !DE1L11Q);


--CC2L8 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|b_non_empty~144
--operation mode is normal

CC2L8 = FB12_pre_out[2] # FB12_pre_out[3] # FB12_pre_out[4] # FB12_pre_out[5];


--LB1_inst19 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst19
--operation mode is normal

LB1_inst19 = DE1L11Q & VD1L72Q;


--CC2L9 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|b_non_empty~165
--operation mode is normal

CC2L9 = FB12_pre_out[1] # CC2L8 # !FB12_sload_path[0] # !LB1_inst19;


--CC2L7 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|b_non_empty~26
--operation mode is normal

CC2L7 = CC2_b_non_empty & (CC2L9 # !X1L752);


--CC2_b_full is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|b_full
--operation mode is normal

CC2_b_full_lut_out = !LB1_inst19 & (CC2_b_full # CC2L3 & CC2L5);
CC2_b_full = DFFE(CC2_b_full_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--B1L73 is ahb_slave:ahb_slave_inst|Select_548_rtl_71_rtl_286~5
--operation mode is normal

B1L73 = B1L5Q & (PE1_MASTERHTRANS[0] # !PE1_MASTERHTRANS[1]) # !B1L2;


--MB1L4 is dcom:dcom_inst|tcal_timer:inst1|altr_temp~203
--operation mode is normal

MB1L4 = !FB92_sload_path[10] & !FB92_sload_path[9] & !FB92_sload_path[1] & !FB92_sload_path[0];


--MB1L6 is dcom:dcom_inst|tcal_timer:inst1|altr_temp~264
--operation mode is normal

MB1L6 = (!FB92_sload_path[13] & !FB92_sload_path[12] & !FB92_sload_path[14] & !FB92_sload_path[11]) & CASCADE(MB1L4);


--GD1L3Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|RX_TCAL:inst6|rx_time_lat~reg
--operation mode is normal

GD1L3Q_lut_out = PC01_agb_out & GD1L5Q;
GD1L3Q = DFFE(GD1L3Q_lut_out, GLOBAL(JE1_outclock0), !SB1L42, , );


--JB1L87Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~21
--operation mode is normal

JB1L87Q_lut_out = JB1L47Q & (SB1L42 # JB1L87Q & !GD1L3Q) # !JB1L47Q & JB1L87Q & !GD1L3Q;
JB1L87Q = DFFE(JB1L87Q_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--JB1L01 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~2297
--operation mode is normal

JB1L01 = GD1L3Q & JB1L87Q;


--PC32_aeb_out is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out
--operation mode is normal

PC32_aeb_out = PC22_aeb_out & PC12_aeb_out & PC91_aeb_out & PC02_aeb_out;


--V1L2Q is roc:inst_ROC|RST_state~5
--operation mode is normal

V1L2Q_lut_out = !V1L1Q;
V1L2Q = DFFE(V1L2Q_lut_out, GLOBAL(JE1_outclock0), , , );


--VD1L56Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~23
--operation mode is normal

VD1L56Q_lut_out = VD1L37Q & (VD1L56Q # DE1L11Q) # !VD1L37Q & VD1L56Q & !DE1L11Q;
VD1L56Q = DFFE(VD1L56Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--VD1L96Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~27
--operation mode is normal

VD1L96Q_lut_out = VD1L86Q & (VD1L96Q # DE1L11Q) # !VD1L86Q & VD1L96Q & !DE1L11Q;
VD1L96Q = DFFE(VD1L96Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--VD1L68Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~44
--operation mode is normal

VD1L68Q_lut_out = VD1L78Q & (VD1L68Q # DE1L11Q) # !VD1L78Q & VD1L68Q & !DE1L11Q;
VD1L68Q = DFFE(VD1L68Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--LD1_b_non_empty is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|a_fefifo_qve:fifo_state|b_non_empty
--operation mode is normal

LD1_b_non_empty_lut_out = LD1_b_full # GD1L41Q # LD1_b_non_empty & LD1L5;
LD1_b_non_empty = DFFE(LD1_b_non_empty_lut_out, GLOBAL(JE1_outclock0), GD1L01Q, , );


--VD1L71 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~192
--operation mode is normal

VD1L71 = VD1L56Q # VD1L96Q # VD1L68Q & !LD1_b_non_empty;


--VD1L18Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~39
--operation mode is normal

VD1L18Q_lut_out = VD1L18Q & (VD1L5 # DE1L11Q & VD1L38Q) # !VD1L18Q & DE1L11Q & VD1L38Q;
VD1L18Q = DFFE(VD1L18Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--VD1L88Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~46
--operation mode is normal

VD1L88Q_lut_out = DE1L11Q & (VD1L48Q # VD1L88Q & VD1L5) # !DE1L11Q & VD1L88Q & VD1L5;
VD1L88Q = DFFE(VD1L88Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--VD1L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~3850
--operation mode is normal

VD1L5 = !FB72L8 & !FB82L9;


--VD1L02 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~246
--operation mode is normal

VD1L02 = VD1L71 # !VD1L5 & (VD1L18Q # VD1L88Q);


--VD1L28Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~40
--operation mode is normal

VD1L28Q_lut_out = JB1L35Q & VD1L6;
VD1L28Q = DFFE(VD1L28Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--JB1L211Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|tcal_data~reg
--operation mode is normal

JB1L211Q_lut_out = JB1L98Q # JB1L9 # SB1L4 & JB1L57Q;
JB1L211Q = DFFE(JB1L211Q_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--VD1L61 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~187
--operation mode is normal

VD1L61 = VD1L28Q # !VD1L45Q & (JB1L05Q # JB1L211Q);


--VD1L87Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~36
--operation mode is normal

VD1L87Q_lut_out = !VD1L15;
VD1L87Q = DFFE(VD1L87Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--VD1L91 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~229
--operation mode is normal

VD1L91 = VD1L02 # VD1L61 # DE1L11Q & VD1L87Q;


--VD1L95Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~17
--operation mode is normal

VD1L95Q_lut_out = DE1L11Q & (VD1L97Q # VD1L46Q);
VD1L95Q = DFFE(VD1L95Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--VD1L27Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~30
--operation mode is normal

VD1L27Q_lut_out = VD1L57Q # VD1L27Q & !DE1L11Q;
VD1L27Q = DFFE(VD1L27Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--VD1L47Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~32
--operation mode is normal

VD1L47Q_lut_out = VD1L17Q & (VD1L47Q # DE1L11Q) # !VD1L17Q & VD1L47Q & !DE1L11Q;
VD1L47Q = DFFE(VD1L47Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--VD1L41 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~152
--operation mode is normal

VD1L41 = !VD1L27Q & !VD1L47Q & (!FB52L81 # !VD1L95Q);


--VD1L57Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~33
--operation mode is normal

VD1L57Q_lut_out = JB1L55Q & VD1L55Q & DE1L11Q & JB1L05Q;
VD1L57Q = DFFE(VD1L57Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--VD1L58Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~43
--operation mode is normal

VD1L58Q_lut_out = DE1L11Q & VD1L68Q & LD1_b_non_empty;
VD1L58Q = DFFE(VD1L58Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--VD1L78Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~45
--operation mode is normal

VD1L78Q_lut_out = VD1L58Q # VD1L4 # VD1L78Q & !DE1L11Q;
VD1L78Q = DFFE(VD1L78Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--VD1L04 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel2~213
--operation mode is normal

VD1L04 = !VD1L57Q & !VD1L58Q & !VD1L78Q;


--VD1L17Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~29
--operation mode is normal

VD1L17Q_lut_out = VD1L27Q & (VD1L17Q # DE1L11Q) # !VD1L27Q & VD1L17Q & !DE1L11Q;
VD1L17Q = DFFE(VD1L17Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--VD1L76Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~25
--operation mode is normal

VD1L76Q_lut_out = VD1L66Q & (VD1L76Q # DE1L11Q) # !VD1L66Q & VD1L76Q & !DE1L11Q;
VD1L76Q = DFFE(VD1L76Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--VD1L51 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~163
--operation mode is normal

VD1L51 = VD1L41 & VD1L04 & !VD1L17Q & !VD1L76Q;


--VD1L66Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~24
--operation mode is normal

VD1L66Q_lut_out = VD1L56Q & (VD1L66Q # DE1L11Q) # !VD1L56Q & VD1L66Q & !DE1L11Q;
VD1L66Q = DFFE(VD1L66Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--VD1L07Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~28
--operation mode is normal

VD1L07Q_lut_out = VD1L96Q & (VD1L07Q # DE1L11Q) # !VD1L96Q & VD1L07Q & !DE1L11Q;
VD1L07Q = DFFE(VD1L07Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--VD1L86Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~26
--operation mode is normal

VD1L86Q_lut_out = VD1L76Q & (VD1L86Q # DE1L11Q) # !VD1L76Q & VD1L86Q & !DE1L11Q;
VD1L86Q = DFFE(VD1L86Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--VD1L37Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~31
--operation mode is normal

VD1L37Q_lut_out = VD1L47Q & (VD1L37Q # DE1L11Q) # !VD1L47Q & VD1L37Q & !DE1L11Q;
VD1L37Q = DFFE(VD1L37Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--VD1L11 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~93
--operation mode is normal

VD1L11 = !VD1L66Q & !VD1L07Q & !VD1L86Q & !VD1L37Q;


--PC31_aeb_out is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out
--operation mode is normal

PC31_aeb_out = FB91_sload_path[0] & FB91_sload_path[1] & !FB91_sload_path[3] & !FB91_sload_path[2];


--CD3_dffs[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

CD3_dffs[3]_lut_out = RC33L2 & (CD3_dffs[4] # DE1L11Q) # !RC33L2 & CD3_dffs[4] & !DE1L11Q;
CD3_dffs[3] = DFFE(CD3_dffs[3]_lut_out, GLOBAL(JE1_outclock0), DE1L9Q, , DE1L01Q);


--DE1L6 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|TXCNT~32
--operation mode is normal

DE1L6 = DE1L11Q # DE1L5Q & !FB02L11;


--AB1_reduce_or_165 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_165
--operation mode is normal

AB1_reduce_or_165 = AB1L942Q # AB1L652Q # !AB1L202 # !AB1L691;


--H1L5Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~9
--operation mode is normal

H1L5Q_lut_out = X1_command_0_local[15] & H1L41;
H1L5Q = DFFE(H1L5Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--H1L6Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~10
--operation mode is normal

H1L6Q_lut_out = X1_command_0_local[15] & (H1L61 # CB1_TriggerComplete_in_sync & H1L5Q);
H1L6Q = DFFE(H1L6Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--CB1_enable_disc_old is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_disc_old
--operation mode is normal

CB1_enable_disc_old_lut_out = H1_atwd0_pong_enable & (X1_command_0_local[1] # X1_command_0_local[15]) # !H1_atwd0_pong_enable & X1_command_0_local[1] & !X1_command_0_local[15];
CB1_enable_disc_old = DFFE(CB1_enable_disc_old_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L151 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_70_rtl_267~20
--operation mode is normal

BB1L151 = !BB1L461Q & !BB1L561Q & !BB1L761Q & !BB1L861Q;


--CB1_TriggerComplete_in_0 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_0
--operation mode is normal

CB1_TriggerComplete_in_0_lut_out = !TriggerComplete_0;
CB1_TriggerComplete_in_0 = DFFE(CB1_TriggerComplete_in_0_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB1_rst_divide is atwd:atwd0|atwd_readout:inst_atwd_readout|rst_divide
--operation mode is normal

BB1_rst_divide_lut_out = BB1_rst_divide & (BB1L661Q # !BB1L151) # !BB1L261Q;
BB1_rst_divide = DFFE(BB1_rst_divide_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_reduce_nor_32 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32
--operation mode is normal

BB1_reduce_nor_32 = !BB1L541 # !BB1L441 # !BB1L341 # !BB1L241;


--BB1L051 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_58_rtl_21~10
--operation mode is normal

BB1L051 = !FB1_sload_path[1] & (BB1L361Q # BB1L561Q & BB1_reduce_nor_32);


--AB1L542Q is atwd:atwd0|atwd_control:inst_atwd_control|start_readout~reg0
--operation mode is normal

AB1L542Q_lut_out = AB1L352Q # AB1L542Q & (!AB1L991 # !AB1L391);
AB1L542Q = DFFE(AB1L542Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L261Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~8
--operation mode is normal

BB1L261Q_lut_out = !BB1L861Q & (AB1L542Q # BB1L261Q);
BB1L261Q = DFFE(BB1L261Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--AB2_reduce_or_165 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_165
--operation mode is normal

AB2_reduce_or_165 = AB2L842Q # AB2L452Q # !AB2L202 # !AB2L691;


--H1L11Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~9
--operation mode is normal

H1L11Q_lut_out = X1_command_0_local[15] & (H1L81 # H1L31Q & !H1L51);
H1L11Q = DFFE(H1L11Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--H1L21Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~10
--operation mode is normal

H1L21Q_lut_out = X1_command_0_local[15] & (H1L91 # CB2_TriggerComplete_in_sync & H1L11Q);
H1L21Q = DFFE(H1L21Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--CB2_enable_disc_old is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_disc_old
--operation mode is normal

CB2_enable_disc_old_lut_out = H1_atwd1_pong_enable & (X1_command_0_local[9] # X1_command_0_local[15]) # !H1_atwd1_pong_enable & X1_command_0_local[9] & !X1_command_0_local[15];
CB2_enable_disc_old = DFFE(CB2_enable_disc_old_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L151 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_70_rtl_169~20
--operation mode is normal

BB2L151 = !BB2L461Q & !BB2L561Q & !BB2L761Q & !BB2L861Q;


--CB2_TriggerComplete_in_0 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_0
--operation mode is normal

CB2_TriggerComplete_in_0_lut_out = !TriggerComplete_1;
CB2_TriggerComplete_in_0 = DFFE(CB2_TriggerComplete_in_0_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--BB2_rst_divide is atwd:atwd1|atwd_readout:inst_atwd_readout|rst_divide
--operation mode is normal

BB2_rst_divide_lut_out = BB2_rst_divide & (BB2L661Q # !BB2L151) # !BB2L261Q;
BB2_rst_divide = DFFE(BB2_rst_divide_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_reduce_nor_32 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32
--operation mode is normal

BB2_reduce_nor_32 = !BB2L541 # !BB2L441 # !BB2L341 # !BB2L241;


--BB2L051 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_58_rtl_2~10
--operation mode is normal

BB2L051 = !FB2_sload_path[1] & (BB2L361Q # BB2L561Q & BB2_reduce_nor_32);


--AB2L542Q is atwd:atwd1|atwd_control:inst_atwd_control|start_readout~reg0
--operation mode is normal

AB2L542Q_lut_out = AB2L152Q # AB2L542Q & (!AB2L991 # !AB2L391);
AB2L542Q = DFFE(AB2L542Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L261Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~8
--operation mode is normal

BB2L261Q_lut_out = !BB2L861Q & (AB2L542Q # BB2L261Q);
BB2L261Q = DFFE(BB2L261Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--M1L11 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_502~0
--operation mode is normal

M1L11 = X1_command_1_local[16] & (X1_command_1_local[17] # FB13_sload_path[1]) # !X1_command_1_local[16] & !X1_command_1_local[17] & FB13_sload_path[0];


--M1L21 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_502~1
--operation mode is normal

M1L21 = M1L11 & (FB13_sload_path[3] # !X1_command_1_local[17]) # !M1L11 & FB13_sload_path[2] & X1_command_1_local[17];


--M1L9 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_501~0
--operation mode is normal

M1L9 = X1_command_1_local[17] & (X1_command_1_local[16] # FB13_sload_path[14]) # !X1_command_1_local[17] & !X1_command_1_local[16] & FB13_sload_path[12];


--M1L01 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_501~1
--operation mode is normal

M1L01 = M1L9 & (FB13_sload_path[15] # !X1_command_1_local[16]) # !M1L9 & FB13_sload_path[13] & X1_command_1_local[16];


--M1L7 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_500~0
--operation mode is normal

M1L7 = X1_command_1_local[16] & (X1_command_1_local[17] # FB13_sload_path[9]) # !X1_command_1_local[16] & !X1_command_1_local[17] & FB13_sload_path[8];


--M1L8 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_500~1
--operation mode is normal

M1L8 = M1L7 & (FB13_sload_path[11] # !X1_command_1_local[17]) # !M1L7 & FB13_sload_path[10] & X1_command_1_local[17];


--M1L6 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_499~0
--operation mode is normal

M1L6 = X1_command_1_local[18] & (X1_command_1_local[19] # M1L01) # !X1_command_1_local[18] & !X1_command_1_local[19] & M1L8;


--M1L31 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_503~0
--operation mode is normal

M1L31 = X1_command_1_local[17] & (X1_command_1_local[16] # FB13_sload_path[6]) # !X1_command_1_local[17] & !X1_command_1_local[16] & FB13_sload_path[4];


--M1L41 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_503~1
--operation mode is normal

M1L41 = M1L31 & (FB13_sload_path[7] # !X1_command_1_local[16]) # !M1L31 & FB13_sload_path[5] & X1_command_1_local[16];


--L1L94Q is fe_r2r:inst_fe_r2r|state~8
--operation mode is normal

L1L94Q_lut_out = !L1L84 & X1_command_0_local[30] & (L1L94Q # !L1_reduce_nor_7);
L1L94Q = DFFE(L1L94Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--L1L23 is fe_r2r:inst_fe_r2r|i~950
--operation mode is normal

L1L23 = L1_cntp[2] & L1_cntp[1] & L1_cntp[0] & !L1L94Q;


--L1L05Q is fe_r2r:inst_fe_r2r|state~9
--operation mode is normal

L1L05Q_lut_out = X1_command_0_local[30] & (L1L63 # !L1L94Q & !L1_reduce_nor_7);
L1L05Q = DFFE(L1L05Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--L1L54 is fe_r2r:inst_fe_r2r|reduce_nor_17~0
--operation mode is normal

L1L54 = !L1_cntp[2] & !L1_cntp[1] & !L1_cntp[0];


--L1L15Q is fe_r2r:inst_fe_r2r|state~10
--operation mode is normal

L1L15Q_lut_out = X1_command_0_local[30] & L1L22;
L1L15Q = DFFE(L1L15Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--L1L25Q is fe_r2r:inst_fe_r2r|state~11
--operation mode is normal

L1L25Q_lut_out = X1_command_0_local[30] & (L1L53 # L1L15Q & !L1_reduce_nor_33);
L1L25Q = DFFE(L1L25Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--L1L73 is fe_r2r:inst_fe_r2r|i~2835
--operation mode is normal

L1L73 = !L1L15Q & !L1L25Q;


--L1L13 is fe_r2r:inst_fe_r2r|i~942
--operation mode is normal

L1L13 = L1L05Q & !L1L54 # !L1L73 # !L1L94Q;


--L1_reduce_nor_17 is fe_r2r:inst_fe_r2r|reduce_nor_17
--operation mode is normal

L1_reduce_nor_17 = L1_cntp[3] # L1_cntp[2] # L1_cntp[1] # L1_cntp[0];


--L1L63 is fe_r2r:inst_fe_r2r|i~2832
--operation mode is normal

L1L63 = L1L05Q & L1_reduce_nor_17;


--L1L1 is fe_r2r:inst_fe_r2r|add_19_rtl_280~60
--operation mode is normal

L1L1 = !L1_cntp[1] & !L1_cntp[0];


--L1L93 is fe_r2r:inst_fe_r2r|i~2871
--operation mode is normal

L1L93 = L1_cntp[2] & (L1L63 & !L1L1 # !L1L73) # !L1_cntp[2] & L1L63 & L1L1;


--L1L32 is fe_r2r:inst_fe_r2r|i~261
--operation mode is normal

L1L32 = L1_cntp[2] & (L1_cntp[3] # !L1_cntp[0] # !L1_cntp[1]) # !L1_cntp[2] & L1_cntp[1] & L1_cntp[0];


--L1L04 is fe_r2r:inst_fe_r2r|i~2881
--operation mode is normal

L1L04 = L1_cntp[1] & (L1L63 & L1_cntp[0] # !L1L73) # !L1_cntp[1] & L1L63 & !L1_cntp[0];


--L1L42 is fe_r2r:inst_fe_r2r|i~270
--operation mode is normal

L1L42 = L1_cntp[1] & (L1_cntp[3] & L1_cntp[2] # !L1_cntp[0]) # !L1_cntp[1] & L1_cntp[0];


--L1_reduce_nor_7 is fe_r2r:inst_fe_r2r|reduce_nor_7
--operation mode is normal

L1_reduce_nor_7 = !L1_cntp[0] # !L1_cntp[1] # !L1_cntp[2] # !L1_cntp[3];


--L1L62 is fe_r2r:inst_fe_r2r|i~285
--operation mode is normal

L1L62 = !L1L94Q & (!L1_reduce_nor_7 # !L1_cntp[0]);


--L1L52 is fe_r2r:inst_fe_r2r|i~284
--operation mode is normal

L1L52 = L1L62 # L1_cntp[0] & !L1L73 # !L1_cntp[0] & L1L63;


--L1L43 is fe_r2r:inst_fe_r2r|i~1490
--operation mode is normal

L1L43 = L1L15Q & L1_cntn[2] & L1_cntn[1] & L1_cntn[0];


--L1L74 is fe_r2r:inst_fe_r2r|reduce_nor_43~0
--operation mode is normal

L1L74 = !L1_cntn[2] & !L1_cntn[1] & !L1_cntn[0];


--L1L83 is fe_r2r:inst_fe_r2r|i~2836
--operation mode is normal

L1L83 = L1L94Q & !L1L05Q;


--L1L33 is fe_r2r:inst_fe_r2r|i~1482
--operation mode is normal

L1L33 = L1L15Q # L1L25Q & !L1L74 # !L1L83;


--L1L53 is fe_r2r:inst_fe_r2r|i~2831
--operation mode is normal

L1L53 = L1L25Q & (L1_cntn[3] # !L1L74);


--L1L2 is fe_r2r:inst_fe_r2r|add_45_rtl_281~60
--operation mode is normal

L1L2 = !L1_cntn[1] & !L1_cntn[0];


--L1L14 is fe_r2r:inst_fe_r2r|i~2911
--operation mode is normal

L1L14 = L1_cntn[2] & (L1L53 & !L1L2 # !L1L83) # !L1_cntn[2] & L1L53 & L1L2;


--L1L72 is fe_r2r:inst_fe_r2r|i~297
--operation mode is normal

L1L72 = L1_cntn[2] & (L1_cntn[3] # !L1_cntn[0] # !L1_cntn[1]) # !L1_cntn[2] & L1_cntn[1] & L1_cntn[0];


--L1L24 is fe_r2r:inst_fe_r2r|i~2921
--operation mode is normal

L1L24 = L1_cntn[1] & (L1L53 & L1_cntn[0] # !L1L83) # !L1_cntn[1] & L1L53 & !L1_cntn[0];


--L1L82 is fe_r2r:inst_fe_r2r|i~306
--operation mode is normal

L1L82 = L1_cntn[1] & (L1_cntn[3] & L1_cntn[2] # !L1_cntn[0]) # !L1_cntn[1] & L1_cntn[0];


--L1_reduce_nor_33 is fe_r2r:inst_fe_r2r|reduce_nor_33
--operation mode is normal

L1_reduce_nor_33 = !L1_cntn[0] # !L1_cntn[1] # !L1_cntn[2] # !L1_cntn[3];


--L1L03 is fe_r2r:inst_fe_r2r|i~321
--operation mode is normal

L1L03 = L1L15Q & (!L1_reduce_nor_33 # !L1_cntn[0]);


--L1L92 is fe_r2r:inst_fe_r2r|i~320
--operation mode is normal

L1L92 = L1L03 # L1_cntn[0] & !L1L83 # !L1_cntn[0] & L1L53;


--U1_up is r2r:inst_r2r|up
--operation mode is normal

U1_up_lut_out = !U1_up;
U1_up = DFFE(U1_up_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , U1L43);


--K1_reduce_nor_96 is coinc:inst_coinc|reduce_nor_96
--operation mode is normal

K1_reduce_nor_96 = !K1L291 # !K1L191 # !K1L091 # !K1L981;


--K1L271 is coinc:inst_coinc|last_down_pol~0
--operation mode is normal

K1L271 = K1L602Q & !K1L561 & !K1_reduce_nor_96;


--K1L702 is coinc:inst_coinc|state~169
--operation mode is normal

K1L702 = K1L502Q & (K1_reduce_nor_96 # !X1_command_2_local[0] & !X1_command_2_local[1]);


--K1_reduce_nor_22 is coinc:inst_coinc|reduce_nor_22
--operation mode is normal

K1_reduce_nor_22 = !K1L381 # !K1L281 # !K1L181 # !K1L081;


--K1L471 is coinc:inst_coinc|last_up_pol~0
--operation mode is normal

K1L471 = K1L261 & K1L561 & K1L602Q & !K1_reduce_nor_96;


--K1L761 is coinc:inst_coinc|i~613
--operation mode is normal

K1L761 = K1L602Q & (K1_reduce_nor_22 & !K1L402Q # !K1_reduce_nor_96) # !K1L602Q & K1_reduce_nor_22 & !K1L402Q;


--JB1L21 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~2448
--operation mode is normal

JB1L21 = JB1_SV1 # JB1L61;


--JB1L69 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV1~54
--operation mode is normal

JB1L69 = JB1L85 # JB1L1 # JB1L08Q & !VD1L01Q;


--JB1L34 is dcom:dcom_inst|DC_CTRL:DC_CTRL|REC_PULSE~0
--operation mode is normal

JB1L34 = JB1L47Q & (SB1L42 # JB1L87Q & !GD1L3Q) # !JB1L47Q & JB1L87Q & !GD1L3Q;


--JB1L56 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_TC_DAT~0
--operation mode is normal

JB1L56 = SB1L4 & (JB1L57Q # JB1L98Q & !VD1L85Q) # !SB1L4 & JB1L98Q & !VD1L85Q;


--JB1L201 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV3~64
--operation mode is normal

JB1L201 = JB1L34 # JB1L56 # JB1L33 # JB1L95;


--JB1L75 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_DAT~34
--operation mode is normal

JB1L75 = !JB1L55Q & !JB1L88Q;


--JB1L65 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_DAT~21
--operation mode is normal

JB1L65 = JB1L97Q & (VD1L01Q & !JB1L75 # !VD1L85Q) # !JB1L97Q & VD1L01Q & !JB1L75;


--JB1L101 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV3~43
--operation mode is normal

JB1L101 = JB1L53 & !JB1L65 & !JB1L66 & !JB1L36;


--JB1L63 is dcom:dcom_inst|DC_CTRL:DC_CTRL|QUIET_WT~0
--operation mode is normal

JB1L63 = GD1L3Q & (JB1L87Q # JB1L67Q & !MB1L9Q) # !GD1L3Q & JB1L67Q & !MB1L9Q;


--JB1L99 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV2~34
--operation mode is normal

JB1L99 = JB1L011 # JB1L65 # JB1L63;


--JB1L8 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~2120
--operation mode is normal

JB1L8 = CC2_b_non_empty & JB1L47Q & SB1L4;


--JB1L39 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV0~101
--operation mode is normal

JB1L39 = JB1L011 # JB1L46 # JB1L66 # JB1L56;


--VD1L65Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~14
--operation mode is normal

VD1L65Q_lut_out = VD1L75Q & !DE1L8Q;
VD1L65Q = DFFE(VD1L65Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--BD1L71Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|sreg~19
--operation mode is normal

BD1L71Q_lut_out = BD1L41Q & FB21_sload_path[2] & BD1L6 & !ND1L3Q;
BD1L71Q = DFFE(BD1L71Q_lut_out, GLOBAL(JE1_outclock0), !KB1_inst2, , );


--PC9_aeb_out is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out
--operation mode is normal

PC9_aeb_out = PC8_aeb_out & PC7_aeb_out;


--WB1L66 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_2~80
--operation mode is normal

WB1L66 = X1_com_ctrl_local[9] & (WB1L35 # WB1L15 & !X1_com_ctrl_local[8]) # !X1_com_ctrl_local[9] & WB1L35 & WB1L15 & !X1_com_ctrl_local[8];


--WB1L76 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_2~95
--operation mode is normal

WB1L76 = X1_com_ctrl_local[10] & (WB1L55 # WB1L66) # !X1_com_ctrl_local[10] & WB1L55 & WB1L66;


--WB1L86 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_2~100
--operation mode is normal

WB1L86 = WB1L75 & (WB1L76 # !X1_com_ctrl_local[11]) # !WB1L75 & WB1L76 & !X1_com_ctrl_local[11];


--WB1L96 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_2~102
--operation mode is normal

WB1L96 = X1_com_ctrl_local[12] & (WB1L95 # WB1L86) # !X1_com_ctrl_local[12] & WB1L95 & WB1L86;


--WB1L07 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_2~107
--operation mode is normal

WB1L07 = WB1L16 & (WB1L96 # !X1_com_ctrl_local[13]) # !WB1L16 & WB1L96 & !X1_com_ctrl_local[13];


--WB1L17 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_2~109
--operation mode is normal

WB1L17 = WB1L36 & (WB1L07 # !X1_com_ctrl_local[14]) # !WB1L36 & WB1L07 & !X1_com_ctrl_local[14];


--WB1L27 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_2~114
--operation mode is normal

WB1L27 = WB1L56 & (WB1L17 # !X1_com_ctrl_local[15]) # !WB1L56 & WB1L17 & !X1_com_ctrl_local[15];


--WB1_ind[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|ind[7]
--operation mode is normal

WB1_ind[7]_lut_out = WB1_inc[7];
WB1_ind[7] = DFFE(WB1_ind[7]_lut_out, GLOBAL(JE1_outclock0), , , );


--WB1_ind[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|ind[6]
--operation mode is normal

WB1_ind[6]_lut_out = WB1_inc[6];
WB1_ind[6] = DFFE(WB1_ind[6]_lut_out, GLOBAL(JE1_outclock0), , , );


--WB1_ind[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|ind[5]
--operation mode is normal

WB1_ind[5]_lut_out = WB1_inc[5];
WB1_ind[5] = DFFE(WB1_ind[5]_lut_out, GLOBAL(JE1_outclock0), , , );


--WB1_ind[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|ind[4]
--operation mode is normal

WB1_ind[4]_lut_out = WB1_inc[4];
WB1_ind[4] = DFFE(WB1_ind[4]_lut_out, GLOBAL(JE1_outclock0), , , );


--WB1_ind[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|ind[3]
--operation mode is normal

WB1_ind[3]_lut_out = WB1_inc[3];
WB1_ind[3] = DFFE(WB1_ind[3]_lut_out, GLOBAL(JE1_outclock0), , , );


--WB1_ind[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|ind[2]
--operation mode is normal

WB1_ind[2]_lut_out = WB1_inc[2];
WB1_ind[2] = DFFE(WB1_ind[2]_lut_out, GLOBAL(JE1_outclock0), , , );


--WB1_ind[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|ind[1]
--operation mode is normal

WB1_ind[1]_lut_out = WB1_inc[1];
WB1_ind[1] = DFFE(WB1_ind[1]_lut_out, GLOBAL(JE1_outclock0), , , );


--WB1_ind[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|ind[0]
--operation mode is normal

WB1_ind[0]_lut_out = WB1_inc[0];
WB1_ind[0] = DFFE(WB1_ind[0]_lut_out, GLOBAL(JE1_outclock0), , , );


--WB1_ina[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|ina[0]
--operation mode is normal

WB1_ina[0]_lut_out = MC01_points[0][2];
WB1_ina[0] = DFFE(WB1_ina[0]_lut_out, GLOBAL(JE1_outclock0), , , );


--WB1_ina[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|ina[1]
--operation mode is normal

WB1_ina[1]_lut_out = MC01_points[0][3];
WB1_ina[1] = DFFE(WB1_ina[1]_lut_out, GLOBAL(JE1_outclock0), , , );


--WB1L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|d_greater_a~81
--operation mode is normal

WB1L7 = WB1_ind[1] & (WB1_ind[0] & !WB1_ina[0] # !WB1_ina[1]) # !WB1_ind[1] & WB1_ind[0] & !WB1_ina[0] & !WB1_ina[1];


--WB1_ina[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|ina[2]
--operation mode is normal

WB1_ina[2]_lut_out = MC01_points[0][4];
WB1_ina[2] = DFFE(WB1_ina[2]_lut_out, GLOBAL(JE1_outclock0), , , );


--WB1L8 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|d_greater_a~96
--operation mode is normal

WB1L8 = WB1_ind[2] & (WB1L7 # !WB1_ina[2]) # !WB1_ind[2] & WB1L7 & !WB1_ina[2];


--WB1_ina[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|ina[3]
--operation mode is normal

WB1_ina[3]_lut_out = MC01_points[0][5];
WB1_ina[3] = DFFE(WB1_ina[3]_lut_out, GLOBAL(JE1_outclock0), , , );


--WB1L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|d_greater_a~101
--operation mode is normal

WB1L9 = WB1_ind[3] & (WB1L8 # !WB1_ina[3]) # !WB1_ind[3] & WB1L8 & !WB1_ina[3];


--WB1_ina[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|ina[4]
--operation mode is normal

WB1_ina[4]_lut_out = MC01_points[0][6];
WB1_ina[4] = DFFE(WB1_ina[4]_lut_out, GLOBAL(JE1_outclock0), , , );


--WB1L01 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|d_greater_a~103
--operation mode is normal

WB1L01 = WB1_ind[4] & (WB1L9 # !WB1_ina[4]) # !WB1_ind[4] & WB1L9 & !WB1_ina[4];


--WB1_ina[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|ina[5]
--operation mode is normal

WB1_ina[5]_lut_out = MC01_points[0][7];
WB1_ina[5] = DFFE(WB1_ina[5]_lut_out, GLOBAL(JE1_outclock0), , , );


--WB1L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|d_greater_a~108
--operation mode is normal

WB1L11 = WB1_ind[5] & (WB1L01 # !WB1_ina[5]) # !WB1_ind[5] & WB1L01 & !WB1_ina[5];


--WB1_ina[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|ina[6]
--operation mode is normal

WB1_ina[6]_lut_out = MC01_points[0][8];
WB1_ina[6] = DFFE(WB1_ina[6]_lut_out, GLOBAL(JE1_outclock0), , , );


--WB1L21 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|d_greater_a~110
--operation mode is normal

WB1L21 = WB1_ind[6] & (WB1L11 # !WB1_ina[6]) # !WB1_ind[6] & WB1L11 & !WB1_ina[6];


--WB1_ina[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|ina[7]
--operation mode is normal

WB1_ina[7]_lut_out = MC01_points[0][9];
WB1_ina[7] = DFFE(WB1_ina[7]_lut_out, GLOBAL(JE1_outclock0), , , );


--ND1_SV5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|ONE_DET:hl_dec_stm|SV5
--operation mode is normal

ND1_SV5_lut_out = ND1L3Q # ND1_SV5 & !ND1L1;
ND1_SV5 = DFFE(ND1_SV5_lut_out, GLOBAL(JE1_outclock0), !KB1_inst2, , );


--WB1L05Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|lh_edge~reg
--operation mode is normal

WB1L05Q_lut_out = WB1L49 & (WB1_ina[7] & (WB1L6 # !WB1_ind[7]) # !WB1_ina[7] & WB1L6 & !WB1_ind[7]);
WB1L05Q = DFFE(WB1L05Q_lut_out, GLOBAL(JE1_outclock0), !KB1_inst2, , );


--ND1L2 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|ONE_DET:hl_dec_stm|cteq16~16
--operation mode is normal

ND1L2 = FB81_sload_path[4] & !FB81_sload_path[3] & !FB81_sload_path[2] & !FB81_sload_path[1];


--ND1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|ONE_DET:hl_dec_stm|altr_temp~9
--operation mode is normal

ND1L1 = WB1L05Q # ND1L2 & !FB81_sload_path[0];


--SB1L71Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~19
--operation mode is normal

SB1L71Q_lut_out = FB01L81 & (SB1L81Q # SB1L71Q & !BD1L31Q) # !FB01L81 & SB1L71Q & !BD1L31Q;
SB1L71Q = DFFE(SB1L71Q_lut_out, GLOBAL(JE1_outclock0), !KB1_inst5, , );


--LB1_inst31 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst31
--operation mode is normal

LB1_inst31_lut_out = VCC;
LB1_inst31 = DFFE(LB1_inst31_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , X1L532Q);


--JB1L51 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~2970
--operation mode is normal

JB1L51 = CD1_dffs[3] & LB1_inst31;


--JB1L81 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~3028
--operation mode is normal

JB1L81 = (CD1_dffs[2] & JB1L31 & !CD1_dffs[4] & !CD1_dffs[5]) & CASCADE(JB1L51);


--N1L32 is flash_adc:inst_flash_ADC|wraddress[0]~8
--operation mode is normal

N1L32 = !FB23_sload_path[9] & (X1_command_0_local[16] # X1_command_0_local[17] & N1_disc);


--BB1L19 is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~19
--operation mode is normal

BB1L19 = BB1L461Q & !V1L4Q;


--BB1L841 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_or_143~2
--operation mode is normal

BB1L841 = !BB1L761Q & !BB1L861Q;


--BB1_reduce_or_143 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_or_143
--operation mode is normal

BB1_reduce_or_143 = BB1L661Q # BB1L361Q # !BB1L741;


--BB1L061 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_160~106
--operation mode is normal

BB1L061 = BB1_addr_cnt[0] & (BB1_reduce_or_143 # !BB1L261Q) # !BB1_addr_cnt[0] & !AB1L821Q & !BB1L261Q;


--BB1L951 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_158~106
--operation mode is normal

BB1L951 = BB1_addr_cnt[1] & (BB1_reduce_or_143 # !BB1L261Q) # !BB1_addr_cnt[1] & !AB1L821Q & !BB1L261Q;


--BB1L851 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_156~106
--operation mode is normal

BB1L851 = BB1_addr_cnt[2] & (BB1_reduce_or_143 # !BB1L261Q) # !BB1_addr_cnt[2] & !AB1L821Q & !BB1L261Q;


--BB1L751 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_154~106
--operation mode is normal

BB1L751 = BB1_addr_cnt[3] & (BB1_reduce_or_143 # !BB1L261Q) # !BB1_addr_cnt[3] & !AB1L821Q & !BB1L261Q;


--BB1L651 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_152~106
--operation mode is normal

BB1L651 = BB1_addr_cnt[4] & (BB1_reduce_or_143 # !BB1L261Q) # !BB1_addr_cnt[4] & !AB1L821Q & !BB1L261Q;


--BB1L551 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_150~106
--operation mode is normal

BB1L551 = BB1_addr_cnt[5] & (BB1_reduce_or_143 # !BB1L261Q) # !BB1_addr_cnt[5] & !AB1L821Q & !BB1L261Q;


--BB1L451 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_148~106
--operation mode is normal

BB1L451 = BB1_addr_cnt[6] & (BB1_reduce_or_143 # !BB1L261Q) # !BB1_addr_cnt[6] & !AB1L821Q & !BB1L261Q;


--BB1L351 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_146~106
--operation mode is normal

BB1L351 = BB1_addr_cnt[7] & (BB1_reduce_or_143 # !BB1L261Q) # !BB1_addr_cnt[7] & !AB1L821Q & !BB1L261Q;


--BB1L251 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_144~106
--operation mode is normal

BB1L251 = BB1_addr_cnt[8] & (BB1_reduce_or_143 # !BB1L261Q) # !BB1_addr_cnt[8] & !AB1L821Q & !BB1L261Q;


--Q1_MultiSPE2 is hit_counter_ff:inst_hit_counter_ff|MultiSPE2
--operation mode is normal

Q1_MultiSPE2_lut_out = !Q1_MultiSPE1;
Q1_MultiSPE2 = DFFE(Q1_MultiSPE2_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--Q1_MultiSPE1 is hit_counter_ff:inst_hit_counter_ff|MultiSPE1
--operation mode is normal

Q1_MultiSPE1_lut_out = !Q1_MultiSPE0;
Q1_MultiSPE1 = DFFE(Q1_MultiSPE1_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Q1L56 is hit_counter_ff:inst_hit_counter_ff|i~0
--operation mode is normal

Q1L56 = !Q1_MultiSPE2 & !Q1_MultiSPE1;


--Q1_reduce_nor_3 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3
--operation mode is normal

Q1_reduce_nor_3 = !Q1L511 & Q1L611 & Q1L711;


--P1_MultiSPE2 is hit_counter:inst_hit_counter|MultiSPE2
--operation mode is normal

P1_MultiSPE2_lut_out = P1_MultiSPE1;
P1_MultiSPE2 = DFFE(P1_MultiSPE2_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--P1L56 is hit_counter:inst_hit_counter|i~0
--operation mode is normal

P1L56 = P1_MultiSPE1 & !P1_MultiSPE2;


--P1_reduce_nor_3 is hit_counter:inst_hit_counter|reduce_nor_3
--operation mode is normal

P1_reduce_nor_3 = !P1L511 & P1L611 & P1L711;


--WC5L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|or8b:inst45|lpm_or:lpm_or_component|or_node[0][7]~28
--operation mode is normal

WC5L1 = !FB8_pre_out[4] & !FB8_pre_out[5] & !FB8_pre_out[6] & !FB8_pre_out[7];


--WC5L2 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|or8b:inst45|lpm_or:lpm_or_component|or_node[0][7]~43
--operation mode is normal

WC5L2 = (!FB8_sload_path[0] & !FB8_pre_out[1] & !FB8_pre_out[2] & !FB8_pre_out[3]) & CASCADE(WC5L1);


--Q1_OneSPE2 is hit_counter_ff:inst_hit_counter_ff|OneSPE2
--operation mode is normal

Q1_OneSPE2_lut_out = !Q1_OneSPE1;
Q1_OneSPE2 = DFFE(Q1_OneSPE2_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--Q1_OneSPE1 is hit_counter_ff:inst_hit_counter_ff|OneSPE1
--operation mode is normal

Q1_OneSPE1_lut_out = !Q1_OneSPE0;
Q1_OneSPE1 = DFFE(Q1_OneSPE1_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--Q1L66 is hit_counter_ff:inst_hit_counter_ff|i~17
--operation mode is normal

Q1L66 = !Q1_OneSPE2 & !Q1_OneSPE1;


--P1_OneSPE2 is hit_counter:inst_hit_counter|OneSPE2
--operation mode is normal

P1_OneSPE2_lut_out = P1_OneSPE1;
P1_OneSPE2 = DFFE(P1_OneSPE2_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--P1L66 is hit_counter:inst_hit_counter|i~17
--operation mode is normal

P1L66 = P1_OneSPE1 & !P1_OneSPE2;


--SB1L61Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~18
--operation mode is normal

SB1L61Q_lut_out = JB1L5 & (SB1L61Q & !BD1L31Q # !SB1L21Q) # !JB1L5 & SB1L61Q & !BD1L31Q;
SB1L61Q = DFFE(SB1L61Q_lut_out, GLOBAL(JE1_outclock0), !KB1_inst5, , );


--SB1L41Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~15
--operation mode is normal

SB1L41Q_lut_out = SB1L81Q & (SB1L41Q & !BD1L31Q # !FB01L81) # !SB1L81Q & SB1L41Q & !BD1L31Q;
SB1L41Q = DFFE(SB1L41Q_lut_out, GLOBAL(JE1_outclock0), !KB1_inst5, , );


--SB1L91Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~21
--operation mode is normal

SB1L91Q_lut_out = SB1L02Q & (SB1L91Q # BD1L31Q) # !SB1L02Q & SB1L91Q & !BD1L31Q;
SB1L91Q = DFFE(SB1L91Q_lut_out, GLOBAL(JE1_outclock0), !KB1_inst5, , );


--SB1L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|fifo_wrreq~67
--operation mode is normal

SB1L7 = SB1L61Q # !BD1L31Q & (SB1L41Q # SB1L91Q);


--SB1L51Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~17
--operation mode is normal

SB1L51Q_lut_out = SB1L61Q & (SB1L51Q # BD1L31Q) # !SB1L61Q & SB1L51Q & !BD1L31Q;
SB1L51Q = DFFE(SB1L51Q_lut_out, GLOBAL(JE1_outclock0), !KB1_inst5, , );


--SB1L02Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~22
--operation mode is normal

SB1L02Q_lut_out = SB1L51Q & (SB1L02Q # BD1L31Q) # !SB1L51Q & SB1L02Q & !BD1L31Q;
SB1L02Q = DFFE(SB1L02Q_lut_out, GLOBAL(JE1_outclock0), !KB1_inst5, , );


--SB1L81Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~20
--operation mode is normal

SB1L81Q_lut_out = BD1L31Q & (SB1L91Q # SB1L41Q);
SB1L81Q = DFFE(SB1L81Q_lut_out, GLOBAL(JE1_outclock0), !KB1_inst5, , );


--SB1L8 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|fifo_wrreq~69
--operation mode is normal

SB1L8 = SB1L51Q # SB1L02Q # SB1L81Q & !FB01L81;


--SB1L21Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~12
--operation mode is normal

SB1L21Q_lut_out = !SB1L01Q & !SB1L11Q & (JB1L5 # SB1L21Q);
SB1L21Q = DFFE(SB1L21Q_lut_out, GLOBAL(JE1_outclock0), !KB1_inst5, , );


--BC1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|altr_temp~15
--operation mode is normal

BC1L1 = X1L245Q & !BC1_rd_ptr_lsb;


--BB2L19 is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~19
--operation mode is normal

BB2L19 = BB2L461Q & !V1L4Q;


--BB2L841 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_or_143~2
--operation mode is normal

BB2L841 = !BB2L761Q & !BB2L861Q;


--BB2_reduce_or_143 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_or_143
--operation mode is normal

BB2_reduce_or_143 = BB2L661Q # BB2L361Q # !BB2L741;


--BB2L061 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_160~106
--operation mode is normal

BB2L061 = BB2_addr_cnt[0] & (BB2_reduce_or_143 # !BB2L261Q) # !BB2_addr_cnt[0] & !AB2L821Q & !BB2L261Q;


--BB2L951 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_158~106
--operation mode is normal

BB2L951 = BB2_addr_cnt[1] & (BB2_reduce_or_143 # !BB2L261Q) # !BB2_addr_cnt[1] & !AB2L821Q & !BB2L261Q;


--BB2L851 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_156~106
--operation mode is normal

BB2L851 = BB2_addr_cnt[2] & (BB2_reduce_or_143 # !BB2L261Q) # !BB2_addr_cnt[2] & !AB2L821Q & !BB2L261Q;


--BB2L751 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_154~106
--operation mode is normal

BB2L751 = BB2_addr_cnt[3] & (BB2_reduce_or_143 # !BB2L261Q) # !BB2_addr_cnt[3] & !AB2L821Q & !BB2L261Q;


--BB2L651 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_152~106
--operation mode is normal

BB2L651 = BB2_addr_cnt[4] & (BB2_reduce_or_143 # !BB2L261Q) # !BB2_addr_cnt[4] & !AB2L821Q & !BB2L261Q;


--BB2L551 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_150~106
--operation mode is normal

BB2L551 = BB2_addr_cnt[5] & (BB2_reduce_or_143 # !BB2L261Q) # !BB2_addr_cnt[5] & !AB2L821Q & !BB2L261Q;


--BB2L451 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_148~106
--operation mode is normal

BB2L451 = BB2_addr_cnt[6] & (BB2_reduce_or_143 # !BB2L261Q) # !BB2_addr_cnt[6] & !AB2L821Q & !BB2L261Q;


--BB2L351 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_146~106
--operation mode is normal

BB2L351 = BB2_addr_cnt[7] & (BB2_reduce_or_143 # !BB2L261Q) # !BB2_addr_cnt[7] & !AB2L821Q & !BB2L261Q;


--BB2L251 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_144~106
--operation mode is normal

BB2L251 = BB2_addr_cnt[8] & (BB2_reduce_or_143 # !BB2L261Q) # !BB2_addr_cnt[8] & !AB2L821Q & !BB2L261Q;


--CC1L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|b_full~81
--operation mode is normal

CC1L3 = FB5_sload_path[0] & FB5_pre_out[1] & FB5_pre_out[2] & FB5_pre_out[3];


--CC1L6 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|b_full~118
--operation mode is normal

CC1L6 = KB1_inst13 & CC1_b_non_empty & FB5_pre_out[9] & CC1L3;


--CC1L4 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|b_full~90
--operation mode is normal

CC1L4 = FB5_pre_out[4] & FB5_pre_out[5] & FB5_pre_out[6] & FB5_pre_out[7];


--CC1L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|b_full~114
--operation mode is normal

CC1L5 = CC1L6 & FB5_pre_out[8] & CC1L4;


--X1_command_3_local[4] is slaveregister:slaveregister_inst|command_3_local[4]
--operation mode is normal

X1_command_3_local[4]_lut_out = PE1_MASTERHWDATA[4];
X1_command_3_local[4] = DFFE(X1_command_3_local[4]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L251);


--A1L343 is rtl~7454
--operation mode is normal

A1L343 = B1L9Q & !B1L8Q;


--Q1L57Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[4]~reg0
--operation mode is normal

Q1L57Q_lut_out = FB53_sload_path[4];
Q1L57Q = DFFE(Q1L57Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Q1L69Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[4]~reg0
--operation mode is normal

Q1L69Q_lut_out = FB63_sload_path[4];
Q1L69Q = DFFE(Q1L69Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--A1L533 is rtl~1757
--operation mode is normal

A1L533 = !B1L9Q & (B1L8Q & Q1L57Q # !B1L8Q & Q1L69Q);


--A1L633 is rtl~1761
--operation mode is normal

A1L633 = B1L01Q # !A1L533 & (!A1L343 # !X1_command_3_local[4]);


--HB3_q[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|q[4]
HB3_q[4]_data_in = CD1_dffs[4];
HB3_q[4]_write_enable = KB1_inst13;
HB3_q[4]_clock_0 = GLOBAL(JE1_outclock0);
HB3_q[4]_clock_1 = GLOBAL(JE1_outclock0);
HB3_q[4]_clear_0 = SB1L2;
HB3_q[4]_clock_enable_1 = X1L245Q;
HB3_q[4]_write_address = WR_ADDR(FB7_sload_path[0], FB7_sload_path[1], FB7_sload_path[2], FB7_sload_path[3], FB7_sload_path[4], FB7_sload_path[5], FB7_sload_path[6], FB7_sload_path[7], FB7_sload_path[8], FB7_sload_path[9]);
HB3_q[4]_read_address = RD_ADDR(HB3L4, FB6_sload_path[0], FB6_sload_path[1], FB6_sload_path[2], FB6_sload_path[3], FB6_sload_path[4], FB6_sload_path[5], FB6_sload_path[6], FB6_sload_path[7], FB6_sload_path[8]);
HB3_q[4] = MEMORY_SEGMENT(HB3_q[4]_data_in, HB3_q[4]_write_enable, HB3_q[4]_clock_0, HB3_q[4]_clock_1, HB3_q[4]_clear_0, , , HB3_q[4]_clock_enable_1, VCC, HB3_q[4]_write_address, HB3_q[4]_read_address);


--A1L243 is rtl~7452
--operation mode is normal

A1L243 = B1L01Q & (B1L8Q $ !B1L9Q);


--A1L163 is rtl~7707
--operation mode is normal

A1L163 = (B1L9Q & !HB3_q[4] # !B1L9Q & !X1_com_ctrl_local[4] # !A1L243) & CASCADE(A1L633);


--X1_command_3_local[5] is slaveregister:slaveregister_inst|command_3_local[5]
--operation mode is normal

X1_command_3_local[5]_lut_out = PE1_MASTERHWDATA[5];
X1_command_3_local[5] = DFFE(X1_command_3_local[5]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L251);


--Q1L67Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[5]~reg0
--operation mode is normal

Q1L67Q_lut_out = FB53_sload_path[5];
Q1L67Q = DFFE(Q1L67Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Q1L79Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[5]~reg0
--operation mode is normal

Q1L79Q_lut_out = FB63_sload_path[5];
Q1L79Q = DFFE(Q1L79Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--A1L733 is rtl~1768
--operation mode is normal

A1L733 = !B1L9Q & (B1L8Q & Q1L67Q # !B1L8Q & Q1L79Q);


--A1L833 is rtl~1772
--operation mode is normal

A1L833 = B1L01Q # !A1L733 & (!X1_command_3_local[5] # !A1L343);


--X1_com_ctrl_local[5] is slaveregister:slaveregister_inst|com_ctrl_local[5]
--operation mode is normal

X1_com_ctrl_local[5]_lut_out = PE1_MASTERHWDATA[5];
X1_com_ctrl_local[5] = DFFE(X1_com_ctrl_local[5]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L6);


--HB3_q[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|q[5]
HB3_q[5]_data_in = CD1_dffs[5];
HB3_q[5]_write_enable = KB1_inst13;
HB3_q[5]_clock_0 = GLOBAL(JE1_outclock0);
HB3_q[5]_clock_1 = GLOBAL(JE1_outclock0);
HB3_q[5]_clear_0 = SB1L2;
HB3_q[5]_clock_enable_1 = X1L245Q;
HB3_q[5]_write_address = WR_ADDR(FB7_sload_path[0], FB7_sload_path[1], FB7_sload_path[2], FB7_sload_path[3], FB7_sload_path[4], FB7_sload_path[5], FB7_sload_path[6], FB7_sload_path[7], FB7_sload_path[8], FB7_sload_path[9]);
HB3_q[5]_read_address = RD_ADDR(HB3L4, FB6_sload_path[0], FB6_sload_path[1], FB6_sload_path[2], FB6_sload_path[3], FB6_sload_path[4], FB6_sload_path[5], FB6_sload_path[6], FB6_sload_path[7], FB6_sload_path[8]);
HB3_q[5] = MEMORY_SEGMENT(HB3_q[5]_data_in, HB3_q[5]_write_enable, HB3_q[5]_clock_0, HB3_q[5]_clock_1, HB3_q[5]_clear_0, , , HB3_q[5]_clock_enable_1, VCC, HB3_q[5]_write_address, HB3_q[5]_read_address);


--A1L263 is rtl~7708
--operation mode is normal

A1L263 = (B1L9Q & !HB3_q[5] # !B1L9Q & !X1_com_ctrl_local[5] # !A1L243) & CASCADE(A1L833);


--X1_command_3_local[7] is slaveregister:slaveregister_inst|command_3_local[7]
--operation mode is normal

X1_command_3_local[7]_lut_out = PE1_MASTERHWDATA[7];
X1_command_3_local[7] = DFFE(X1_command_3_local[7]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L251);


--Q1L87Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[7]~reg0
--operation mode is normal

Q1L87Q_lut_out = FB53_sload_path[7];
Q1L87Q = DFFE(Q1L87Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Q1L99Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[7]~reg0
--operation mode is normal

Q1L99Q_lut_out = FB63_sload_path[7];
Q1L99Q = DFFE(Q1L99Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--A1L933 is rtl~1779
--operation mode is normal

A1L933 = !B1L9Q & (B1L8Q & Q1L87Q # !B1L8Q & Q1L99Q);


--A1L043 is rtl~1783
--operation mode is normal

A1L043 = B1L01Q # !A1L933 & (!X1_command_3_local[7] # !A1L343);


--X1_com_ctrl_local[7] is slaveregister:slaveregister_inst|com_ctrl_local[7]
--operation mode is normal

X1_com_ctrl_local[7]_lut_out = PE1_MASTERHWDATA[7];
X1_com_ctrl_local[7] = DFFE(X1_com_ctrl_local[7]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L6);


--HB3_q[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|q[7]
HB3_q[7]_data_in = CD1_dffs[7];
HB3_q[7]_write_enable = KB1_inst13;
HB3_q[7]_clock_0 = GLOBAL(JE1_outclock0);
HB3_q[7]_clock_1 = GLOBAL(JE1_outclock0);
HB3_q[7]_clear_0 = SB1L2;
HB3_q[7]_clock_enable_1 = X1L245Q;
HB3_q[7]_write_address = WR_ADDR(FB7_sload_path[0], FB7_sload_path[1], FB7_sload_path[2], FB7_sload_path[3], FB7_sload_path[4], FB7_sload_path[5], FB7_sload_path[6], FB7_sload_path[7], FB7_sload_path[8], FB7_sload_path[9]);
HB3_q[7]_read_address = RD_ADDR(HB3L4, FB6_sload_path[0], FB6_sload_path[1], FB6_sload_path[2], FB6_sload_path[3], FB6_sload_path[4], FB6_sload_path[5], FB6_sload_path[6], FB6_sload_path[7], FB6_sload_path[8]);
HB3_q[7] = MEMORY_SEGMENT(HB3_q[7]_data_in, HB3_q[7]_write_enable, HB3_q[7]_clock_0, HB3_q[7]_clock_1, HB3_q[7]_clear_0, , , HB3_q[7]_clock_enable_1, VCC, HB3_q[7]_write_address, HB3_q[7]_read_address);


--A1L363 is rtl~7709
--operation mode is normal

A1L363 = (B1L9Q & !HB3_q[7] # !B1L9Q & !X1_com_ctrl_local[7] # !A1L243) & CASCADE(A1L043);


--old is old
--operation mode is normal

old_lut_out = X1_com_ctrl_local[0];
old = DFFE(old_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , );


--CC2L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|b_full~76
--operation mode is normal

CC2L3 = FB12_pre_out[6] & FB12_pre_out[7] & FB12_pre_out[8] & FB12_pre_out[9];


--GD1L5Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|RX_TCAL:inst6|sreg~14
--operation mode is normal

GD1L5Q_lut_out = PC01_agb_out & JD1_dffe_af & GD1L6Q # !PC01_agb_out & (GD1L5Q # JD1_dffe_af & GD1L6Q);
GD1L5Q = DFFE(GD1L5Q_lut_out, GLOBAL(JE1_outclock0), !SB1L42, , );


--PC22_aeb_out is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out
--operation mode is normal

PC22_aeb_out = FB92_sload_path[14] & !FB92_sload_path[13] & !FB92_sload_path[12];


--PC12_aeb_out is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[2]|aeb_out
--operation mode is normal

PC12_aeb_out = FB92_sload_path[11] & FB92_sload_path[10] & FB92_sload_path[9] & !FB92_sload_path[8];


--PC91_aeb_out is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out
--operation mode is normal

PC91_aeb_out = FB92_sload_path[3] & FB92_sload_path[2] & FB92_sload_path[1] & FB92_sload_path[0];


--PC02_aeb_out is dcom:dcom_inst|tcal_timer:inst1|dc_tcal_ct:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out
--operation mode is normal

PC02_aeb_out = FB92_sload_path[4] & !FB92_sload_path[5] & !FB92_sload_path[7] & !FB92_sload_path[6];


--V1L1Q is roc:inst_ROC|RST_state~4
--operation mode is normal

V1L1Q_lut_out = VCC;
V1L1Q = DFFE(V1L1Q_lut_out, GLOBAL(JE1_outclock0), , , );


--PC61_aeb_out is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end|aeb_out
--operation mode is normal

PC61_aeb_out = FB02_sload_path[3] & FB02_sload_path[0] & !FB02_sload_path[2] & !FB02_sload_path[1];


--LD1_b_full is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|a_fefifo_qve:fifo_state|b_full
--operation mode is normal

LD1_b_full_lut_out = LD1L3 & !GD1L31Q;
LD1_b_full = DFFE(LD1_b_full_lut_out, GLOBAL(JE1_outclock0), GD1L01Q, , );


--GD1L41Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|RX_TCAL:inst6|tcwf_wrreq~reg
--operation mode is normal

GD1L41Q_lut_out = GD1L6Q # GD1L8Q # GD1L5Q & !PC01_agb_out;
GD1L41Q = DFFE(GD1L41Q_lut_out, GLOBAL(JE1_outclock0), !SB1L42, , );


--GD1L31Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|RX_TCAL:inst6|tcwf_rdreq~reg
--operation mode is normal

GD1L31Q_lut_out = VD1L58Q & GD1L4Q # !GD1L2;
GD1L31Q = DFFE(GD1L31Q_lut_out, GLOBAL(JE1_outclock0), !SB1L42, , );


--JD1L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|dffe_af~90
--operation mode is normal

JD1L3 = FB51_sload_path[0] & GD1L31Q;


--LD1L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|a_fefifo_qve:fifo_state|b_non_empty~6
--operation mode is normal

LD1L5 = FB51_pre_out[3] # FB51_pre_out[1] # FB51_pre_out[2] # !JD1L3;


--GD1L01Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|RX_TCAL:inst6|tcwf_aclr~reg
--operation mode is normal

GD1L01Q_lut_out = VD1L85Q & !GD1L7Q & (JB1L87Q # GD1L01Q) # !VD1L85Q & (JB1L87Q # GD1L01Q);
GD1L01Q = DFFE(GD1L01Q_lut_out, GLOBAL(JE1_outclock0), !SB1L42, , );


--VD1L38Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~41
--operation mode is normal

VD1L38Q_lut_out = VD1L98 # VD1L18Q & FB72L8 & !FB82L9;
VD1L38Q = DFFE(VD1L38Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--VD1L48Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~42
--operation mode is normal

VD1L48Q_lut_out = VD1L09 # VD1L48Q & !DE1L11Q;
VD1L48Q = DFFE(VD1L48Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--VD1L35Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|shift_ct_en~reg
--operation mode is normal

VD1L35Q_lut_out = VD1L25 # VD1L5 & (VD1L18Q # VD1L88Q);
VD1L35Q = DFFE(VD1L35Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--JB1L9 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~2156
--operation mode is normal

JB1L9 = JB1L09Q & !VD1L01Q;


--VD1L97Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~37
--operation mode is normal

VD1L97Q_lut_out = CC2_b_non_empty & (VD1L26Q # VD1L97Q & !DE1L11Q) # !CC2_b_non_empty & VD1L97Q & !DE1L11Q;
VD1L97Q = DFFE(VD1L97Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--VD1L46Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~22
--operation mode is normal

VD1L46Q_lut_out = CC2_b_non_empty & (VD1L32 # VD1L46Q & !DE1L11Q) # !CC2_b_non_empty & VD1L46Q & !DE1L11Q;
VD1L46Q = DFFE(VD1L46Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--VD1L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~83
--operation mode is normal

VD1L3 = DE1L11Q & VD1L46Q;


--VD1L7 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~3869
--operation mode is normal

VD1L7 = DE1L11Q & VD1L68Q & LD1_b_non_empty;


--VD1L4 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~3687
--operation mode is normal

VD1L4 = VD1L88Q & FB82L9;


--VD1L94Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel3~reg
--operation mode is normal

VD1L94Q_lut_out = VD1L84 # VD1L57Q # VD1L86Q # VD1L64;
VD1L94Q = DFFE(VD1L94Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--VD1L54Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel2~reg
--operation mode is normal

VD1L54Q_lut_out = !VD1L44;
VD1L54Q = DFFE(VD1L54Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--RC32L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00020|$00012~0
--operation mode is normal

RC32L1 = VD1L94Q # VD1L54Q & RC02L2 # !VD1L54Q & RC91L2;


--RC32L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00020|result_node~18
--operation mode is normal

RC32L3 = (RC32L2 # RC12L2 & !VD1L54Q # !VD1L94Q) & CASCADE(RC32L1);


--CD3_dffs[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

CD3_dffs[4]_lut_out = RC83L3 & (CD3_dffs[5] # DE1L11Q) # !RC83L3 & CD3_dffs[5] & !DE1L11Q;
CD3_dffs[4] = DFFE(CD3_dffs[4]_lut_out, GLOBAL(JE1_outclock0), DE1L9Q, , DE1L01Q);


--H1L51 is atwd_ping_pong:inst_atwd_ping_pong|Select_49_rtl_297~39
--operation mode is normal

H1L51 = H1L5Q & !CB1_TriggerComplete_in_sync;


--H1L7Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~11
--operation mode is normal

H1L7Q_lut_out = X1_command_0_local[15] & (H1L71 # H1L7Q & H1L81);
H1L7Q = DFFE(H1L7Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--H1L81 is atwd_ping_pong:inst_atwd_ping_pong|Select_51_rtl_299~15
--operation mode is normal

H1L81 = H1L11Q & !CB2_TriggerComplete_in_sync;


--H1L4Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~8
--operation mode is normal

H1L4Q_lut_out = X1_command_0_local[15];
H1L4Q = DFFE(H1L4Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--H1L41 is atwd_ping_pong:inst_atwd_ping_pong|Select_49_rtl_297~32
--operation mode is normal

H1L41 = H1L51 # H1L7Q & !H1L81 # !H1L4Q;


--H1_atwd0_read_done_dly is atwd_ping_pong:inst_atwd_ping_pong|atwd0_read_done_dly
--operation mode is normal

H1_atwd0_read_done_dly_lut_out = X1_command_0_local[2];
H1_atwd0_read_done_dly = DFFE(H1_atwd0_read_done_dly_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--H1L61 is atwd_ping_pong:inst_atwd_ping_pong|Select_50_rtl_298~16
--operation mode is normal

H1L61 = H1L6Q & (H1_atwd0_read_done_dly # !X1_command_0_local[2]);


--AB1_digitize_cnt[27] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[27]
--operation mode is normal

AB1_digitize_cnt[27]_lut_out = AB1L742Q & (AB1L811 # AB1_digitize_cnt[27] & AB1L502) # !AB1L742Q & AB1_digitize_cnt[27] & AB1L502;
AB1_digitize_cnt[27] = DFFE(AB1_digitize_cnt[27]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_digitize_cnt[26] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[26]
--operation mode is normal

AB1_digitize_cnt[26]_lut_out = AB1L742Q & (AB1L611 # AB1_digitize_cnt[26] & AB1L502) # !AB1L742Q & AB1_digitize_cnt[26] & AB1L502;
AB1_digitize_cnt[26] = DFFE(AB1_digitize_cnt[26]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_digitize_cnt[25] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[25]
--operation mode is normal

AB1_digitize_cnt[25]_lut_out = AB1L742Q & (AB1L411 # AB1_digitize_cnt[25] & AB1L502) # !AB1L742Q & AB1_digitize_cnt[25] & AB1L502;
AB1_digitize_cnt[25] = DFFE(AB1_digitize_cnt[25]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_digitize_cnt[24] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[24]
--operation mode is normal

AB1_digitize_cnt[24]_lut_out = AB1L742Q & (AB1L211 # AB1_digitize_cnt[24] & AB1L502) # !AB1L742Q & AB1_digitize_cnt[24] & AB1L502;
AB1_digitize_cnt[24] = DFFE(AB1_digitize_cnt[24]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1L481 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~100
--operation mode is normal

AB1L481 = !AB1_digitize_cnt[27] & !AB1_digitize_cnt[26] & !AB1_digitize_cnt[25] & !AB1_digitize_cnt[24];


--AB1_digitize_cnt[31] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[31]
--operation mode is normal

AB1_digitize_cnt[31]_lut_out = AB1L742Q & (AB1L621 # AB1_digitize_cnt[31] & AB1L502) # !AB1L742Q & AB1_digitize_cnt[31] & AB1L502;
AB1_digitize_cnt[31] = DFFE(AB1_digitize_cnt[31]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_digitize_cnt[30] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[30]
--operation mode is normal

AB1_digitize_cnt[30]_lut_out = AB1L742Q & (AB1L421 # AB1_digitize_cnt[30] & AB1L502) # !AB1L742Q & AB1_digitize_cnt[30] & AB1L502;
AB1_digitize_cnt[30] = DFFE(AB1_digitize_cnt[30]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_digitize_cnt[29] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[29]
--operation mode is normal

AB1_digitize_cnt[29]_lut_out = AB1L742Q & (AB1L221 # AB1_digitize_cnt[29] & AB1L502) # !AB1L742Q & AB1_digitize_cnt[29] & AB1L502;
AB1_digitize_cnt[29] = DFFE(AB1_digitize_cnt[29]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_digitize_cnt[28] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[28]
--operation mode is normal

AB1_digitize_cnt[28]_lut_out = AB1L742Q & (AB1L021 # AB1_digitize_cnt[28] & AB1L502) # !AB1L742Q & AB1_digitize_cnt[28] & AB1L502;
AB1_digitize_cnt[28] = DFFE(AB1_digitize_cnt[28]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1L881 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~295
--operation mode is normal

AB1L881 = (!AB1_digitize_cnt[31] & !AB1_digitize_cnt[30] & !AB1_digitize_cnt[29] & !AB1_digitize_cnt[28]) & CASCADE(AB1L481);


--AB1_digitize_cnt[19] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[19]
--operation mode is normal

AB1_digitize_cnt[19]_lut_out = AB1L742Q & (AB1L201 # AB1_digitize_cnt[19] & AB1L502) # !AB1L742Q & AB1_digitize_cnt[19] & AB1L502;
AB1_digitize_cnt[19] = DFFE(AB1_digitize_cnt[19]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_digitize_cnt[18] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[18]
--operation mode is normal

AB1_digitize_cnt[18]_lut_out = AB1L742Q & (AB1L001 # AB1_digitize_cnt[18] & AB1L502) # !AB1L742Q & AB1_digitize_cnt[18] & AB1L502;
AB1_digitize_cnt[18] = DFFE(AB1_digitize_cnt[18]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_digitize_cnt[17] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[17]
--operation mode is normal

AB1_digitize_cnt[17]_lut_out = AB1L742Q & (AB1L89 # AB1_digitize_cnt[17] & AB1L502) # !AB1L742Q & AB1_digitize_cnt[17] & AB1L502;
AB1_digitize_cnt[17] = DFFE(AB1_digitize_cnt[17]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_digitize_cnt[16] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[16]
--operation mode is normal

AB1_digitize_cnt[16]_lut_out = AB1L742Q & (AB1L69 # AB1_digitize_cnt[16] & AB1L502) # !AB1L742Q & AB1_digitize_cnt[16] & AB1L502;
AB1_digitize_cnt[16] = DFFE(AB1_digitize_cnt[16]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1L581 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~122
--operation mode is normal

AB1L581 = !AB1_digitize_cnt[19] & !AB1_digitize_cnt[18] & !AB1_digitize_cnt[17] & !AB1_digitize_cnt[16];


--AB1_digitize_cnt[23] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[23]
--operation mode is normal

AB1_digitize_cnt[23]_lut_out = AB1L742Q & (AB1L011 # AB1_digitize_cnt[23] & AB1L502) # !AB1L742Q & AB1_digitize_cnt[23] & AB1L502;
AB1_digitize_cnt[23] = DFFE(AB1_digitize_cnt[23]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_digitize_cnt[22] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[22]
--operation mode is normal

AB1_digitize_cnt[22]_lut_out = AB1L742Q & (AB1L801 # AB1_digitize_cnt[22] & AB1L502) # !AB1L742Q & AB1_digitize_cnt[22] & AB1L502;
AB1_digitize_cnt[22] = DFFE(AB1_digitize_cnt[22]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_digitize_cnt[21] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[21]
--operation mode is normal

AB1_digitize_cnt[21]_lut_out = AB1L742Q & (AB1L601 # AB1_digitize_cnt[21] & AB1L502) # !AB1L742Q & AB1_digitize_cnt[21] & AB1L502;
AB1_digitize_cnt[21] = DFFE(AB1_digitize_cnt[21]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_digitize_cnt[20] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[20]
--operation mode is normal

AB1_digitize_cnt[20]_lut_out = AB1L742Q & (AB1L401 # AB1_digitize_cnt[20] & AB1L502) # !AB1L742Q & AB1_digitize_cnt[20] & AB1L502;
AB1_digitize_cnt[20] = DFFE(AB1_digitize_cnt[20]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1L981 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~296
--operation mode is normal

AB1L981 = (!AB1_digitize_cnt[23] & !AB1_digitize_cnt[22] & !AB1_digitize_cnt[21] & !AB1_digitize_cnt[20]) & CASCADE(AB1L581);


--AB1_digitize_cnt[9] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[9]
--operation mode is normal

AB1_digitize_cnt[9]_lut_out = AB1L742Q & (AB1L28 # AB1_digitize_cnt[9] & AB1L502) # !AB1L742Q & AB1_digitize_cnt[9] & AB1L502;
AB1_digitize_cnt[9] = DFFE(AB1_digitize_cnt[9]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_digitize_cnt[11] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[11]
--operation mode is normal

AB1_digitize_cnt[11]_lut_out = AB1L742Q & (AB1L68 # AB1_digitize_cnt[11] & AB1L502) # !AB1L742Q & AB1_digitize_cnt[11] & AB1L502;
AB1_digitize_cnt[11] = DFFE(AB1_digitize_cnt[11]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_digitize_cnt[10] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[10]
--operation mode is normal

AB1_digitize_cnt[10]_lut_out = AB1L742Q & (AB1L48 # AB1_digitize_cnt[10] & AB1L502) # !AB1L742Q & AB1_digitize_cnt[10] & AB1L502;
AB1_digitize_cnt[10] = DFFE(AB1_digitize_cnt[10]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_digitize_cnt[8] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[8]
--operation mode is normal

AB1_digitize_cnt[8]_lut_out = AB1L742Q & (AB1L08 # AB1_digitize_cnt[8] & AB1L502) # !AB1L742Q & AB1_digitize_cnt[8] & AB1L502;
AB1_digitize_cnt[8] = DFFE(AB1_digitize_cnt[8]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1L681 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~160
--operation mode is normal

AB1L681 = AB1_digitize_cnt[9] & !AB1_digitize_cnt[11] & !AB1_digitize_cnt[10] & !AB1_digitize_cnt[8];


--AB1_digitize_cnt[15] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[15]
--operation mode is normal

AB1_digitize_cnt[15]_lut_out = AB1L742Q & (AB1L49 # AB1_digitize_cnt[15] & AB1L502) # !AB1L742Q & AB1_digitize_cnt[15] & AB1L502;
AB1_digitize_cnt[15] = DFFE(AB1_digitize_cnt[15]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_digitize_cnt[14] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[14]
--operation mode is normal

AB1_digitize_cnt[14]_lut_out = AB1L742Q & (AB1L29 # AB1_digitize_cnt[14] & AB1L502) # !AB1L742Q & AB1_digitize_cnt[14] & AB1L502;
AB1_digitize_cnt[14] = DFFE(AB1_digitize_cnt[14]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_digitize_cnt[13] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[13]
--operation mode is normal

AB1_digitize_cnt[13]_lut_out = AB1L742Q & (AB1L09 # AB1_digitize_cnt[13] & AB1L502) # !AB1L742Q & AB1_digitize_cnt[13] & AB1L502;
AB1_digitize_cnt[13] = DFFE(AB1_digitize_cnt[13]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_digitize_cnt[12] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[12]
--operation mode is normal

AB1_digitize_cnt[12]_lut_out = AB1L742Q & (AB1L88 # AB1_digitize_cnt[12] & AB1L502) # !AB1L742Q & AB1_digitize_cnt[12] & AB1L502;
AB1_digitize_cnt[12] = DFFE(AB1_digitize_cnt[12]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1L091 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~297
--operation mode is normal

AB1L091 = (!AB1_digitize_cnt[15] & !AB1_digitize_cnt[14] & !AB1_digitize_cnt[13] & !AB1_digitize_cnt[12]) & CASCADE(AB1L681);


--AB1_digitize_cnt[3] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[3]
--operation mode is normal

AB1_digitize_cnt[3]_lut_out = AB1L742Q & (AB1L07 # AB1_digitize_cnt[3] & AB1L502) # !AB1L742Q & AB1_digitize_cnt[3] & AB1L502;
AB1_digitize_cnt[3] = DFFE(AB1_digitize_cnt[3]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_digitize_cnt[2] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[2]
--operation mode is normal

AB1_digitize_cnt[2]_lut_out = AB1L742Q & (AB1L86 # AB1_digitize_cnt[2] & AB1L502) # !AB1L742Q & AB1_digitize_cnt[2] & AB1L502;
AB1_digitize_cnt[2] = DFFE(AB1_digitize_cnt[2]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_digitize_cnt[1] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[1]
--operation mode is normal

AB1_digitize_cnt[1]_lut_out = AB1L742Q & (AB1L66 # AB1_digitize_cnt[1] & AB1L502) # !AB1L742Q & AB1_digitize_cnt[1] & AB1L502;
AB1_digitize_cnt[1] = DFFE(AB1_digitize_cnt[1]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_digitize_cnt[0] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[0]
--operation mode is normal

AB1_digitize_cnt[0]_lut_out = AB1L742Q & (AB1L46 # AB1_digitize_cnt[0] & AB1L502) # !AB1L742Q & AB1_digitize_cnt[0] & AB1L502;
AB1_digitize_cnt[0] = DFFE(AB1_digitize_cnt[0]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1L781 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~214
--operation mode is normal

AB1L781 = !AB1_digitize_cnt[3] & !AB1_digitize_cnt[2] & !AB1_digitize_cnt[1] & !AB1_digitize_cnt[0];


--AB1_digitize_cnt[7] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[7]
--operation mode is normal

AB1_digitize_cnt[7]_lut_out = AB1L742Q & (AB1L87 # AB1_digitize_cnt[7] & AB1L502) # !AB1L742Q & AB1_digitize_cnt[7] & AB1L502;
AB1_digitize_cnt[7] = DFFE(AB1_digitize_cnt[7]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_digitize_cnt[6] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[6]
--operation mode is normal

AB1_digitize_cnt[6]_lut_out = AB1L742Q & (AB1L67 # AB1_digitize_cnt[6] & AB1L502) # !AB1L742Q & AB1_digitize_cnt[6] & AB1L502;
AB1_digitize_cnt[6] = DFFE(AB1_digitize_cnt[6]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_digitize_cnt[5] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[5]
--operation mode is normal

AB1_digitize_cnt[5]_lut_out = AB1L742Q & (AB1L47 # AB1_digitize_cnt[5] & AB1L502) # !AB1L742Q & AB1_digitize_cnt[5] & AB1L502;
AB1_digitize_cnt[5] = DFFE(AB1_digitize_cnt[5]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_digitize_cnt[4] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[4]
--operation mode is normal

AB1_digitize_cnt[4]_lut_out = AB1L742Q & (AB1L27 # AB1_digitize_cnt[4] & AB1L502) # !AB1L742Q & AB1_digitize_cnt[4] & AB1L502;
AB1_digitize_cnt[4] = DFFE(AB1_digitize_cnt[4]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1L191 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~298
--operation mode is normal

AB1L191 = (!AB1_digitize_cnt[7] & !AB1_digitize_cnt[6] & !AB1_digitize_cnt[5] & !AB1_digitize_cnt[4]) & CASCADE(AB1L781);


--AB1_settle_cnt[27] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[27]
--operation mode is normal

AB1_settle_cnt[27]_lut_out = AB1L652Q & (AB1L55 # AB1_settle_cnt[27] & AB1_reduce_or_180) # !AB1L652Q & AB1_settle_cnt[27] & AB1_reduce_or_180;
AB1_settle_cnt[27] = DFFE(AB1_settle_cnt[27]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_settle_cnt[26] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[26]
--operation mode is normal

AB1_settle_cnt[26]_lut_out = AB1L652Q & (AB1L35 # AB1_settle_cnt[26] & AB1_reduce_or_180) # !AB1L652Q & AB1_settle_cnt[26] & AB1_reduce_or_180;
AB1_settle_cnt[26] = DFFE(AB1_settle_cnt[26]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_settle_cnt[25] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[25]
--operation mode is normal

AB1_settle_cnt[25]_lut_out = AB1L652Q & (AB1L15 # AB1_settle_cnt[25] & AB1_reduce_or_180) # !AB1L652Q & AB1_settle_cnt[25] & AB1_reduce_or_180;
AB1_settle_cnt[25] = DFFE(AB1_settle_cnt[25]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_settle_cnt[24] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[24]
--operation mode is normal

AB1_settle_cnt[24]_lut_out = AB1L652Q & (AB1L94 # AB1_settle_cnt[24] & AB1_reduce_or_180) # !AB1L652Q & AB1_settle_cnt[24] & AB1_reduce_or_180;
AB1_settle_cnt[24] = DFFE(AB1_settle_cnt[24]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1L571 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~100
--operation mode is normal

AB1L571 = !AB1_settle_cnt[27] & !AB1_settle_cnt[26] & !AB1_settle_cnt[25] & !AB1_settle_cnt[24];


--AB1_settle_cnt[31] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[31]
--operation mode is normal

AB1_settle_cnt[31]_lut_out = AB1L652Q & (AB1L36 # AB1_settle_cnt[31] & AB1_reduce_or_180) # !AB1L652Q & AB1_settle_cnt[31] & AB1_reduce_or_180;
AB1_settle_cnt[31] = DFFE(AB1_settle_cnt[31]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_settle_cnt[30] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[30]
--operation mode is normal

AB1_settle_cnt[30]_lut_out = AB1L652Q & (AB1L16 # AB1_settle_cnt[30] & AB1_reduce_or_180) # !AB1L652Q & AB1_settle_cnt[30] & AB1_reduce_or_180;
AB1_settle_cnt[30] = DFFE(AB1_settle_cnt[30]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_settle_cnt[29] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[29]
--operation mode is normal

AB1_settle_cnt[29]_lut_out = AB1L652Q & (AB1L95 # AB1_settle_cnt[29] & AB1_reduce_or_180) # !AB1L652Q & AB1_settle_cnt[29] & AB1_reduce_or_180;
AB1_settle_cnt[29] = DFFE(AB1_settle_cnt[29]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_settle_cnt[28] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[28]
--operation mode is normal

AB1_settle_cnt[28]_lut_out = AB1L652Q & (AB1L75 # AB1_settle_cnt[28] & AB1_reduce_or_180) # !AB1L652Q & AB1_settle_cnt[28] & AB1_reduce_or_180;
AB1_settle_cnt[28] = DFFE(AB1_settle_cnt[28]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1L971 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~295
--operation mode is normal

AB1L971 = (!AB1_settle_cnt[31] & !AB1_settle_cnt[30] & !AB1_settle_cnt[29] & !AB1_settle_cnt[28]) & CASCADE(AB1L571);


--AB1_settle_cnt[19] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[19]
--operation mode is normal

AB1_settle_cnt[19]_lut_out = AB1L652Q & (AB1L93 # AB1_settle_cnt[19] & AB1_reduce_or_180) # !AB1L652Q & AB1_settle_cnt[19] & AB1_reduce_or_180;
AB1_settle_cnt[19] = DFFE(AB1_settle_cnt[19]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_settle_cnt[18] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[18]
--operation mode is normal

AB1_settle_cnt[18]_lut_out = AB1L652Q & (AB1L73 # AB1_settle_cnt[18] & AB1_reduce_or_180) # !AB1L652Q & AB1_settle_cnt[18] & AB1_reduce_or_180;
AB1_settle_cnt[18] = DFFE(AB1_settle_cnt[18]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_settle_cnt[17] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[17]
--operation mode is normal

AB1_settle_cnt[17]_lut_out = AB1L652Q & (AB1L53 # AB1_settle_cnt[17] & AB1_reduce_or_180) # !AB1L652Q & AB1_settle_cnt[17] & AB1_reduce_or_180;
AB1_settle_cnt[17] = DFFE(AB1_settle_cnt[17]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_settle_cnt[16] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[16]
--operation mode is normal

AB1_settle_cnt[16]_lut_out = AB1L652Q & (AB1L33 # AB1_settle_cnt[16] & AB1_reduce_or_180) # !AB1L652Q & AB1_settle_cnt[16] & AB1_reduce_or_180;
AB1_settle_cnt[16] = DFFE(AB1_settle_cnt[16]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1L671 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~122
--operation mode is normal

AB1L671 = !AB1_settle_cnt[19] & !AB1_settle_cnt[18] & !AB1_settle_cnt[17] & !AB1_settle_cnt[16];


--AB1_settle_cnt[23] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[23]
--operation mode is normal

AB1_settle_cnt[23]_lut_out = AB1L652Q & (AB1L74 # AB1_settle_cnt[23] & AB1_reduce_or_180) # !AB1L652Q & AB1_settle_cnt[23] & AB1_reduce_or_180;
AB1_settle_cnt[23] = DFFE(AB1_settle_cnt[23]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_settle_cnt[22] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[22]
--operation mode is normal

AB1_settle_cnt[22]_lut_out = AB1L652Q & (AB1L54 # AB1_settle_cnt[22] & AB1_reduce_or_180) # !AB1L652Q & AB1_settle_cnt[22] & AB1_reduce_or_180;
AB1_settle_cnt[22] = DFFE(AB1_settle_cnt[22]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_settle_cnt[21] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[21]
--operation mode is normal

AB1_settle_cnt[21]_lut_out = AB1L652Q & (AB1L34 # AB1_settle_cnt[21] & AB1_reduce_or_180) # !AB1L652Q & AB1_settle_cnt[21] & AB1_reduce_or_180;
AB1_settle_cnt[21] = DFFE(AB1_settle_cnt[21]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_settle_cnt[20] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[20]
--operation mode is normal

AB1_settle_cnt[20]_lut_out = AB1L652Q & (AB1L14 # AB1_settle_cnt[20] & AB1_reduce_or_180) # !AB1L652Q & AB1_settle_cnt[20] & AB1_reduce_or_180;
AB1_settle_cnt[20] = DFFE(AB1_settle_cnt[20]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1L081 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~296
--operation mode is normal

AB1L081 = (!AB1_settle_cnt[23] & !AB1_settle_cnt[22] & !AB1_settle_cnt[21] & !AB1_settle_cnt[20]) & CASCADE(AB1L671);


--AB1_settle_cnt[11] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[11]
--operation mode is normal

AB1_settle_cnt[11]_lut_out = AB1L652Q & (AB1L32 # AB1_settle_cnt[11] & AB1_reduce_or_180) # !AB1L652Q & AB1_settle_cnt[11] & AB1_reduce_or_180;
AB1_settle_cnt[11] = DFFE(AB1_settle_cnt[11]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_settle_cnt[10] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[10]
--operation mode is normal

AB1_settle_cnt[10]_lut_out = AB1L652Q & (AB1L12 # AB1_settle_cnt[10] & AB1_reduce_or_180) # !AB1L652Q & AB1_settle_cnt[10] & AB1_reduce_or_180;
AB1_settle_cnt[10] = DFFE(AB1_settle_cnt[10]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_settle_cnt[9] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[9]
--operation mode is normal

AB1_settle_cnt[9]_lut_out = AB1L652Q & (AB1L91 # AB1_settle_cnt[9] & AB1_reduce_or_180) # !AB1L652Q & AB1_settle_cnt[9] & AB1_reduce_or_180;
AB1_settle_cnt[9] = DFFE(AB1_settle_cnt[9]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_settle_cnt[8] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[8]
--operation mode is normal

AB1_settle_cnt[8]_lut_out = AB1L652Q & (AB1L71 # AB1_settle_cnt[8] & AB1_reduce_or_180) # !AB1L652Q & AB1_settle_cnt[8] & AB1_reduce_or_180;
AB1_settle_cnt[8] = DFFE(AB1_settle_cnt[8]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1L771 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~160
--operation mode is normal

AB1L771 = !AB1_settle_cnt[11] & !AB1_settle_cnt[10] & !AB1_settle_cnt[9] & !AB1_settle_cnt[8];


--AB1_settle_cnt[15] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[15]
--operation mode is normal

AB1_settle_cnt[15]_lut_out = AB1L652Q & (AB1L13 # AB1_settle_cnt[15] & AB1_reduce_or_180) # !AB1L652Q & AB1_settle_cnt[15] & AB1_reduce_or_180;
AB1_settle_cnt[15] = DFFE(AB1_settle_cnt[15]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_settle_cnt[14] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[14]
--operation mode is normal

AB1_settle_cnt[14]_lut_out = AB1L652Q & (AB1L92 # AB1_settle_cnt[14] & AB1_reduce_or_180) # !AB1L652Q & AB1_settle_cnt[14] & AB1_reduce_or_180;
AB1_settle_cnt[14] = DFFE(AB1_settle_cnt[14]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_settle_cnt[13] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[13]
--operation mode is normal

AB1_settle_cnt[13]_lut_out = AB1L652Q & (AB1L72 # AB1_settle_cnt[13] & AB1_reduce_or_180) # !AB1L652Q & AB1_settle_cnt[13] & AB1_reduce_or_180;
AB1_settle_cnt[13] = DFFE(AB1_settle_cnt[13]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_settle_cnt[12] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[12]
--operation mode is normal

AB1_settle_cnt[12]_lut_out = AB1L652Q & (AB1L52 # AB1_settle_cnt[12] & AB1_reduce_or_180) # !AB1L652Q & AB1_settle_cnt[12] & AB1_reduce_or_180;
AB1_settle_cnt[12] = DFFE(AB1_settle_cnt[12]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1L181 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~297
--operation mode is normal

AB1L181 = (!AB1_settle_cnt[15] & !AB1_settle_cnt[14] & !AB1_settle_cnt[13] & !AB1_settle_cnt[12]) & CASCADE(AB1L771);


--AB1_settle_cnt[3] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[3]
--operation mode is normal

AB1_settle_cnt[3]_lut_out = AB1L652Q & (AB1L7 # AB1_settle_cnt[3] & AB1_reduce_or_180) # !AB1L652Q & AB1_settle_cnt[3] & AB1_reduce_or_180;
AB1_settle_cnt[3] = DFFE(AB1_settle_cnt[3]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_settle_cnt[2] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[2]
--operation mode is normal

AB1_settle_cnt[2]_lut_out = AB1L652Q & (AB1L5 # AB1_settle_cnt[2] & AB1_reduce_or_180) # !AB1L652Q & AB1_settle_cnt[2] & AB1_reduce_or_180;
AB1_settle_cnt[2] = DFFE(AB1_settle_cnt[2]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_settle_cnt[1] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[1]
--operation mode is normal

AB1_settle_cnt[1]_lut_out = AB1L652Q & (AB1L3 # AB1_settle_cnt[1] & AB1_reduce_or_180) # !AB1L652Q & AB1_settle_cnt[1] & AB1_reduce_or_180;
AB1_settle_cnt[1] = DFFE(AB1_settle_cnt[1]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_settle_cnt[0] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[0]
--operation mode is normal

AB1_settle_cnt[0]_lut_out = AB1L652Q & (AB1L1 # AB1_settle_cnt[0] & AB1_reduce_or_180) # !AB1L652Q & AB1_settle_cnt[0] & AB1_reduce_or_180;
AB1_settle_cnt[0] = DFFE(AB1_settle_cnt[0]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1L871 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~214
--operation mode is normal

AB1L871 = !AB1_settle_cnt[3] & !AB1_settle_cnt[2] & !AB1_settle_cnt[1] & !AB1_settle_cnt[0];


--AB1_settle_cnt[7] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[7]
--operation mode is normal

AB1_settle_cnt[7]_lut_out = AB1L652Q & (AB1L51 # AB1_settle_cnt[7] & AB1_reduce_or_180) # !AB1L652Q & AB1_settle_cnt[7] & AB1_reduce_or_180;
AB1_settle_cnt[7] = DFFE(AB1_settle_cnt[7]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_settle_cnt[6] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[6]
--operation mode is normal

AB1_settle_cnt[6]_lut_out = AB1L652Q & (AB1L31 # AB1_settle_cnt[6] & AB1_reduce_or_180) # !AB1L652Q & AB1_settle_cnt[6] & AB1_reduce_or_180;
AB1_settle_cnt[6] = DFFE(AB1_settle_cnt[6]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_settle_cnt[5] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[5]
--operation mode is normal

AB1_settle_cnt[5]_lut_out = AB1L652Q & (AB1L11 # AB1_settle_cnt[5] & AB1_reduce_or_180) # !AB1L652Q & AB1_settle_cnt[5] & AB1_reduce_or_180;
AB1_settle_cnt[5] = DFFE(AB1_settle_cnt[5]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1_settle_cnt[4] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[4]
--operation mode is normal

AB1_settle_cnt[4]_lut_out = AB1L652Q & (AB1L9 # AB1_settle_cnt[4] & AB1_reduce_or_180) # !AB1L652Q & AB1_settle_cnt[4] & AB1_reduce_or_180;
AB1_settle_cnt[4] = DFFE(AB1_settle_cnt[4]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB1L281 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~298
--operation mode is normal

AB1L281 = (AB1_settle_cnt[7] & !AB1_settle_cnt[6] & !AB1_settle_cnt[5] & !AB1_settle_cnt[4]) & CASCADE(AB1L871);


--H1L31Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~11
--operation mode is normal

H1L31Q_lut_out = X1_command_0_local[15] & (H1L02 # H1L51 & H1L31Q);
H1L31Q = DFFE(H1L31Q_lut_out, GLOBAL(JE1_outclock1), !V1L4Q, , );


--H1_atwd1_read_done_dly is atwd_ping_pong:inst_atwd_ping_pong|atwd1_read_done_dly
--operation mode is normal

H1_atwd1_read_done_dly_lut_out = X1_command_0_local[10];
H1_atwd1_read_done_dly = DFFE(H1_atwd1_read_done_dly_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--H1L91 is atwd_ping_pong:inst_atwd_ping_pong|Select_99_rtl_301~16
--operation mode is normal

H1L91 = H1L21Q & (H1_atwd1_read_done_dly # !X1_command_0_local[10]);


--AB2_digitize_cnt[27] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[27]
--operation mode is normal

AB2_digitize_cnt[27]_lut_out = AB2L642Q & (AB2L811 # AB2_digitize_cnt[27] & AB2L502) # !AB2L642Q & AB2_digitize_cnt[27] & AB2L502;
AB2_digitize_cnt[27] = DFFE(AB2_digitize_cnt[27]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_digitize_cnt[26] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[26]
--operation mode is normal

AB2_digitize_cnt[26]_lut_out = AB2L642Q & (AB2L611 # AB2_digitize_cnt[26] & AB2L502) # !AB2L642Q & AB2_digitize_cnt[26] & AB2L502;
AB2_digitize_cnt[26] = DFFE(AB2_digitize_cnt[26]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_digitize_cnt[25] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[25]
--operation mode is normal

AB2_digitize_cnt[25]_lut_out = AB2L642Q & (AB2L411 # AB2_digitize_cnt[25] & AB2L502) # !AB2L642Q & AB2_digitize_cnt[25] & AB2L502;
AB2_digitize_cnt[25] = DFFE(AB2_digitize_cnt[25]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_digitize_cnt[24] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[24]
--operation mode is normal

AB2_digitize_cnt[24]_lut_out = AB2L642Q & (AB2L211 # AB2_digitize_cnt[24] & AB2L502) # !AB2L642Q & AB2_digitize_cnt[24] & AB2L502;
AB2_digitize_cnt[24] = DFFE(AB2_digitize_cnt[24]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2L481 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~100
--operation mode is normal

AB2L481 = !AB2_digitize_cnt[27] & !AB2_digitize_cnt[26] & !AB2_digitize_cnt[25] & !AB2_digitize_cnt[24];


--AB2_digitize_cnt[31] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[31]
--operation mode is normal

AB2_digitize_cnt[31]_lut_out = AB2L642Q & (AB2L621 # AB2_digitize_cnt[31] & AB2L502) # !AB2L642Q & AB2_digitize_cnt[31] & AB2L502;
AB2_digitize_cnt[31] = DFFE(AB2_digitize_cnt[31]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_digitize_cnt[30] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[30]
--operation mode is normal

AB2_digitize_cnt[30]_lut_out = AB2L642Q & (AB2L421 # AB2_digitize_cnt[30] & AB2L502) # !AB2L642Q & AB2_digitize_cnt[30] & AB2L502;
AB2_digitize_cnt[30] = DFFE(AB2_digitize_cnt[30]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_digitize_cnt[29] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[29]
--operation mode is normal

AB2_digitize_cnt[29]_lut_out = AB2L642Q & (AB2L221 # AB2_digitize_cnt[29] & AB2L502) # !AB2L642Q & AB2_digitize_cnt[29] & AB2L502;
AB2_digitize_cnt[29] = DFFE(AB2_digitize_cnt[29]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_digitize_cnt[28] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[28]
--operation mode is normal

AB2_digitize_cnt[28]_lut_out = AB2L642Q & (AB2L021 # AB2_digitize_cnt[28] & AB2L502) # !AB2L642Q & AB2_digitize_cnt[28] & AB2L502;
AB2_digitize_cnt[28] = DFFE(AB2_digitize_cnt[28]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2L881 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~295
--operation mode is normal

AB2L881 = (!AB2_digitize_cnt[31] & !AB2_digitize_cnt[30] & !AB2_digitize_cnt[29] & !AB2_digitize_cnt[28]) & CASCADE(AB2L481);


--AB2_digitize_cnt[19] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[19]
--operation mode is normal

AB2_digitize_cnt[19]_lut_out = AB2L642Q & (AB2L201 # AB2_digitize_cnt[19] & AB2L502) # !AB2L642Q & AB2_digitize_cnt[19] & AB2L502;
AB2_digitize_cnt[19] = DFFE(AB2_digitize_cnt[19]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_digitize_cnt[18] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[18]
--operation mode is normal

AB2_digitize_cnt[18]_lut_out = AB2L642Q & (AB2L001 # AB2_digitize_cnt[18] & AB2L502) # !AB2L642Q & AB2_digitize_cnt[18] & AB2L502;
AB2_digitize_cnt[18] = DFFE(AB2_digitize_cnt[18]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_digitize_cnt[17] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[17]
--operation mode is normal

AB2_digitize_cnt[17]_lut_out = AB2L642Q & (AB2L89 # AB2_digitize_cnt[17] & AB2L502) # !AB2L642Q & AB2_digitize_cnt[17] & AB2L502;
AB2_digitize_cnt[17] = DFFE(AB2_digitize_cnt[17]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_digitize_cnt[16] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[16]
--operation mode is normal

AB2_digitize_cnt[16]_lut_out = AB2L642Q & (AB2L69 # AB2_digitize_cnt[16] & AB2L502) # !AB2L642Q & AB2_digitize_cnt[16] & AB2L502;
AB2_digitize_cnt[16] = DFFE(AB2_digitize_cnt[16]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2L581 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~122
--operation mode is normal

AB2L581 = !AB2_digitize_cnt[19] & !AB2_digitize_cnt[18] & !AB2_digitize_cnt[17] & !AB2_digitize_cnt[16];


--AB2_digitize_cnt[23] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[23]
--operation mode is normal

AB2_digitize_cnt[23]_lut_out = AB2L642Q & (AB2L011 # AB2_digitize_cnt[23] & AB2L502) # !AB2L642Q & AB2_digitize_cnt[23] & AB2L502;
AB2_digitize_cnt[23] = DFFE(AB2_digitize_cnt[23]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_digitize_cnt[22] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[22]
--operation mode is normal

AB2_digitize_cnt[22]_lut_out = AB2L642Q & (AB2L801 # AB2_digitize_cnt[22] & AB2L502) # !AB2L642Q & AB2_digitize_cnt[22] & AB2L502;
AB2_digitize_cnt[22] = DFFE(AB2_digitize_cnt[22]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_digitize_cnt[21] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[21]
--operation mode is normal

AB2_digitize_cnt[21]_lut_out = AB2L642Q & (AB2L601 # AB2_digitize_cnt[21] & AB2L502) # !AB2L642Q & AB2_digitize_cnt[21] & AB2L502;
AB2_digitize_cnt[21] = DFFE(AB2_digitize_cnt[21]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_digitize_cnt[20] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[20]
--operation mode is normal

AB2_digitize_cnt[20]_lut_out = AB2L642Q & (AB2L401 # AB2_digitize_cnt[20] & AB2L502) # !AB2L642Q & AB2_digitize_cnt[20] & AB2L502;
AB2_digitize_cnt[20] = DFFE(AB2_digitize_cnt[20]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2L981 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~296
--operation mode is normal

AB2L981 = (!AB2_digitize_cnt[23] & !AB2_digitize_cnt[22] & !AB2_digitize_cnt[21] & !AB2_digitize_cnt[20]) & CASCADE(AB2L581);


--AB2_digitize_cnt[9] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[9]
--operation mode is normal

AB2_digitize_cnt[9]_lut_out = AB2L642Q & (AB2L28 # AB2_digitize_cnt[9] & AB2L502) # !AB2L642Q & AB2_digitize_cnt[9] & AB2L502;
AB2_digitize_cnt[9] = DFFE(AB2_digitize_cnt[9]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_digitize_cnt[11] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[11]
--operation mode is normal

AB2_digitize_cnt[11]_lut_out = AB2L642Q & (AB2L68 # AB2_digitize_cnt[11] & AB2L502) # !AB2L642Q & AB2_digitize_cnt[11] & AB2L502;
AB2_digitize_cnt[11] = DFFE(AB2_digitize_cnt[11]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_digitize_cnt[10] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[10]
--operation mode is normal

AB2_digitize_cnt[10]_lut_out = AB2L642Q & (AB2L48 # AB2_digitize_cnt[10] & AB2L502) # !AB2L642Q & AB2_digitize_cnt[10] & AB2L502;
AB2_digitize_cnt[10] = DFFE(AB2_digitize_cnt[10]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_digitize_cnt[8] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[8]
--operation mode is normal

AB2_digitize_cnt[8]_lut_out = AB2L642Q & (AB2L08 # AB2_digitize_cnt[8] & AB2L502) # !AB2L642Q & AB2_digitize_cnt[8] & AB2L502;
AB2_digitize_cnt[8] = DFFE(AB2_digitize_cnt[8]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2L681 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~160
--operation mode is normal

AB2L681 = AB2_digitize_cnt[9] & !AB2_digitize_cnt[11] & !AB2_digitize_cnt[10] & !AB2_digitize_cnt[8];


--AB2_digitize_cnt[15] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[15]
--operation mode is normal

AB2_digitize_cnt[15]_lut_out = AB2L642Q & (AB2L49 # AB2_digitize_cnt[15] & AB2L502) # !AB2L642Q & AB2_digitize_cnt[15] & AB2L502;
AB2_digitize_cnt[15] = DFFE(AB2_digitize_cnt[15]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_digitize_cnt[14] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[14]
--operation mode is normal

AB2_digitize_cnt[14]_lut_out = AB2L642Q & (AB2L29 # AB2_digitize_cnt[14] & AB2L502) # !AB2L642Q & AB2_digitize_cnt[14] & AB2L502;
AB2_digitize_cnt[14] = DFFE(AB2_digitize_cnt[14]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_digitize_cnt[13] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[13]
--operation mode is normal

AB2_digitize_cnt[13]_lut_out = AB2L642Q & (AB2L09 # AB2_digitize_cnt[13] & AB2L502) # !AB2L642Q & AB2_digitize_cnt[13] & AB2L502;
AB2_digitize_cnt[13] = DFFE(AB2_digitize_cnt[13]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_digitize_cnt[12] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[12]
--operation mode is normal

AB2_digitize_cnt[12]_lut_out = AB2L642Q & (AB2L88 # AB2_digitize_cnt[12] & AB2L502) # !AB2L642Q & AB2_digitize_cnt[12] & AB2L502;
AB2_digitize_cnt[12] = DFFE(AB2_digitize_cnt[12]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2L091 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~297
--operation mode is normal

AB2L091 = (!AB2_digitize_cnt[15] & !AB2_digitize_cnt[14] & !AB2_digitize_cnt[13] & !AB2_digitize_cnt[12]) & CASCADE(AB2L681);


--AB2_digitize_cnt[3] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[3]
--operation mode is normal

AB2_digitize_cnt[3]_lut_out = AB2L642Q & (AB2L07 # AB2_digitize_cnt[3] & AB2L502) # !AB2L642Q & AB2_digitize_cnt[3] & AB2L502;
AB2_digitize_cnt[3] = DFFE(AB2_digitize_cnt[3]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_digitize_cnt[2] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[2]
--operation mode is normal

AB2_digitize_cnt[2]_lut_out = AB2L642Q & (AB2L86 # AB2_digitize_cnt[2] & AB2L502) # !AB2L642Q & AB2_digitize_cnt[2] & AB2L502;
AB2_digitize_cnt[2] = DFFE(AB2_digitize_cnt[2]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_digitize_cnt[1] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[1]
--operation mode is normal

AB2_digitize_cnt[1]_lut_out = AB2L642Q & (AB2L66 # AB2_digitize_cnt[1] & AB2L502) # !AB2L642Q & AB2_digitize_cnt[1] & AB2L502;
AB2_digitize_cnt[1] = DFFE(AB2_digitize_cnt[1]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_digitize_cnt[0] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[0]
--operation mode is normal

AB2_digitize_cnt[0]_lut_out = AB2L642Q & (AB2L46 # AB2_digitize_cnt[0] & AB2L502) # !AB2L642Q & AB2_digitize_cnt[0] & AB2L502;
AB2_digitize_cnt[0] = DFFE(AB2_digitize_cnt[0]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2L781 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~214
--operation mode is normal

AB2L781 = !AB2_digitize_cnt[3] & !AB2_digitize_cnt[2] & !AB2_digitize_cnt[1] & !AB2_digitize_cnt[0];


--AB2_digitize_cnt[7] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[7]
--operation mode is normal

AB2_digitize_cnt[7]_lut_out = AB2L642Q & (AB2L87 # AB2_digitize_cnt[7] & AB2L502) # !AB2L642Q & AB2_digitize_cnt[7] & AB2L502;
AB2_digitize_cnt[7] = DFFE(AB2_digitize_cnt[7]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_digitize_cnt[6] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[6]
--operation mode is normal

AB2_digitize_cnt[6]_lut_out = AB2L642Q & (AB2L67 # AB2_digitize_cnt[6] & AB2L502) # !AB2L642Q & AB2_digitize_cnt[6] & AB2L502;
AB2_digitize_cnt[6] = DFFE(AB2_digitize_cnt[6]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_digitize_cnt[5] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[5]
--operation mode is normal

AB2_digitize_cnt[5]_lut_out = AB2L642Q & (AB2L47 # AB2_digitize_cnt[5] & AB2L502) # !AB2L642Q & AB2_digitize_cnt[5] & AB2L502;
AB2_digitize_cnt[5] = DFFE(AB2_digitize_cnt[5]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_digitize_cnt[4] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[4]
--operation mode is normal

AB2_digitize_cnt[4]_lut_out = AB2L642Q & (AB2L27 # AB2_digitize_cnt[4] & AB2L502) # !AB2L642Q & AB2_digitize_cnt[4] & AB2L502;
AB2_digitize_cnt[4] = DFFE(AB2_digitize_cnt[4]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2L191 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~298
--operation mode is normal

AB2L191 = (!AB2_digitize_cnt[7] & !AB2_digitize_cnt[6] & !AB2_digitize_cnt[5] & !AB2_digitize_cnt[4]) & CASCADE(AB2L781);


--AB2_settle_cnt[27] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[27]
--operation mode is normal

AB2_settle_cnt[27]_lut_out = AB2L452Q & (AB2L55 # AB2_settle_cnt[27] & AB2_reduce_or_180) # !AB2L452Q & AB2_settle_cnt[27] & AB2_reduce_or_180;
AB2_settle_cnt[27] = DFFE(AB2_settle_cnt[27]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_settle_cnt[26] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[26]
--operation mode is normal

AB2_settle_cnt[26]_lut_out = AB2L452Q & (AB2L35 # AB2_settle_cnt[26] & AB2_reduce_or_180) # !AB2L452Q & AB2_settle_cnt[26] & AB2_reduce_or_180;
AB2_settle_cnt[26] = DFFE(AB2_settle_cnt[26]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_settle_cnt[25] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[25]
--operation mode is normal

AB2_settle_cnt[25]_lut_out = AB2L452Q & (AB2L15 # AB2_settle_cnt[25] & AB2_reduce_or_180) # !AB2L452Q & AB2_settle_cnt[25] & AB2_reduce_or_180;
AB2_settle_cnt[25] = DFFE(AB2_settle_cnt[25]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_settle_cnt[24] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[24]
--operation mode is normal

AB2_settle_cnt[24]_lut_out = AB2L452Q & (AB2L94 # AB2_settle_cnt[24] & AB2_reduce_or_180) # !AB2L452Q & AB2_settle_cnt[24] & AB2_reduce_or_180;
AB2_settle_cnt[24] = DFFE(AB2_settle_cnt[24]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2L571 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~100
--operation mode is normal

AB2L571 = !AB2_settle_cnt[27] & !AB2_settle_cnt[26] & !AB2_settle_cnt[25] & !AB2_settle_cnt[24];


--AB2_settle_cnt[31] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[31]
--operation mode is normal

AB2_settle_cnt[31]_lut_out = AB2L452Q & (AB2L36 # AB2_settle_cnt[31] & AB2_reduce_or_180) # !AB2L452Q & AB2_settle_cnt[31] & AB2_reduce_or_180;
AB2_settle_cnt[31] = DFFE(AB2_settle_cnt[31]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_settle_cnt[30] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[30]
--operation mode is normal

AB2_settle_cnt[30]_lut_out = AB2L452Q & (AB2L16 # AB2_settle_cnt[30] & AB2_reduce_or_180) # !AB2L452Q & AB2_settle_cnt[30] & AB2_reduce_or_180;
AB2_settle_cnt[30] = DFFE(AB2_settle_cnt[30]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_settle_cnt[29] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[29]
--operation mode is normal

AB2_settle_cnt[29]_lut_out = AB2L452Q & (AB2L95 # AB2_settle_cnt[29] & AB2_reduce_or_180) # !AB2L452Q & AB2_settle_cnt[29] & AB2_reduce_or_180;
AB2_settle_cnt[29] = DFFE(AB2_settle_cnt[29]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_settle_cnt[28] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[28]
--operation mode is normal

AB2_settle_cnt[28]_lut_out = AB2L452Q & (AB2L75 # AB2_settle_cnt[28] & AB2_reduce_or_180) # !AB2L452Q & AB2_settle_cnt[28] & AB2_reduce_or_180;
AB2_settle_cnt[28] = DFFE(AB2_settle_cnt[28]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2L971 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~295
--operation mode is normal

AB2L971 = (!AB2_settle_cnt[31] & !AB2_settle_cnt[30] & !AB2_settle_cnt[29] & !AB2_settle_cnt[28]) & CASCADE(AB2L571);


--AB2_settle_cnt[19] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[19]
--operation mode is normal

AB2_settle_cnt[19]_lut_out = AB2L452Q & (AB2L93 # AB2_settle_cnt[19] & AB2_reduce_or_180) # !AB2L452Q & AB2_settle_cnt[19] & AB2_reduce_or_180;
AB2_settle_cnt[19] = DFFE(AB2_settle_cnt[19]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_settle_cnt[18] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[18]
--operation mode is normal

AB2_settle_cnt[18]_lut_out = AB2L452Q & (AB2L73 # AB2_settle_cnt[18] & AB2_reduce_or_180) # !AB2L452Q & AB2_settle_cnt[18] & AB2_reduce_or_180;
AB2_settle_cnt[18] = DFFE(AB2_settle_cnt[18]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_settle_cnt[17] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[17]
--operation mode is normal

AB2_settle_cnt[17]_lut_out = AB2L452Q & (AB2L53 # AB2_settle_cnt[17] & AB2_reduce_or_180) # !AB2L452Q & AB2_settle_cnt[17] & AB2_reduce_or_180;
AB2_settle_cnt[17] = DFFE(AB2_settle_cnt[17]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_settle_cnt[16] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[16]
--operation mode is normal

AB2_settle_cnt[16]_lut_out = AB2L452Q & (AB2L33 # AB2_settle_cnt[16] & AB2_reduce_or_180) # !AB2L452Q & AB2_settle_cnt[16] & AB2_reduce_or_180;
AB2_settle_cnt[16] = DFFE(AB2_settle_cnt[16]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2L671 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~122
--operation mode is normal

AB2L671 = !AB2_settle_cnt[19] & !AB2_settle_cnt[18] & !AB2_settle_cnt[17] & !AB2_settle_cnt[16];


--AB2_settle_cnt[23] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[23]
--operation mode is normal

AB2_settle_cnt[23]_lut_out = AB2L452Q & (AB2L74 # AB2_settle_cnt[23] & AB2_reduce_or_180) # !AB2L452Q & AB2_settle_cnt[23] & AB2_reduce_or_180;
AB2_settle_cnt[23] = DFFE(AB2_settle_cnt[23]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_settle_cnt[22] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[22]
--operation mode is normal

AB2_settle_cnt[22]_lut_out = AB2L452Q & (AB2L54 # AB2_settle_cnt[22] & AB2_reduce_or_180) # !AB2L452Q & AB2_settle_cnt[22] & AB2_reduce_or_180;
AB2_settle_cnt[22] = DFFE(AB2_settle_cnt[22]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_settle_cnt[21] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[21]
--operation mode is normal

AB2_settle_cnt[21]_lut_out = AB2L452Q & (AB2L34 # AB2_settle_cnt[21] & AB2_reduce_or_180) # !AB2L452Q & AB2_settle_cnt[21] & AB2_reduce_or_180;
AB2_settle_cnt[21] = DFFE(AB2_settle_cnt[21]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_settle_cnt[20] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[20]
--operation mode is normal

AB2_settle_cnt[20]_lut_out = AB2L452Q & (AB2L14 # AB2_settle_cnt[20] & AB2_reduce_or_180) # !AB2L452Q & AB2_settle_cnt[20] & AB2_reduce_or_180;
AB2_settle_cnt[20] = DFFE(AB2_settle_cnt[20]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2L081 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~296
--operation mode is normal

AB2L081 = (!AB2_settle_cnt[23] & !AB2_settle_cnt[22] & !AB2_settle_cnt[21] & !AB2_settle_cnt[20]) & CASCADE(AB2L671);


--AB2_settle_cnt[11] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[11]
--operation mode is normal

AB2_settle_cnt[11]_lut_out = AB2L452Q & (AB2L32 # AB2_settle_cnt[11] & AB2_reduce_or_180) # !AB2L452Q & AB2_settle_cnt[11] & AB2_reduce_or_180;
AB2_settle_cnt[11] = DFFE(AB2_settle_cnt[11]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_settle_cnt[10] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[10]
--operation mode is normal

AB2_settle_cnt[10]_lut_out = AB2L452Q & (AB2L12 # AB2_settle_cnt[10] & AB2_reduce_or_180) # !AB2L452Q & AB2_settle_cnt[10] & AB2_reduce_or_180;
AB2_settle_cnt[10] = DFFE(AB2_settle_cnt[10]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_settle_cnt[9] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[9]
--operation mode is normal

AB2_settle_cnt[9]_lut_out = AB2L452Q & (AB2L91 # AB2_settle_cnt[9] & AB2_reduce_or_180) # !AB2L452Q & AB2_settle_cnt[9] & AB2_reduce_or_180;
AB2_settle_cnt[9] = DFFE(AB2_settle_cnt[9]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_settle_cnt[8] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[8]
--operation mode is normal

AB2_settle_cnt[8]_lut_out = AB2L452Q & (AB2L71 # AB2_settle_cnt[8] & AB2_reduce_or_180) # !AB2L452Q & AB2_settle_cnt[8] & AB2_reduce_or_180;
AB2_settle_cnt[8] = DFFE(AB2_settle_cnt[8]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2L771 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~160
--operation mode is normal

AB2L771 = !AB2_settle_cnt[11] & !AB2_settle_cnt[10] & !AB2_settle_cnt[9] & !AB2_settle_cnt[8];


--AB2_settle_cnt[15] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[15]
--operation mode is normal

AB2_settle_cnt[15]_lut_out = AB2L452Q & (AB2L13 # AB2_settle_cnt[15] & AB2_reduce_or_180) # !AB2L452Q & AB2_settle_cnt[15] & AB2_reduce_or_180;
AB2_settle_cnt[15] = DFFE(AB2_settle_cnt[15]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_settle_cnt[14] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[14]
--operation mode is normal

AB2_settle_cnt[14]_lut_out = AB2L452Q & (AB2L92 # AB2_settle_cnt[14] & AB2_reduce_or_180) # !AB2L452Q & AB2_settle_cnt[14] & AB2_reduce_or_180;
AB2_settle_cnt[14] = DFFE(AB2_settle_cnt[14]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_settle_cnt[13] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[13]
--operation mode is normal

AB2_settle_cnt[13]_lut_out = AB2L452Q & (AB2L72 # AB2_settle_cnt[13] & AB2_reduce_or_180) # !AB2L452Q & AB2_settle_cnt[13] & AB2_reduce_or_180;
AB2_settle_cnt[13] = DFFE(AB2_settle_cnt[13]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_settle_cnt[12] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[12]
--operation mode is normal

AB2_settle_cnt[12]_lut_out = AB2L452Q & (AB2L52 # AB2_settle_cnt[12] & AB2_reduce_or_180) # !AB2L452Q & AB2_settle_cnt[12] & AB2_reduce_or_180;
AB2_settle_cnt[12] = DFFE(AB2_settle_cnt[12]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2L181 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~297
--operation mode is normal

AB2L181 = (!AB2_settle_cnt[15] & !AB2_settle_cnt[14] & !AB2_settle_cnt[13] & !AB2_settle_cnt[12]) & CASCADE(AB2L771);


--AB2_settle_cnt[3] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[3]
--operation mode is normal

AB2_settle_cnt[3]_lut_out = AB2L452Q & (AB2L7 # AB2_settle_cnt[3] & AB2_reduce_or_180) # !AB2L452Q & AB2_settle_cnt[3] & AB2_reduce_or_180;
AB2_settle_cnt[3] = DFFE(AB2_settle_cnt[3]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_settle_cnt[2] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[2]
--operation mode is normal

AB2_settle_cnt[2]_lut_out = AB2L452Q & (AB2L5 # AB2_settle_cnt[2] & AB2_reduce_or_180) # !AB2L452Q & AB2_settle_cnt[2] & AB2_reduce_or_180;
AB2_settle_cnt[2] = DFFE(AB2_settle_cnt[2]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_settle_cnt[1] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[1]
--operation mode is normal

AB2_settle_cnt[1]_lut_out = AB2L452Q & (AB2L3 # AB2_settle_cnt[1] & AB2_reduce_or_180) # !AB2L452Q & AB2_settle_cnt[1] & AB2_reduce_or_180;
AB2_settle_cnt[1] = DFFE(AB2_settle_cnt[1]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_settle_cnt[0] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[0]
--operation mode is normal

AB2_settle_cnt[0]_lut_out = AB2L452Q & (AB2L1 # AB2_settle_cnt[0] & AB2_reduce_or_180) # !AB2L452Q & AB2_settle_cnt[0] & AB2_reduce_or_180;
AB2_settle_cnt[0] = DFFE(AB2_settle_cnt[0]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2L871 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~214
--operation mode is normal

AB2L871 = !AB2_settle_cnt[3] & !AB2_settle_cnt[2] & !AB2_settle_cnt[1] & !AB2_settle_cnt[0];


--AB2_settle_cnt[7] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[7]
--operation mode is normal

AB2_settle_cnt[7]_lut_out = AB2L452Q & (AB2L51 # AB2_settle_cnt[7] & AB2_reduce_or_180) # !AB2L452Q & AB2_settle_cnt[7] & AB2_reduce_or_180;
AB2_settle_cnt[7] = DFFE(AB2_settle_cnt[7]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_settle_cnt[6] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[6]
--operation mode is normal

AB2_settle_cnt[6]_lut_out = AB2L452Q & (AB2L31 # AB2_settle_cnt[6] & AB2_reduce_or_180) # !AB2L452Q & AB2_settle_cnt[6] & AB2_reduce_or_180;
AB2_settle_cnt[6] = DFFE(AB2_settle_cnt[6]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_settle_cnt[5] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[5]
--operation mode is normal

AB2_settle_cnt[5]_lut_out = AB2L452Q & (AB2L11 # AB2_settle_cnt[5] & AB2_reduce_or_180) # !AB2L452Q & AB2_settle_cnt[5] & AB2_reduce_or_180;
AB2_settle_cnt[5] = DFFE(AB2_settle_cnt[5]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2_settle_cnt[4] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[4]
--operation mode is normal

AB2_settle_cnt[4]_lut_out = AB2L452Q & (AB2L9 # AB2_settle_cnt[4] & AB2_reduce_or_180) # !AB2L452Q & AB2_settle_cnt[4] & AB2_reduce_or_180;
AB2_settle_cnt[4] = DFFE(AB2_settle_cnt[4]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--AB2L281 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~298
--operation mode is normal

AB2L281 = (AB2_settle_cnt[7] & !AB2_settle_cnt[6] & !AB2_settle_cnt[5] & !AB2_settle_cnt[4]) & CASCADE(AB2L871);


--L1L84 is fe_r2r:inst_fe_r2r|Select_63_rtl_293~1
--operation mode is normal

L1L84 = L1L25Q & L1L74 & !L1_cntn[3];


--L1L22 is fe_r2r:inst_fe_r2r|i~231
--operation mode is normal

L1L22 = L1L15Q & (L1_reduce_nor_33 # L1L05Q & !L1_reduce_nor_17) # !L1L15Q & L1L05Q & !L1_reduce_nor_17;


--U1L43 is r2r:inst_r2r|up~0
--operation mode is normal

U1L43 = X1_command_0_local[28] & U1L52;


--U1L42 is r2r:inst_r2r|i~235
--operation mode is normal

U1L42 = U1_up & !U1_cnt[6] & (U1_cnt[5] # !U1_cnt[0]) # !U1_up & !U1_cnt[5] & !U1_cnt[0];


--U1L32 is r2r:inst_r2r|i~225
--operation mode is normal

U1L32 = U1_cnt[4] # U1_cnt[3] # U1_cnt[2] # U1_cnt[1];


--U1L22 is r2r:inst_r2r|i~211
--operation mode is normal

U1L22 = !U1_cnt[1] # !U1_cnt[2] # !U1_cnt[3] # !U1_cnt[4];


--U1L52 is r2r:inst_r2r|i~250
--operation mode is normal

U1L52 = (U1_cnt[6] & (U1_cnt[0] # !U1L32) # !U1_cnt[6] & !U1L22 & (U1_cnt[0] # !U1L32)) & CASCADE(U1L42);


--PC7_aeb_out is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out
--operation mode is normal

PC7_aeb_out = FB21_sload_path[1] & FB21_sload_path[0] & !FB21_sload_path[2] & !FB21_sload_path[3];


--WB1_inc[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|inc[7]
--operation mode is normal

WB1_inc[7]_lut_out = WB1_inb[7];
WB1_inc[7] = DFFE(WB1_inc[7]_lut_out, GLOBAL(JE1_outclock0), , , );


--WB1_inc[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|inc[6]
--operation mode is normal

WB1_inc[6]_lut_out = WB1_inb[6];
WB1_inc[6] = DFFE(WB1_inc[6]_lut_out, GLOBAL(JE1_outclock0), , , );


--WB1_inc[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|inc[5]
--operation mode is normal

WB1_inc[5]_lut_out = WB1_inb[5];
WB1_inc[5] = DFFE(WB1_inc[5]_lut_out, GLOBAL(JE1_outclock0), , , );


--WB1_inc[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|inc[4]
--operation mode is normal

WB1_inc[4]_lut_out = WB1_inb[4];
WB1_inc[4] = DFFE(WB1_inc[4]_lut_out, GLOBAL(JE1_outclock0), , , );


--WB1_inc[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|inc[3]
--operation mode is normal

WB1_inc[3]_lut_out = WB1_inb[3];
WB1_inc[3] = DFFE(WB1_inc[3]_lut_out, GLOBAL(JE1_outclock0), , , );


--WB1_inc[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|inc[2]
--operation mode is normal

WB1_inc[2]_lut_out = WB1_inb[2];
WB1_inc[2] = DFFE(WB1_inc[2]_lut_out, GLOBAL(JE1_outclock0), , , );


--WB1_inc[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|inc[1]
--operation mode is normal

WB1_inc[1]_lut_out = WB1_inb[1];
WB1_inc[1] = DFFE(WB1_inc[1]_lut_out, GLOBAL(JE1_outclock0), , , );


--WB1_inc[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|inc[0]
--operation mode is normal

WB1_inc[0]_lut_out = WB1_inb[0];
WB1_inc[0] = DFFE(WB1_inc[0]_lut_out, GLOBAL(JE1_outclock0), , , );


--MC01_points[0][2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][2]
--operation mode is normal

MC01_points[0][2]_lut_out = (FB11_sload_path[0] & VC03_sout_node[2] # !FB11_sload_path[0] & VC12_sout_node[2] # !FB11_sload_path[1]) & CASCADE(RC3L1);
MC01_points[0][2] = DFFE(MC01_points[0][2]_lut_out, !GLOBAL(JE1_outclock0), , , );


--MC01_points[0][3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][3]
--operation mode is normal

MC01_points[0][3]_lut_out = (FB11_sload_path[0] & VC03_sout_node[3] # !FB11_sload_path[0] & VC12_sout_node[3] # !FB11_sload_path[1]) & CASCADE(RC4L1);
MC01_points[0][3] = DFFE(MC01_points[0][3]_lut_out, !GLOBAL(JE1_outclock0), , , );


--MC01_points[0][4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][4]
--operation mode is normal

MC01_points[0][4]_lut_out = (FB11_sload_path[0] & VC03_sout_node[4] # !FB11_sload_path[0] & VC12_sout_node[4] # !FB11_sload_path[1]) & CASCADE(RC5L1);
MC01_points[0][4] = DFFE(MC01_points[0][4]_lut_out, !GLOBAL(JE1_outclock0), , , );


--MC01_points[0][5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][5]
--operation mode is normal

MC01_points[0][5]_lut_out = (FB11_sload_path[0] & VC33_cs_buffer[0] # !FB11_sload_path[0] & VC42_cs_buffer[0] # !FB11_sload_path[1]) & CASCADE(RC6L1);
MC01_points[0][5] = DFFE(MC01_points[0][5]_lut_out, !GLOBAL(JE1_outclock0), , , );


--MC01_points[0][6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][6]
--operation mode is normal

MC01_points[0][6]_lut_out = (FB11_sload_path[0] & VC33_cs_buffer[1] # !FB11_sload_path[0] & VC42_cs_buffer[1] # !FB11_sload_path[1]) & CASCADE(RC7L1);
MC01_points[0][6] = DFFE(MC01_points[0][6]_lut_out, !GLOBAL(JE1_outclock0), , , );


--MC01_points[0][7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][7]
--operation mode is normal

MC01_points[0][7]_lut_out = (FB11_sload_path[0] & VC33_cs_buffer[2] # !FB11_sload_path[0] & VC42_cs_buffer[2] # !FB11_sload_path[1]) & CASCADE(RC8L1);
MC01_points[0][7] = DFFE(MC01_points[0][7]_lut_out, !GLOBAL(JE1_outclock0), , , );


--MC01_points[0][8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][8]
--operation mode is normal

MC01_points[0][8]_lut_out = (FB11_sload_path[0] & VC33_cs_buffer[3] # !FB11_sload_path[0] & VC42_cs_buffer[3] # !FB11_sload_path[1]) & CASCADE(RC9L1);
MC01_points[0][8] = DFFE(MC01_points[0][8]_lut_out, !GLOBAL(JE1_outclock0), , , );


--MC01_points[0][9] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][9]
--operation mode is normal

MC01_points[0][9]_lut_out = (FB11_sload_path[0] & VC33_cs_buffer[4] # !FB11_sload_path[0] & VC42_cs_buffer[4] # !FB11_sload_path[1]) & CASCADE(RC01L1);
MC01_points[0][9] = DFFE(MC01_points[0][9]_lut_out, !GLOBAL(JE1_outclock0), , , );


--WB1L88 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_4~80
--operation mode is normal

WB1L88 = X1_com_ctrl_local[9] & (WB1L57 # WB1L37 & !X1_com_ctrl_local[8]) # !X1_com_ctrl_local[9] & WB1L57 & WB1L37 & !X1_com_ctrl_local[8];


--WB1L98 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_4~95
--operation mode is normal

WB1L98 = X1_com_ctrl_local[10] & (WB1L77 # WB1L88) # !X1_com_ctrl_local[10] & WB1L77 & WB1L88;


--WB1L09 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_4~100
--operation mode is normal

WB1L09 = WB1L97 & (WB1L98 # !X1_com_ctrl_local[11]) # !WB1L97 & WB1L98 & !X1_com_ctrl_local[11];


--WB1L19 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_4~102
--operation mode is normal

WB1L19 = X1_com_ctrl_local[12] & (WB1L18 # WB1L09) # !X1_com_ctrl_local[12] & WB1L18 & WB1L09;


--WB1L29 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_4~107
--operation mode is normal

WB1L29 = WB1L38 & (WB1L19 # !X1_com_ctrl_local[13]) # !WB1L38 & WB1L19 & !X1_com_ctrl_local[13];


--WB1L39 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_4~109
--operation mode is normal

WB1L39 = WB1L58 & (WB1L29 # !X1_com_ctrl_local[14]) # !WB1L58 & WB1L29 & !X1_com_ctrl_local[14];


--WB1L49 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|op_4~114
--operation mode is normal

WB1L49 = WB1L78 & (WB1L39 # !X1_com_ctrl_local[15]) # !WB1L78 & WB1L39 & !X1_com_ctrl_local[15];


--WB1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|a_greater_d~80
--operation mode is normal

WB1L1 = WB1_ina[1] & (WB1_ina[0] & !WB1_ind[0] # !WB1_ind[1]) # !WB1_ina[1] & WB1_ina[0] & !WB1_ind[0] & !WB1_ind[1];


--WB1L2 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|a_greater_d~95
--operation mode is normal

WB1L2 = WB1_ina[2] & (WB1L1 # !WB1_ind[2]) # !WB1_ina[2] & WB1L1 & !WB1_ind[2];


--WB1L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|a_greater_d~100
--operation mode is normal

WB1L3 = WB1_ina[3] & (WB1L2 # !WB1_ind[3]) # !WB1_ina[3] & WB1L2 & !WB1_ind[3];


--WB1L4 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|a_greater_d~102
--operation mode is normal

WB1L4 = WB1_ina[4] & (WB1L3 # !WB1_ind[4]) # !WB1_ina[4] & WB1L3 & !WB1_ind[4];


--WB1L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|a_greater_d~107
--operation mode is normal

WB1L5 = WB1_ina[5] & (WB1L4 # !WB1_ind[5]) # !WB1_ina[5] & WB1L4 & !WB1_ind[5];


--WB1L6 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|a_greater_d~109
--operation mode is normal

WB1L6 = WB1_ina[6] & (WB1L5 # !WB1_ind[6]) # !WB1_ina[6] & WB1L5 & !WB1_ind[6];


--X1L532Q is slaveregister:slaveregister_inst|dom_id[48]~reg0
--operation mode is normal

X1L532Q_lut_out = PE1_MASTERHWDATA[16];
X1L532Q = DFFE(X1L532Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L432);


--R1L001 is master_data_source:inst_master_data_source|LessThan_12~226
--operation mode is normal

R1L001 = !R1_data[19] & !R1_data[18] & !R1_data[17] & !R1_data[16];


--R1L201 is master_data_source:inst_master_data_source|LessThan_12~319
--operation mode is normal

R1L201 = (!R1_data[23] & !R1_data[22] & !R1_data[21] & !R1_data[20]) & CASCADE(R1L001);


--R1L101 is master_data_source:inst_master_data_source|LessThan_12~264
--operation mode is normal

R1L101 = !R1_data[11] & !R1_data[10] & !R1_data[8] & !R1_data[9];


--R1L301 is master_data_source:inst_master_data_source|LessThan_12~320
--operation mode is normal

R1L301 = (!R1_data[15] & !R1_data[14] & !R1_data[13] & !R1_data[12]) & CASCADE(R1L101);


--Q1_MultiSPE0 is hit_counter_ff:inst_hit_counter_ff|MultiSPE0
--operation mode is normal

Q1_MultiSPE0_lut_out = Q1_MultiSPE_latch;
Q1_MultiSPE0 = DFFE(Q1_MultiSPE0_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--Q1L901 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~107
--operation mode is normal

Q1L901 = Q1_cnt100ms[7] & !Q1_cnt100ms[4] & !Q1_cnt100ms[5] & !Q1_cnt100ms[6];


--Q1L611 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~294
--operation mode is normal

Q1L611 = (!Q1_cnt100ms[0] & !Q1_cnt100ms[1] & !Q1_cnt100ms[2] & !Q1_cnt100ms[3]) & CASCADE(Q1L901);


--Q1L011 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~129
--operation mode is normal

Q1L011 = Q1_cnt100ms[15] & !Q1_cnt100ms[12] & !Q1_cnt100ms[13] & !Q1_cnt100ms[14];


--Q1L711 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~295
--operation mode is normal

Q1L711 = (Q1_cnt100ms[10] & !Q1_cnt100ms[8] & !Q1_cnt100ms[9] & !Q1_cnt100ms[11]) & CASCADE(Q1L011);


--P1L901 is hit_counter:inst_hit_counter|reduce_nor_3~107
--operation mode is normal

P1L901 = P1_cnt100ms[7] & !P1_cnt100ms[4] & !P1_cnt100ms[5] & !P1_cnt100ms[6];


--P1L611 is hit_counter:inst_hit_counter|reduce_nor_3~294
--operation mode is normal

P1L611 = (!P1_cnt100ms[0] & !P1_cnt100ms[1] & !P1_cnt100ms[2] & !P1_cnt100ms[3]) & CASCADE(P1L901);


--P1L011 is hit_counter:inst_hit_counter|reduce_nor_3~129
--operation mode is normal

P1L011 = P1_cnt100ms[15] & !P1_cnt100ms[12] & !P1_cnt100ms[13] & !P1_cnt100ms[14];


--P1L711 is hit_counter:inst_hit_counter|reduce_nor_3~295
--operation mode is normal

P1L711 = (P1_cnt100ms[10] & !P1_cnt100ms[8] & !P1_cnt100ms[9] & !P1_cnt100ms[11]) & CASCADE(P1L011);


--Q1_OneSPE0 is hit_counter_ff:inst_hit_counter_ff|OneSPE0
--operation mode is normal

Q1_OneSPE0_lut_out = Q1_OneSPE_latch;
Q1_OneSPE0 = DFFE(Q1_OneSPE0_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--KB1_inst35 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|inst35
--operation mode is normal

KB1_inst35 = BD1L31Q & SB1L41Q;


--CC1L8 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|b_non_empty~99
--operation mode is normal

CC1L8 = FB5_pre_out[2] # FB5_pre_out[3] # FB5_pre_out[4] # FB5_pre_out[5];


--CC1L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|b_non_empty~128
--operation mode is normal

CC1L9 = !CC1L8 & !FB5_pre_out[6] & !FB5_pre_out[7] & !FB5_pre_out[8];


--CC1L01 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|b_non_empty~139
--operation mode is normal

CC1L01 = (X1L245Q & FB5_sload_path[0] & !FB5_pre_out[9] & !FB5_pre_out[1]) & CASCADE(CC1L9);


--PC01_agb_out is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|comp_10:inst2|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|agb_out
--operation mode is normal

PC01_agb_out = COM_AD_D[9] & (PC01_lcarry[8] # !VC93_cs_buffer[9]) # !COM_AD_D[9] & PC01_lcarry[8] & !VC93_cs_buffer[9];


--JD1_dffe_af is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|dffe_af
--operation mode is normal

JD1_dffe_af_lut_out = JD1L2 # JD1L4 & !FB51_sload_path[0] & !GD1L31Q;
JD1_dffe_af = DFFE(JD1_dffe_af_lut_out, GLOBAL(JE1_outclock0), GD1L01Q, , );


--GD1L6Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|RX_TCAL:inst6|sreg~15
--operation mode is normal

GD1L6Q_lut_out = GD1L8Q # GD1L6Q & !JD1_dffe_af;
GD1L6Q = DFFE(GD1L6Q_lut_out, GLOBAL(JE1_outclock0), !SB1L42, , );


--GD1L2 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|RX_TCAL:inst6|EXP_HL~4
--operation mode is normal

GD1L2 = PC01_agb_out & (!GD1L6Q # !JD1_dffe_af) # !PC01_agb_out & !GD1L5Q & (!GD1L6Q # !JD1_dffe_af);


--JD1L4 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|dffe_af~91
--operation mode is normal

JD1L4 = GD1L41Q & FB51_pre_out[1] & FB51_pre_out[3] & FB51_pre_out[2];


--LD1L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|a_fefifo_qve:fifo_state|b_full~9
--operation mode is normal

LD1L3 = LD1_b_full # JD1L4 & LD1_b_non_empty & FB51_sload_path[0];


--GD1L8Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|RX_TCAL:inst6|sreg~17
--operation mode is normal

GD1L8Q_lut_out = JB1L87Q & !GD1L01Q;
GD1L8Q = DFFE(GD1L8Q_lut_out, GLOBAL(JE1_outclock0), !SB1L42, , );


--LD1_valid_wreq is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|a_fefifo_qve:fifo_state|valid_wreq
--operation mode is normal

LD1_valid_wreq = GD1L41Q & !LD1_b_full;


--LD1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|a_fefifo_qve:fifo_state|altr_temp~28
--operation mode is normal

LD1L1 = LD1_b_non_empty & (GD1L31Q $ (LD1_b_full # !GD1L41Q)) # !LD1_b_non_empty & (LD1_b_full # !GD1L41Q);


--GD1L4Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|RX_TCAL:inst6|sreg~13
--operation mode is normal

GD1L4Q_lut_out = GD1L3Q # GD1L1 # LD1_b_non_empty & GD1L9Q;
GD1L4Q = DFFE(GD1L4Q_lut_out, GLOBAL(JE1_outclock0), !SB1L42, , );


--GD1L7Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|RX_TCAL:inst6|sreg~16
--operation mode is normal

GD1L7Q_lut_out = GD1L7Q & (GD1L9Q & !LD1_b_non_empty # !VD1L85Q) # !GD1L7Q & GD1L9Q & !LD1_b_non_empty;
GD1L7Q = DFFE(GD1L7Q_lut_out, GLOBAL(JE1_outclock0), !SB1L42, , );


--VD1L98 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|TC_RX_TIME~8
--operation mode is normal

VD1L98 = JB1L211Q & (VD1L38Q & !DE1L11Q # !VD1L45Q) # !JB1L211Q & VD1L38Q & !DE1L11Q;


--VD1L09 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|TC_TX_TIME~6
--operation mode is normal

VD1L09 = FB82L9 & VD1L18Q # !FB82L9 & FB72L8 & VD1L88Q;


--VD1L25 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|shift_ct_en~19
--operation mode is normal

VD1L25 = DE1L11Q & (VD1L48Q # VD1L38Q);


--VD1L36Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~21
--operation mode is normal

VD1L36Q_lut_out = !CC2_b_non_empty & (VD1L36Q # VD1L95Q & !FB52L81);
VD1L36Q = DFFE(VD1L36Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--VD1L06Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~18
--operation mode is normal

VD1L06Q_lut_out = DE1L11Q & (VD1L77Q # VD1L06Q & !CC2_b_non_empty) # !DE1L11Q & VD1L06Q & !CC2_b_non_empty;
VD1L06Q = DFFE(VD1L06Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--VD1L16Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~19
--operation mode is normal

VD1L16Q_lut_out = DE1L11Q & (VD1L67Q # VD1L16Q & !CC2_b_non_empty) # !DE1L11Q & VD1L16Q & !CC2_b_non_empty;
VD1L16Q = DFFE(VD1L16Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--VD1L26Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~20
--operation mode is normal

VD1L26Q_lut_out = DE1L11Q & (VD1L08Q # VD1L26Q & !CC2_b_non_empty) # !DE1L11Q & VD1L26Q & !CC2_b_non_empty;
VD1L26Q = DFFE(VD1L26Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--VD1L52 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|frd_next~43
--operation mode is normal

VD1L52 = !VD1L36Q & !VD1L06Q & !VD1L16Q & !VD1L26Q;


--VD1L81 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~217
--operation mode is normal

VD1L81 = VD1L9 & (VD1L52 & !VD1L95Q # !CC2_b_non_empty);


--VD1L67Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~34
--operation mode is normal

VD1L67Q_lut_out = CC2_b_non_empty & (VD1L06Q # VD1L67Q & !DE1L11Q) # !CC2_b_non_empty & VD1L67Q & !DE1L11Q;
VD1L67Q = DFFE(VD1L67Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--VD1L08Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~38
--operation mode is normal

VD1L08Q_lut_out = CC2_b_non_empty & (VD1L16Q # VD1L08Q & !DE1L11Q) # !CC2_b_non_empty & VD1L08Q & !DE1L11Q;
VD1L08Q = DFFE(VD1L08Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--VD1L77Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~35
--operation mode is normal

VD1L77Q_lut_out = VD1L28Q # VD1L77Q & !DE1L11Q;
VD1L77Q = DFFE(VD1L77Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--VD1L21 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~128
--operation mode is normal

VD1L21 = !VD1L46Q & !VD1L67Q & !VD1L08Q & !VD1L77Q;


--VD1L31 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~141
--operation mode is normal

VD1L31 = VD1L48Q # VD1L38Q # VD1L87Q # VD1L68Q;


--VD1L12 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~258
--operation mode is normal

VD1L12 = (DE1L11Q # VD1L21 & !VD1L97Q & !VD1L31) & CASCADE(VD1L81);


--VD1L32 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|FCHK3~4
--operation mode is normal

VD1L32 = VD1L36Q # VD1L95Q & !FB52L81;


--RC85L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00020|$00012~0
--operation mode is normal

RC85L1 = VD1L94Q # VD1L54Q & RC55L2 # !VD1L54Q & RC45L2;


--RC85L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00020|result_node~18
--operation mode is normal

RC85L3 = (RC85L2 # RC65L2 & !VD1L54Q # !VD1L94Q) & CASCADE(RC85L1);


--VD1L74 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel3~229
--operation mode is normal

VD1L74 = !VD1L27Q & !VD1L47Q & !VD1L07Q;


--VD1L82 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel0~205
--operation mode is normal

VD1L82 = !VD1L76Q & !VD1L56Q & !VD1L96Q;


--VD1L84 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel3~267
--operation mode is normal

VD1L84 = VD1L66Q # !DE1L11Q & !VD1L74 # !VD1L82;


--VD1L64 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel3~96
--operation mode is normal

VD1L64 = DE1L11Q & (VD1L17Q # VD1L37Q);


--RC82L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

RC82L1 = VD1L94Q # VD1L54Q & RC52L2 # !VD1L54Q & RC42L2;


--RC82L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00020|result_node~18
--operation mode is normal

RC82L3 = (RC82L2 # RC62L2 & !VD1L54Q # !VD1L94Q) & CASCADE(RC82L1);


--CD3_dffs[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

CD3_dffs[5]_lut_out = RC34L3 & (CD3_dffs[6] # DE1L11Q) # !RC34L3 & CD3_dffs[6] & !DE1L11Q;
CD3_dffs[5] = DFFE(CD3_dffs[5]_lut_out, GLOBAL(JE1_outclock0), DE1L9Q, , DE1L01Q);


--H1L71 is atwd_ping_pong:inst_atwd_ping_pong|Select_51_rtl_299~7
--operation mode is normal

H1L71 = H1L6Q & X1_command_0_local[2] & !H1_atwd0_read_done_dly;


--AB1L502 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_244~11
--operation mode is normal

AB1L502 = AB1L352Q # AB1L452Q # !AB1L402 # !AB1L291;


--AB1_reduce_or_180 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_180
--operation mode is normal

AB1_reduce_or_180 = AB1L752Q # !AB1L402 # !AB1L691;


--BB1_readout_cnt[27] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[27]
--operation mode is normal

BB1_readout_cnt[27]_lut_out = BB1L461Q & (BB1L55 # BB1_readout_cnt[27] & BB1_reduce_or_143) # !BB1L461Q & BB1_readout_cnt[27] & BB1_reduce_or_143;
BB1_readout_cnt[27] = DFFE(BB1_readout_cnt[27]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_readout_cnt[26] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[26]
--operation mode is normal

BB1_readout_cnt[26]_lut_out = BB1L461Q & (BB1L35 # BB1_readout_cnt[26] & BB1_reduce_or_143) # !BB1L461Q & BB1_readout_cnt[26] & BB1_reduce_or_143;
BB1_readout_cnt[26] = DFFE(BB1_readout_cnt[26]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_readout_cnt[25] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[25]
--operation mode is normal

BB1_readout_cnt[25]_lut_out = BB1L461Q & (BB1L15 # BB1_readout_cnt[25] & BB1_reduce_or_143) # !BB1L461Q & BB1_readout_cnt[25] & BB1_reduce_or_143;
BB1_readout_cnt[25] = DFFE(BB1_readout_cnt[25]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_readout_cnt[24] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[24]
--operation mode is normal

BB1_readout_cnt[24]_lut_out = BB1L461Q & (BB1L94 # BB1_readout_cnt[24] & BB1_reduce_or_143) # !BB1L461Q & BB1_readout_cnt[24] & BB1_reduce_or_143;
BB1_readout_cnt[24] = DFFE(BB1_readout_cnt[24]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L831 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~100
--operation mode is normal

BB1L831 = !BB1_readout_cnt[27] & !BB1_readout_cnt[26] & !BB1_readout_cnt[25] & !BB1_readout_cnt[24];


--BB1_readout_cnt[31] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[31]
--operation mode is normal

BB1_readout_cnt[31]_lut_out = BB1L461Q & (BB1L36 # BB1_readout_cnt[31] & BB1_reduce_or_143) # !BB1L461Q & BB1_readout_cnt[31] & BB1_reduce_or_143;
BB1_readout_cnt[31] = DFFE(BB1_readout_cnt[31]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_readout_cnt[30] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[30]
--operation mode is normal

BB1_readout_cnt[30]_lut_out = BB1L461Q & (BB1L16 # BB1_readout_cnt[30] & BB1_reduce_or_143) # !BB1L461Q & BB1_readout_cnt[30] & BB1_reduce_or_143;
BB1_readout_cnt[30] = DFFE(BB1_readout_cnt[30]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_readout_cnt[29] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[29]
--operation mode is normal

BB1_readout_cnt[29]_lut_out = BB1L461Q & (BB1L95 # BB1_readout_cnt[29] & BB1_reduce_or_143) # !BB1L461Q & BB1_readout_cnt[29] & BB1_reduce_or_143;
BB1_readout_cnt[29] = DFFE(BB1_readout_cnt[29]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_readout_cnt[28] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[28]
--operation mode is normal

BB1_readout_cnt[28]_lut_out = BB1L461Q & (BB1L75 # BB1_readout_cnt[28] & BB1_reduce_or_143) # !BB1L461Q & BB1_readout_cnt[28] & BB1_reduce_or_143;
BB1_readout_cnt[28] = DFFE(BB1_readout_cnt[28]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L241 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~296
--operation mode is normal

BB1L241 = (!BB1_readout_cnt[31] & !BB1_readout_cnt[30] & !BB1_readout_cnt[29] & !BB1_readout_cnt[28]) & CASCADE(BB1L831);


--BB1_readout_cnt[19] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[19]
--operation mode is normal

BB1_readout_cnt[19]_lut_out = BB1L461Q & (BB1L93 # BB1_readout_cnt[19] & BB1_reduce_or_143) # !BB1L461Q & BB1_readout_cnt[19] & BB1_reduce_or_143;
BB1_readout_cnt[19] = DFFE(BB1_readout_cnt[19]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_readout_cnt[18] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[18]
--operation mode is normal

BB1_readout_cnt[18]_lut_out = BB1L461Q & (BB1L73 # BB1_readout_cnt[18] & BB1_reduce_or_143) # !BB1L461Q & BB1_readout_cnt[18] & BB1_reduce_or_143;
BB1_readout_cnt[18] = DFFE(BB1_readout_cnt[18]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_readout_cnt[17] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[17]
--operation mode is normal

BB1_readout_cnt[17]_lut_out = BB1L461Q & (BB1L53 # BB1_readout_cnt[17] & BB1_reduce_or_143) # !BB1L461Q & BB1_readout_cnt[17] & BB1_reduce_or_143;
BB1_readout_cnt[17] = DFFE(BB1_readout_cnt[17]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_readout_cnt[16] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[16]
--operation mode is normal

BB1_readout_cnt[16]_lut_out = BB1L461Q & (BB1L33 # BB1_readout_cnt[16] & BB1_reduce_or_143) # !BB1L461Q & BB1_readout_cnt[16] & BB1_reduce_or_143;
BB1_readout_cnt[16] = DFFE(BB1_readout_cnt[16]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L931 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~122
--operation mode is normal

BB1L931 = !BB1_readout_cnt[19] & !BB1_readout_cnt[18] & !BB1_readout_cnt[17] & !BB1_readout_cnt[16];


--BB1_readout_cnt[23] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[23]
--operation mode is normal

BB1_readout_cnt[23]_lut_out = BB1L461Q & (BB1L74 # BB1_readout_cnt[23] & BB1_reduce_or_143) # !BB1L461Q & BB1_readout_cnt[23] & BB1_reduce_or_143;
BB1_readout_cnt[23] = DFFE(BB1_readout_cnt[23]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_readout_cnt[22] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[22]
--operation mode is normal

BB1_readout_cnt[22]_lut_out = BB1L461Q & (BB1L54 # BB1_readout_cnt[22] & BB1_reduce_or_143) # !BB1L461Q & BB1_readout_cnt[22] & BB1_reduce_or_143;
BB1_readout_cnt[22] = DFFE(BB1_readout_cnt[22]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_readout_cnt[21] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[21]
--operation mode is normal

BB1_readout_cnt[21]_lut_out = BB1L461Q & (BB1L34 # BB1_readout_cnt[21] & BB1_reduce_or_143) # !BB1L461Q & BB1_readout_cnt[21] & BB1_reduce_or_143;
BB1_readout_cnt[21] = DFFE(BB1_readout_cnt[21]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_readout_cnt[20] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[20]
--operation mode is normal

BB1_readout_cnt[20]_lut_out = BB1L461Q & (BB1L14 # BB1_readout_cnt[20] & BB1_reduce_or_143) # !BB1L461Q & BB1_readout_cnt[20] & BB1_reduce_or_143;
BB1_readout_cnt[20] = DFFE(BB1_readout_cnt[20]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L341 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~297
--operation mode is normal

BB1L341 = (!BB1_readout_cnt[23] & !BB1_readout_cnt[22] & !BB1_readout_cnt[21] & !BB1_readout_cnt[20]) & CASCADE(BB1L931);


--BB1_readout_cnt[11] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[11]
--operation mode is normal

BB1_readout_cnt[11]_lut_out = BB1L461Q & (BB1L32 # BB1_readout_cnt[11] & BB1_reduce_or_143) # !BB1L461Q & BB1_readout_cnt[11] & BB1_reduce_or_143;
BB1_readout_cnt[11] = DFFE(BB1_readout_cnt[11]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_readout_cnt[10] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[10]
--operation mode is normal

BB1_readout_cnt[10]_lut_out = BB1L461Q & (BB1L12 # BB1_readout_cnt[10] & BB1_reduce_or_143) # !BB1L461Q & BB1_readout_cnt[10] & BB1_reduce_or_143;
BB1_readout_cnt[10] = DFFE(BB1_readout_cnt[10]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_readout_cnt[9] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[9]
--operation mode is normal

BB1_readout_cnt[9]_lut_out = BB1L461Q & (BB1L91 # BB1_readout_cnt[9] & BB1_reduce_or_143) # !BB1L461Q & BB1_readout_cnt[9] & BB1_reduce_or_143;
BB1_readout_cnt[9] = DFFE(BB1_readout_cnt[9]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_readout_cnt[8] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[8]
--operation mode is normal

BB1_readout_cnt[8]_lut_out = BB1L461Q & (BB1L71 # BB1_readout_cnt[8] & BB1_reduce_or_143) # !BB1L461Q & BB1_readout_cnt[8] & BB1_reduce_or_143;
BB1_readout_cnt[8] = DFFE(BB1_readout_cnt[8]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L041 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~160
--operation mode is normal

BB1L041 = !BB1_readout_cnt[11] & !BB1_readout_cnt[10] & !BB1_readout_cnt[9] & !BB1_readout_cnt[8];


--BB1_readout_cnt[15] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[15]
--operation mode is normal

BB1_readout_cnt[15]_lut_out = BB1L461Q & (BB1L13 # BB1_readout_cnt[15] & BB1_reduce_or_143) # !BB1L461Q & BB1_readout_cnt[15] & BB1_reduce_or_143;
BB1_readout_cnt[15] = DFFE(BB1_readout_cnt[15]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_readout_cnt[14] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[14]
--operation mode is normal

BB1_readout_cnt[14]_lut_out = BB1L461Q & (BB1L92 # BB1_readout_cnt[14] & BB1_reduce_or_143) # !BB1L461Q & BB1_readout_cnt[14] & BB1_reduce_or_143;
BB1_readout_cnt[14] = DFFE(BB1_readout_cnt[14]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_readout_cnt[13] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[13]
--operation mode is normal

BB1_readout_cnt[13]_lut_out = BB1L461Q & (BB1L72 # BB1_readout_cnt[13] & BB1_reduce_or_143) # !BB1L461Q & BB1_readout_cnt[13] & BB1_reduce_or_143;
BB1_readout_cnt[13] = DFFE(BB1_readout_cnt[13]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_readout_cnt[12] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[12]
--operation mode is normal

BB1_readout_cnt[12]_lut_out = BB1L461Q & (BB1L52 # BB1_readout_cnt[12] & BB1_reduce_or_143) # !BB1L461Q & BB1_readout_cnt[12] & BB1_reduce_or_143;
BB1_readout_cnt[12] = DFFE(BB1_readout_cnt[12]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L441 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~298
--operation mode is normal

BB1L441 = (!BB1_readout_cnt[15] & !BB1_readout_cnt[14] & !BB1_readout_cnt[13] & !BB1_readout_cnt[12]) & CASCADE(BB1L041);


--BB1_readout_cnt[3] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[3]
--operation mode is normal

BB1_readout_cnt[3]_lut_out = BB1L461Q & (BB1L7 # BB1_readout_cnt[3] & BB1_reduce_or_143) # !BB1L461Q & BB1_readout_cnt[3] & BB1_reduce_or_143;
BB1_readout_cnt[3] = DFFE(BB1_readout_cnt[3]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_readout_cnt[2] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[2]
--operation mode is normal

BB1_readout_cnt[2]_lut_out = BB1L461Q & (BB1L5 # BB1_readout_cnt[2] & BB1_reduce_or_143) # !BB1L461Q & BB1_readout_cnt[2] & BB1_reduce_or_143;
BB1_readout_cnt[2] = DFFE(BB1_readout_cnt[2]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_readout_cnt[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[1]
--operation mode is normal

BB1_readout_cnt[1]_lut_out = BB1L461Q & (BB1L3 # BB1_readout_cnt[1] & BB1_reduce_or_143) # !BB1L461Q & BB1_readout_cnt[1] & BB1_reduce_or_143;
BB1_readout_cnt[1] = DFFE(BB1_readout_cnt[1]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_readout_cnt[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[0]
--operation mode is normal

BB1_readout_cnt[0]_lut_out = BB1L461Q & (BB1L1 # BB1_readout_cnt[0] & BB1_reduce_or_143) # !BB1L461Q & BB1_readout_cnt[0] & BB1_reduce_or_143;
BB1_readout_cnt[0] = DFFE(BB1_readout_cnt[0]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L141 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~214
--operation mode is normal

BB1L141 = !BB1_readout_cnt[3] & !BB1_readout_cnt[2] & !BB1_readout_cnt[1] & !BB1_readout_cnt[0];


--BB1_readout_cnt[7] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[7]
--operation mode is normal

BB1_readout_cnt[7]_lut_out = BB1L461Q & (BB1L51 # BB1_readout_cnt[7] & BB1_reduce_or_143) # !BB1L461Q & BB1_readout_cnt[7] & BB1_reduce_or_143;
BB1_readout_cnt[7] = DFFE(BB1_readout_cnt[7]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_readout_cnt[6] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[6]
--operation mode is normal

BB1_readout_cnt[6]_lut_out = BB1L461Q & (BB1L31 # BB1_readout_cnt[6] & BB1_reduce_or_143) # !BB1L461Q & BB1_readout_cnt[6] & BB1_reduce_or_143;
BB1_readout_cnt[6] = DFFE(BB1_readout_cnt[6]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_readout_cnt[5] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[5]
--operation mode is normal

BB1_readout_cnt[5]_lut_out = BB1L461Q & (BB1L11 # BB1_readout_cnt[5] & BB1_reduce_or_143) # !BB1L461Q & BB1_readout_cnt[5] & BB1_reduce_or_143;
BB1_readout_cnt[5] = DFFE(BB1_readout_cnt[5]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_readout_cnt[4] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[4]
--operation mode is normal

BB1_readout_cnt[4]_lut_out = BB1L461Q & (BB1L9 # BB1_readout_cnt[4] & BB1_reduce_or_143) # !BB1L461Q & BB1_readout_cnt[4] & BB1_reduce_or_143;
BB1_readout_cnt[4] = DFFE(BB1_readout_cnt[4]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L541 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~299
--operation mode is normal

BB1L541 = (BB1_readout_cnt[7] & !BB1_readout_cnt[6] & !BB1_readout_cnt[5] & !BB1_readout_cnt[4]) & CASCADE(BB1L141);


--H1L02 is atwd_ping_pong:inst_atwd_ping_pong|Select_100_rtl_302~24
--operation mode is normal

H1L02 = H1L21Q & X1_command_0_local[10] & !H1_atwd1_read_done_dly # !H1L4Q;


--AB2L502 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_244~11
--operation mode is normal

AB2L502 = AB2L152Q # AB2L252Q # !AB2L402 # !AB2L291;


--AB2_reduce_or_180 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_180
--operation mode is normal

AB2_reduce_or_180 = AB2L552Q # !AB2L402 # !AB2L691;


--BB2_readout_cnt[27] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[27]
--operation mode is normal

BB2_readout_cnt[27]_lut_out = BB2L461Q & (BB2L55 # BB2_readout_cnt[27] & BB2_reduce_or_143) # !BB2L461Q & BB2_readout_cnt[27] & BB2_reduce_or_143;
BB2_readout_cnt[27] = DFFE(BB2_readout_cnt[27]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_readout_cnt[26] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[26]
--operation mode is normal

BB2_readout_cnt[26]_lut_out = BB2L461Q & (BB2L35 # BB2_readout_cnt[26] & BB2_reduce_or_143) # !BB2L461Q & BB2_readout_cnt[26] & BB2_reduce_or_143;
BB2_readout_cnt[26] = DFFE(BB2_readout_cnt[26]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_readout_cnt[25] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[25]
--operation mode is normal

BB2_readout_cnt[25]_lut_out = BB2L461Q & (BB2L15 # BB2_readout_cnt[25] & BB2_reduce_or_143) # !BB2L461Q & BB2_readout_cnt[25] & BB2_reduce_or_143;
BB2_readout_cnt[25] = DFFE(BB2_readout_cnt[25]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_readout_cnt[24] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[24]
--operation mode is normal

BB2_readout_cnt[24]_lut_out = BB2L461Q & (BB2L94 # BB2_readout_cnt[24] & BB2_reduce_or_143) # !BB2L461Q & BB2_readout_cnt[24] & BB2_reduce_or_143;
BB2_readout_cnt[24] = DFFE(BB2_readout_cnt[24]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L831 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~100
--operation mode is normal

BB2L831 = !BB2_readout_cnt[27] & !BB2_readout_cnt[26] & !BB2_readout_cnt[25] & !BB2_readout_cnt[24];


--BB2_readout_cnt[31] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[31]
--operation mode is normal

BB2_readout_cnt[31]_lut_out = BB2L461Q & (BB2L36 # BB2_readout_cnt[31] & BB2_reduce_or_143) # !BB2L461Q & BB2_readout_cnt[31] & BB2_reduce_or_143;
BB2_readout_cnt[31] = DFFE(BB2_readout_cnt[31]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_readout_cnt[30] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[30]
--operation mode is normal

BB2_readout_cnt[30]_lut_out = BB2L461Q & (BB2L16 # BB2_readout_cnt[30] & BB2_reduce_or_143) # !BB2L461Q & BB2_readout_cnt[30] & BB2_reduce_or_143;
BB2_readout_cnt[30] = DFFE(BB2_readout_cnt[30]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_readout_cnt[29] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[29]
--operation mode is normal

BB2_readout_cnt[29]_lut_out = BB2L461Q & (BB2L95 # BB2_readout_cnt[29] & BB2_reduce_or_143) # !BB2L461Q & BB2_readout_cnt[29] & BB2_reduce_or_143;
BB2_readout_cnt[29] = DFFE(BB2_readout_cnt[29]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_readout_cnt[28] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[28]
--operation mode is normal

BB2_readout_cnt[28]_lut_out = BB2L461Q & (BB2L75 # BB2_readout_cnt[28] & BB2_reduce_or_143) # !BB2L461Q & BB2_readout_cnt[28] & BB2_reduce_or_143;
BB2_readout_cnt[28] = DFFE(BB2_readout_cnt[28]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L241 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~296
--operation mode is normal

BB2L241 = (!BB2_readout_cnt[31] & !BB2_readout_cnt[30] & !BB2_readout_cnt[29] & !BB2_readout_cnt[28]) & CASCADE(BB2L831);


--BB2_readout_cnt[19] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[19]
--operation mode is normal

BB2_readout_cnt[19]_lut_out = BB2L461Q & (BB2L93 # BB2_readout_cnt[19] & BB2_reduce_or_143) # !BB2L461Q & BB2_readout_cnt[19] & BB2_reduce_or_143;
BB2_readout_cnt[19] = DFFE(BB2_readout_cnt[19]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_readout_cnt[18] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[18]
--operation mode is normal

BB2_readout_cnt[18]_lut_out = BB2L461Q & (BB2L73 # BB2_readout_cnt[18] & BB2_reduce_or_143) # !BB2L461Q & BB2_readout_cnt[18] & BB2_reduce_or_143;
BB2_readout_cnt[18] = DFFE(BB2_readout_cnt[18]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_readout_cnt[17] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[17]
--operation mode is normal

BB2_readout_cnt[17]_lut_out = BB2L461Q & (BB2L53 # BB2_readout_cnt[17] & BB2_reduce_or_143) # !BB2L461Q & BB2_readout_cnt[17] & BB2_reduce_or_143;
BB2_readout_cnt[17] = DFFE(BB2_readout_cnt[17]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_readout_cnt[16] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[16]
--operation mode is normal

BB2_readout_cnt[16]_lut_out = BB2L461Q & (BB2L33 # BB2_readout_cnt[16] & BB2_reduce_or_143) # !BB2L461Q & BB2_readout_cnt[16] & BB2_reduce_or_143;
BB2_readout_cnt[16] = DFFE(BB2_readout_cnt[16]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L931 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~122
--operation mode is normal

BB2L931 = !BB2_readout_cnt[19] & !BB2_readout_cnt[18] & !BB2_readout_cnt[17] & !BB2_readout_cnt[16];


--BB2_readout_cnt[23] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[23]
--operation mode is normal

BB2_readout_cnt[23]_lut_out = BB2L461Q & (BB2L74 # BB2_readout_cnt[23] & BB2_reduce_or_143) # !BB2L461Q & BB2_readout_cnt[23] & BB2_reduce_or_143;
BB2_readout_cnt[23] = DFFE(BB2_readout_cnt[23]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_readout_cnt[22] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[22]
--operation mode is normal

BB2_readout_cnt[22]_lut_out = BB2L461Q & (BB2L54 # BB2_readout_cnt[22] & BB2_reduce_or_143) # !BB2L461Q & BB2_readout_cnt[22] & BB2_reduce_or_143;
BB2_readout_cnt[22] = DFFE(BB2_readout_cnt[22]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_readout_cnt[21] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[21]
--operation mode is normal

BB2_readout_cnt[21]_lut_out = BB2L461Q & (BB2L34 # BB2_readout_cnt[21] & BB2_reduce_or_143) # !BB2L461Q & BB2_readout_cnt[21] & BB2_reduce_or_143;
BB2_readout_cnt[21] = DFFE(BB2_readout_cnt[21]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_readout_cnt[20] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[20]
--operation mode is normal

BB2_readout_cnt[20]_lut_out = BB2L461Q & (BB2L14 # BB2_readout_cnt[20] & BB2_reduce_or_143) # !BB2L461Q & BB2_readout_cnt[20] & BB2_reduce_or_143;
BB2_readout_cnt[20] = DFFE(BB2_readout_cnt[20]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L341 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~297
--operation mode is normal

BB2L341 = (!BB2_readout_cnt[23] & !BB2_readout_cnt[22] & !BB2_readout_cnt[21] & !BB2_readout_cnt[20]) & CASCADE(BB2L931);


--BB2_readout_cnt[11] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[11]
--operation mode is normal

BB2_readout_cnt[11]_lut_out = BB2L461Q & (BB2L32 # BB2_readout_cnt[11] & BB2_reduce_or_143) # !BB2L461Q & BB2_readout_cnt[11] & BB2_reduce_or_143;
BB2_readout_cnt[11] = DFFE(BB2_readout_cnt[11]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_readout_cnt[10] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[10]
--operation mode is normal

BB2_readout_cnt[10]_lut_out = BB2L461Q & (BB2L12 # BB2_readout_cnt[10] & BB2_reduce_or_143) # !BB2L461Q & BB2_readout_cnt[10] & BB2_reduce_or_143;
BB2_readout_cnt[10] = DFFE(BB2_readout_cnt[10]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_readout_cnt[9] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[9]
--operation mode is normal

BB2_readout_cnt[9]_lut_out = BB2L461Q & (BB2L91 # BB2_readout_cnt[9] & BB2_reduce_or_143) # !BB2L461Q & BB2_readout_cnt[9] & BB2_reduce_or_143;
BB2_readout_cnt[9] = DFFE(BB2_readout_cnt[9]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_readout_cnt[8] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[8]
--operation mode is normal

BB2_readout_cnt[8]_lut_out = BB2L461Q & (BB2L71 # BB2_readout_cnt[8] & BB2_reduce_or_143) # !BB2L461Q & BB2_readout_cnt[8] & BB2_reduce_or_143;
BB2_readout_cnt[8] = DFFE(BB2_readout_cnt[8]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L041 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~160
--operation mode is normal

BB2L041 = !BB2_readout_cnt[11] & !BB2_readout_cnt[10] & !BB2_readout_cnt[9] & !BB2_readout_cnt[8];


--BB2_readout_cnt[15] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[15]
--operation mode is normal

BB2_readout_cnt[15]_lut_out = BB2L461Q & (BB2L13 # BB2_readout_cnt[15] & BB2_reduce_or_143) # !BB2L461Q & BB2_readout_cnt[15] & BB2_reduce_or_143;
BB2_readout_cnt[15] = DFFE(BB2_readout_cnt[15]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_readout_cnt[14] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[14]
--operation mode is normal

BB2_readout_cnt[14]_lut_out = BB2L461Q & (BB2L92 # BB2_readout_cnt[14] & BB2_reduce_or_143) # !BB2L461Q & BB2_readout_cnt[14] & BB2_reduce_or_143;
BB2_readout_cnt[14] = DFFE(BB2_readout_cnt[14]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_readout_cnt[13] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[13]
--operation mode is normal

BB2_readout_cnt[13]_lut_out = BB2L461Q & (BB2L72 # BB2_readout_cnt[13] & BB2_reduce_or_143) # !BB2L461Q & BB2_readout_cnt[13] & BB2_reduce_or_143;
BB2_readout_cnt[13] = DFFE(BB2_readout_cnt[13]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_readout_cnt[12] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[12]
--operation mode is normal

BB2_readout_cnt[12]_lut_out = BB2L461Q & (BB2L52 # BB2_readout_cnt[12] & BB2_reduce_or_143) # !BB2L461Q & BB2_readout_cnt[12] & BB2_reduce_or_143;
BB2_readout_cnt[12] = DFFE(BB2_readout_cnt[12]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L441 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~298
--operation mode is normal

BB2L441 = (!BB2_readout_cnt[15] & !BB2_readout_cnt[14] & !BB2_readout_cnt[13] & !BB2_readout_cnt[12]) & CASCADE(BB2L041);


--BB2_readout_cnt[3] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[3]
--operation mode is normal

BB2_readout_cnt[3]_lut_out = BB2L461Q & (BB2L7 # BB2_readout_cnt[3] & BB2_reduce_or_143) # !BB2L461Q & BB2_readout_cnt[3] & BB2_reduce_or_143;
BB2_readout_cnt[3] = DFFE(BB2_readout_cnt[3]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_readout_cnt[2] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[2]
--operation mode is normal

BB2_readout_cnt[2]_lut_out = BB2L461Q & (BB2L5 # BB2_readout_cnt[2] & BB2_reduce_or_143) # !BB2L461Q & BB2_readout_cnt[2] & BB2_reduce_or_143;
BB2_readout_cnt[2] = DFFE(BB2_readout_cnt[2]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_readout_cnt[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[1]
--operation mode is normal

BB2_readout_cnt[1]_lut_out = BB2L461Q & (BB2L3 # BB2_readout_cnt[1] & BB2_reduce_or_143) # !BB2L461Q & BB2_readout_cnt[1] & BB2_reduce_or_143;
BB2_readout_cnt[1] = DFFE(BB2_readout_cnt[1]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_readout_cnt[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[0]
--operation mode is normal

BB2_readout_cnt[0]_lut_out = BB2L461Q & (BB2L1 # BB2_readout_cnt[0] & BB2_reduce_or_143) # !BB2L461Q & BB2_readout_cnt[0] & BB2_reduce_or_143;
BB2_readout_cnt[0] = DFFE(BB2_readout_cnt[0]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L141 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~214
--operation mode is normal

BB2L141 = !BB2_readout_cnt[3] & !BB2_readout_cnt[2] & !BB2_readout_cnt[1] & !BB2_readout_cnt[0];


--BB2_readout_cnt[7] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[7]
--operation mode is normal

BB2_readout_cnt[7]_lut_out = BB2L461Q & (BB2L51 # BB2_readout_cnt[7] & BB2_reduce_or_143) # !BB2L461Q & BB2_readout_cnt[7] & BB2_reduce_or_143;
BB2_readout_cnt[7] = DFFE(BB2_readout_cnt[7]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_readout_cnt[6] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[6]
--operation mode is normal

BB2_readout_cnt[6]_lut_out = BB2L461Q & (BB2L31 # BB2_readout_cnt[6] & BB2_reduce_or_143) # !BB2L461Q & BB2_readout_cnt[6] & BB2_reduce_or_143;
BB2_readout_cnt[6] = DFFE(BB2_readout_cnt[6]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_readout_cnt[5] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[5]
--operation mode is normal

BB2_readout_cnt[5]_lut_out = BB2L461Q & (BB2L11 # BB2_readout_cnt[5] & BB2_reduce_or_143) # !BB2L461Q & BB2_readout_cnt[5] & BB2_reduce_or_143;
BB2_readout_cnt[5] = DFFE(BB2_readout_cnt[5]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_readout_cnt[4] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[4]
--operation mode is normal

BB2_readout_cnt[4]_lut_out = BB2L461Q & (BB2L9 # BB2_readout_cnt[4] & BB2_reduce_or_143) # !BB2L461Q & BB2_readout_cnt[4] & BB2_reduce_or_143;
BB2_readout_cnt[4] = DFFE(BB2_readout_cnt[4]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L541 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~299
--operation mode is normal

BB2L541 = (BB2_readout_cnt[7] & !BB2_readout_cnt[6] & !BB2_readout_cnt[5] & !BB2_readout_cnt[4]) & CASCADE(BB2L141);


--K1_wait_cnt[27] is coinc:inst_coinc|wait_cnt[27]
--operation mode is normal

K1_wait_cnt[27]_lut_out = K1_wait_cnt[27] & (K1L391 # K1L491 & K1L811) # !K1_wait_cnt[27] & K1L491 & K1L811;
K1_wait_cnt[27] = DFFE(K1_wait_cnt[27]_lut_out, GLOBAL(JE1_outclock0), , , K1L142);


--K1_wait_cnt[26] is coinc:inst_coinc|wait_cnt[26]
--operation mode is normal

K1_wait_cnt[26]_lut_out = K1_wait_cnt[26] & (K1L391 # K1L491 & K1L611) # !K1_wait_cnt[26] & K1L491 & K1L611;
K1_wait_cnt[26] = DFFE(K1_wait_cnt[26]_lut_out, GLOBAL(JE1_outclock0), , , K1L142);


--K1_wait_cnt[25] is coinc:inst_coinc|wait_cnt[25]
--operation mode is normal

K1_wait_cnt[25]_lut_out = K1_wait_cnt[25] & (K1L391 # K1L491 & K1L411) # !K1_wait_cnt[25] & K1L491 & K1L411;
K1_wait_cnt[25] = DFFE(K1_wait_cnt[25]_lut_out, GLOBAL(JE1_outclock0), , , K1L142);


--K1_wait_cnt[24] is coinc:inst_coinc|wait_cnt[24]
--operation mode is normal

K1_wait_cnt[24]_lut_out = K1_wait_cnt[24] & (K1L391 # K1L491 & K1L211) # !K1_wait_cnt[24] & K1L491 & K1L211;
K1_wait_cnt[24] = DFFE(K1_wait_cnt[24]_lut_out, GLOBAL(JE1_outclock0), , , K1L142);


--K1L581 is coinc:inst_coinc|reduce_nor_96~112
--operation mode is normal

K1L581 = !K1_wait_cnt[27] & !K1_wait_cnt[26] & !K1_wait_cnt[25] & !K1_wait_cnt[24];


--K1_wait_cnt[31] is coinc:inst_coinc|wait_cnt[31]
--operation mode is normal

K1_wait_cnt[31]_lut_out = K1_wait_cnt[31] & (K1L391 # K1L621 & K1L491) # !K1_wait_cnt[31] & K1L621 & K1L491;
K1_wait_cnt[31] = DFFE(K1_wait_cnt[31]_lut_out, GLOBAL(JE1_outclock0), , , K1L142);


--K1_wait_cnt[30] is coinc:inst_coinc|wait_cnt[30]
--operation mode is normal

K1_wait_cnt[30]_lut_out = K1_wait_cnt[30] & (K1L391 # K1L491 & K1L421) # !K1_wait_cnt[30] & K1L491 & K1L421;
K1_wait_cnt[30] = DFFE(K1_wait_cnt[30]_lut_out, GLOBAL(JE1_outclock0), , , K1L142);


--K1_wait_cnt[29] is coinc:inst_coinc|wait_cnt[29]
--operation mode is normal

K1_wait_cnt[29]_lut_out = K1_wait_cnt[29] & (K1L391 # K1L491 & K1L221) # !K1_wait_cnt[29] & K1L491 & K1L221;
K1_wait_cnt[29] = DFFE(K1_wait_cnt[29]_lut_out, GLOBAL(JE1_outclock0), , , K1L142);


--K1_wait_cnt[28] is coinc:inst_coinc|wait_cnt[28]
--operation mode is normal

K1_wait_cnt[28]_lut_out = K1_wait_cnt[28] & (K1L391 # K1L491 & K1L021) # !K1_wait_cnt[28] & K1L491 & K1L021;
K1_wait_cnt[28] = DFFE(K1_wait_cnt[28]_lut_out, GLOBAL(JE1_outclock0), , , K1L142);


--K1L981 is coinc:inst_coinc|reduce_nor_96~308
--operation mode is normal

K1L981 = (!K1_wait_cnt[31] & !K1_wait_cnt[30] & !K1_wait_cnt[29] & !K1_wait_cnt[28]) & CASCADE(K1L581);


--K1_wait_cnt[19] is coinc:inst_coinc|wait_cnt[19]
--operation mode is normal

K1_wait_cnt[19]_lut_out = K1_wait_cnt[19] & (K1L391 # K1L491 & K1L201) # !K1_wait_cnt[19] & K1L491 & K1L201;
K1_wait_cnt[19] = DFFE(K1_wait_cnt[19]_lut_out, GLOBAL(JE1_outclock0), , , K1L142);


--K1_wait_cnt[18] is coinc:inst_coinc|wait_cnt[18]
--operation mode is normal

K1_wait_cnt[18]_lut_out = K1_wait_cnt[18] & (K1L391 # K1L491 & K1L001) # !K1_wait_cnt[18] & K1L491 & K1L001;
K1_wait_cnt[18] = DFFE(K1_wait_cnt[18]_lut_out, GLOBAL(JE1_outclock0), , , K1L142);


--K1_wait_cnt[17] is coinc:inst_coinc|wait_cnt[17]
--operation mode is normal

K1_wait_cnt[17]_lut_out = K1_wait_cnt[17] & (K1L391 # K1L491 & K1L89) # !K1_wait_cnt[17] & K1L491 & K1L89;
K1_wait_cnt[17] = DFFE(K1_wait_cnt[17]_lut_out, GLOBAL(JE1_outclock0), , , K1L142);


--K1_wait_cnt[16] is coinc:inst_coinc|wait_cnt[16]
--operation mode is normal

K1_wait_cnt[16]_lut_out = K1_wait_cnt[16] & (K1L391 # K1L491 & K1L69) # !K1_wait_cnt[16] & K1L491 & K1L69;
K1_wait_cnt[16] = DFFE(K1_wait_cnt[16]_lut_out, GLOBAL(JE1_outclock0), , , K1L142);


--K1L681 is coinc:inst_coinc|reduce_nor_96~134
--operation mode is normal

K1L681 = !K1_wait_cnt[19] & !K1_wait_cnt[18] & !K1_wait_cnt[17] & !K1_wait_cnt[16];


--K1_wait_cnt[23] is coinc:inst_coinc|wait_cnt[23]
--operation mode is normal

K1_wait_cnt[23]_lut_out = K1_wait_cnt[23] & (K1L391 # K1L491 & K1L011) # !K1_wait_cnt[23] & K1L491 & K1L011;
K1_wait_cnt[23] = DFFE(K1_wait_cnt[23]_lut_out, GLOBAL(JE1_outclock0), , , K1L142);


--K1_wait_cnt[22] is coinc:inst_coinc|wait_cnt[22]
--operation mode is normal

K1_wait_cnt[22]_lut_out = K1_wait_cnt[22] & (K1L391 # K1L491 & K1L801) # !K1_wait_cnt[22] & K1L491 & K1L801;
K1_wait_cnt[22] = DFFE(K1_wait_cnt[22]_lut_out, GLOBAL(JE1_outclock0), , , K1L142);


--K1_wait_cnt[21] is coinc:inst_coinc|wait_cnt[21]
--operation mode is normal

K1_wait_cnt[21]_lut_out = K1_wait_cnt[21] & (K1L391 # K1L491 & K1L601) # !K1_wait_cnt[21] & K1L491 & K1L601;
K1_wait_cnt[21] = DFFE(K1_wait_cnt[21]_lut_out, GLOBAL(JE1_outclock0), , , K1L142);


--K1_wait_cnt[20] is coinc:inst_coinc|wait_cnt[20]
--operation mode is normal

K1_wait_cnt[20]_lut_out = K1_wait_cnt[20] & (K1L391 # K1L491 & K1L401) # !K1_wait_cnt[20] & K1L491 & K1L401;
K1_wait_cnt[20] = DFFE(K1_wait_cnt[20]_lut_out, GLOBAL(JE1_outclock0), , , K1L142);


--K1L091 is coinc:inst_coinc|reduce_nor_96~309
--operation mode is normal

K1L091 = (!K1_wait_cnt[23] & !K1_wait_cnt[22] & !K1_wait_cnt[21] & !K1_wait_cnt[20]) & CASCADE(K1L681);


--K1_wait_cnt[11] is coinc:inst_coinc|wait_cnt[11]
--operation mode is normal

K1_wait_cnt[11]_lut_out = K1_wait_cnt[11] & (K1L391 # K1L491 & K1L68) # !K1_wait_cnt[11] & K1L491 & K1L68;
K1_wait_cnt[11] = DFFE(K1_wait_cnt[11]_lut_out, GLOBAL(JE1_outclock0), , , K1L142);


--K1_wait_cnt[10] is coinc:inst_coinc|wait_cnt[10]
--operation mode is normal

K1_wait_cnt[10]_lut_out = K1_wait_cnt[10] & (K1L391 # K1L491 & K1L48) # !K1_wait_cnt[10] & K1L491 & K1L48;
K1_wait_cnt[10] = DFFE(K1_wait_cnt[10]_lut_out, GLOBAL(JE1_outclock0), , , K1L142);


--K1_wait_cnt[9] is coinc:inst_coinc|wait_cnt[9]
--operation mode is normal

K1_wait_cnt[9]_lut_out = K1_wait_cnt[9] & (K1L391 # K1L491 & K1L28) # !K1_wait_cnt[9] & K1L491 & K1L28;
K1_wait_cnt[9] = DFFE(K1_wait_cnt[9]_lut_out, GLOBAL(JE1_outclock0), , , K1L142);


--K1_wait_cnt[8] is coinc:inst_coinc|wait_cnt[8]
--operation mode is normal

K1_wait_cnt[8]_lut_out = K1_wait_cnt[8] & (K1L391 # K1L491 & K1L08) # !K1_wait_cnt[8] & K1L491 & K1L08;
K1_wait_cnt[8] = DFFE(K1_wait_cnt[8]_lut_out, GLOBAL(JE1_outclock0), , , K1L142);


--K1L781 is coinc:inst_coinc|reduce_nor_96~172
--operation mode is normal

K1L781 = !K1_wait_cnt[11] & !K1_wait_cnt[10] & !K1_wait_cnt[9] & !K1_wait_cnt[8];


--K1_wait_cnt[15] is coinc:inst_coinc|wait_cnt[15]
--operation mode is normal

K1_wait_cnt[15]_lut_out = K1_wait_cnt[15] & (K1L391 # K1L491 & K1L49) # !K1_wait_cnt[15] & K1L491 & K1L49;
K1_wait_cnt[15] = DFFE(K1_wait_cnt[15]_lut_out, GLOBAL(JE1_outclock0), , , K1L142);


--K1_wait_cnt[14] is coinc:inst_coinc|wait_cnt[14]
--operation mode is normal

K1_wait_cnt[14]_lut_out = K1_wait_cnt[14] & (K1L391 # K1L491 & K1L29) # !K1_wait_cnt[14] & K1L491 & K1L29;
K1_wait_cnt[14] = DFFE(K1_wait_cnt[14]_lut_out, GLOBAL(JE1_outclock0), , , K1L142);


--K1_wait_cnt[13] is coinc:inst_coinc|wait_cnt[13]
--operation mode is normal

K1_wait_cnt[13]_lut_out = K1_wait_cnt[13] & (K1L391 # K1L491 & K1L09) # !K1_wait_cnt[13] & K1L491 & K1L09;
K1_wait_cnt[13] = DFFE(K1_wait_cnt[13]_lut_out, GLOBAL(JE1_outclock0), , , K1L142);


--K1_wait_cnt[12] is coinc:inst_coinc|wait_cnt[12]
--operation mode is normal

K1_wait_cnt[12]_lut_out = K1_wait_cnt[12] & (K1L391 # K1L491 & K1L88) # !K1_wait_cnt[12] & K1L491 & K1L88;
K1_wait_cnt[12] = DFFE(K1_wait_cnt[12]_lut_out, GLOBAL(JE1_outclock0), , , K1L142);


--K1L191 is coinc:inst_coinc|reduce_nor_96~310
--operation mode is normal

K1L191 = (!K1_wait_cnt[15] & !K1_wait_cnt[14] & !K1_wait_cnt[13] & !K1_wait_cnt[12]) & CASCADE(K1L781);


--K1_wait_cnt[2] is coinc:inst_coinc|wait_cnt[2]
--operation mode is normal

K1_wait_cnt[2]_lut_out = K1L691 # K1L602Q & (K1L86 # !K1_reduce_nor_96);
K1_wait_cnt[2] = DFFE(K1_wait_cnt[2]_lut_out, GLOBAL(JE1_outclock0), , , K1L142);


--K1_wait_cnt[3] is coinc:inst_coinc|wait_cnt[3]
--operation mode is normal

K1_wait_cnt[3]_lut_out = K1_wait_cnt[3] & (K1L391 # K1L491 & K1L07) # !K1_wait_cnt[3] & K1L491 & K1L07;
K1_wait_cnt[3] = DFFE(K1_wait_cnt[3]_lut_out, GLOBAL(JE1_outclock0), , , K1L142);


--K1_wait_cnt[1] is coinc:inst_coinc|wait_cnt[1]
--operation mode is normal

K1_wait_cnt[1]_lut_out = K1_wait_cnt[1] & (K1L391 # K1L491 & K1L66) # !K1_wait_cnt[1] & K1L491 & K1L66;
K1_wait_cnt[1] = DFFE(K1_wait_cnt[1]_lut_out, GLOBAL(JE1_outclock0), , , K1L142);


--K1_wait_cnt[0] is coinc:inst_coinc|wait_cnt[0]
--operation mode is normal

K1_wait_cnt[0]_lut_out = K1_wait_cnt[0] & (K1L391 # K1L491 & K1L46) # !K1_wait_cnt[0] & K1L491 & K1L46;
K1_wait_cnt[0] = DFFE(K1_wait_cnt[0]_lut_out, GLOBAL(JE1_outclock0), , , K1L142);


--K1L881 is coinc:inst_coinc|reduce_nor_96~226
--operation mode is normal

K1L881 = K1_wait_cnt[2] & !K1_wait_cnt[3] & !K1_wait_cnt[1] & !K1_wait_cnt[0];


--K1_wait_cnt[7] is coinc:inst_coinc|wait_cnt[7]
--operation mode is normal

K1_wait_cnt[7]_lut_out = K1_wait_cnt[7] & (K1L391 # K1L491 & K1L87) # !K1_wait_cnt[7] & K1L491 & K1L87;
K1_wait_cnt[7] = DFFE(K1_wait_cnt[7]_lut_out, GLOBAL(JE1_outclock0), , , K1L142);


--K1_wait_cnt[6] is coinc:inst_coinc|wait_cnt[6]
--operation mode is normal

K1_wait_cnt[6]_lut_out = K1_wait_cnt[6] & (K1L391 # K1L491 & K1L67) # !K1_wait_cnt[6] & K1L491 & K1L67;
K1_wait_cnt[6] = DFFE(K1_wait_cnt[6]_lut_out, GLOBAL(JE1_outclock0), , , K1L142);


--K1_wait_cnt[5] is coinc:inst_coinc|wait_cnt[5]
--operation mode is normal

K1_wait_cnt[5]_lut_out = K1_wait_cnt[5] & (K1L391 # K1L491 & K1L47) # !K1_wait_cnt[5] & K1L491 & K1L47;
K1_wait_cnt[5] = DFFE(K1_wait_cnt[5]_lut_out, GLOBAL(JE1_outclock0), , , K1L142);


--K1_wait_cnt[4] is coinc:inst_coinc|wait_cnt[4]
--operation mode is normal

K1_wait_cnt[4]_lut_out = K1_wait_cnt[4] & (K1L391 # K1L491 & K1L27) # !K1_wait_cnt[4] & K1L491 & K1L27;
K1_wait_cnt[4] = DFFE(K1_wait_cnt[4]_lut_out, GLOBAL(JE1_outclock0), , , K1L142);


--K1L291 is coinc:inst_coinc|reduce_nor_96~311
--operation mode is normal

K1L291 = (!K1_wait_cnt[7] & !K1_wait_cnt[6] & !K1_wait_cnt[5] & !K1_wait_cnt[4]) & CASCADE(K1L881);


--K1_cnt[27] is coinc:inst_coinc|cnt[27]
--operation mode is normal

K1_cnt[27]_lut_out = K1L391 & (K1L55 # K1_cnt[27] & K1L791) # !K1L391 & K1_cnt[27] & K1L791;
K1_cnt[27] = DFFE(K1_cnt[27]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1_cnt[26] is coinc:inst_coinc|cnt[26]
--operation mode is normal

K1_cnt[26]_lut_out = K1L391 & (K1L35 # K1_cnt[26] & K1L791) # !K1L391 & K1_cnt[26] & K1L791;
K1_cnt[26] = DFFE(K1_cnt[26]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1_cnt[25] is coinc:inst_coinc|cnt[25]
--operation mode is normal

K1_cnt[25]_lut_out = K1L391 & (K1L15 # K1_cnt[25] & K1L791) # !K1L391 & K1_cnt[25] & K1L791;
K1_cnt[25] = DFFE(K1_cnt[25]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1_cnt[24] is coinc:inst_coinc|cnt[24]
--operation mode is normal

K1_cnt[24]_lut_out = K1L391 & (K1L94 # K1_cnt[24] & K1L791) # !K1L391 & K1_cnt[24] & K1L791;
K1_cnt[24] = DFFE(K1_cnt[24]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1L671 is coinc:inst_coinc|reduce_nor_22~130
--operation mode is normal

K1L671 = !K1_cnt[27] & !K1_cnt[26] & !K1_cnt[25] & !K1_cnt[24];


--K1_cnt[31] is coinc:inst_coinc|cnt[31]
--operation mode is normal

K1_cnt[31]_lut_out = K1L391 & (K1L36 # K1_cnt[31] & K1L791) # !K1L391 & K1_cnt[31] & K1L791;
K1_cnt[31] = DFFE(K1_cnt[31]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1_cnt[30] is coinc:inst_coinc|cnt[30]
--operation mode is normal

K1_cnt[30]_lut_out = K1L391 & (K1L16 # K1_cnt[30] & K1L791) # !K1L391 & K1_cnt[30] & K1L791;
K1_cnt[30] = DFFE(K1_cnt[30]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1_cnt[29] is coinc:inst_coinc|cnt[29]
--operation mode is normal

K1_cnt[29]_lut_out = K1L391 & (K1L95 # K1_cnt[29] & K1L791) # !K1L391 & K1_cnt[29] & K1L791;
K1_cnt[29] = DFFE(K1_cnt[29]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1_cnt[28] is coinc:inst_coinc|cnt[28]
--operation mode is normal

K1_cnt[28]_lut_out = K1L391 & (K1L75 # K1_cnt[28] & K1L791) # !K1L391 & K1_cnt[28] & K1L791;
K1_cnt[28] = DFFE(K1_cnt[28]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1L081 is coinc:inst_coinc|reduce_nor_22~326
--operation mode is normal

K1L081 = (!K1_cnt[31] & !K1_cnt[30] & !K1_cnt[29] & !K1_cnt[28]) & CASCADE(K1L671);


--K1_cnt[19] is coinc:inst_coinc|cnt[19]
--operation mode is normal

K1_cnt[19]_lut_out = K1L391 & (K1L93 # K1_cnt[19] & K1L791) # !K1L391 & K1_cnt[19] & K1L791;
K1_cnt[19] = DFFE(K1_cnt[19]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1_cnt[18] is coinc:inst_coinc|cnt[18]
--operation mode is normal

K1_cnt[18]_lut_out = K1L391 & (K1L73 # K1_cnt[18] & K1L791) # !K1L391 & K1_cnt[18] & K1L791;
K1_cnt[18] = DFFE(K1_cnt[18]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1_cnt[17] is coinc:inst_coinc|cnt[17]
--operation mode is normal

K1_cnt[17]_lut_out = K1L391 & (K1L53 # K1_cnt[17] & K1L791) # !K1L391 & K1_cnt[17] & K1L791;
K1_cnt[17] = DFFE(K1_cnt[17]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1_cnt[16] is coinc:inst_coinc|cnt[16]
--operation mode is normal

K1_cnt[16]_lut_out = K1L391 & (K1L33 # K1_cnt[16] & K1L791) # !K1L391 & K1_cnt[16] & K1L791;
K1_cnt[16] = DFFE(K1_cnt[16]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1L771 is coinc:inst_coinc|reduce_nor_22~152
--operation mode is normal

K1L771 = !K1_cnt[19] & !K1_cnt[18] & !K1_cnt[17] & !K1_cnt[16];


--K1_cnt[23] is coinc:inst_coinc|cnt[23]
--operation mode is normal

K1_cnt[23]_lut_out = K1L391 & (K1L74 # K1_cnt[23] & K1L791) # !K1L391 & K1_cnt[23] & K1L791;
K1_cnt[23] = DFFE(K1_cnt[23]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1_cnt[22] is coinc:inst_coinc|cnt[22]
--operation mode is normal

K1_cnt[22]_lut_out = K1L391 & (K1L54 # K1_cnt[22] & K1L791) # !K1L391 & K1_cnt[22] & K1L791;
K1_cnt[22] = DFFE(K1_cnt[22]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1_cnt[21] is coinc:inst_coinc|cnt[21]
--operation mode is normal

K1_cnt[21]_lut_out = K1L391 & (K1L34 # K1_cnt[21] & K1L791) # !K1L391 & K1_cnt[21] & K1L791;
K1_cnt[21] = DFFE(K1_cnt[21]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1_cnt[20] is coinc:inst_coinc|cnt[20]
--operation mode is normal

K1_cnt[20]_lut_out = K1L391 & (K1L14 # K1_cnt[20] & K1L791) # !K1L391 & K1_cnt[20] & K1L791;
K1_cnt[20] = DFFE(K1_cnt[20]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1L181 is coinc:inst_coinc|reduce_nor_22~327
--operation mode is normal

K1L181 = (!K1_cnt[23] & !K1_cnt[22] & !K1_cnt[21] & !K1_cnt[20]) & CASCADE(K1L771);


--K1_cnt[10] is coinc:inst_coinc|cnt[10]
--operation mode is normal

K1_cnt[10]_lut_out = K1L891 # K1_cnt[10] & K1L791;
K1_cnt[10] = DFFE(K1_cnt[10]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1_cnt[9] is coinc:inst_coinc|cnt[9]
--operation mode is normal

K1_cnt[9]_lut_out = K1L991 # K1_cnt[9] & K1L791;
K1_cnt[9] = DFFE(K1_cnt[9]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1_cnt[8] is coinc:inst_coinc|cnt[8]
--operation mode is normal

K1_cnt[8]_lut_out = K1L002 # K1_cnt[8] & K1L791;
K1_cnt[8] = DFFE(K1_cnt[8]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1_cnt[11] is coinc:inst_coinc|cnt[11]
--operation mode is normal

K1_cnt[11]_lut_out = K1L391 & (K1L32 # K1_cnt[11] & K1L791) # !K1L391 & K1_cnt[11] & K1L791;
K1_cnt[11] = DFFE(K1_cnt[11]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1L871 is coinc:inst_coinc|reduce_nor_22~190
--operation mode is normal

K1L871 = K1_cnt[10] & K1_cnt[9] & K1_cnt[8] & !K1_cnt[11];


--K1_cnt[15] is coinc:inst_coinc|cnt[15]
--operation mode is normal

K1_cnt[15]_lut_out = K1L391 & (K1L13 # K1_cnt[15] & K1L791) # !K1L391 & K1_cnt[15] & K1L791;
K1_cnt[15] = DFFE(K1_cnt[15]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1_cnt[14] is coinc:inst_coinc|cnt[14]
--operation mode is normal

K1_cnt[14]_lut_out = K1L391 & (K1L92 # K1_cnt[14] & K1L791) # !K1L391 & K1_cnt[14] & K1L791;
K1_cnt[14] = DFFE(K1_cnt[14]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1_cnt[13] is coinc:inst_coinc|cnt[13]
--operation mode is normal

K1_cnt[13]_lut_out = K1L391 & (K1L72 # K1_cnt[13] & K1L791) # !K1L391 & K1_cnt[13] & K1L791;
K1_cnt[13] = DFFE(K1_cnt[13]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1_cnt[12] is coinc:inst_coinc|cnt[12]
--operation mode is normal

K1_cnt[12]_lut_out = K1L391 & (K1L52 # K1_cnt[12] & K1L791) # !K1L391 & K1_cnt[12] & K1L791;
K1_cnt[12] = DFFE(K1_cnt[12]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1L281 is coinc:inst_coinc|reduce_nor_22~328
--operation mode is normal

K1L281 = (!K1_cnt[15] & !K1_cnt[14] & !K1_cnt[13] & !K1_cnt[12]) & CASCADE(K1L871);


--K1_cnt[3] is coinc:inst_coinc|cnt[3]
--operation mode is normal

K1_cnt[3]_lut_out = K1L391 & (K1L7 # K1_cnt[3] & K1L791) # !K1L391 & K1_cnt[3] & K1L791;
K1_cnt[3] = DFFE(K1_cnt[3]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1_cnt[2] is coinc:inst_coinc|cnt[2]
--operation mode is normal

K1_cnt[2]_lut_out = K1L391 & (K1L5 # K1_cnt[2] & K1L791) # !K1L391 & K1_cnt[2] & K1L791;
K1_cnt[2] = DFFE(K1_cnt[2]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1_cnt[1] is coinc:inst_coinc|cnt[1]
--operation mode is normal

K1_cnt[1]_lut_out = K1L391 & (K1L3 # K1_cnt[1] & K1L791) # !K1L391 & K1_cnt[1] & K1L791;
K1_cnt[1] = DFFE(K1_cnt[1]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1_cnt[0] is coinc:inst_coinc|cnt[0]
--operation mode is normal

K1_cnt[0]_lut_out = K1L391 & (K1L1 # K1_cnt[0] & K1L791) # !K1L391 & K1_cnt[0] & K1L791;
K1_cnt[0] = DFFE(K1_cnt[0]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1L971 is coinc:inst_coinc|reduce_nor_22~244
--operation mode is normal

K1L971 = !K1_cnt[3] & !K1_cnt[2] & !K1_cnt[1] & !K1_cnt[0];


--K1_cnt[7] is coinc:inst_coinc|cnt[7]
--operation mode is normal

K1_cnt[7]_lut_out = K1L102 # K1_cnt[7] & K1L791;
K1_cnt[7] = DFFE(K1_cnt[7]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1_cnt[6] is coinc:inst_coinc|cnt[6]
--operation mode is normal

K1_cnt[6]_lut_out = K1L202 # K1_cnt[6] & K1L791;
K1_cnt[6] = DFFE(K1_cnt[6]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1_cnt[4] is coinc:inst_coinc|cnt[4]
--operation mode is normal

K1_cnt[4]_lut_out = K1L302 # K1_cnt[4] & K1L791;
K1_cnt[4] = DFFE(K1_cnt[4]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1_cnt[5] is coinc:inst_coinc|cnt[5]
--operation mode is normal

K1_cnt[5]_lut_out = K1L391 & (K1L11 # K1_cnt[5] & K1L791) # !K1L391 & K1_cnt[5] & K1L791;
K1_cnt[5] = DFFE(K1_cnt[5]_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , K1L261);


--K1L381 is coinc:inst_coinc|reduce_nor_22~329
--operation mode is normal

K1L381 = (K1_cnt[7] & K1_cnt[6] & K1_cnt[4] & !K1_cnt[5]) & CASCADE(K1L971);


--JB1L59 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV1~35
--operation mode is normal

JB1L59 = !JB1L4 & !JB1L36 & (VD1L01Q # !JB1L38Q);


--JB1L79 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV1~71
--operation mode is normal

JB1L79 = (!JB1L06 & !JB1L26 & (VD1L01Q # !JB1L48Q)) & CASCADE(JB1L59);


--JB1L401 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV8~57
--operation mode is normal

JB1L401 = JB1L24 # JB1L8 # JB1L88Q & !VD1L01Q;


--JB1L501 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV8~63
--operation mode is normal

JB1L501 = JB1L101 & !JB1L11 & !JB1L45 & !JB1L401;


--JB1L601 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV8~68
--operation mode is normal

JB1L601 = (!JB1L85 & !JB1L06 & (VD1L01Q # !JB1L48Q)) & CASCADE(JB1L501);


--BD1L51Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|sreg~17
--operation mode is normal

BD1L51Q_lut_out = ND1L3Q & (BD1L51Q & !BD1_rxcteq9 # !BD1L4Q) # !ND1L3Q & BD1L51Q & !BD1_rxcteq9;
BD1L51Q = DFFE(BD1L51Q_lut_out, GLOBAL(JE1_outclock0), !KB1_inst2, , );


--BD1L8 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|RXDAT~10
--operation mode is normal

BD1L8 = !BD1L51Q & (FB31_sload_path[3] # !BD1L81Q) # !BD1_rxcteq9;


--BD1L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|RXDAT~64
--operation mode is normal

BD1L9 = (ND1L3Q # FB21_sload_path[2] & BD1L6 # !BD1L41Q) & CASCADE(BD1L8);


--WB1_inb[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|inb[7]
--operation mode is normal

WB1_inb[7]_lut_out = WB1_ina[7];
WB1_inb[7] = DFFE(WB1_inb[7]_lut_out, GLOBAL(JE1_outclock0), , , );


--WB1_inb[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|inb[6]
--operation mode is normal

WB1_inb[6]_lut_out = WB1_ina[6];
WB1_inb[6] = DFFE(WB1_inb[6]_lut_out, GLOBAL(JE1_outclock0), , , );


--WB1_inb[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|inb[5]
--operation mode is normal

WB1_inb[5]_lut_out = WB1_ina[5];
WB1_inb[5] = DFFE(WB1_inb[5]_lut_out, GLOBAL(JE1_outclock0), , , );


--WB1_inb[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|inb[4]
--operation mode is normal

WB1_inb[4]_lut_out = WB1_ina[4];
WB1_inb[4] = DFFE(WB1_inb[4]_lut_out, GLOBAL(JE1_outclock0), , , );


--WB1_inb[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|inb[3]
--operation mode is normal

WB1_inb[3]_lut_out = WB1_ina[3];
WB1_inb[3] = DFFE(WB1_inb[3]_lut_out, GLOBAL(JE1_outclock0), , , );


--WB1_inb[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|inb[2]
--operation mode is normal

WB1_inb[2]_lut_out = WB1_ina[2];
WB1_inb[2] = DFFE(WB1_inb[2]_lut_out, GLOBAL(JE1_outclock0), , , );


--WB1_inb[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|inb[1]
--operation mode is normal

WB1_inb[1]_lut_out = WB1_ina[1];
WB1_inb[1] = DFFE(WB1_inb[1]_lut_out, GLOBAL(JE1_outclock0), , , );


--WB1_inb[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_digital:inst29|inb[0]
--operation mode is normal

WB1_inb[0]_lut_out = WB1_ina[0];
WB1_inb[0] = DFFE(WB1_inb[0]_lut_out, GLOBAL(JE1_outclock0), , , );


--X1L612 is slaveregister:slaveregister_inst|dom_id[31]~203
--operation mode is normal

X1L612 = B1L21Q & B1L42Q & B1L01Q & !B1L11Q;


--X1L432 is slaveregister:slaveregister_inst|dom_id[48]~128
--operation mode is normal

X1L432 = B1L8Q & X1L905 & X1L54 & X1L612;


--Q1_MultiSPE_latch is hit_counter_ff:inst_hit_counter_ff|MultiSPE_latch
--operation mode is normal

Q1_MultiSPE_latch_lut_out = VCC;
Q1_MultiSPE_latch = DFFE(Q1_MultiSPE_latch_lut_out, MultiSPE, Q1_MultiSPE1, , );


--Q1_OneSPE_latch is hit_counter_ff:inst_hit_counter_ff|OneSPE_latch
--operation mode is normal

Q1_OneSPE_latch_lut_out = VCC;
Q1_OneSPE_latch = DFFE(Q1_OneSPE_latch_lut_out, OneSPE, Q1_OneSPE1, , );


--VD1L42 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|frd_next~13
--operation mode is normal

VD1L42 = VD1L52 & (FB52L81 # !VD1L95Q) # !CC2_b_non_empty;


--VD1L62 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|frd_next~65
--operation mode is normal

VD1L62 = (!VD1L28Q & (DE1L11Q # VD1L21 & !VD1L97Q)) & CASCADE(VD1L42);


--CC2L4 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|b_full~90
--operation mode is normal

CC2L4 = FB12_pre_out[2] & FB12_pre_out[3] & FB12_pre_out[4] & FB12_pre_out[5];


--CC2L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|a_fefifo_3af:fifo_state|b_full~118
--operation mode is normal

CC2L5 = (CC2_b_non_empty & X1L345Q & FB12_sload_path[0] & FB12_pre_out[1]) & CASCADE(CC2L4);


--VC93_cs_buffer[8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|thr_add:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]
--operation mode is arithmetic

VC93_cs_buffer[8] = VB1_478[8] $ X1_com_ctrl_local[24] $ VC93_cout[7];

--VC93_cout[8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|thr_add:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[8]
--operation mode is arithmetic

VC93_cout[8] = CARRY(VB1_478[8] & (!VC93_cout[7] # !X1_com_ctrl_local[24]) # !VB1_478[8] & !X1_com_ctrl_local[24] & !VC93_cout[7]);


--VB1_478[9] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|478[9]
--operation mode is normal

VB1_478[9]_lut_out = MC01_points[0][9];
VB1_478[9] = DFFE(VB1_478[9]_lut_out, GLOBAL(JE1_outclock0), , , GD1L8Q);


--JD1L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|dffe_af~104
--operation mode is normal

JD1L5 = FB51_pre_out[1] & FB51_pre_out[3] & FB51_pre_out[2];


--JD1L2 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|dffe_af~30
--operation mode is normal

JD1L2 = JD1_dffe_af & (GD1L41Q # !JD1L5 # !JD1L3);


--GD1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|RX_TCAL:inst6|altr_temp~13
--operation mode is normal

GD1L1 = GD1L4Q & !VD1L58Q;


--GD1L9Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|RX_TCAL:inst6|sreg~18
--operation mode is normal

GD1L9Q_lut_out = VD1L58Q & GD1L4Q;
GD1L9Q = DFFE(GD1L9Q_lut_out, GLOBAL(JE1_outclock0), !SB1L42, , );


--VD1L05 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|PCT~56
--operation mode is normal

VD1L05 = DE1L11Q & (!FB52L81 # !VD1L95Q) # !DE1L11Q & !VD1L87Q & (!FB52L81 # !VD1L95Q);


--VD1L15 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|PCT~63
--operation mode is normal

VD1L15 = (!VD1L07Q & (LD1_b_non_empty # !VD1L68Q) # !DE1L11Q) & CASCADE(VD1L05);


--RC35L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00020|$00012~0
--operation mode is normal

RC35L1 = VD1L94Q # VD1L54Q & RC05L2 # !VD1L54Q & RC94L2;


--RC35L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00020|result_node~18
--operation mode is normal

RC35L3 = (RC35L2 # RC15L2 & !VD1L54Q # !VD1L94Q) & CASCADE(RC35L1);


--VD1L83Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel1~reg
--operation mode is normal

VD1L83Q_lut_out = VD1L63 # VD1L4 # VD1L73 # !VD1L51;
VD1L83Q = DFFE(VD1L83Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--CD2_dffs[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

CD2_dffs[0]_lut_out = FB93_sload_path[0] & (CD2_dffs[1] # MB1L9Q) # !FB93_sload_path[0] & CD2_dffs[1] & !MB1L9Q;
CD2_dffs[0] = DFFE(CD2_dffs[0]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

CD4_dffs[0]_lut_out = FB93_sload_path[0] & (CD4_dffs[1] # GD1L3Q) # !FB93_sload_path[0] & CD4_dffs[1] & !GD1L3Q;
CD4_dffs[0] = DFFE(CD4_dffs[0]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--VD1L53Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel0~reg
--operation mode is normal

VD1L53Q_lut_out = VD1L33 # DE1L11Q & VD1L03 # !VD1L43;
VD1L53Q = DFFE(VD1L53Q_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--RC02L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|$00012~0
--operation mode is normal

RC02L1 = VD1L83Q # VD1L53Q & CD2_dffs[0] # !VD1L53Q & CD4_dffs[0];


--HB4_q[8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|altdpram:FIFOram|q[8]
HB4_q[8]_data_in = COM_AD_D[8];
HB4_q[8]_write_enable = LD1_valid_wreq;
HB4_q[8]_clock_0 = GLOBAL(JE1_outclock0);
HB4_q[8]_clock_1 = GLOBAL(JE1_outclock0);
HB4_q[8]_clear_0 = !GD1L01Q;
HB4_q[8]_clock_enable_1 = KD1_valid_rreq;
HB4_q[8]_write_address = WR_ADDR(FB71_sload_path[0], FB71_sload_path[1], FB71_sload_path[2], FB71_sload_path[3]);
HB4_q[8]_read_address = RD_ADDR(HB4L21, FB61_sload_path[0], FB61_sload_path[1], FB61_sload_path[2]);
HB4_q[8] = MEMORY_SEGMENT(HB4_q[8]_data_in, HB4_q[8]_write_enable, HB4_q[8]_clock_0, HB4_q[8]_clock_1, HB4_q[8]_clear_0, , , HB4_q[8]_clock_enable_1, VCC, HB4_q[8]_write_address, HB4_q[8]_read_address);


--HB4_q[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|altdpram:FIFOram|q[0]
HB4_q[0]_data_in = COM_AD_D[0];
HB4_q[0]_write_enable = LD1_valid_wreq;
HB4_q[0]_clock_0 = GLOBAL(JE1_outclock0);
HB4_q[0]_clock_1 = GLOBAL(JE1_outclock0);
HB4_q[0]_clear_0 = !GD1L01Q;
HB4_q[0]_clock_enable_1 = KD1_valid_rreq;
HB4_q[0]_write_address = WR_ADDR(FB71_sload_path[0], FB71_sload_path[1], FB71_sload_path[2], FB71_sload_path[3]);
HB4_q[0]_read_address = RD_ADDR(HB4L21, FB61_sload_path[0], FB61_sload_path[1], FB61_sload_path[2]);
HB4_q[0] = MEMORY_SEGMENT(HB4_q[0]_data_in, HB4_q[0]_write_enable, HB4_q[0]_clock_0, HB4_q[0]_clock_1, HB4_q[0]_clear_0, , , HB4_q[0]_clock_enable_1, VCC, HB4_q[0]_write_address, HB4_q[0]_read_address);


--RC02L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|result_node~21
--operation mode is normal

RC02L2 = (VD1L53Q & HB4_q[8] # !VD1L53Q & HB4_q[0] # !VD1L83Q) & CASCADE(RC02L1);


--HB5_q[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|q[0]
HB5_q[0]_data_in = X1L73Q;
HB5_q[0]_write_enable = X1L345Q;
HB5_q[0]_clock_0 = GLOBAL(JE1_outclock0);
HB5_q[0]_clock_1 = GLOBAL(JE1_outclock0);
HB5_q[0]_clear_0 = SB1L2;
HB5_q[0]_clock_enable_1 = LB1_inst19;
HB5_q[0]_write_address = WR_ADDR(FB32_sload_path[0], FB32_sload_path[1], FB32_sload_path[2], FB32_sload_path[3], FB32_sload_path[4], FB32_sload_path[5], FB32_sload_path[6], FB32_sload_path[7], FB32_sload_path[8], FB32_sload_path[9]);
HB5_q[0]_read_address = RD_ADDR(HB5L4, FB22_sload_path[0], FB22_sload_path[1], FB22_sload_path[2], FB22_sload_path[3], FB22_sload_path[4], FB22_sload_path[5], FB22_sload_path[6], FB22_sload_path[7], FB22_sload_path[8]);
HB5_q[0] = MEMORY_SEGMENT(HB5_q[0]_data_in, HB5_q[0]_write_enable, HB5_q[0]_clock_0, HB5_q[0]_clock_1, HB5_q[0]_clear_0, , , HB5_q[0]_clock_enable_1, VCC, HB5_q[0]_write_address, HB5_q[0]_read_address);


--RC91L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|$00012~0
--operation mode is normal

RC91L1 = VD1L83Q # VD1L53Q & !A_nB # !VD1L53Q & HB5_q[0];


--RC91L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|result_node~12
--operation mode is normal

RC91L2 = (FB62_sload_path[0] & !VD1L53Q # !VD1L83Q) & CASCADE(RC91L1);


--LB1_inst25[8] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[8]
--operation mode is normal

LB1_inst25[8]_lut_out = X1L622Q;
LB1_inst25[8] = DFFE(LB1_inst25[8]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , X1L532Q);


--LB1_inst25[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[0]
--operation mode is normal

LB1_inst25[0]_lut_out = X1L812Q;
LB1_inst25[0] = DFFE(LB1_inst25[0]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , X1L532Q);


--RC22L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00018|$00012~0
--operation mode is normal

RC22L1 = VD1L83Q # VD1L53Q & LB1_inst25[8] # !VD1L53Q & LB1_inst25[0];


--RC34L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00020|altr_temp~35
--operation mode is normal

RC34L2 = (VD1L54Q & !VD1L83Q) & CASCADE(RC24L1);


--LB1_inst29[8] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[8]
--operation mode is normal

LB1_inst29[8]_lut_out = X1L291Q;
LB1_inst29[8] = DFFE(LB1_inst29[8]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--LB1_inst29[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[0]
--operation mode is normal

LB1_inst29[0]_lut_out = X1L481Q;
LB1_inst29[0] = DFFE(LB1_inst29[0]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--RC12L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00016|$00012~0
--operation mode is normal

RC12L1 = VD1L83Q # VD1L53Q & LB1_inst29[8] # !VD1L53Q & LB1_inst29[0];


--LB1_inst29[24] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[24]
--operation mode is normal

LB1_inst29[24]_lut_out = X1L802Q;
LB1_inst29[24] = DFFE(LB1_inst29[24]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--LB1_inst29[16] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[16]
--operation mode is normal

LB1_inst29[16]_lut_out = X1L002Q;
LB1_inst29[16] = DFFE(LB1_inst29[16]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--RC12L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00016|result_node~23
--operation mode is normal

RC12L2 = (VD1L53Q & LB1_inst29[24] # !VD1L53Q & LB1_inst29[16] # !VD1L83Q) & CASCADE(RC12L1);


--RC33L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00020|$00012~0
--operation mode is normal

RC33L1 = VD1L94Q # VD1L54Q & RC03L2 # !VD1L54Q & RC92L2;


--RC33L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00020|result_node~25
--operation mode is normal

RC33L2 = (VD1L54Q & RC23L2 # !VD1L54Q & RC13L2 # !VD1L94Q) & CASCADE(RC33L1);


--CD3_dffs[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

CD3_dffs[6]_lut_out = RC84L3 & (CD3_dffs[7] # DE1L11Q) # !RC84L3 & CD3_dffs[7] & !DE1L11Q;
CD3_dffs[6] = DFFE(CD3_dffs[6]_lut_out, GLOBAL(JE1_outclock0), DE1L9Q, , DE1L01Q);


--K1L491 is coinc:inst_coinc|Select_371~15
--operation mode is normal

K1L491 = K1_reduce_nor_96 & (K1L502Q # K1L602Q);


--K1L391 is coinc:inst_coinc|Select_366_rtl_337~17
--operation mode is normal

K1L391 = K1_reduce_nor_22 & !K1L402Q;


--K1L142 is coinc:inst_coinc|wait_cnt[31]~0
--operation mode is normal

K1L142 = !V1L4Q & (X1_command_2_local[0] # X1_command_2_local[1]);


--K1L591 is coinc:inst_coinc|Select_400~2
--operation mode is normal

K1L591 = K1_reduce_nor_96 & K1L502Q & K1L86;


--K1L691 is coinc:inst_coinc|Select_400~95
--operation mode is normal

K1L691 = K1L591 # K1_wait_cnt[2] & K1_reduce_nor_22 & !K1L402Q;


--K1L791 is coinc:inst_coinc|Select_405~4
--operation mode is normal

K1L791 = K1L502Q # K1L602Q & K1_reduce_nor_96;


--K1L891 is coinc:inst_coinc|Select_425~10
--operation mode is normal

K1L891 = !K1L402Q & (K1L12 # !K1_reduce_nor_22);


--K1L991 is coinc:inst_coinc|Select_426~10
--operation mode is normal

K1L991 = !K1L402Q & (K1L91 # !K1_reduce_nor_22);


--K1L002 is coinc:inst_coinc|Select_427~10
--operation mode is normal

K1L002 = !K1L402Q & (K1L71 # !K1_reduce_nor_22);


--K1L102 is coinc:inst_coinc|Select_428~10
--operation mode is normal

K1L102 = !K1L402Q & (K1L51 # !K1_reduce_nor_22);


--K1L202 is coinc:inst_coinc|Select_429~10
--operation mode is normal

K1L202 = !K1L402Q & (K1L31 # !K1_reduce_nor_22);


--K1L302 is coinc:inst_coinc|Select_431~10
--operation mode is normal

K1L302 = !K1L402Q & (K1L9 # !K1_reduce_nor_22);


--VC21_sout_node[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

VC21_sout_node[2]_lut_out = VC21_sout_node[2] $ COM_AD_D[4] $ !VC21_cout[1];
VC21_sout_node[2] = DFFE(VC21_sout_node[2]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst, , );

--VC21_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

VC21_cout[2] = CARRY(VC21_sout_node[2] & (COM_AD_D[4] # !VC21_cout[1]) # !VC21_sout_node[2] & COM_AD_D[4] & !VC21_cout[1]);


--VC3_sout_node[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

VC3_sout_node[2]_lut_out = VC3_sout_node[2] $ COM_AD_D[4] $ !VC3_cout[1];
VC3_sout_node[2] = DFFE(VC3_sout_node[2]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst4, , );

--VC3_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

VC3_cout[2] = CARRY(VC3_sout_node[2] & (COM_AD_D[4] # !VC3_cout[1]) # !VC3_sout_node[2] & COM_AD_D[4] & !VC3_cout[1]);


--RC3L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00013|$00012~0
--operation mode is normal

RC3L1 = FB11_sload_path[1] # FB11_sload_path[0] & VC21_sout_node[2] # !FB11_sload_path[0] & VC3_sout_node[2];


--VC03_sout_node[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

VC03_sout_node[2]_lut_out = COM_AD_D[4] $ VC03_sout_node[2] $ !VC03_cout[1];
VC03_sout_node[2] = DFFE(VC03_sout_node[2]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst2, , );

--VC03_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

VC03_cout[2] = CARRY(COM_AD_D[4] & (VC03_sout_node[2] # !VC03_cout[1]) # !COM_AD_D[4] & VC03_sout_node[2] & !VC03_cout[1]);


--VC12_sout_node[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

VC12_sout_node[2]_lut_out = COM_AD_D[4] $ VC12_sout_node[2] $ !VC12_cout[1];
VC12_sout_node[2] = DFFE(VC12_sout_node[2]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst3, , );

--VC12_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

VC12_cout[2] = CARRY(COM_AD_D[4] & (VC12_sout_node[2] # !VC12_cout[1]) # !COM_AD_D[4] & VC12_sout_node[2] & !VC12_cout[1]);


--VC21_sout_node[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

VC21_sout_node[3]_lut_out = VC21_sout_node[3] $ COM_AD_D[5] $ VC21_cout[2];
VC21_sout_node[3] = DFFE(VC21_sout_node[3]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst, , );

--VC21_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

VC21_cout[3] = CARRY(VC21_sout_node[3] & !COM_AD_D[5] & !VC21_cout[2] # !VC21_sout_node[3] & (!VC21_cout[2] # !COM_AD_D[5]));


--VC3_sout_node[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

VC3_sout_node[3]_lut_out = VC3_sout_node[3] $ COM_AD_D[5] $ VC3_cout[2];
VC3_sout_node[3] = DFFE(VC3_sout_node[3]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst4, , );

--VC3_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

VC3_cout[3] = CARRY(VC3_sout_node[3] & !COM_AD_D[5] & !VC3_cout[2] # !VC3_sout_node[3] & (!VC3_cout[2] # !COM_AD_D[5]));


--RC4L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00015|$00012~0
--operation mode is normal

RC4L1 = FB11_sload_path[1] # FB11_sload_path[0] & VC21_sout_node[3] # !FB11_sload_path[0] & VC3_sout_node[3];


--VC03_sout_node[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

VC03_sout_node[3]_lut_out = COM_AD_D[5] $ VC03_sout_node[3] $ VC03_cout[2];
VC03_sout_node[3] = DFFE(VC03_sout_node[3]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst2, , );

--VC03_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

VC03_cout[3] = CARRY(COM_AD_D[5] & !VC03_sout_node[3] & !VC03_cout[2] # !COM_AD_D[5] & (!VC03_cout[2] # !VC03_sout_node[3]));


--VC12_sout_node[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

VC12_sout_node[3]_lut_out = COM_AD_D[5] $ VC12_sout_node[3] $ VC12_cout[2];
VC12_sout_node[3] = DFFE(VC12_sout_node[3]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst3, , );

--VC12_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

VC12_cout[3] = CARRY(COM_AD_D[5] & !VC12_sout_node[3] & !VC12_cout[2] # !COM_AD_D[5] & (!VC12_cout[2] # !VC12_sout_node[3]));


--VC21_sout_node[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]
--operation mode is arithmetic

VC21_sout_node[4]_lut_out = VC21_sout_node[4] $ COM_AD_D[6] $ !VC21_cout[3];
VC21_sout_node[4] = DFFE(VC21_sout_node[4]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst, , );

--VC21_cout[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[4]
--operation mode is arithmetic

VC21_cout[4] = CARRY(VC21_sout_node[4] & (COM_AD_D[6] # !VC21_cout[3]) # !VC21_sout_node[4] & COM_AD_D[6] & !VC21_cout[3]);


--VC3_sout_node[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]
--operation mode is arithmetic

VC3_sout_node[4]_lut_out = VC3_sout_node[4] $ COM_AD_D[6] $ !VC3_cout[3];
VC3_sout_node[4] = DFFE(VC3_sout_node[4]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst4, , );

--VC3_cout[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[4]
--operation mode is arithmetic

VC3_cout[4] = CARRY(VC3_sout_node[4] & (COM_AD_D[6] # !VC3_cout[3]) # !VC3_sout_node[4] & COM_AD_D[6] & !VC3_cout[3]);


--RC5L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00017|$00012~0
--operation mode is normal

RC5L1 = FB11_sload_path[1] # FB11_sload_path[0] & VC21_sout_node[4] # !FB11_sload_path[0] & VC3_sout_node[4];


--VC03_sout_node[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]
--operation mode is arithmetic

VC03_sout_node[4]_lut_out = COM_AD_D[6] $ VC03_sout_node[4] $ !VC03_cout[3];
VC03_sout_node[4] = DFFE(VC03_sout_node[4]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst2, , );

--VC03_cout[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[4]
--operation mode is arithmetic

VC03_cout[4] = CARRY(COM_AD_D[6] & (VC03_sout_node[4] # !VC03_cout[3]) # !COM_AD_D[6] & VC03_sout_node[4] & !VC03_cout[3]);


--VC12_sout_node[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]
--operation mode is arithmetic

VC12_sout_node[4]_lut_out = COM_AD_D[6] $ VC12_sout_node[4] $ !VC12_cout[3];
VC12_sout_node[4] = DFFE(VC12_sout_node[4]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst3, , );

--VC12_cout[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[4]
--operation mode is arithmetic

VC12_cout[4] = CARRY(COM_AD_D[6] & (VC12_sout_node[4] # !VC12_cout[3]) # !COM_AD_D[6] & VC12_sout_node[4] & !VC12_cout[3]);


--VC51_cs_buffer[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]
--operation mode is arithmetic

VC51_cs_buffer[0] = VC21_sout_node[5] $ VC81_sout_node[0];

--VC51_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

VC51_cout[0] = CARRY(VC21_sout_node[5] & VC81_sout_node[0]);


--VC6_cs_buffer[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]
--operation mode is arithmetic

VC6_cs_buffer[0] = VC3_sout_node[5] $ VC9_sout_node[0];

--VC6_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

VC6_cout[0] = CARRY(VC3_sout_node[5] & VC9_sout_node[0]);


--RC6L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00019|$00012~0
--operation mode is normal

RC6L1 = FB11_sload_path[1] # FB11_sload_path[0] & VC51_cs_buffer[0] # !FB11_sload_path[0] & VC6_cs_buffer[0];


--VC33_cs_buffer[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]
--operation mode is arithmetic

VC33_cs_buffer[0] = VC03_sout_node[5] $ VC63_sout_node[0];

--VC33_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

VC33_cout[0] = CARRY(VC03_sout_node[5] & VC63_sout_node[0]);


--VC42_cs_buffer[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]
--operation mode is arithmetic

VC42_cs_buffer[0] = VC12_sout_node[5] $ VC72_sout_node[0];

--VC42_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

VC42_cout[0] = CARRY(VC12_sout_node[5] & VC72_sout_node[0]);


--VC51_cs_buffer[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[1]
--operation mode is arithmetic

VC51_cs_buffer[1] = VC81_sout_node[1] $ VC51_cout[0];

--VC51_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

VC51_cout[1] = CARRY(!VC51_cout[0] # !VC81_sout_node[1]);


--VC6_cs_buffer[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[1]
--operation mode is arithmetic

VC6_cs_buffer[1] = VC9_sout_node[1] $ VC6_cout[0];

--VC6_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

VC6_cout[1] = CARRY(!VC6_cout[0] # !VC9_sout_node[1]);


--RC7L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00021|$00012~0
--operation mode is normal

RC7L1 = FB11_sload_path[1] # FB11_sload_path[0] & VC51_cs_buffer[1] # !FB11_sload_path[0] & VC6_cs_buffer[1];


--VC33_cs_buffer[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[1]
--operation mode is arithmetic

VC33_cs_buffer[1] = VC63_sout_node[1] $ VC33_cout[0];

--VC33_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

VC33_cout[1] = CARRY(!VC33_cout[0] # !VC63_sout_node[1]);


--VC42_cs_buffer[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[1]
--operation mode is arithmetic

VC42_cs_buffer[1] = VC72_sout_node[1] $ VC42_cout[0];

--VC42_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

VC42_cout[1] = CARRY(!VC42_cout[0] # !VC72_sout_node[1]);


--VC51_cs_buffer[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[2]
--operation mode is arithmetic

VC51_cs_buffer[2] = VC81_sout_node[2] $ !VC51_cout[1];

--VC51_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

VC51_cout[2] = CARRY(VC81_sout_node[2] & !VC51_cout[1]);


--VC6_cs_buffer[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[2]
--operation mode is arithmetic

VC6_cs_buffer[2] = VC9_sout_node[2] $ !VC6_cout[1];

--VC6_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

VC6_cout[2] = CARRY(VC9_sout_node[2] & !VC6_cout[1]);


--RC8L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00023|$00012~0
--operation mode is normal

RC8L1 = FB11_sload_path[1] # FB11_sload_path[0] & VC51_cs_buffer[2] # !FB11_sload_path[0] & VC6_cs_buffer[2];


--VC33_cs_buffer[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[2]
--operation mode is arithmetic

VC33_cs_buffer[2] = VC63_sout_node[2] $ !VC33_cout[1];

--VC33_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

VC33_cout[2] = CARRY(VC63_sout_node[2] & !VC33_cout[1]);


--VC42_cs_buffer[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[2]
--operation mode is arithmetic

VC42_cs_buffer[2] = VC72_sout_node[2] $ !VC42_cout[1];

--VC42_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

VC42_cout[2] = CARRY(VC72_sout_node[2] & !VC42_cout[1]);


--VC51_cs_buffer[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[3]
--operation mode is arithmetic

VC51_cs_buffer[3] = VC81_sout_node[3] $ VC51_cout[2];

--VC51_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

VC51_cout[3] = CARRY(!VC51_cout[2] # !VC81_sout_node[3]);


--VC6_cs_buffer[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[3]
--operation mode is arithmetic

VC6_cs_buffer[3] = VC9_sout_node[3] $ VC6_cout[2];

--VC6_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

VC6_cout[3] = CARRY(!VC6_cout[2] # !VC9_sout_node[3]);


--RC9L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00025|$00012~0
--operation mode is normal

RC9L1 = FB11_sload_path[1] # FB11_sload_path[0] & VC51_cs_buffer[3] # !FB11_sload_path[0] & VC6_cs_buffer[3];


--VC33_cs_buffer[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[3]
--operation mode is arithmetic

VC33_cs_buffer[3] = VC63_sout_node[3] $ VC33_cout[2];

--VC33_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

VC33_cout[3] = CARRY(!VC33_cout[2] # !VC63_sout_node[3]);


--VC42_cs_buffer[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[3]
--operation mode is arithmetic

VC42_cs_buffer[3] = VC72_sout_node[3] $ VC42_cout[2];

--VC42_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

VC42_cout[3] = CARRY(!VC42_cout[2] # !VC72_sout_node[3]);


--RC01L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00027|$00012~0
--operation mode is normal

RC01L1 = FB11_sload_path[1] # FB11_sload_path[0] & VC51_cs_buffer[4] # !FB11_sload_path[0] & VC6_cs_buffer[4];


--VC93_cs_buffer[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|thr_add:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]
--operation mode is arithmetic

VC93_cs_buffer[7] = VB1_478[7] $ X1_com_ctrl_local[23] $ VC93_cout[6];

--VC93_cout[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|thr_add:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[7]
--operation mode is arithmetic

VC93_cout[7] = CARRY(VB1_478[7] & !X1_com_ctrl_local[23] & !VC93_cout[6] # !VB1_478[7] & (!VC93_cout[6] # !X1_com_ctrl_local[23]));


--VB1_478[8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|478[8]
--operation mode is normal

VB1_478[8]_lut_out = MC01_points[0][8];
VB1_478[8] = DFFE(VB1_478[8]_lut_out, GLOBAL(JE1_outclock0), , , GD1L8Q);


--CD2_dffs[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

CD2_dffs[7]_lut_out = FB93_sload_path[7] & (CD2_dffs[8] # MB1L9Q) # !FB93_sload_path[7] & CD2_dffs[8] & !MB1L9Q;
CD2_dffs[7] = DFFE(CD2_dffs[7]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

CD4_dffs[7]_lut_out = FB93_sload_path[7] & (CD4_dffs[8] # GD1L3Q) # !FB93_sload_path[7] & CD4_dffs[8] & !GD1L3Q;
CD4_dffs[7] = DFFE(CD4_dffs[7]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--RC55L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|$00012~0
--operation mode is normal

RC55L1 = VD1L83Q # VD1L53Q & CD2_dffs[7] # !VD1L53Q & CD4_dffs[7];


--HB4_q[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|altdpram:FIFOram|q[7]
HB4_q[7]_data_in = COM_AD_D[7];
HB4_q[7]_write_enable = LD1_valid_wreq;
HB4_q[7]_clock_0 = GLOBAL(JE1_outclock0);
HB4_q[7]_clock_1 = GLOBAL(JE1_outclock0);
HB4_q[7]_clear_0 = !GD1L01Q;
HB4_q[7]_clock_enable_1 = KD1_valid_rreq;
HB4_q[7]_write_address = WR_ADDR(FB71_sload_path[0], FB71_sload_path[1], FB71_sload_path[2], FB71_sload_path[3]);
HB4_q[7]_read_address = RD_ADDR(HB4L21, FB61_sload_path[0], FB61_sload_path[1], FB61_sload_path[2]);
HB4_q[7] = MEMORY_SEGMENT(HB4_q[7]_data_in, HB4_q[7]_write_enable, HB4_q[7]_clock_0, HB4_q[7]_clock_1, HB4_q[7]_clear_0, , , HB4_q[7]_clock_enable_1, VCC, HB4_q[7]_write_address, HB4_q[7]_read_address);


--RC55L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|result_node~21
--operation mode is normal

RC55L2 = (VD1L53Q & FB41_sload_path[5] # !VD1L53Q & HB4_q[7] # !VD1L83Q) & CASCADE(RC55L1);


--HB5_q[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|q[7]
HB5_q[7]_data_in = X1L64Q;
HB5_q[7]_write_enable = X1L345Q;
HB5_q[7]_clock_0 = GLOBAL(JE1_outclock0);
HB5_q[7]_clock_1 = GLOBAL(JE1_outclock0);
HB5_q[7]_clear_0 = SB1L2;
HB5_q[7]_clock_enable_1 = LB1_inst19;
HB5_q[7]_write_address = WR_ADDR(FB32_sload_path[0], FB32_sload_path[1], FB32_sload_path[2], FB32_sload_path[3], FB32_sload_path[4], FB32_sload_path[5], FB32_sload_path[6], FB32_sload_path[7], FB32_sload_path[8], FB32_sload_path[9]);
HB5_q[7]_read_address = RD_ADDR(HB5L4, FB22_sload_path[0], FB22_sload_path[1], FB22_sload_path[2], FB22_sload_path[3], FB22_sload_path[4], FB22_sload_path[5], FB22_sload_path[6], FB22_sload_path[7], FB22_sload_path[8]);
HB5_q[7] = MEMORY_SEGMENT(HB5_q[7]_data_in, HB5_q[7]_write_enable, HB5_q[7]_clock_0, HB5_q[7]_clock_1, HB5_q[7]_clear_0, , , HB5_q[7]_clock_enable_1, VCC, HB5_q[7]_write_address, HB5_q[7]_read_address);


--RC45L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|$00012~0
--operation mode is normal

RC45L1 = HB5_q[7] # VD1L83Q # VD1L53Q;


--RC45L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|result_node~12
--operation mode is normal

RC45L2 = (FB62_sload_path[7] & !VD1L53Q # !VD1L83Q) & CASCADE(RC45L1);


--LB1_inst25[15] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[15]
--operation mode is normal

LB1_inst25[15]_lut_out = X1L332Q;
LB1_inst25[15] = DFFE(LB1_inst25[15]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , X1L532Q);


--LB1_inst25[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[7]
--operation mode is normal

LB1_inst25[7]_lut_out = X1L522Q;
LB1_inst25[7] = DFFE(LB1_inst25[7]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , X1L532Q);


--RC75L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00018|$00012~0
--operation mode is normal

RC75L1 = VD1L83Q # VD1L53Q & LB1_inst25[15] # !VD1L53Q & LB1_inst25[7];


--LB1_inst29[15] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[15]
--operation mode is normal

LB1_inst29[15]_lut_out = X1L991Q;
LB1_inst29[15] = DFFE(LB1_inst29[15]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--LB1_inst29[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[7]
--operation mode is normal

LB1_inst29[7]_lut_out = X1L191Q;
LB1_inst29[7] = DFFE(LB1_inst29[7]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--RC65L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00016|$00012~0
--operation mode is normal

RC65L1 = VD1L83Q # VD1L53Q & LB1_inst29[15] # !VD1L53Q & LB1_inst29[7];


--LB1_inst29[31] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[31]
--operation mode is normal

LB1_inst29[31]_lut_out = X1L712Q;
LB1_inst29[31] = DFFE(LB1_inst29[31]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--LB1_inst29[23] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[23]
--operation mode is normal

LB1_inst29[23]_lut_out = X1L702Q;
LB1_inst29[23] = DFFE(LB1_inst29[23]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--RC65L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00016|result_node~23
--operation mode is normal

RC65L2 = (VD1L53Q & LB1_inst29[31] # !VD1L53Q & LB1_inst29[23] # !VD1L83Q) & CASCADE(RC65L1);


--RC84L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00020|$00012~0
--operation mode is normal

RC84L1 = VD1L94Q # VD1L54Q & RC54L2 # !VD1L54Q & RC44L2;


--RC84L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00020|result_node~18
--operation mode is normal

RC84L3 = (RC84L2 # RC64L2 & !VD1L54Q # !VD1L94Q) & CASCADE(RC84L1);


--VD1L63 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel1~406
--operation mode is normal

VD1L63 = !DE1L11Q & (VD1L87Q # VD1L86Q # VD1L37Q);


--VD1L73 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel1~583
--operation mode is normal

VD1L73 = VD1L68Q # DE1L11Q & (VD1L66Q # VD1L07Q);


--CD2_dffs[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

CD2_dffs[1]_lut_out = FB93_sload_path[1] & (CD2_dffs[2] # MB1L9Q) # !FB93_sload_path[1] & CD2_dffs[2] & !MB1L9Q;
CD2_dffs[1] = DFFE(CD2_dffs[1]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--LB1_inst36 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst36
--operation mode is normal

LB1_inst36 = MB1L9Q # VD1L88Q;


--CD4_dffs[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

CD4_dffs[1]_lut_out = FB93_sload_path[1] & (CD4_dffs[2] # GD1L3Q) # !FB93_sload_path[1] & CD4_dffs[2] & !GD1L3Q;
CD4_dffs[1] = DFFE(CD4_dffs[1]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--LB1_inst38 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst38
--operation mode is normal

LB1_inst38 = GD1L3Q # VD1L18Q;


--VD1L23 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel0~283
--operation mode is normal

VD1L23 = VD1L48Q # FB82L9 & VD1L18Q # !FB82L9 & VD1L88Q;


--VD1L33 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel0~304
--operation mode is normal

VD1L33 = VD1L23 # VD1L27Q # VD1L57Q # !VD1L8;


--VD1L92 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel0~234
--operation mode is normal

VD1L92 = VD1L55Q & JB1L05Q & !JB1L35Q & !JB1L55Q;


--VD1L03 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel0~256
--operation mode is normal

VD1L03 = VD1L92 # VD1L47Q # VD1L78Q # !VD1L82;


--KD1_valid_rreq is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|valid_rreq
--operation mode is normal

KD1_valid_rreq = LD1_b_non_empty & GD1L31Q;


--KD1_rd_ptr_lsb is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|rd_ptr_lsb
--operation mode is normal

KD1_rd_ptr_lsb_lut_out = !KD1_rd_ptr_lsb;
KD1_rd_ptr_lsb = DFFE(KD1_rd_ptr_lsb_lut_out, GLOBAL(JE1_outclock0), GD1L01Q, , KD1_valid_rreq);


--X1L73Q is slaveregister:slaveregister_inst|com_tx_data[0]~reg0
--operation mode is normal

X1L73Q_lut_out = PE1_MASTERHWDATA[0];
X1L73Q = DFFE(X1L73Q_lut_out, GLOBAL(JE1_outclock0), , , X1L44);


--BC2_rd_ptr_lsb is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|rd_ptr_lsb
--operation mode is normal

BC2_rd_ptr_lsb_lut_out = !BC2_rd_ptr_lsb;
BC2_rd_ptr_lsb = DFFE(BC2_rd_ptr_lsb_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , LB1_inst19);


--VD1L14 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel2~233
--operation mode is normal

VD1L14 = VD1L48Q # VD1L38Q # VD1L18Q # VD1L88Q;


--VD1L34 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel2~260
--operation mode is normal

VD1L34 = VD1L14 # VD1L96Q # !VD1L04;


--VD1L24 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel2~250
--operation mode is normal

VD1L24 = !VD1L34 & (DE1L11Q # VD1L74 & !VD1L68Q);


--VD1L93 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel2~38
--operation mode is normal

VD1L93 = DE1L11Q & (VD1L17Q # VD1L86Q);


--VD1L44 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel2~267
--operation mode is normal

VD1L44 = (!VD1L7 & !VD1L93 & (VD1L45Q # !JB1L211Q)) & CASCADE(VD1L24);


--X1L622Q is slaveregister:slaveregister_inst|dom_id[40]~reg0
--operation mode is normal

X1L622Q_lut_out = PE1_MASTERHWDATA[8];
X1L622Q = DFFE(X1L622Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L432);


--X1L812Q is slaveregister:slaveregister_inst|dom_id[32]~reg0
--operation mode is normal

X1L812Q_lut_out = PE1_MASTERHWDATA[0];
X1L812Q = DFFE(X1L812Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L432);


--X1L291Q is slaveregister:slaveregister_inst|dom_id[8]~reg0
--operation mode is normal

X1L291Q_lut_out = PE1_MASTERHWDATA[8];
X1L291Q = DFFE(X1L291Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L512);


--X1L481Q is slaveregister:slaveregister_inst|dom_id[0]~reg0
--operation mode is normal

X1L481Q_lut_out = PE1_MASTERHWDATA[0];
X1L481Q = DFFE(X1L481Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L512);


--X1L802Q is slaveregister:slaveregister_inst|dom_id[24]~reg0
--operation mode is normal

X1L802Q_lut_out = PE1_MASTERHWDATA[24];
X1L802Q = DFFE(X1L802Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L512);


--X1L002Q is slaveregister:slaveregister_inst|dom_id[16]~reg0
--operation mode is normal

X1L002Q_lut_out = PE1_MASTERHWDATA[16];
X1L002Q = DFFE(X1L002Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L512);


--RC52L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

RC52L1 = VD1L83Q # VD1L53Q & CD2_dffs[1] # !VD1L53Q & CD4_dffs[1];


--HB4_q[9] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|altdpram:FIFOram|q[9]
HB4_q[9]_data_in = COM_AD_D[9];
HB4_q[9]_write_enable = LD1_valid_wreq;
HB4_q[9]_clock_0 = GLOBAL(JE1_outclock0);
HB4_q[9]_clock_1 = GLOBAL(JE1_outclock0);
HB4_q[9]_clear_0 = !GD1L01Q;
HB4_q[9]_clock_enable_1 = KD1_valid_rreq;
HB4_q[9]_write_address = WR_ADDR(FB71_sload_path[0], FB71_sload_path[1], FB71_sload_path[2], FB71_sload_path[3]);
HB4_q[9]_read_address = RD_ADDR(HB4L21, FB61_sload_path[0], FB61_sload_path[1], FB61_sload_path[2]);
HB4_q[9] = MEMORY_SEGMENT(HB4_q[9]_data_in, HB4_q[9]_write_enable, HB4_q[9]_clock_0, HB4_q[9]_clock_1, HB4_q[9]_clear_0, , , HB4_q[9]_clock_enable_1, VCC, HB4_q[9]_write_address, HB4_q[9]_read_address);


--HB4_q[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|altdpram:FIFOram|q[1]
HB4_q[1]_data_in = COM_AD_D[1];
HB4_q[1]_write_enable = LD1_valid_wreq;
HB4_q[1]_clock_0 = GLOBAL(JE1_outclock0);
HB4_q[1]_clock_1 = GLOBAL(JE1_outclock0);
HB4_q[1]_clear_0 = !GD1L01Q;
HB4_q[1]_clock_enable_1 = KD1_valid_rreq;
HB4_q[1]_write_address = WR_ADDR(FB71_sload_path[0], FB71_sload_path[1], FB71_sload_path[2], FB71_sload_path[3]);
HB4_q[1]_read_address = RD_ADDR(HB4L21, FB61_sload_path[0], FB61_sload_path[1], FB61_sload_path[2]);
HB4_q[1] = MEMORY_SEGMENT(HB4_q[1]_data_in, HB4_q[1]_write_enable, HB4_q[1]_clock_0, HB4_q[1]_clock_1, HB4_q[1]_clear_0, , , HB4_q[1]_clock_enable_1, VCC, HB4_q[1]_write_address, HB4_q[1]_read_address);


--RC52L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|result_node~21
--operation mode is normal

RC52L2 = (VD1L53Q & HB4_q[9] # !VD1L53Q & HB4_q[1] # !VD1L83Q) & CASCADE(RC52L1);


--HB5_q[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|q[1]
HB5_q[1]_data_in = X1L83Q;
HB5_q[1]_write_enable = X1L345Q;
HB5_q[1]_clock_0 = GLOBAL(JE1_outclock0);
HB5_q[1]_clock_1 = GLOBAL(JE1_outclock0);
HB5_q[1]_clear_0 = SB1L2;
HB5_q[1]_clock_enable_1 = LB1_inst19;
HB5_q[1]_write_address = WR_ADDR(FB32_sload_path[0], FB32_sload_path[1], FB32_sload_path[2], FB32_sload_path[3], FB32_sload_path[4], FB32_sload_path[5], FB32_sload_path[6], FB32_sload_path[7], FB32_sload_path[8], FB32_sload_path[9]);
HB5_q[1]_read_address = RD_ADDR(HB5L4, FB22_sload_path[0], FB22_sload_path[1], FB22_sload_path[2], FB22_sload_path[3], FB22_sload_path[4], FB22_sload_path[5], FB22_sload_path[6], FB22_sload_path[7], FB22_sload_path[8]);
HB5_q[1] = MEMORY_SEGMENT(HB5_q[1]_data_in, HB5_q[1]_write_enable, HB5_q[1]_clock_0, HB5_q[1]_clock_1, HB5_q[1]_clear_0, , , HB5_q[1]_clock_enable_1, VCC, HB5_q[1]_write_address, HB5_q[1]_read_address);


--RC42L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

RC42L1 = VD1L83Q # HB5_q[1] & !VD1L53Q;


--RC42L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|result_node~12
--operation mode is normal

RC42L2 = (FB62_sload_path[1] & !VD1L53Q # !VD1L83Q) & CASCADE(RC42L1);


--LB1_inst25[9] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[9]
--operation mode is normal

LB1_inst25[9]_lut_out = X1L722Q;
LB1_inst25[9] = DFFE(LB1_inst25[9]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , X1L532Q);


--LB1_inst25[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[1]
--operation mode is normal

LB1_inst25[1]_lut_out = X1L912Q;
LB1_inst25[1] = DFFE(LB1_inst25[1]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , X1L532Q);


--RC72L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00018|$00012~0
--operation mode is normal

RC72L1 = VD1L83Q # VD1L53Q & LB1_inst25[9] # !VD1L53Q & LB1_inst25[1];


--LB1_inst29[9] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[9]
--operation mode is normal

LB1_inst29[9]_lut_out = X1L391Q;
LB1_inst29[9] = DFFE(LB1_inst29[9]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--LB1_inst29[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[1]
--operation mode is normal

LB1_inst29[1]_lut_out = X1L581Q;
LB1_inst29[1] = DFFE(LB1_inst29[1]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--RC62L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00016|$00012~0
--operation mode is normal

RC62L1 = VD1L83Q # VD1L53Q & LB1_inst29[9] # !VD1L53Q & LB1_inst29[1];


--LB1_inst29[25] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[25]
--operation mode is normal

LB1_inst29[25]_lut_out = X1L902Q;
LB1_inst29[25] = DFFE(LB1_inst29[25]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--LB1_inst29[17] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[17]
--operation mode is normal

LB1_inst29[17]_lut_out = X1L102Q;
LB1_inst29[17] = DFFE(LB1_inst29[17]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--RC62L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00016|result_node~23
--operation mode is normal

RC62L2 = (VD1L53Q & LB1_inst29[25] # !VD1L53Q & LB1_inst29[17] # !VD1L83Q) & CASCADE(RC62L1);


--RC83L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00020|$00012~0
--operation mode is normal

RC83L1 = VD1L94Q # VD1L54Q & RC53L2 # !VD1L54Q & RC43L2;


--RC83L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00020|result_node~18
--operation mode is normal

RC83L3 = (RC83L2 # RC63L2 & !VD1L54Q # !VD1L94Q) & CASCADE(RC83L1);


--CD3_dffs[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

CD3_dffs[7]_lut_out = RC35L3 & (CD3_dffs[8] # DE1L11Q) # !RC35L3 & CD3_dffs[8] & !DE1L11Q;
CD3_dffs[7] = DFFE(CD3_dffs[7]_lut_out, GLOBAL(JE1_outclock0), DE1L9Q, , DE1L01Q);


--VC21_sout_node[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

VC21_sout_node[1]_lut_out = VC21_sout_node[1] $ COM_AD_D[3] $ VC21_cout[0];
VC21_sout_node[1] = DFFE(VC21_sout_node[1]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst, , );

--VC21_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

VC21_cout[1] = CARRY(VC21_sout_node[1] & !COM_AD_D[3] & !VC21_cout[0] # !VC21_sout_node[1] & (!VC21_cout[0] # !COM_AD_D[3]));


--VC3_sout_node[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

VC3_sout_node[1]_lut_out = VC3_sout_node[1] $ COM_AD_D[3] $ VC3_cout[0];
VC3_sout_node[1] = DFFE(VC3_sout_node[1]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst4, , );

--VC3_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

VC3_cout[1] = CARRY(VC3_sout_node[1] & !COM_AD_D[3] & !VC3_cout[0] # !VC3_sout_node[1] & (!VC3_cout[0] # !COM_AD_D[3]));


--VC03_sout_node[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

VC03_sout_node[1]_lut_out = VC03_sout_node[1] $ COM_AD_D[3] $ VC03_cout[0];
VC03_sout_node[1] = DFFE(VC03_sout_node[1]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst2, , );

--VC03_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

VC03_cout[1] = CARRY(VC03_sout_node[1] & !COM_AD_D[3] & !VC03_cout[0] # !VC03_sout_node[1] & (!VC03_cout[0] # !COM_AD_D[3]));


--VC12_sout_node[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

VC12_sout_node[1]_lut_out = COM_AD_D[3] $ VC12_sout_node[1] $ VC12_cout[0];
VC12_sout_node[1] = DFFE(VC12_sout_node[1]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst3, , );

--VC12_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

VC12_cout[1] = CARRY(COM_AD_D[3] & !VC12_sout_node[1] & !VC12_cout[0] # !COM_AD_D[3] & (!VC12_cout[0] # !VC12_sout_node[1]));


--VC81_sout_node[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]
--operation mode is arithmetic

VC81_sout_node[0]_lut_out = VC51_cs_buffer[0] $ COM_AD_D[7];
VC81_sout_node[0] = DFFE(VC81_sout_node[0]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst, , );

--VC81_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

VC81_cout[0] = CARRY(VC51_cs_buffer[0] & COM_AD_D[7]);


--VC9_sout_node[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]
--operation mode is arithmetic

VC9_sout_node[0]_lut_out = VC6_cs_buffer[0] $ COM_AD_D[7];
VC9_sout_node[0] = DFFE(VC9_sout_node[0]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst4, , );

--VC9_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

VC9_cout[0] = CARRY(VC6_cs_buffer[0] & COM_AD_D[7]);


--VC63_sout_node[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]
--operation mode is arithmetic

VC63_sout_node[0]_lut_out = VC33_cs_buffer[0] $ COM_AD_D[7];
VC63_sout_node[0] = DFFE(VC63_sout_node[0]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst2, , );

--VC63_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

VC63_cout[0] = CARRY(VC33_cs_buffer[0] & COM_AD_D[7]);


--VC72_sout_node[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]
--operation mode is arithmetic

VC72_sout_node[0]_lut_out = VC42_cs_buffer[0] $ COM_AD_D[7];
VC72_sout_node[0] = DFFE(VC72_sout_node[0]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst3, , );

--VC72_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

VC72_cout[0] = CARRY(VC42_cs_buffer[0] & COM_AD_D[7]);


--VC81_sout_node[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

VC81_sout_node[1]_lut_out = VC51_cs_buffer[1] $ COM_AD_D[8] $ VC81_cout[0];
VC81_sout_node[1] = DFFE(VC81_sout_node[1]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst, , );

--VC81_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

VC81_cout[1] = CARRY(VC51_cs_buffer[1] & !COM_AD_D[8] & !VC81_cout[0] # !VC51_cs_buffer[1] & (!VC81_cout[0] # !COM_AD_D[8]));


--VC9_sout_node[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

VC9_sout_node[1]_lut_out = VC6_cs_buffer[1] $ COM_AD_D[8] $ VC9_cout[0];
VC9_sout_node[1] = DFFE(VC9_sout_node[1]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst4, , );

--VC9_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

VC9_cout[1] = CARRY(VC6_cs_buffer[1] & !COM_AD_D[8] & !VC9_cout[0] # !VC6_cs_buffer[1] & (!VC9_cout[0] # !COM_AD_D[8]));


--VC63_sout_node[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

VC63_sout_node[1]_lut_out = VC33_cs_buffer[1] $ COM_AD_D[8] $ VC63_cout[0];
VC63_sout_node[1] = DFFE(VC63_sout_node[1]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst2, , );

--VC63_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

VC63_cout[1] = CARRY(VC33_cs_buffer[1] & !COM_AD_D[8] & !VC63_cout[0] # !VC33_cs_buffer[1] & (!VC63_cout[0] # !COM_AD_D[8]));


--VC72_sout_node[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

VC72_sout_node[1]_lut_out = VC42_cs_buffer[1] $ COM_AD_D[8] $ VC72_cout[0];
VC72_sout_node[1] = DFFE(VC72_sout_node[1]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst3, , );

--VC72_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

VC72_cout[1] = CARRY(VC42_cs_buffer[1] & !COM_AD_D[8] & !VC72_cout[0] # !VC42_cs_buffer[1] & (!VC72_cout[0] # !COM_AD_D[8]));


--VC81_sout_node[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

VC81_sout_node[2]_lut_out = VC51_cs_buffer[2] $ COM_AD_D[9] $ !VC81_cout[1];
VC81_sout_node[2] = DFFE(VC81_sout_node[2]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst, , );

--VC81_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

VC81_cout[2] = CARRY(VC51_cs_buffer[2] & (COM_AD_D[9] # !VC81_cout[1]) # !VC51_cs_buffer[2] & COM_AD_D[9] & !VC81_cout[1]);


--VC9_sout_node[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

VC9_sout_node[2]_lut_out = VC6_cs_buffer[2] $ COM_AD_D[9] $ !VC9_cout[1];
VC9_sout_node[2] = DFFE(VC9_sout_node[2]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst4, , );

--VC9_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

VC9_cout[2] = CARRY(VC6_cs_buffer[2] & (COM_AD_D[9] # !VC9_cout[1]) # !VC6_cs_buffer[2] & COM_AD_D[9] & !VC9_cout[1]);


--VC63_sout_node[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

VC63_sout_node[2]_lut_out = VC33_cs_buffer[2] $ COM_AD_D[9] $ !VC63_cout[1];
VC63_sout_node[2] = DFFE(VC63_sout_node[2]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst2, , );

--VC63_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

VC63_cout[2] = CARRY(VC33_cs_buffer[2] & (COM_AD_D[9] # !VC63_cout[1]) # !VC33_cs_buffer[2] & COM_AD_D[9] & !VC63_cout[1]);


--VC72_sout_node[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

VC72_sout_node[2]_lut_out = VC42_cs_buffer[2] $ COM_AD_D[9] $ !VC72_cout[1];
VC72_sout_node[2] = DFFE(VC72_sout_node[2]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst3, , );

--VC72_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

VC72_cout[2] = CARRY(VC42_cs_buffer[2] & (COM_AD_D[9] # !VC72_cout[1]) # !VC42_cs_buffer[2] & COM_AD_D[9] & !VC72_cout[1]);


--VC81_sout_node[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

VC81_sout_node[3]_lut_out = VC51_cs_buffer[3] $ VC81_cout[2];
VC81_sout_node[3] = DFFE(VC81_sout_node[3]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst, , );

--VC81_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

VC81_cout[3] = CARRY(!VC81_cout[2] # !VC51_cs_buffer[3]);


--VC9_sout_node[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

VC9_sout_node[3]_lut_out = VC6_cs_buffer[3] $ VC9_cout[2];
VC9_sout_node[3] = DFFE(VC9_sout_node[3]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst4, , );

--VC9_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

VC9_cout[3] = CARRY(!VC9_cout[2] # !VC6_cs_buffer[3]);


--VC63_sout_node[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

VC63_sout_node[3]_lut_out = VC33_cs_buffer[3] $ VC63_cout[2];
VC63_sout_node[3] = DFFE(VC63_sout_node[3]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst2, , );

--VC63_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

VC63_cout[3] = CARRY(!VC63_cout[2] # !VC33_cs_buffer[3]);


--VC72_sout_node[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

VC72_sout_node[3]_lut_out = VC42_cs_buffer[3] $ VC72_cout[2];
VC72_sout_node[3] = DFFE(VC72_sout_node[3]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst3, , );

--VC72_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

VC72_cout[3] = CARRY(!VC72_cout[2] # !VC42_cs_buffer[3]);


--VC93_cs_buffer[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|thr_add:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]
--operation mode is arithmetic

VC93_cs_buffer[6] = VB1_478[6] $ X1_com_ctrl_local[22] $ VC93_cout[5];

--VC93_cout[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|thr_add:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[6]
--operation mode is arithmetic

VC93_cout[6] = CARRY(VB1_478[6] & (!VC93_cout[5] # !X1_com_ctrl_local[22]) # !VB1_478[6] & !X1_com_ctrl_local[22] & !VC93_cout[5]);


--VB1_478[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|478[7]
--operation mode is normal

VB1_478[7]_lut_out = MC01_points[0][7];
VB1_478[7] = DFFE(VB1_478[7]_lut_out, GLOBAL(JE1_outclock0), , , GD1L8Q);


--CD2_dffs[8] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]
--operation mode is normal

CD2_dffs[8]_lut_out = FB93_sload_path[8] & (CD2_dffs[9] # MB1L9Q) # !FB93_sload_path[8] & CD2_dffs[9] & !MB1L9Q;
CD2_dffs[8] = DFFE(CD2_dffs[8]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[8] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[8]
--operation mode is normal

CD4_dffs[8]_lut_out = FB93_sload_path[8] & (CD4_dffs[9] # GD1L3Q) # !FB93_sload_path[8] & CD4_dffs[9] & !GD1L3Q;
CD4_dffs[8] = DFFE(CD4_dffs[8]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--GD1L21Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|RX_TCAL:inst6|tcwf_ct_aclr~reg
--operation mode is normal

GD1L21Q_lut_out = !GD1L11 & !GD1L5Q & GD1L01Q;
GD1L21Q = DFFE(GD1L21Q_lut_out, GLOBAL(JE1_outclock0), !SB1L42, , );


--X1L64Q is slaveregister:slaveregister_inst|com_tx_data[7]~reg0
--operation mode is normal

X1L64Q_lut_out = PE1_MASTERHWDATA[7];
X1L64Q = DFFE(X1L64Q_lut_out, GLOBAL(JE1_outclock0), , , X1L44);


--X1L332Q is slaveregister:slaveregister_inst|dom_id[47]~reg0
--operation mode is normal

X1L332Q_lut_out = PE1_MASTERHWDATA[15];
X1L332Q = DFFE(X1L332Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L432);


--X1L522Q is slaveregister:slaveregister_inst|dom_id[39]~reg0
--operation mode is normal

X1L522Q_lut_out = PE1_MASTERHWDATA[7];
X1L522Q = DFFE(X1L522Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L432);


--X1L991Q is slaveregister:slaveregister_inst|dom_id[15]~reg0
--operation mode is normal

X1L991Q_lut_out = PE1_MASTERHWDATA[15];
X1L991Q = DFFE(X1L991Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L512);


--X1L191Q is slaveregister:slaveregister_inst|dom_id[7]~reg0
--operation mode is normal

X1L191Q_lut_out = PE1_MASTERHWDATA[7];
X1L191Q = DFFE(X1L191Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L512);


--X1L712Q is slaveregister:slaveregister_inst|dom_id[31]~reg0
--operation mode is normal

X1L712Q_lut_out = PE1_MASTERHWDATA[31];
X1L712Q = DFFE(X1L712Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L512);


--X1L702Q is slaveregister:slaveregister_inst|dom_id[23]~reg0
--operation mode is normal

X1L702Q_lut_out = PE1_MASTERHWDATA[23];
X1L702Q = DFFE(X1L702Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L512);


--CD2_dffs[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

CD2_dffs[6]_lut_out = FB93_sload_path[6] & (CD2_dffs[7] # MB1L9Q) # !FB93_sload_path[6] & CD2_dffs[7] & !MB1L9Q;
CD2_dffs[6] = DFFE(CD2_dffs[6]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

CD4_dffs[6]_lut_out = FB93_sload_path[6] & (CD4_dffs[7] # GD1L3Q) # !FB93_sload_path[6] & CD4_dffs[7] & !GD1L3Q;
CD4_dffs[6] = DFFE(CD4_dffs[6]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--RC05L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|$00012~0
--operation mode is normal

RC05L1 = VD1L83Q # VD1L53Q & CD2_dffs[6] # !VD1L53Q & CD4_dffs[6];


--HB4_q[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|altdpram:FIFOram|q[6]
HB4_q[6]_data_in = COM_AD_D[6];
HB4_q[6]_write_enable = LD1_valid_wreq;
HB4_q[6]_clock_0 = GLOBAL(JE1_outclock0);
HB4_q[6]_clock_1 = GLOBAL(JE1_outclock0);
HB4_q[6]_clear_0 = !GD1L01Q;
HB4_q[6]_clock_enable_1 = KD1_valid_rreq;
HB4_q[6]_write_address = WR_ADDR(FB71_sload_path[0], FB71_sload_path[1], FB71_sload_path[2], FB71_sload_path[3]);
HB4_q[6]_read_address = RD_ADDR(HB4L21, FB61_sload_path[0], FB61_sload_path[1], FB61_sload_path[2]);
HB4_q[6] = MEMORY_SEGMENT(HB4_q[6]_data_in, HB4_q[6]_write_enable, HB4_q[6]_clock_0, HB4_q[6]_clock_1, HB4_q[6]_clear_0, , , HB4_q[6]_clock_enable_1, VCC, HB4_q[6]_write_address, HB4_q[6]_read_address);


--RC05L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|result_node~21
--operation mode is normal

RC05L2 = (VD1L53Q & FB41_sload_path[4] # !VD1L53Q & HB4_q[6] # !VD1L83Q) & CASCADE(RC05L1);


--JB1L03Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd3~reg
--operation mode is normal

JB1L03Q_lut_out = JB1L3 # JB1L64 # JB1L41 # JB1L92;
JB1L03Q = DFFE(JB1L03Q_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--JB1L12Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd0~reg
--operation mode is normal

JB1L12Q_lut_out = JB1L2 # JB1L4 # JB1L02 # !JB1L74;
JB1L12Q = DFFE(JB1L12Q_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--JB1L42Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd1~reg
--operation mode is normal

JB1L42Q_lut_out = JB1L22 # JB1L77Q & SB1L01Q # !JB1L32;
JB1L42Q = DFFE(JB1L42Q_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--JB1L72Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd2~reg
--operation mode is normal

JB1L72Q_lut_out = !VD1L01Q & (JB1L18Q # !JB1L62) # !JB1L52;
JB1L72Q = DFFE(JB1L72Q_lut_out, GLOBAL(JE1_outclock0), !JB1L19, , );


--XC2L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|control_byte:inst2|Par_74180:par|54~21
--operation mode is normal

XC2L2 = JB1L42Q $ JB1L72Q;


--XC2_54 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|control_byte:inst2|Par_74180:par|54
--operation mode is normal

XC2_54 = JB1L03Q $ A_nB $ JB1L12Q $ !XC2L2;


--HB5_q[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|q[6]
HB5_q[6]_data_in = X1L34Q;
HB5_q[6]_write_enable = X1L345Q;
HB5_q[6]_clock_0 = GLOBAL(JE1_outclock0);
HB5_q[6]_clock_1 = GLOBAL(JE1_outclock0);
HB5_q[6]_clear_0 = SB1L2;
HB5_q[6]_clock_enable_1 = LB1_inst19;
HB5_q[6]_write_address = WR_ADDR(FB32_sload_path[0], FB32_sload_path[1], FB32_sload_path[2], FB32_sload_path[3], FB32_sload_path[4], FB32_sload_path[5], FB32_sload_path[6], FB32_sload_path[7], FB32_sload_path[8], FB32_sload_path[9]);
HB5_q[6]_read_address = RD_ADDR(HB5L4, FB22_sload_path[0], FB22_sload_path[1], FB22_sload_path[2], FB22_sload_path[3], FB22_sload_path[4], FB22_sload_path[5], FB22_sload_path[6], FB22_sload_path[7], FB22_sload_path[8]);
HB5_q[6] = MEMORY_SEGMENT(HB5_q[6]_data_in, HB5_q[6]_write_enable, HB5_q[6]_clock_0, HB5_q[6]_clock_1, HB5_q[6]_clear_0, , , HB5_q[6]_clock_enable_1, VCC, HB5_q[6]_write_address, HB5_q[6]_read_address);


--RC94L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|$00012~0
--operation mode is normal

RC94L1 = VD1L83Q # VD1L53Q & XC2_54 # !VD1L53Q & HB5_q[6];


--RC94L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|result_node~12
--operation mode is normal

RC94L2 = (FB62_sload_path[6] & !VD1L53Q # !VD1L83Q) & CASCADE(RC94L1);


--LB1_inst25[14] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[14]
--operation mode is normal

LB1_inst25[14]_lut_out = X1L232Q;
LB1_inst25[14] = DFFE(LB1_inst25[14]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , X1L532Q);


--LB1_inst25[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[6]
--operation mode is normal

LB1_inst25[6]_lut_out = X1L422Q;
LB1_inst25[6] = DFFE(LB1_inst25[6]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , X1L532Q);


--RC25L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00018|$00012~0
--operation mode is normal

RC25L1 = VD1L83Q # VD1L53Q & LB1_inst25[14] # !VD1L53Q & LB1_inst25[6];


--LB1_inst29[14] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[14]
--operation mode is normal

LB1_inst29[14]_lut_out = X1L891Q;
LB1_inst29[14] = DFFE(LB1_inst29[14]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--LB1_inst29[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[6]
--operation mode is normal

LB1_inst29[6]_lut_out = X1L091Q;
LB1_inst29[6] = DFFE(LB1_inst29[6]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--RC15L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00016|$00012~0
--operation mode is normal

RC15L1 = VD1L83Q # VD1L53Q & LB1_inst29[14] # !VD1L53Q & LB1_inst29[6];


--LB1_inst29[30] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[30]
--operation mode is normal

LB1_inst29[30]_lut_out = X1L412Q;
LB1_inst29[30] = DFFE(LB1_inst29[30]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--LB1_inst29[22] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[22]
--operation mode is normal

LB1_inst29[22]_lut_out = X1L602Q;
LB1_inst29[22] = DFFE(LB1_inst29[22]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--RC15L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00016|result_node~23
--operation mode is normal

RC15L2 = (VD1L53Q & LB1_inst29[30] # !VD1L53Q & LB1_inst29[22] # !VD1L83Q) & CASCADE(RC15L1);


--RC34L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00020|$00012~0
--operation mode is normal

RC34L1 = VD1L94Q # VD1L54Q & RC04L2 # !VD1L54Q & RC93L2;


--RC34L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00020|result_node~18
--operation mode is normal

RC34L3 = (RC34L2 # RC14L2 & !VD1L54Q # !VD1L94Q) & CASCADE(RC34L1);


--CD2_dffs[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

CD2_dffs[2]_lut_out = FB93_sload_path[2] & (CD2_dffs[3] # MB1L9Q) # !FB93_sload_path[2] & CD2_dffs[3] & !MB1L9Q;
CD2_dffs[2] = DFFE(CD2_dffs[2]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

CD4_dffs[2]_lut_out = FB93_sload_path[2] & (CD4_dffs[3] # GD1L3Q) # !FB93_sload_path[2] & CD4_dffs[3] & !GD1L3Q;
CD4_dffs[2] = DFFE(CD4_dffs[2]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--KD1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|altr_temp~9
--operation mode is normal

KD1L1 = LD1_b_non_empty & GD1L31Q & !KD1_rd_ptr_lsb;


--X1L44 is slaveregister:slaveregister_inst|com_tx_data[7]~74
--operation mode is normal

X1L44 = X1L7 & X1L08 & X1L54 & !V1L4Q;


--BC2L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|altr_temp~15
--operation mode is normal

BC2L1 = DE1L11Q & VD1L72Q & !BC2_rd_ptr_lsb;


--X1L512 is slaveregister:slaveregister_inst|dom_id[31]~129
--operation mode is normal

X1L512 = X1L905 & X1L54 & X1L612 & !B1L8Q;


--X1L83Q is slaveregister:slaveregister_inst|com_tx_data[1]~reg0
--operation mode is normal

X1L83Q_lut_out = PE1_MASTERHWDATA[1];
X1L83Q = DFFE(X1L83Q_lut_out, GLOBAL(JE1_outclock0), , , X1L44);


--X1L722Q is slaveregister:slaveregister_inst|dom_id[41]~reg0
--operation mode is normal

X1L722Q_lut_out = PE1_MASTERHWDATA[9];
X1L722Q = DFFE(X1L722Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L432);


--X1L912Q is slaveregister:slaveregister_inst|dom_id[33]~reg0
--operation mode is normal

X1L912Q_lut_out = PE1_MASTERHWDATA[1];
X1L912Q = DFFE(X1L912Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L432);


--X1L391Q is slaveregister:slaveregister_inst|dom_id[9]~reg0
--operation mode is normal

X1L391Q_lut_out = PE1_MASTERHWDATA[9];
X1L391Q = DFFE(X1L391Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L512);


--X1L581Q is slaveregister:slaveregister_inst|dom_id[1]~reg0
--operation mode is normal

X1L581Q_lut_out = PE1_MASTERHWDATA[1];
X1L581Q = DFFE(X1L581Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L512);


--X1L902Q is slaveregister:slaveregister_inst|dom_id[25]~reg0
--operation mode is normal

X1L902Q_lut_out = PE1_MASTERHWDATA[25];
X1L902Q = DFFE(X1L902Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L512);


--X1L102Q is slaveregister:slaveregister_inst|dom_id[17]~reg0
--operation mode is normal

X1L102Q_lut_out = PE1_MASTERHWDATA[17];
X1L102Q = DFFE(X1L102Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L512);


--RC03L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|$00012~0
--operation mode is normal

RC03L1 = VD1L83Q # VD1L53Q & CD2_dffs[2] # !VD1L53Q & CD4_dffs[2];


--HB4_q[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|altdpram:FIFOram|q[2]
HB4_q[2]_data_in = COM_AD_D[2];
HB4_q[2]_write_enable = LD1_valid_wreq;
HB4_q[2]_clock_0 = GLOBAL(JE1_outclock0);
HB4_q[2]_clock_1 = GLOBAL(JE1_outclock0);
HB4_q[2]_clear_0 = !GD1L01Q;
HB4_q[2]_clock_enable_1 = KD1_valid_rreq;
HB4_q[2]_write_address = WR_ADDR(FB71_sload_path[0], FB71_sload_path[1], FB71_sload_path[2], FB71_sload_path[3]);
HB4_q[2]_read_address = RD_ADDR(HB4L21, FB61_sload_path[0], FB61_sload_path[1], FB61_sload_path[2]);
HB4_q[2] = MEMORY_SEGMENT(HB4_q[2]_data_in, HB4_q[2]_write_enable, HB4_q[2]_clock_0, HB4_q[2]_clock_1, HB4_q[2]_clear_0, , , HB4_q[2]_clock_enable_1, VCC, HB4_q[2]_write_address, HB4_q[2]_read_address);


--RC03L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|result_node~21
--operation mode is normal

RC03L2 = (VD1L53Q & FB41_sload_path[0] # !VD1L53Q & HB4_q[2] # !VD1L83Q) & CASCADE(RC03L1);


--HB5_q[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|q[2]
HB5_q[2]_data_in = X1L93Q;
HB5_q[2]_write_enable = X1L345Q;
HB5_q[2]_clock_0 = GLOBAL(JE1_outclock0);
HB5_q[2]_clock_1 = GLOBAL(JE1_outclock0);
HB5_q[2]_clear_0 = SB1L2;
HB5_q[2]_clock_enable_1 = LB1_inst19;
HB5_q[2]_write_address = WR_ADDR(FB32_sload_path[0], FB32_sload_path[1], FB32_sload_path[2], FB32_sload_path[3], FB32_sload_path[4], FB32_sload_path[5], FB32_sload_path[6], FB32_sload_path[7], FB32_sload_path[8], FB32_sload_path[9]);
HB5_q[2]_read_address = RD_ADDR(HB5L4, FB22_sload_path[0], FB22_sload_path[1], FB22_sload_path[2], FB22_sload_path[3], FB22_sload_path[4], FB22_sload_path[5], FB22_sload_path[6], FB22_sload_path[7], FB22_sload_path[8]);
HB5_q[2] = MEMORY_SEGMENT(HB5_q[2]_data_in, HB5_q[2]_write_enable, HB5_q[2]_clock_0, HB5_q[2]_clock_1, HB5_q[2]_clear_0, , , HB5_q[2]_clock_enable_1, VCC, HB5_q[2]_write_address, HB5_q[2]_read_address);


--RC92L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

RC92L1 = VD1L83Q # VD1L53Q & JB1L12Q # !VD1L53Q & HB5_q[2];


--RC92L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|result_node~12
--operation mode is normal

RC92L2 = (FB62_sload_path[2] & !VD1L53Q # !VD1L83Q) & CASCADE(RC92L1);


--LB1_inst25[10] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[10]
--operation mode is normal

LB1_inst25[10]_lut_out = X1L822Q;
LB1_inst25[10] = DFFE(LB1_inst25[10]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , X1L532Q);


--LB1_inst25[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[2]
--operation mode is normal

LB1_inst25[2]_lut_out = X1L022Q;
LB1_inst25[2] = DFFE(LB1_inst25[2]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , X1L532Q);


--RC23L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00018|$00012~0
--operation mode is normal

RC23L1 = VD1L83Q # VD1L53Q & LB1_inst25[10] # !VD1L53Q & LB1_inst25[2];


--RC23L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00018|result_node~13
--operation mode is normal

RC23L2 = (!VD1L53Q # !VD1L83Q) & CASCADE(RC23L1);


--LB1_inst29[10] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[10]
--operation mode is normal

LB1_inst29[10]_lut_out = X1L491Q;
LB1_inst29[10] = DFFE(LB1_inst29[10]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--LB1_inst29[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[2]
--operation mode is normal

LB1_inst29[2]_lut_out = X1L681Q;
LB1_inst29[2] = DFFE(LB1_inst29[2]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--RC13L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00016|$00012~0
--operation mode is normal

RC13L1 = VD1L83Q # VD1L53Q & LB1_inst29[10] # !VD1L53Q & LB1_inst29[2];


--LB1_inst29[26] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[26]
--operation mode is normal

LB1_inst29[26]_lut_out = X1L012Q;
LB1_inst29[26] = DFFE(LB1_inst29[26]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--LB1_inst29[18] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[18]
--operation mode is normal

LB1_inst29[18]_lut_out = X1L202Q;
LB1_inst29[18] = DFFE(LB1_inst29[18]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--RC13L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00016|result_node~23
--operation mode is normal

RC13L2 = (VD1L53Q & LB1_inst29[26] # !VD1L53Q & LB1_inst29[18] # !VD1L83Q) & CASCADE(RC13L1);


--CD3_dffs[8] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[8]
--operation mode is normal

CD3_dffs[8]_lut_out = RC85L3 & (CD3_dffs[9] # DE1L11Q) # !RC85L3 & CD3_dffs[9] & !DE1L11Q;
CD3_dffs[8] = DFFE(CD3_dffs[8]_lut_out, GLOBAL(JE1_outclock0), DE1L9Q, , DE1L01Q);


--TB1_inst is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst
--operation mode is normal

TB1_inst_lut_out = PC2_aeb_out;
TB1_inst = DFFE(TB1_inst_lut_out, !GLOBAL(JE1_outclock0), !WC2L1, , );


--VC21_sout_node[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]
--operation mode is qfbk_counter

VC21_sout_node[0]_lut_out = COM_AD_D[2] $ VC21_sout_node[0];
VC21_sout_node[0] = DFFE(VC21_sout_node[0]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst, , );

--VC21_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[0]
--operation mode is qfbk_counter

VC21_cout[0] = CARRY(COM_AD_D[2] & VC21_sout_node[0]);


--TB1_inst4 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst4
--operation mode is normal

TB1_inst4_lut_out = PC1_aeb_out;
TB1_inst4 = DFFE(TB1_inst4_lut_out, !GLOBAL(JE1_outclock0), !WC1L1, , );


--VC3_sout_node[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]
--operation mode is qfbk_counter

VC3_sout_node[0]_lut_out = COM_AD_D[2] $ VC3_sout_node[0];
VC3_sout_node[0] = DFFE(VC3_sout_node[0]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst4, , );

--VC3_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[0]
--operation mode is qfbk_counter

VC3_cout[0] = CARRY(COM_AD_D[2] & VC3_sout_node[0]);


--TB1_inst2 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst2
--operation mode is normal

TB1_inst2_lut_out = PC4_aeb_out;
TB1_inst2 = DFFE(TB1_inst2_lut_out, !GLOBAL(JE1_outclock0), !WC4L1, , );


--VC03_sout_node[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]
--operation mode is qfbk_counter

VC03_sout_node[0]_lut_out = COM_AD_D[2] $ VC03_sout_node[0];
VC03_sout_node[0] = DFFE(VC03_sout_node[0]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst2, , );

--VC03_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[0]
--operation mode is qfbk_counter

VC03_cout[0] = CARRY(COM_AD_D[2] & VC03_sout_node[0]);


--TB1_inst3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst3
--operation mode is normal

TB1_inst3_lut_out = PC3_aeb_out;
TB1_inst3 = DFFE(TB1_inst3_lut_out, !GLOBAL(JE1_outclock0), !WC3L1, , );


--VC12_sout_node[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]
--operation mode is qfbk_counter

VC12_sout_node[0]_lut_out = COM_AD_D[2] $ VC12_sout_node[0];
VC12_sout_node[0] = DFFE(VC12_sout_node[0]_lut_out, GLOBAL(JE1_outclock0), !TB1_inst3, , );

--VC12_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[0]
--operation mode is qfbk_counter

VC12_cout[0] = CARRY(COM_AD_D[2] & VC12_sout_node[0]);


--VC93_cs_buffer[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|thr_add:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]
--operation mode is arithmetic

VC93_cs_buffer[5] = VB1_478[5] $ X1_com_ctrl_local[21] $ VC93_cout[4];

--VC93_cout[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|thr_add:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[5]
--operation mode is arithmetic

VC93_cout[5] = CARRY(VB1_478[5] & !X1_com_ctrl_local[21] & !VC93_cout[4] # !VB1_478[5] & (!VC93_cout[4] # !X1_com_ctrl_local[21]));


--VB1_478[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|478[6]
--operation mode is normal

VB1_478[6]_lut_out = MC01_points[0][6];
VB1_478[6] = DFFE(VB1_478[6]_lut_out, GLOBAL(JE1_outclock0), , , GD1L8Q);


--CD2_dffs[9] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]
--operation mode is normal

CD2_dffs[9]_lut_out = FB93_sload_path[9] & (CD2_dffs[10] # MB1L9Q) # !FB93_sload_path[9] & CD2_dffs[10] & !MB1L9Q;
CD2_dffs[9] = DFFE(CD2_dffs[9]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[9] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[9]
--operation mode is normal

CD4_dffs[9]_lut_out = FB93_sload_path[9] & (CD4_dffs[10] # GD1L3Q) # !FB93_sload_path[9] & CD4_dffs[10] & !GD1L3Q;
CD4_dffs[9] = DFFE(CD4_dffs[9]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--GD1L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|RX_TCAL:inst6|tcwf_ct_aclr~25
--operation mode is normal

GD1L11 = GD1L6Q # GD1L8Q # VD1L85Q & GD1L7Q;


--JB1L82 is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd3~147
--operation mode is normal

JB1L82 = JB1L48Q # JB1L58Q # JB1L38Q # JB1L68Q;


--JB1L92 is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd3~156
--operation mode is normal

JB1L92 = JB1L4 # JB1L82 & !VD1L01Q;


--JB1L91 is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd0~22
--operation mode is normal

JB1L91 = JB1L47Q & (JB1L54 # JB1L6 & FB5_pre_out[9]);


--JB1L02 is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd0~196
--operation mode is normal

JB1L02 = JB1L91 # !VD1L01Q & (JB1L38Q # !JB1L84);


--JB1L22 is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd1~14
--operation mode is normal

JB1L22 = !VD1L01Q & (JB1L18Q # !JB1L83);


--X1L34Q is slaveregister:slaveregister_inst|com_tx_data[6]~reg0
--operation mode is normal

X1L34Q_lut_out = PE1_MASTERHWDATA[6];
X1L34Q = DFFE(X1L34Q_lut_out, GLOBAL(JE1_outclock0), , , X1L44);


--X1L232Q is slaveregister:slaveregister_inst|dom_id[46]~reg0
--operation mode is normal

X1L232Q_lut_out = PE1_MASTERHWDATA[14];
X1L232Q = DFFE(X1L232Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L432);


--X1L422Q is slaveregister:slaveregister_inst|dom_id[38]~reg0
--operation mode is normal

X1L422Q_lut_out = PE1_MASTERHWDATA[6];
X1L422Q = DFFE(X1L422Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L432);


--X1L891Q is slaveregister:slaveregister_inst|dom_id[14]~reg0
--operation mode is normal

X1L891Q_lut_out = PE1_MASTERHWDATA[14];
X1L891Q = DFFE(X1L891Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L512);


--X1L091Q is slaveregister:slaveregister_inst|dom_id[6]~reg0
--operation mode is normal

X1L091Q_lut_out = PE1_MASTERHWDATA[6];
X1L091Q = DFFE(X1L091Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L512);


--X1L412Q is slaveregister:slaveregister_inst|dom_id[30]~reg0
--operation mode is normal

X1L412Q_lut_out = PE1_MASTERHWDATA[30];
X1L412Q = DFFE(X1L412Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L512);


--X1L602Q is slaveregister:slaveregister_inst|dom_id[22]~reg0
--operation mode is normal

X1L602Q_lut_out = PE1_MASTERHWDATA[22];
X1L602Q = DFFE(X1L602Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L512);


--CD2_dffs[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

CD2_dffs[5]_lut_out = FB93_sload_path[5] & (CD2_dffs[6] # MB1L9Q) # !FB93_sload_path[5] & CD2_dffs[6] & !MB1L9Q;
CD2_dffs[5] = DFFE(CD2_dffs[5]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

CD4_dffs[5]_lut_out = FB93_sload_path[5] & (CD4_dffs[6] # GD1L3Q) # !FB93_sload_path[5] & CD4_dffs[6] & !GD1L3Q;
CD4_dffs[5] = DFFE(CD4_dffs[5]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--RC54L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|$00012~0
--operation mode is normal

RC54L1 = VD1L83Q # VD1L53Q & CD2_dffs[5] # !VD1L53Q & CD4_dffs[5];


--HB4_q[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|altdpram:FIFOram|q[5]
HB4_q[5]_data_in = COM_AD_D[5];
HB4_q[5]_write_enable = LD1_valid_wreq;
HB4_q[5]_clock_0 = GLOBAL(JE1_outclock0);
HB4_q[5]_clock_1 = GLOBAL(JE1_outclock0);
HB4_q[5]_clear_0 = !GD1L01Q;
HB4_q[5]_clock_enable_1 = KD1_valid_rreq;
HB4_q[5]_write_address = WR_ADDR(FB71_sload_path[0], FB71_sload_path[1], FB71_sload_path[2], FB71_sload_path[3]);
HB4_q[5]_read_address = RD_ADDR(HB4L21, FB61_sload_path[0], FB61_sload_path[1], FB61_sload_path[2]);
HB4_q[5] = MEMORY_SEGMENT(HB4_q[5]_data_in, HB4_q[5]_write_enable, HB4_q[5]_clock_0, HB4_q[5]_clock_1, HB4_q[5]_clear_0, , , HB4_q[5]_clock_enable_1, VCC, HB4_q[5]_write_address, HB4_q[5]_read_address);


--RC54L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|result_node~21
--operation mode is normal

RC54L2 = (VD1L53Q & FB41_sload_path[3] # !VD1L53Q & HB4_q[5] # !VD1L83Q) & CASCADE(RC54L1);


--HB5_q[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|q[5]
HB5_q[5]_data_in = X1L24Q;
HB5_q[5]_write_enable = X1L345Q;
HB5_q[5]_clock_0 = GLOBAL(JE1_outclock0);
HB5_q[5]_clock_1 = GLOBAL(JE1_outclock0);
HB5_q[5]_clear_0 = SB1L2;
HB5_q[5]_clock_enable_1 = LB1_inst19;
HB5_q[5]_write_address = WR_ADDR(FB32_sload_path[0], FB32_sload_path[1], FB32_sload_path[2], FB32_sload_path[3], FB32_sload_path[4], FB32_sload_path[5], FB32_sload_path[6], FB32_sload_path[7], FB32_sload_path[8], FB32_sload_path[9]);
HB5_q[5]_read_address = RD_ADDR(HB5L4, FB22_sload_path[0], FB22_sload_path[1], FB22_sload_path[2], FB22_sload_path[3], FB22_sload_path[4], FB22_sload_path[5], FB22_sload_path[6], FB22_sload_path[7], FB22_sload_path[8]);
HB5_q[5] = MEMORY_SEGMENT(HB5_q[5]_data_in, HB5_q[5]_write_enable, HB5_q[5]_clock_0, HB5_q[5]_clock_1, HB5_q[5]_clear_0, , , HB5_q[5]_clock_enable_1, VCC, HB5_q[5]_write_address, HB5_q[5]_read_address);


--RC44L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|$00012~0
--operation mode is normal

RC44L1 = VD1L83Q # VD1L53Q & JB1L03Q # !VD1L53Q & HB5_q[5];


--RC44L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|result_node~12
--operation mode is normal

RC44L2 = (FB62_sload_path[5] & !VD1L53Q # !VD1L83Q) & CASCADE(RC44L1);


--LB1_inst25[13] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[13]
--operation mode is normal

LB1_inst25[13]_lut_out = X1L132Q;
LB1_inst25[13] = DFFE(LB1_inst25[13]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , X1L532Q);


--LB1_inst25[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[5]
--operation mode is normal

LB1_inst25[5]_lut_out = X1L322Q;
LB1_inst25[5] = DFFE(LB1_inst25[5]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , X1L532Q);


--RC74L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00018|$00012~0
--operation mode is normal

RC74L1 = VD1L83Q # VD1L53Q & LB1_inst25[13] # !VD1L53Q & LB1_inst25[5];


--LB1_inst29[13] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[13]
--operation mode is normal

LB1_inst29[13]_lut_out = X1L791Q;
LB1_inst29[13] = DFFE(LB1_inst29[13]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--LB1_inst29[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[5]
--operation mode is normal

LB1_inst29[5]_lut_out = X1L981Q;
LB1_inst29[5] = DFFE(LB1_inst29[5]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--RC64L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00016|$00012~0
--operation mode is normal

RC64L1 = VD1L83Q # VD1L53Q & LB1_inst29[13] # !VD1L53Q & LB1_inst29[5];


--LB1_inst29[29] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[29]
--operation mode is normal

LB1_inst29[29]_lut_out = X1L312Q;
LB1_inst29[29] = DFFE(LB1_inst29[29]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--LB1_inst29[21] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[21]
--operation mode is normal

LB1_inst29[21]_lut_out = X1L502Q;
LB1_inst29[21] = DFFE(LB1_inst29[21]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--RC64L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00016|result_node~23
--operation mode is normal

RC64L2 = (VD1L53Q & LB1_inst29[29] # !VD1L53Q & LB1_inst29[21] # !VD1L83Q) & CASCADE(RC64L1);


--CD2_dffs[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

CD2_dffs[3]_lut_out = FB93_sload_path[3] & (CD2_dffs[4] # MB1L9Q) # !FB93_sload_path[3] & CD2_dffs[4] & !MB1L9Q;
CD2_dffs[3] = DFFE(CD2_dffs[3]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

CD4_dffs[3]_lut_out = FB93_sload_path[3] & (CD4_dffs[4] # GD1L3Q) # !FB93_sload_path[3] & CD4_dffs[4] & !GD1L3Q;
CD4_dffs[3] = DFFE(CD4_dffs[3]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--VD1L13 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel0~280
--operation mode is normal

VD1L13 = DE1L8Q & !VD1L75Q & (!VD1L87Q # !DE1L11Q) # !DE1L8Q & (!VD1L87Q # !DE1L11Q);


--VD1L43 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel0~327
--operation mode is normal

VD1L43 = (DE1L11Q # VD1L11 & !VD1L68Q & !VD1L17Q) & CASCADE(VD1L13);


--X1L93Q is slaveregister:slaveregister_inst|com_tx_data[2]~reg0
--operation mode is normal

X1L93Q_lut_out = PE1_MASTERHWDATA[2];
X1L93Q = DFFE(X1L93Q_lut_out, GLOBAL(JE1_outclock0), , , X1L44);


--X1L822Q is slaveregister:slaveregister_inst|dom_id[42]~reg0
--operation mode is normal

X1L822Q_lut_out = PE1_MASTERHWDATA[10];
X1L822Q = DFFE(X1L822Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L432);


--X1L022Q is slaveregister:slaveregister_inst|dom_id[34]~reg0
--operation mode is normal

X1L022Q_lut_out = PE1_MASTERHWDATA[2];
X1L022Q = DFFE(X1L022Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L432);


--X1L491Q is slaveregister:slaveregister_inst|dom_id[10]~reg0
--operation mode is normal

X1L491Q_lut_out = PE1_MASTERHWDATA[10];
X1L491Q = DFFE(X1L491Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L512);


--X1L681Q is slaveregister:slaveregister_inst|dom_id[2]~reg0
--operation mode is normal

X1L681Q_lut_out = PE1_MASTERHWDATA[2];
X1L681Q = DFFE(X1L681Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L512);


--X1L012Q is slaveregister:slaveregister_inst|dom_id[26]~reg0
--operation mode is normal

X1L012Q_lut_out = PE1_MASTERHWDATA[26];
X1L012Q = DFFE(X1L012Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L512);


--X1L202Q is slaveregister:slaveregister_inst|dom_id[18]~reg0
--operation mode is normal

X1L202Q_lut_out = PE1_MASTERHWDATA[18];
X1L202Q = DFFE(X1L202Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L512);


--RC53L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|$00012~0
--operation mode is normal

RC53L1 = VD1L83Q # VD1L53Q & CD2_dffs[3] # !VD1L53Q & CD4_dffs[3];


--HB4_q[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|altdpram:FIFOram|q[3]
HB4_q[3]_data_in = COM_AD_D[3];
HB4_q[3]_write_enable = LD1_valid_wreq;
HB4_q[3]_clock_0 = GLOBAL(JE1_outclock0);
HB4_q[3]_clock_1 = GLOBAL(JE1_outclock0);
HB4_q[3]_clear_0 = !GD1L01Q;
HB4_q[3]_clock_enable_1 = KD1_valid_rreq;
HB4_q[3]_write_address = WR_ADDR(FB71_sload_path[0], FB71_sload_path[1], FB71_sload_path[2], FB71_sload_path[3]);
HB4_q[3]_read_address = RD_ADDR(HB4L21, FB61_sload_path[0], FB61_sload_path[1], FB61_sload_path[2]);
HB4_q[3] = MEMORY_SEGMENT(HB4_q[3]_data_in, HB4_q[3]_write_enable, HB4_q[3]_clock_0, HB4_q[3]_clock_1, HB4_q[3]_clear_0, , , HB4_q[3]_clock_enable_1, VCC, HB4_q[3]_write_address, HB4_q[3]_read_address);


--RC53L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|result_node~21
--operation mode is normal

RC53L2 = (VD1L53Q & FB41_sload_path[1] # !VD1L53Q & HB4_q[3] # !VD1L83Q) & CASCADE(RC53L1);


--HB5_q[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|q[3]
HB5_q[3]_data_in = X1L04Q;
HB5_q[3]_write_enable = X1L345Q;
HB5_q[3]_clock_0 = GLOBAL(JE1_outclock0);
HB5_q[3]_clock_1 = GLOBAL(JE1_outclock0);
HB5_q[3]_clear_0 = SB1L2;
HB5_q[3]_clock_enable_1 = LB1_inst19;
HB5_q[3]_write_address = WR_ADDR(FB32_sload_path[0], FB32_sload_path[1], FB32_sload_path[2], FB32_sload_path[3], FB32_sload_path[4], FB32_sload_path[5], FB32_sload_path[6], FB32_sload_path[7], FB32_sload_path[8], FB32_sload_path[9]);
HB5_q[3]_read_address = RD_ADDR(HB5L4, FB22_sload_path[0], FB22_sload_path[1], FB22_sload_path[2], FB22_sload_path[3], FB22_sload_path[4], FB22_sload_path[5], FB22_sload_path[6], FB22_sload_path[7], FB22_sload_path[8]);
HB5_q[3] = MEMORY_SEGMENT(HB5_q[3]_data_in, HB5_q[3]_write_enable, HB5_q[3]_clock_0, HB5_q[3]_clock_1, HB5_q[3]_clear_0, , , HB5_q[3]_clock_enable_1, VCC, HB5_q[3]_write_address, HB5_q[3]_read_address);


--RC43L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|$00012~0
--operation mode is normal

RC43L1 = VD1L83Q # VD1L53Q & JB1L42Q # !VD1L53Q & HB5_q[3];


--RC43L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|result_node~12
--operation mode is normal

RC43L2 = (FB62_sload_path[3] & !VD1L53Q # !VD1L83Q) & CASCADE(RC43L1);


--LB1_inst25[11] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[11]
--operation mode is normal

LB1_inst25[11]_lut_out = X1L922Q;
LB1_inst25[11] = DFFE(LB1_inst25[11]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , X1L532Q);


--LB1_inst25[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[3]
--operation mode is normal

LB1_inst25[3]_lut_out = X1L122Q;
LB1_inst25[3] = DFFE(LB1_inst25[3]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , X1L532Q);


--RC73L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00018|$00012~0
--operation mode is normal

RC73L1 = VD1L83Q # VD1L53Q & LB1_inst25[11] # !VD1L53Q & LB1_inst25[3];


--LB1_inst29[11] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[11]
--operation mode is normal

LB1_inst29[11]_lut_out = X1L591Q;
LB1_inst29[11] = DFFE(LB1_inst29[11]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--LB1_inst29[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[3]
--operation mode is normal

LB1_inst29[3]_lut_out = X1L781Q;
LB1_inst29[3] = DFFE(LB1_inst29[3]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--RC63L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00016|$00012~0
--operation mode is normal

RC63L1 = VD1L83Q # VD1L53Q & LB1_inst29[11] # !VD1L53Q & LB1_inst29[3];


--LB1_inst29[27] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[27]
--operation mode is normal

LB1_inst29[27]_lut_out = X1L112Q;
LB1_inst29[27] = DFFE(LB1_inst29[27]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--LB1_inst29[19] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[19]
--operation mode is normal

LB1_inst29[19]_lut_out = X1L302Q;
LB1_inst29[19] = DFFE(LB1_inst29[19]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--RC63L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00016|result_node~23
--operation mode is normal

RC63L2 = (VD1L53Q & LB1_inst29[27] # !VD1L53Q & LB1_inst29[19] # !VD1L83Q) & CASCADE(RC63L1);


--CD3_dffs[9] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[9]
--operation mode is normal

CD3_dffs[9]_lut_out = !JB1L05Q # !DE1L11Q;
CD3_dffs[9] = DFFE(CD3_dffs[9]_lut_out, GLOBAL(JE1_outclock0), DE1L9Q, , DE1L01Q);


--WC2L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|last_node[0]~9
--operation mode is normal

WC2L1 = !VC51_cs_buffer[4] & !VC51_cs_buffer[3] & WC2_or_node[0][3];


--WC1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|last_node[0]~9
--operation mode is normal

WC1L1 = !VC6_cs_buffer[4] & !VC6_cs_buffer[3] & WC1_or_node[0][3];


--WC4L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|last_node[0]~9
--operation mode is normal

WC4L1 = !VC33_cs_buffer[4] & !VC33_cs_buffer[3] & WC4_or_node[0][3];


--WC3L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|last_node[0]~9
--operation mode is normal

WC3L1 = !VC42_cs_buffer[4] & !VC42_cs_buffer[3] & WC3_or_node[0][3];


--VC93_cs_buffer[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|thr_add:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]
--operation mode is arithmetic

VC93_cs_buffer[4] = VB1_478[4] $ X1_com_ctrl_local[20] $ !VC93_cout[3];

--VC93_cout[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|thr_add:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[4]
--operation mode is arithmetic

VC93_cout[4] = CARRY(VB1_478[4] & (X1_com_ctrl_local[20] # !VC93_cout[3]) # !VB1_478[4] & X1_com_ctrl_local[20] & !VC93_cout[3]);


--VB1_478[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|478[5]
--operation mode is normal

VB1_478[5]_lut_out = MC01_points[0][5];
VB1_478[5] = DFFE(VB1_478[5]_lut_out, GLOBAL(JE1_outclock0), , , GD1L8Q);


--CD2_dffs[10] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]
--operation mode is normal

CD2_dffs[10]_lut_out = FB93_sload_path[10] & (CD2_dffs[11] # MB1L9Q) # !FB93_sload_path[10] & CD2_dffs[11] & !MB1L9Q;
CD2_dffs[10] = DFFE(CD2_dffs[10]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[10] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[10]
--operation mode is normal

CD4_dffs[10]_lut_out = FB93_sload_path[10] & (CD4_dffs[11] # GD1L3Q) # !FB93_sload_path[10] & CD4_dffs[11] & !GD1L3Q;
CD4_dffs[10] = DFFE(CD4_dffs[10]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--X1L24Q is slaveregister:slaveregister_inst|com_tx_data[5]~reg0
--operation mode is normal

X1L24Q_lut_out = PE1_MASTERHWDATA[5];
X1L24Q = DFFE(X1L24Q_lut_out, GLOBAL(JE1_outclock0), , , X1L44);


--X1L132Q is slaveregister:slaveregister_inst|dom_id[45]~reg0
--operation mode is normal

X1L132Q_lut_out = PE1_MASTERHWDATA[13];
X1L132Q = DFFE(X1L132Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L432);


--X1L322Q is slaveregister:slaveregister_inst|dom_id[37]~reg0
--operation mode is normal

X1L322Q_lut_out = PE1_MASTERHWDATA[5];
X1L322Q = DFFE(X1L322Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L432);


--X1L791Q is slaveregister:slaveregister_inst|dom_id[13]~reg0
--operation mode is normal

X1L791Q_lut_out = PE1_MASTERHWDATA[13];
X1L791Q = DFFE(X1L791Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L512);


--X1L981Q is slaveregister:slaveregister_inst|dom_id[5]~reg0
--operation mode is normal

X1L981Q_lut_out = PE1_MASTERHWDATA[5];
X1L981Q = DFFE(X1L981Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L512);


--X1L312Q is slaveregister:slaveregister_inst|dom_id[29]~reg0
--operation mode is normal

X1L312Q_lut_out = PE1_MASTERHWDATA[29];
X1L312Q = DFFE(X1L312Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L512);


--X1L502Q is slaveregister:slaveregister_inst|dom_id[21]~reg0
--operation mode is normal

X1L502Q_lut_out = PE1_MASTERHWDATA[21];
X1L502Q = DFFE(X1L502Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L512);


--CD2_dffs[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

CD2_dffs[4]_lut_out = FB93_sload_path[4] & (CD2_dffs[5] # MB1L9Q) # !FB93_sload_path[4] & CD2_dffs[5] & !MB1L9Q;
CD2_dffs[4] = DFFE(CD2_dffs[4]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

CD4_dffs[4]_lut_out = FB93_sload_path[4] & (CD4_dffs[5] # GD1L3Q) # !FB93_sload_path[4] & CD4_dffs[5] & !GD1L3Q;
CD4_dffs[4] = DFFE(CD4_dffs[4]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--RC04L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|$00012~0
--operation mode is normal

RC04L1 = VD1L83Q # VD1L53Q & CD2_dffs[4] # !VD1L53Q & CD4_dffs[4];


--HB4_q[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|altdpram:FIFOram|q[4]
HB4_q[4]_data_in = COM_AD_D[4];
HB4_q[4]_write_enable = LD1_valid_wreq;
HB4_q[4]_clock_0 = GLOBAL(JE1_outclock0);
HB4_q[4]_clock_1 = GLOBAL(JE1_outclock0);
HB4_q[4]_clear_0 = !GD1L01Q;
HB4_q[4]_clock_enable_1 = KD1_valid_rreq;
HB4_q[4]_write_address = WR_ADDR(FB71_sload_path[0], FB71_sload_path[1], FB71_sload_path[2], FB71_sload_path[3]);
HB4_q[4]_read_address = RD_ADDR(HB4L21, FB61_sload_path[0], FB61_sload_path[1], FB61_sload_path[2]);
HB4_q[4] = MEMORY_SEGMENT(HB4_q[4]_data_in, HB4_q[4]_write_enable, HB4_q[4]_clock_0, HB4_q[4]_clock_1, HB4_q[4]_clear_0, , , HB4_q[4]_clock_enable_1, VCC, HB4_q[4]_write_address, HB4_q[4]_read_address);


--RC04L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|result_node~21
--operation mode is normal

RC04L2 = (VD1L53Q & FB41_sload_path[2] # !VD1L53Q & HB4_q[4] # !VD1L83Q) & CASCADE(RC04L1);


--HB5_q[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|q[4]
HB5_q[4]_data_in = X1L14Q;
HB5_q[4]_write_enable = X1L345Q;
HB5_q[4]_clock_0 = GLOBAL(JE1_outclock0);
HB5_q[4]_clock_1 = GLOBAL(JE1_outclock0);
HB5_q[4]_clear_0 = SB1L2;
HB5_q[4]_clock_enable_1 = LB1_inst19;
HB5_q[4]_write_address = WR_ADDR(FB32_sload_path[0], FB32_sload_path[1], FB32_sload_path[2], FB32_sload_path[3], FB32_sload_path[4], FB32_sload_path[5], FB32_sload_path[6], FB32_sload_path[7], FB32_sload_path[8], FB32_sload_path[9]);
HB5_q[4]_read_address = RD_ADDR(HB5L4, FB22_sload_path[0], FB22_sload_path[1], FB22_sload_path[2], FB22_sload_path[3], FB22_sload_path[4], FB22_sload_path[5], FB22_sload_path[6], FB22_sload_path[7], FB22_sload_path[8]);
HB5_q[4] = MEMORY_SEGMENT(HB5_q[4]_data_in, HB5_q[4]_write_enable, HB5_q[4]_clock_0, HB5_q[4]_clock_1, HB5_q[4]_clear_0, , , HB5_q[4]_clock_enable_1, VCC, HB5_q[4]_write_address, HB5_q[4]_read_address);


--RC93L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|$00012~0
--operation mode is normal

RC93L1 = VD1L83Q # VD1L53Q & JB1L72Q # !VD1L53Q & HB5_q[4];


--RC93L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|result_node~12
--operation mode is normal

RC93L2 = (FB62_sload_path[4] & !VD1L53Q # !VD1L83Q) & CASCADE(RC93L1);


--LB1_inst25[12] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[12]
--operation mode is normal

LB1_inst25[12]_lut_out = X1L032Q;
LB1_inst25[12] = DFFE(LB1_inst25[12]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , X1L532Q);


--LB1_inst25[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[4]
--operation mode is normal

LB1_inst25[4]_lut_out = X1L222Q;
LB1_inst25[4] = DFFE(LB1_inst25[4]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , X1L532Q);


--RC24L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00018|$00012~0
--operation mode is normal

RC24L1 = VD1L83Q # VD1L53Q & LB1_inst25[12] # !VD1L53Q & LB1_inst25[4];


--LB1_inst29[12] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[12]
--operation mode is normal

LB1_inst29[12]_lut_out = X1L691Q;
LB1_inst29[12] = DFFE(LB1_inst29[12]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--LB1_inst29[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[4]
--operation mode is normal

LB1_inst29[4]_lut_out = X1L881Q;
LB1_inst29[4] = DFFE(LB1_inst29[4]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--RC14L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00016|$00012~0
--operation mode is normal

RC14L1 = VD1L83Q # VD1L53Q & LB1_inst29[12] # !VD1L53Q & LB1_inst29[4];


--LB1_inst29[28] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[28]
--operation mode is normal

LB1_inst29[28]_lut_out = X1L212Q;
LB1_inst29[28] = DFFE(LB1_inst29[28]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--LB1_inst29[20] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[20]
--operation mode is normal

LB1_inst29[20]_lut_out = X1L402Q;
LB1_inst29[20] = DFFE(LB1_inst29[20]_lut_out, GLOBAL(JE1_outclock0), !SB1L2, , );


--RC14L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00016|result_node~23
--operation mode is normal

RC14L2 = (VD1L53Q & LB1_inst29[28] # !VD1L53Q & LB1_inst29[20] # !VD1L83Q) & CASCADE(RC14L1);


--X1L04Q is slaveregister:slaveregister_inst|com_tx_data[3]~reg0
--operation mode is normal

X1L04Q_lut_out = PE1_MASTERHWDATA[3];
X1L04Q = DFFE(X1L04Q_lut_out, GLOBAL(JE1_outclock0), , , X1L44);


--X1L922Q is slaveregister:slaveregister_inst|dom_id[43]~reg0
--operation mode is normal

X1L922Q_lut_out = PE1_MASTERHWDATA[11];
X1L922Q = DFFE(X1L922Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L432);


--X1L122Q is slaveregister:slaveregister_inst|dom_id[35]~reg0
--operation mode is normal

X1L122Q_lut_out = PE1_MASTERHWDATA[3];
X1L122Q = DFFE(X1L122Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L432);


--X1L591Q is slaveregister:slaveregister_inst|dom_id[11]~reg0
--operation mode is normal

X1L591Q_lut_out = PE1_MASTERHWDATA[11];
X1L591Q = DFFE(X1L591Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L512);


--X1L781Q is slaveregister:slaveregister_inst|dom_id[3]~reg0
--operation mode is normal

X1L781Q_lut_out = PE1_MASTERHWDATA[3];
X1L781Q = DFFE(X1L781Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L512);


--X1L112Q is slaveregister:slaveregister_inst|dom_id[27]~reg0
--operation mode is normal

X1L112Q_lut_out = PE1_MASTERHWDATA[27];
X1L112Q = DFFE(X1L112Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L512);


--X1L302Q is slaveregister:slaveregister_inst|dom_id[19]~reg0
--operation mode is normal

X1L302Q_lut_out = PE1_MASTERHWDATA[19];
X1L302Q = DFFE(X1L302Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L512);


--PC2_aeb_out is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[1]|comptree:comparator|cmpchain:cmp_end|aeb_out
--operation mode is normal

PC2_aeb_out = FB11_sload_path[0] & !FB11_sload_path[1];


--PC1_aeb_out is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[0]|comptree:comparator|cmpchain:cmp_end|aeb_out
--operation mode is normal

PC1_aeb_out = !FB11_sload_path[1] & !FB11_sload_path[0];


--PC4_aeb_out is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[3]|comptree:comparator|cmpchain:cmp_end|aeb_out
--operation mode is normal

PC4_aeb_out = FB11_sload_path[1] & FB11_sload_path[0];


--PC3_aeb_out is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[2]|comptree:comparator|cmpchain:cmp_end|aeb_out
--operation mode is normal

PC3_aeb_out = FB11_sload_path[1] & !FB11_sload_path[0];


--VC93_cs_buffer[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|thr_add:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]
--operation mode is arithmetic

VC93_cs_buffer[3] = VB1_478[3] $ X1_com_ctrl_local[19] $ VC93_cout[2];

--VC93_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|thr_add:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[3]
--operation mode is arithmetic

VC93_cout[3] = CARRY(VB1_478[3] & !X1_com_ctrl_local[19] & !VC93_cout[2] # !VB1_478[3] & (!VC93_cout[2] # !X1_com_ctrl_local[19]));


--VB1_478[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|478[4]
--operation mode is normal

VB1_478[4]_lut_out = MC01_points[0][4];
VB1_478[4] = DFFE(VB1_478[4]_lut_out, GLOBAL(JE1_outclock0), , , GD1L8Q);


--CD2_dffs[11] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]
--operation mode is normal

CD2_dffs[11]_lut_out = FB93_sload_path[11] & (CD2_dffs[12] # MB1L9Q) # !FB93_sload_path[11] & CD2_dffs[12] & !MB1L9Q;
CD2_dffs[11] = DFFE(CD2_dffs[11]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[11] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[11]
--operation mode is normal

CD4_dffs[11]_lut_out = FB93_sload_path[11] & (CD4_dffs[12] # GD1L3Q) # !FB93_sload_path[11] & CD4_dffs[12] & !GD1L3Q;
CD4_dffs[11] = DFFE(CD4_dffs[11]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--X1L14Q is slaveregister:slaveregister_inst|com_tx_data[4]~reg0
--operation mode is normal

X1L14Q_lut_out = PE1_MASTERHWDATA[4];
X1L14Q = DFFE(X1L14Q_lut_out, GLOBAL(JE1_outclock0), , , X1L44);


--X1L032Q is slaveregister:slaveregister_inst|dom_id[44]~reg0
--operation mode is normal

X1L032Q_lut_out = PE1_MASTERHWDATA[12];
X1L032Q = DFFE(X1L032Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L432);


--X1L222Q is slaveregister:slaveregister_inst|dom_id[36]~reg0
--operation mode is normal

X1L222Q_lut_out = PE1_MASTERHWDATA[4];
X1L222Q = DFFE(X1L222Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L432);


--X1L691Q is slaveregister:slaveregister_inst|dom_id[12]~reg0
--operation mode is normal

X1L691Q_lut_out = PE1_MASTERHWDATA[12];
X1L691Q = DFFE(X1L691Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L512);


--X1L881Q is slaveregister:slaveregister_inst|dom_id[4]~reg0
--operation mode is normal

X1L881Q_lut_out = PE1_MASTERHWDATA[4];
X1L881Q = DFFE(X1L881Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L512);


--X1L212Q is slaveregister:slaveregister_inst|dom_id[28]~reg0
--operation mode is normal

X1L212Q_lut_out = PE1_MASTERHWDATA[28];
X1L212Q = DFFE(X1L212Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L512);


--X1L402Q is slaveregister:slaveregister_inst|dom_id[20]~reg0
--operation mode is normal

X1L402Q_lut_out = PE1_MASTERHWDATA[20];
X1L402Q = DFFE(X1L402Q_lut_out, GLOBAL(JE1_outclock0), !V1L4Q, , X1L512);


--VC93_cs_buffer[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|thr_add:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]
--operation mode is arithmetic

VC93_cs_buffer[2] = VB1_478[2] $ X1_com_ctrl_local[18] $ !VC93_cout[1];

--VC93_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|thr_add:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[2]
--operation mode is arithmetic

VC93_cout[2] = CARRY(VB1_478[2] & (X1_com_ctrl_local[18] # !VC93_cout[1]) # !VB1_478[2] & X1_com_ctrl_local[18] & !VC93_cout[1]);


--VB1_478[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|478[3]
--operation mode is normal

VB1_478[3]_lut_out = MC01_points[0][3];
VB1_478[3] = DFFE(VB1_478[3]_lut_out, GLOBAL(JE1_outclock0), , , GD1L8Q);


--CD2_dffs[12] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]
--operation mode is normal

CD2_dffs[12]_lut_out = FB93_sload_path[12] & (CD2_dffs[13] # MB1L9Q) # !FB93_sload_path[12] & CD2_dffs[13] & !MB1L9Q;
CD2_dffs[12] = DFFE(CD2_dffs[12]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[12] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[12]
--operation mode is normal

CD4_dffs[12]_lut_out = FB93_sload_path[12] & (CD4_dffs[13] # GD1L3Q) # !FB93_sload_path[12] & CD4_dffs[13] & !GD1L3Q;
CD4_dffs[12] = DFFE(CD4_dffs[12]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--VC93_cs_buffer[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|thr_add:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]
--operation mode is arithmetic

VC93_cs_buffer[1] = VB1_478[1] $ X1_com_ctrl_local[17] $ VC93_cout[0];

--VC93_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|thr_add:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

VC93_cout[1] = CARRY(VB1_478[1] & !X1_com_ctrl_local[17] & !VC93_cout[0] # !VB1_478[1] & (!VC93_cout[0] # !X1_com_ctrl_local[17]));


--VB1_478[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|478[2]
--operation mode is normal

VB1_478[2]_lut_out = MC01_points[0][2];
VB1_478[2] = DFFE(VB1_478[2]_lut_out, GLOBAL(JE1_outclock0), , , GD1L8Q);


--CD2_dffs[13] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]
--operation mode is normal

CD2_dffs[13]_lut_out = FB93_sload_path[13] & (CD2_dffs[14] # MB1L9Q) # !FB93_sload_path[13] & CD2_dffs[14] & !MB1L9Q;
CD2_dffs[13] = DFFE(CD2_dffs[13]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[13] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[13]
--operation mode is normal

CD4_dffs[13]_lut_out = FB93_sload_path[13] & (CD4_dffs[14] # GD1L3Q) # !FB93_sload_path[13] & CD4_dffs[14] & !GD1L3Q;
CD4_dffs[13] = DFFE(CD4_dffs[13]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--VC93_cs_buffer[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|thr_add:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]
--operation mode is arithmetic

VC93_cs_buffer[0] = X1_com_ctrl_local[16] $ VB1_478[0];

--VC93_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|thr_add:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

VC93_cout[0] = CARRY(X1_com_ctrl_local[16] & VB1_478[0]);


--VB1_478[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|478[1]
--operation mode is normal

VB1_478[1]_lut_out = MC01_points[0][1];
VB1_478[1] = DFFE(VB1_478[1]_lut_out, GLOBAL(JE1_outclock0), , , GD1L8Q);


--CD2_dffs[14] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]
--operation mode is normal

CD2_dffs[14]_lut_out = FB93_sload_path[14] & (CD2_dffs[15] # MB1L9Q) # !FB93_sload_path[14] & CD2_dffs[15] & !MB1L9Q;
CD2_dffs[14] = DFFE(CD2_dffs[14]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[14] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[14]
--operation mode is normal

CD4_dffs[14]_lut_out = FB93_sload_path[14] & (CD4_dffs[15] # GD1L3Q) # !FB93_sload_path[14] & CD4_dffs[15] & !GD1L3Q;
CD4_dffs[14] = DFFE(CD4_dffs[14]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--VB1_478[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|478[0]
--operation mode is normal

VB1_478[0]_lut_out = MC01_points[0][0];
VB1_478[0] = DFFE(VB1_478[0]_lut_out, GLOBAL(JE1_outclock0), , , GD1L8Q);


--MC01_points[0][1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][1]
--operation mode is normal

MC01_points[0][1]_lut_out = (FB11_sload_path[0] & VC03_sout_node[1] # !FB11_sload_path[0] & VC12_sout_node[1] # !FB11_sload_path[1]) & CASCADE(RC2L1);
MC01_points[0][1] = DFFE(MC01_points[0][1]_lut_out, !GLOBAL(JE1_outclock0), , , );


--CD2_dffs[15] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]
--operation mode is normal

CD2_dffs[15]_lut_out = FB93_sload_path[15] & (CD2_dffs[16] # MB1L9Q) # !FB93_sload_path[15] & CD2_dffs[16] & !MB1L9Q;
CD2_dffs[15] = DFFE(CD2_dffs[15]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[15] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[15]
--operation mode is normal

CD4_dffs[15]_lut_out = FB93_sload_path[15] & (CD4_dffs[16] # GD1L3Q) # !FB93_sload_path[15] & CD4_dffs[16] & !GD1L3Q;
CD4_dffs[15] = DFFE(CD4_dffs[15]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--MC01_points[0][0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][0]
--operation mode is normal

MC01_points[0][0]_lut_out = (FB11_sload_path[0] & VC03_sout_node[0] # !FB11_sload_path[0] & VC12_sout_node[0] # !FB11_sload_path[1]) & CASCADE(RC1L1);
MC01_points[0][0] = DFFE(MC01_points[0][0]_lut_out, !GLOBAL(JE1_outclock0), , , );


--CD2_dffs[16] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]
--operation mode is normal

CD2_dffs[16]_lut_out = FB93_sload_path[16] & (CD2_dffs[17] # MB1L9Q) # !FB93_sload_path[16] & CD2_dffs[17] & !MB1L9Q;
CD2_dffs[16] = DFFE(CD2_dffs[16]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[16] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[16]
--operation mode is normal

CD4_dffs[16]_lut_out = FB93_sload_path[16] & (CD4_dffs[17] # GD1L3Q) # !FB93_sload_path[16] & CD4_dffs[17] & !GD1L3Q;
CD4_dffs[16] = DFFE(CD4_dffs[16]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--RC2L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00011|$00012~0
--operation mode is normal

RC2L1 = FB11_sload_path[1] # FB11_sload_path[0] & VC21_sout_node[1] # !FB11_sload_path[0] & VC3_sout_node[1];


--CD2_dffs[17] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]
--operation mode is normal

CD2_dffs[17]_lut_out = FB93_sload_path[17] & (CD2_dffs[18] # MB1L9Q) # !FB93_sload_path[17] & CD2_dffs[18] & !MB1L9Q;
CD2_dffs[17] = DFFE(CD2_dffs[17]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[17] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[17]
--operation mode is normal

CD4_dffs[17]_lut_out = FB93_sload_path[17] & (CD4_dffs[18] # GD1L3Q) # !FB93_sload_path[17] & CD4_dffs[18] & !GD1L3Q;
CD4_dffs[17] = DFFE(CD4_dffs[17]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--RC1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00009|$00012~0
--operation mode is normal

RC1L1 = FB11_sload_path[1] # FB11_sload_path[0] & VC21_sout_node[0] # !FB11_sload_path[0] & VC3_sout_node[0];


--CD2_dffs[18] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]
--operation mode is normal

CD2_dffs[18]_lut_out = FB93_sload_path[18] & (CD2_dffs[19] # MB1L9Q) # !FB93_sload_path[18] & CD2_dffs[19] & !MB1L9Q;
CD2_dffs[18] = DFFE(CD2_dffs[18]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[18] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[18]
--operation mode is normal

CD4_dffs[18]_lut_out = FB93_sload_path[18] & (CD4_dffs[19] # GD1L3Q) # !FB93_sload_path[18] & CD4_dffs[19] & !GD1L3Q;
CD4_dffs[18] = DFFE(CD4_dffs[18]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--CD2_dffs[19] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]
--operation mode is normal

CD2_dffs[19]_lut_out = FB93_sload_path[19] & (CD2_dffs[20] # MB1L9Q) # !FB93_sload_path[19] & CD2_dffs[20] & !MB1L9Q;
CD2_dffs[19] = DFFE(CD2_dffs[19]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[19] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[19]
--operation mode is normal

CD4_dffs[19]_lut_out = FB93_sload_path[19] & (CD4_dffs[20] # GD1L3Q) # !FB93_sload_path[19] & CD4_dffs[20] & !GD1L3Q;
CD4_dffs[19] = DFFE(CD4_dffs[19]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--CD2_dffs[20] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]
--operation mode is normal

CD2_dffs[20]_lut_out = FB93_sload_path[20] & (CD2_dffs[21] # MB1L9Q) # !FB93_sload_path[20] & CD2_dffs[21] & !MB1L9Q;
CD2_dffs[20] = DFFE(CD2_dffs[20]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[20] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[20]
--operation mode is normal

CD4_dffs[20]_lut_out = FB93_sload_path[20] & (CD4_dffs[21] # GD1L3Q) # !FB93_sload_path[20] & CD4_dffs[21] & !GD1L3Q;
CD4_dffs[20] = DFFE(CD4_dffs[20]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--CD2_dffs[21] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]
--operation mode is normal

CD2_dffs[21]_lut_out = FB93_sload_path[21] & (CD2_dffs[22] # MB1L9Q) # !FB93_sload_path[21] & CD2_dffs[22] & !MB1L9Q;
CD2_dffs[21] = DFFE(CD2_dffs[21]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[21] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[21]
--operation mode is normal

CD4_dffs[21]_lut_out = FB93_sload_path[21] & (CD4_dffs[22] # GD1L3Q) # !FB93_sload_path[21] & CD4_dffs[22] & !GD1L3Q;
CD4_dffs[21] = DFFE(CD4_dffs[21]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--CD2_dffs[22] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]
--operation mode is normal

CD2_dffs[22]_lut_out = FB93_sload_path[22] & (CD2_dffs[23] # MB1L9Q) # !FB93_sload_path[22] & CD2_dffs[23] & !MB1L9Q;
CD2_dffs[22] = DFFE(CD2_dffs[22]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[22] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[22]
--operation mode is normal

CD4_dffs[22]_lut_out = FB93_sload_path[22] & (CD4_dffs[23] # GD1L3Q) # !FB93_sload_path[22] & CD4_dffs[23] & !GD1L3Q;
CD4_dffs[22] = DFFE(CD4_dffs[22]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--CD2_dffs[23] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]
--operation mode is normal

CD2_dffs[23]_lut_out = FB93_sload_path[23] & (CD2_dffs[24] # MB1L9Q) # !FB93_sload_path[23] & CD2_dffs[24] & !MB1L9Q;
CD2_dffs[23] = DFFE(CD2_dffs[23]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[23] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[23]
--operation mode is normal

CD4_dffs[23]_lut_out = FB93_sload_path[23] & (CD4_dffs[24] # GD1L3Q) # !FB93_sload_path[23] & CD4_dffs[24] & !GD1L3Q;
CD4_dffs[23] = DFFE(CD4_dffs[23]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--CD2_dffs[24] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]
--operation mode is normal

CD2_dffs[24]_lut_out = FB93_sload_path[24] & (CD2_dffs[25] # MB1L9Q) # !FB93_sload_path[24] & CD2_dffs[25] & !MB1L9Q;
CD2_dffs[24] = DFFE(CD2_dffs[24]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[24] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[24]
--operation mode is normal

CD4_dffs[24]_lut_out = FB93_sload_path[24] & (CD4_dffs[25] # GD1L3Q) # !FB93_sload_path[24] & CD4_dffs[25] & !GD1L3Q;
CD4_dffs[24] = DFFE(CD4_dffs[24]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--CD2_dffs[25] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25]
--operation mode is normal

CD2_dffs[25]_lut_out = FB93_sload_path[25] & (CD2_dffs[26] # MB1L9Q) # !FB93_sload_path[25] & CD2_dffs[26] & !MB1L9Q;
CD2_dffs[25] = DFFE(CD2_dffs[25]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[25] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[25]
--operation mode is normal

CD4_dffs[25]_lut_out = FB93_sload_path[25] & (CD4_dffs[26] # GD1L3Q) # !FB93_sload_path[25] & CD4_dffs[26] & !GD1L3Q;
CD4_dffs[25] = DFFE(CD4_dffs[25]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--CD2_dffs[26] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[26]
--operation mode is normal

CD2_dffs[26]_lut_out = FB93_sload_path[26] & (CD2_dffs[27] # MB1L9Q) # !FB93_sload_path[26] & CD2_dffs[27] & !MB1L9Q;
CD2_dffs[26] = DFFE(CD2_dffs[26]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[26] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[26]
--operation mode is normal

CD4_dffs[26]_lut_out = FB93_sload_path[26] & (CD4_dffs[27] # GD1L3Q) # !FB93_sload_path[26] & CD4_dffs[27] & !GD1L3Q;
CD4_dffs[26] = DFFE(CD4_dffs[26]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--CD2_dffs[27] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27]
--operation mode is normal

CD2_dffs[27]_lut_out = FB93_sload_path[27] & (CD2_dffs[28] # MB1L9Q) # !FB93_sload_path[27] & CD2_dffs[28] & !MB1L9Q;
CD2_dffs[27] = DFFE(CD2_dffs[27]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[27] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[27]
--operation mode is normal

CD4_dffs[27]_lut_out = FB93_sload_path[27] & (CD4_dffs[28] # GD1L3Q) # !FB93_sload_path[27] & CD4_dffs[28] & !GD1L3Q;
CD4_dffs[27] = DFFE(CD4_dffs[27]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--CD2_dffs[28] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[28]
--operation mode is normal

CD2_dffs[28]_lut_out = FB93_sload_path[28] & (CD2_dffs[29] # MB1L9Q) # !FB93_sload_path[28] & CD2_dffs[29] & !MB1L9Q;
CD2_dffs[28] = DFFE(CD2_dffs[28]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[28] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[28]
--operation mode is normal

CD4_dffs[28]_lut_out = FB93_sload_path[28] & (CD4_dffs[29] # GD1L3Q) # !FB93_sload_path[28] & CD4_dffs[29] & !GD1L3Q;
CD4_dffs[28] = DFFE(CD4_dffs[28]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--CD2_dffs[29] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29]
--operation mode is normal

CD2_dffs[29]_lut_out = FB93_sload_path[29] & (CD2_dffs[30] # MB1L9Q) # !FB93_sload_path[29] & CD2_dffs[30] & !MB1L9Q;
CD2_dffs[29] = DFFE(CD2_dffs[29]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[29] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[29]
--operation mode is normal

CD4_dffs[29]_lut_out = FB93_sload_path[29] & (CD4_dffs[30] # GD1L3Q) # !FB93_sload_path[29] & CD4_dffs[30] & !GD1L3Q;
CD4_dffs[29] = DFFE(CD4_dffs[29]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--CD2_dffs[30] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30]
--operation mode is normal

CD2_dffs[30]_lut_out = FB93_sload_path[30] & (CD2_dffs[31] # MB1L9Q) # !FB93_sload_path[30] & CD2_dffs[31] & !MB1L9Q;
CD2_dffs[30] = DFFE(CD2_dffs[30]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[30] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[30]
--operation mode is normal

CD4_dffs[30]_lut_out = FB93_sload_path[30] & (CD4_dffs[31] # GD1L3Q) # !FB93_sload_path[30] & CD4_dffs[31] & !GD1L3Q;
CD4_dffs[30] = DFFE(CD4_dffs[30]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--CD2_dffs[31] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[31]
--operation mode is normal

CD2_dffs[31]_lut_out = FB93_sload_path[31] & (CD2_dffs[32] # MB1L9Q) # !FB93_sload_path[31] & CD2_dffs[32] & !MB1L9Q;
CD2_dffs[31] = DFFE(CD2_dffs[31]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[31] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[31]
--operation mode is normal

CD4_dffs[31]_lut_out = FB93_sload_path[31] & (CD4_dffs[32] # GD1L3Q) # !FB93_sload_path[31] & CD4_dffs[32] & !GD1L3Q;
CD4_dffs[31] = DFFE(CD4_dffs[31]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--CD2_dffs[32] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[32]
--operation mode is normal

CD2_dffs[32]_lut_out = FB93_sload_path[32] & (CD2_dffs[33] # MB1L9Q) # !FB93_sload_path[32] & CD2_dffs[33] & !MB1L9Q;
CD2_dffs[32] = DFFE(CD2_dffs[32]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[32] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[32]
--operation mode is normal

CD4_dffs[32]_lut_out = FB93_sload_path[32] & (CD4_dffs[33] # GD1L3Q) # !FB93_sload_path[32] & CD4_dffs[33] & !GD1L3Q;
CD4_dffs[32] = DFFE(CD4_dffs[32]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--CD2_dffs[33] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[33]
--operation mode is normal

CD2_dffs[33]_lut_out = FB93_sload_path[33] & (CD2_dffs[34] # MB1L9Q) # !FB93_sload_path[33] & CD2_dffs[34] & !MB1L9Q;
CD2_dffs[33] = DFFE(CD2_dffs[33]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[33] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[33]
--operation mode is normal

CD4_dffs[33]_lut_out = FB93_sload_path[33] & (CD4_dffs[34] # GD1L3Q) # !FB93_sload_path[33] & CD4_dffs[34] & !GD1L3Q;
CD4_dffs[33] = DFFE(CD4_dffs[33]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--CD2_dffs[34] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[34]
--operation mode is normal

CD2_dffs[34]_lut_out = FB93_sload_path[34] & (CD2_dffs[35] # MB1L9Q) # !FB93_sload_path[34] & CD2_dffs[35] & !MB1L9Q;
CD2_dffs[34] = DFFE(CD2_dffs[34]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[34] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[34]
--operation mode is normal

CD4_dffs[34]_lut_out = FB93_sload_path[34] & (CD4_dffs[35] # GD1L3Q) # !FB93_sload_path[34] & CD4_dffs[35] & !GD1L3Q;
CD4_dffs[34] = DFFE(CD4_dffs[34]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--CD2_dffs[35] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35]
--operation mode is normal

CD2_dffs[35]_lut_out = FB93_sload_path[35] & (CD2_dffs[36] # MB1L9Q) # !FB93_sload_path[35] & CD2_dffs[36] & !MB1L9Q;
CD2_dffs[35] = DFFE(CD2_dffs[35]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[35] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[35]
--operation mode is normal

CD4_dffs[35]_lut_out = FB93_sload_path[35] & (CD4_dffs[36] # GD1L3Q) # !FB93_sload_path[35] & CD4_dffs[36] & !GD1L3Q;
CD4_dffs[35] = DFFE(CD4_dffs[35]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--CD2_dffs[36] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36]
--operation mode is normal

CD2_dffs[36]_lut_out = FB93_sload_path[36] & (CD2_dffs[37] # MB1L9Q) # !FB93_sload_path[36] & CD2_dffs[37] & !MB1L9Q;
CD2_dffs[36] = DFFE(CD2_dffs[36]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[36] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[36]
--operation mode is normal

CD4_dffs[36]_lut_out = FB93_sload_path[36] & (CD4_dffs[37] # GD1L3Q) # !FB93_sload_path[36] & CD4_dffs[37] & !GD1L3Q;
CD4_dffs[36] = DFFE(CD4_dffs[36]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--CD2_dffs[37] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37]
--operation mode is normal

CD2_dffs[37]_lut_out = FB93_sload_path[37] & (CD2_dffs[38] # MB1L9Q) # !FB93_sload_path[37] & CD2_dffs[38] & !MB1L9Q;
CD2_dffs[37] = DFFE(CD2_dffs[37]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[37] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[37]
--operation mode is normal

CD4_dffs[37]_lut_out = FB93_sload_path[37] & (CD4_dffs[38] # GD1L3Q) # !FB93_sload_path[37] & CD4_dffs[38] & !GD1L3Q;
CD4_dffs[37] = DFFE(CD4_dffs[37]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--CD2_dffs[38] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38]
--operation mode is normal

CD2_dffs[38]_lut_out = FB93_sload_path[38] & (CD2_dffs[39] # MB1L9Q) # !FB93_sload_path[38] & CD2_dffs[39] & !MB1L9Q;
CD2_dffs[38] = DFFE(CD2_dffs[38]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[38] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[38]
--operation mode is normal

CD4_dffs[38]_lut_out = FB93_sload_path[38] & (CD4_dffs[39] # GD1L3Q) # !FB93_sload_path[38] & CD4_dffs[39] & !GD1L3Q;
CD4_dffs[38] = DFFE(CD4_dffs[38]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--CD2_dffs[39] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[39]
--operation mode is normal

CD2_dffs[39]_lut_out = FB93_sload_path[39] & (CD2_dffs[40] # MB1L9Q) # !FB93_sload_path[39] & CD2_dffs[40] & !MB1L9Q;
CD2_dffs[39] = DFFE(CD2_dffs[39]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[39] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[39]
--operation mode is normal

CD4_dffs[39]_lut_out = FB93_sload_path[39] & (CD4_dffs[40] # GD1L3Q) # !FB93_sload_path[39] & CD4_dffs[40] & !GD1L3Q;
CD4_dffs[39] = DFFE(CD4_dffs[39]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--CD2_dffs[40] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40]
--operation mode is normal

CD2_dffs[40]_lut_out = FB93_sload_path[40] & (CD2_dffs[41] # MB1L9Q) # !FB93_sload_path[40] & CD2_dffs[41] & !MB1L9Q;
CD2_dffs[40] = DFFE(CD2_dffs[40]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[40] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[40]
--operation mode is normal

CD4_dffs[40]_lut_out = FB93_sload_path[40] & (CD4_dffs[41] # GD1L3Q) # !FB93_sload_path[40] & CD4_dffs[41] & !GD1L3Q;
CD4_dffs[40] = DFFE(CD4_dffs[40]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--CD2_dffs[41] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[41]
--operation mode is normal

CD2_dffs[41]_lut_out = FB93_sload_path[41] & (CD2_dffs[42] # MB1L9Q) # !FB93_sload_path[41] & CD2_dffs[42] & !MB1L9Q;
CD2_dffs[41] = DFFE(CD2_dffs[41]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[41] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[41]
--operation mode is normal

CD4_dffs[41]_lut_out = FB93_sload_path[41] & (CD4_dffs[42] # GD1L3Q) # !FB93_sload_path[41] & CD4_dffs[42] & !GD1L3Q;
CD4_dffs[41] = DFFE(CD4_dffs[41]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--CD2_dffs[42] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[42]
--operation mode is normal

CD2_dffs[42]_lut_out = FB93_sload_path[42] & (CD2_dffs[43] # MB1L9Q) # !FB93_sload_path[42] & CD2_dffs[43] & !MB1L9Q;
CD2_dffs[42] = DFFE(CD2_dffs[42]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[42] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[42]
--operation mode is normal

CD4_dffs[42]_lut_out = FB93_sload_path[42] & (CD4_dffs[43] # GD1L3Q) # !FB93_sload_path[42] & CD4_dffs[43] & !GD1L3Q;
CD4_dffs[42] = DFFE(CD4_dffs[42]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--CD2_dffs[43] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[43]
--operation mode is normal

CD2_dffs[43]_lut_out = FB93_sload_path[43] & (CD2_dffs[44] # MB1L9Q) # !FB93_sload_path[43] & CD2_dffs[44] & !MB1L9Q;
CD2_dffs[43] = DFFE(CD2_dffs[43]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[43] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[43]
--operation mode is normal

CD4_dffs[43]_lut_out = FB93_sload_path[43] & (CD4_dffs[44] # GD1L3Q) # !FB93_sload_path[43] & CD4_dffs[44] & !GD1L3Q;
CD4_dffs[43] = DFFE(CD4_dffs[43]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--CD2_dffs[44] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[44]
--operation mode is normal

CD2_dffs[44]_lut_out = FB93_sload_path[44] & (CD2_dffs[45] # MB1L9Q) # !FB93_sload_path[44] & CD2_dffs[45] & !MB1L9Q;
CD2_dffs[44] = DFFE(CD2_dffs[44]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[44] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[44]
--operation mode is normal

CD4_dffs[44]_lut_out = FB93_sload_path[44] & (CD4_dffs[45] # GD1L3Q) # !FB93_sload_path[44] & CD4_dffs[45] & !GD1L3Q;
CD4_dffs[44] = DFFE(CD4_dffs[44]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--CD2_dffs[45] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]
--operation mode is normal

CD2_dffs[45]_lut_out = FB93_sload_path[45] & (CD2_dffs[46] # MB1L9Q) # !FB93_sload_path[45] & CD2_dffs[46] & !MB1L9Q;
CD2_dffs[45] = DFFE(CD2_dffs[45]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[45] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[45]
--operation mode is normal

CD4_dffs[45]_lut_out = FB93_sload_path[45] & (CD4_dffs[46] # GD1L3Q) # !FB93_sload_path[45] & CD4_dffs[46] & !GD1L3Q;
CD4_dffs[45] = DFFE(CD4_dffs[45]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--CD2_dffs[46] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]
--operation mode is normal

CD2_dffs[46]_lut_out = FB93_sload_path[46] & (CD2_dffs[47] # MB1L9Q) # !FB93_sload_path[46] & CD2_dffs[47] & !MB1L9Q;
CD2_dffs[46] = DFFE(CD2_dffs[46]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[46] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[46]
--operation mode is normal

CD4_dffs[46]_lut_out = FB93_sload_path[46] & (CD4_dffs[47] # GD1L3Q) # !FB93_sload_path[46] & CD4_dffs[47] & !GD1L3Q;
CD4_dffs[46] = DFFE(CD4_dffs[46]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--CD2_dffs[47] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[47]
--operation mode is normal

CD2_dffs[47]_lut_out = FB93_sload_path[47] & MB1L9Q;
CD2_dffs[47] = DFFE(CD2_dffs[47]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst36);


--CD4_dffs[47] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[47]
--operation mode is normal

CD4_dffs[47]_lut_out = FB93_sload_path[47] & GD1L3Q;
CD4_dffs[47] = DFFE(CD4_dffs[47]_lut_out, GLOBAL(JE1_outclock0), , , LB1_inst38);


--JB1L04 is dcom:dcom_inst|DC_CTRL:DC_CTRL|rec_ctrl~331
--operation mode is normal

JB1L04 = !SB1L4 & !SB1L32 & !JB1L81 & !SB1L42;


--B1L3 is ahb_slave:ahb_slave_inst|i~1063
--operation mode is normal

B1L3 = PE1_MASTERHBURST[0] & !PE1_MASTERHBURST[1] & !PE1_MASTERHBURST[2] & PE1_MASTERHTRANS[1];


--PC41_aeb_out is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out
--operation mode is normal

PC41_aeb_out = FB91_sload_path[4];


--PC8_aeb_out is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out
--operation mode is normal

PC8_aeb_out = FB21_sload_path[4];


--RC32L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00020|altr_temp~35
--operation mode is normal

RC32L2 = (VD1L54Q & !VD1L83Q) & CASCADE(RC22L1);


--RC85L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00020|altr_temp~42
--operation mode is normal

RC85L2 = (VD1L54Q & !VD1L83Q) & CASCADE(RC75L1);


--RC82L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00020|altr_temp~34
--operation mode is normal

RC82L2 = (VD1L54Q) & CASCADE(RC72L1);


--RC35L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00020|altr_temp~35
--operation mode is normal

RC35L2 = (VD1L54Q & !VD1L83Q) & CASCADE(RC25L1);


--RC84L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00020|altr_temp~35
--operation mode is normal

RC84L2 = (VD1L54Q & !VD1L83Q) & CASCADE(RC74L1);


--RC83L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00020|altr_temp~35
--operation mode is normal

RC83L2 = (VD1L54Q & !VD1L83Q) & CASCADE(RC73L1);


--HB3L4 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|q[0]~0
--operation mode is normal

HB3L4 = !BC1_rd_ptr_lsb;


--HB4L21 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|altdpram:FIFOram|q[8]~0
--operation mode is normal

HB4L21 = !KD1_rd_ptr_lsb;


--HB5L4 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|q[0]~8
--operation mode is normal

HB5L4 = !BC2_rd_ptr_lsb;


--FB01L81 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

FB01L81 = !FB01_cout;


--FB21L31 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

FB21L31 = !FB21_cout;


--FB72L8 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

FB72L8 = FB72_cout;


--FB82L9 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

FB82L9 = !FB82_cout;


--FB52L81 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

FB52L81 = !FB52_cout;


--FB91L31 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

FB91L31 = !FB91_cout;


--FB02L11 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

FB02L11 = FB02_cout;


--FB82L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~0
--operation mode is arithmetic

FB82L3 = CARRY(FB72L8);


--~GND is ~GND
--operation mode is normal

~GND = GND;


--~VCC is ~VCC
--operation mode is normal

~VCC = VCC;


--CLK1p is CLK1p
--operation mode is input

CLK1p = INPUT();


--CLK2p is CLK2p
--operation mode is input

CLK2p = INPUT();


--CLK3p is CLK3p
--operation mode is input

CLK3p = INPUT();


--COM_AD_OTR is COM_AD_OTR
--operation mode is input

COM_AD_OTR = INPUT();


--HDV_Rx is HDV_Rx
--operation mode is input

HDV_Rx = INPUT();


--A_nB is A_nB
--operation mode is input

A_nB = INPUT();


--COINC_DOWN_A is COINC_DOWN_A
--operation mode is input

COINC_DOWN_A = INPUT();


--COINC_DOWN_ABAR is COINC_DOWN_ABAR
--operation mode is input

COINC_DOWN_ABAR = INPUT();


--COINC_DOWN_B is COINC_DOWN_B
--operation mode is input

COINC_DOWN_B = INPUT();


--COINC_DOWN_BBAR is COINC_DOWN_BBAR
--operation mode is input

COINC_DOWN_BBAR = INPUT();


--COINC_UP_A is COINC_UP_A
--operation mode is input

COINC_UP_A = INPUT();


--COINC_UP_ABAR is COINC_UP_ABAR
--operation mode is input

COINC_UP_ABAR = INPUT();


--COINC_UP_B is COINC_UP_B
--operation mode is input

COINC_UP_B = INPUT();


--COINC_UP_BBAR is COINC_UP_BBAR
--operation mode is input

COINC_UP_BBAR = INPUT();


--FL_ATTN is FL_ATTN
--operation mode is input

FL_ATTN = INPUT();


--FL_TDO is FL_TDO
--operation mode is input

FL_TDO = INPUT();


--CLK4p is CLK4p
--operation mode is input

CLK4p = INPUT();


--OneSPE is OneSPE
--operation mode is input

OneSPE = INPUT();


--FLASH_AD_D[0] is FLASH_AD_D[0]
--operation mode is input

FLASH_AD_D[0] = INPUT();


--FLASH_AD_D[1] is FLASH_AD_D[1]
--operation mode is input

FLASH_AD_D[1] = INPUT();


--FLASH_AD_D[2] is FLASH_AD_D[2]
--operation mode is input

FLASH_AD_D[2] = INPUT();


--FLASH_AD_D[3] is FLASH_AD_D[3]
--operation mode is input

FLASH_AD_D[3] = INPUT();


--FLASH_AD_D[4] is FLASH_AD_D[4]
--operation mode is input

FLASH_AD_D[4] = INPUT();


--FLASH_AD_D[5] is FLASH_AD_D[5]
--operation mode is input

FLASH_AD_D[5] = INPUT();


--FLASH_AD_D[6] is FLASH_AD_D[6]
--operation mode is input

FLASH_AD_D[6] = INPUT();


--FLASH_AD_D[7] is FLASH_AD_D[7]
--operation mode is input

FLASH_AD_D[7] = INPUT();


--FLASH_AD_D[8] is FLASH_AD_D[8]
--operation mode is input

FLASH_AD_D[8] = INPUT();


--FLASH_AD_D[9] is FLASH_AD_D[9]
--operation mode is input

FLASH_AD_D[9] = INPUT();


--FLASH_NCO is FLASH_NCO
--operation mode is input

FLASH_NCO = INPUT();


--MultiSPE is MultiSPE
--operation mode is input

MultiSPE = INPUT();


--ATWD0_D[0] is ATWD0_D[0]
--operation mode is input

ATWD0_D[0] = INPUT();


--ATWD0_D[1] is ATWD0_D[1]
--operation mode is input

ATWD0_D[1] = INPUT();


--ATWD0_D[2] is ATWD0_D[2]
--operation mode is input

ATWD0_D[2] = INPUT();


--ATWD0_D[3] is ATWD0_D[3]
--operation mode is input

ATWD0_D[3] = INPUT();


--ATWD0_D[4] is ATWD0_D[4]
--operation mode is input

ATWD0_D[4] = INPUT();


--ATWD0_D[5] is ATWD0_D[5]
--operation mode is input

ATWD0_D[5] = INPUT();


--ATWD0_D[6] is ATWD0_D[6]
--operation mode is input

ATWD0_D[6] = INPUT();


--ATWD0_D[7] is ATWD0_D[7]
--operation mode is input

ATWD0_D[7] = INPUT();


--ATWD0_D[9] is ATWD0_D[9]
--operation mode is input

ATWD0_D[9] = INPUT();


--ATWD0_D[8] is ATWD0_D[8]
--operation mode is input

ATWD0_D[8] = INPUT();


--ATWD1_D[0] is ATWD1_D[0]
--operation mode is input

ATWD1_D[0] = INPUT();


--ATWD1_D[1] is ATWD1_D[1]
--operation mode is input

ATWD1_D[1] = INPUT();


--ATWD1_D[2] is ATWD1_D[2]
--operation mode is input

ATWD1_D[2] = INPUT();


--ATWD1_D[3] is ATWD1_D[3]
--operation mode is input

ATWD1_D[3] = INPUT();


--ATWD1_D[4] is ATWD1_D[4]
--operation mode is input

ATWD1_D[4] = INPUT();


--ATWD1_D[5] is ATWD1_D[5]
--operation mode is input

ATWD1_D[5] = INPUT();


--ATWD1_D[6] is ATWD1_D[6]
--operation mode is input

ATWD1_D[6] = INPUT();


--ATWD1_D[7] is ATWD1_D[7]
--operation mode is input

ATWD1_D[7] = INPUT();


--ATWD1_D[9] is ATWD1_D[9]
--operation mode is input

ATWD1_D[9] = INPUT();


--ATWD1_D[8] is ATWD1_D[8]
--operation mode is input

ATWD1_D[8] = INPUT();


--TriggerComplete_0 is TriggerComplete_0
--operation mode is input

TriggerComplete_0 = INPUT();


--TriggerComplete_1 is TriggerComplete_1
--operation mode is input

TriggerComplete_1 = INPUT();


--COM_AD_D[9] is COM_AD_D[9]
--operation mode is input

COM_AD_D[9] = INPUT();


--COM_AD_D[8] is COM_AD_D[8]
--operation mode is input

COM_AD_D[8] = INPUT();


--COM_AD_D[7] is COM_AD_D[7]
--operation mode is input

COM_AD_D[7] = INPUT();


--COM_AD_D[0] is COM_AD_D[0]
--operation mode is input

COM_AD_D[0] = INPUT();


--COM_AD_D[4] is COM_AD_D[4]
--operation mode is input

COM_AD_D[4] = INPUT();


--COM_AD_D[5] is COM_AD_D[5]
--operation mode is input

COM_AD_D[5] = INPUT();


--COM_AD_D[6] is COM_AD_D[6]
--operation mode is input

COM_AD_D[6] = INPUT();


--COM_AD_D[1] is COM_AD_D[1]
--operation mode is input

COM_AD_D[1] = INPUT();


--COM_AD_D[3] is COM_AD_D[3]
--operation mode is input

COM_AD_D[3] = INPUT();


--COM_AD_D[2] is COM_AD_D[2]
--operation mode is input

COM_AD_D[2] = INPUT();


--CLKLK_OUT2p is CLKLK_OUT2p
--operation mode is output

CLKLK_OUT2p = OUTPUT(GLOBAL(JE1_outclock1));


--COM_TX_SLEEP is COM_TX_SLEEP
--operation mode is output

COM_TX_SLEEP = OUTPUT(GND);


--COM_DB[13] is COM_DB[13]
--operation mode is output

COM_DB[13] = OUTPUT(XD1L6);


--COM_DB[12] is COM_DB[12]
--operation mode is output

COM_DB[12] = OUTPUT(XD1L4);


--COM_DB[11] is COM_DB[11]
--operation mode is output

COM_DB[11] = OUTPUT(XD1L4);


--COM_DB[10] is COM_DB[10]
--operation mode is output

COM_DB[10] = OUTPUT(XD1L4);


--COM_DB[9] is COM_DB[9]
--operation mode is output

COM_DB[9] = OUTPUT(XD1L4);


--COM_DB[8] is COM_DB[8]
--operation mode is output

COM_DB[8] = OUTPUT(XD1L4);


--COM_DB[7] is COM_DB[7]
--operation mode is output

COM_DB[7] = OUTPUT(XD1L4);


--COM_DB[6] is COM_DB[6]
--operation mode is output

COM_DB[6] = OUTPUT(XD1L2);


--HDV_RxENA is HDV_RxENA
--operation mode is output

HDV_RxENA = OUTPUT(GND);


--HDV_TxENA is HDV_TxENA
--operation mode is output

HDV_TxENA = OUTPUT(XD1L8);


--HDV_IN is HDV_IN
--operation mode is output

HDV_IN = OUTPUT(XD1L01);


--FLASH_AD_STBY is FLASH_AD_STBY
--operation mode is output

FLASH_AD_STBY = OUTPUT(GND);


--ATWDTrigger_0 is ATWDTrigger_0
--operation mode is output

ATWDTrigger_0 = OUTPUT(CB1_ATWDTrigger_sig);


--OutputEnable_0 is OutputEnable_0
--operation mode is output

OutputEnable_0 = OUTPUT(AB1L171Q);


--CounterClock_0 is CounterClock_0
--operation mode is output

CounterClock_0 = OUTPUT(AB1L531Q);


--ShiftClock_0 is ShiftClock_0
--operation mode is output

ShiftClock_0 = OUTPUT(BB1L161Q);


--RampSet_0 is RampSet_0
--operation mode is output

RampSet_0 = OUTPUT(AB1L271Q);


--ChannelSelect_0[1] is ChannelSelect_0[1]
--operation mode is output

ChannelSelect_0[1] = OUTPUT(AB1_channel[1]);


--ChannelSelect_0[0] is ChannelSelect_0[0]
--operation mode is output

ChannelSelect_0[0] = OUTPUT(AB1_channel[0]);


--ReadWrite_0 is ReadWrite_0
--operation mode is output

ReadWrite_0 = OUTPUT(AB1L371Q);


--AnalogReset_0 is AnalogReset_0
--operation mode is output

AnalogReset_0 = OUTPUT(AB1L721Q);


--DigitalReset_0 is DigitalReset_0
--operation mode is output

DigitalReset_0 = OUTPUT(AB1L631Q);


--DigitalSet_0 is DigitalSet_0
--operation mode is output

DigitalSet_0 = OUTPUT(AB1L731Q);


--ATWD0VDD_SUP is ATWD0VDD_SUP
--operation mode is output

ATWD0VDD_SUP = OUTPUT(VCC);


--ATWDTrigger_1 is ATWDTrigger_1
--operation mode is output

ATWDTrigger_1 = OUTPUT(CB2_ATWDTrigger_sig);


--OutputEnable_1 is OutputEnable_1
--operation mode is output

OutputEnable_1 = OUTPUT(AB2L171Q);


--CounterClock_1 is CounterClock_1
--operation mode is output

CounterClock_1 = OUTPUT(AB2L531Q);


--ShiftClock_1 is ShiftClock_1
--operation mode is output

ShiftClock_1 = OUTPUT(BB2L161Q);


--RampSet_1 is RampSet_1
--operation mode is output

RampSet_1 = OUTPUT(AB2L271Q);


--ChannelSelect_1[1] is ChannelSelect_1[1]
--operation mode is output

ChannelSelect_1[1] = OUTPUT(AB2_channel[1]);


--ChannelSelect_1[0] is ChannelSelect_1[0]
--operation mode is output

ChannelSelect_1[0] = OUTPUT(AB2_channel[0]);


--ReadWrite_1 is ReadWrite_1
--operation mode is output

ReadWrite_1 = OUTPUT(AB2L371Q);


--AnalogReset_1 is AnalogReset_1
--operation mode is output

AnalogReset_1 = OUTPUT(AB2L721Q);


--DigitalReset_1 is DigitalReset_1
--operation mode is output

DigitalReset_1 = OUTPUT(AB2L631Q);


--DigitalSet_1 is DigitalSet_1
--operation mode is output

DigitalSet_1 = OUTPUT(AB2L731Q);


--ATWD1VDD_SUP is ATWD1VDD_SUP
--operation mode is output

ATWD1VDD_SUP = OUTPUT(VCC);


--MultiSPE_nl is MultiSPE_nl
--operation mode is output

MultiSPE_nl = OUTPUT(!P1L07Q);


--OneSPE_nl is OneSPE_nl
--operation mode is output

OneSPE_nl = OUTPUT(!P1L19Q);


--FE_TEST_PULSE is FE_TEST_PULSE
--operation mode is output

FE_TEST_PULSE_tri_out = TRI(M1L3Q, !M1L5Q);
FE_TEST_PULSE = OUTPUT(FE_TEST_PULSE_tri_out);


--FE_PULSER_P[3] is FE_PULSER_P[3]
--operation mode is output

FE_PULSER_P[3]_tri_out = TRI(L1L02Q, !L1L12Q);
FE_PULSER_P[3] = OUTPUT(FE_PULSER_P[3]_tri_out);


--FE_PULSER_P[2] is FE_PULSER_P[2]
--operation mode is output

FE_PULSER_P[2]_tri_out = TRI(L1L91Q, !L1L12Q);
FE_PULSER_P[2] = OUTPUT(FE_PULSER_P[2]_tri_out);


--FE_PULSER_P[1] is FE_PULSER_P[1]
--operation mode is output

FE_PULSER_P[1]_tri_out = TRI(L1L81Q, !L1L12Q);
FE_PULSER_P[1] = OUTPUT(FE_PULSER_P[1]_tri_out);


--FE_PULSER_P[0] is FE_PULSER_P[0]
--operation mode is output

FE_PULSER_P[0]_tri_out = TRI(L1L71Q, !L1L12Q);
FE_PULSER_P[0] = OUTPUT(FE_PULSER_P[0]_tri_out);


--FE_PULSER_N[3] is FE_PULSER_N[3]
--operation mode is output

FE_PULSER_N[3]_tri_out = TRI(L1L61Q, !L1L12Q);
FE_PULSER_N[3] = OUTPUT(FE_PULSER_N[3]_tri_out);


--FE_PULSER_N[2] is FE_PULSER_N[2]
--operation mode is output

FE_PULSER_N[2]_tri_out = TRI(L1L51Q, !L1L12Q);
FE_PULSER_N[2] = OUTPUT(FE_PULSER_N[2]_tri_out);


--FE_PULSER_N[1] is FE_PULSER_N[1]
--operation mode is output

FE_PULSER_N[1]_tri_out = TRI(L1L41Q, !L1L12Q);
FE_PULSER_N[1] = OUTPUT(FE_PULSER_N[1]_tri_out);


--FE_PULSER_N[0] is FE_PULSER_N[0]
--operation mode is output

FE_PULSER_N[0]_tri_out = TRI(L1L31Q, !L1L12Q);
FE_PULSER_N[0] = OUTPUT(FE_PULSER_N[0]_tri_out);


--R2BUS[6] is R2BUS[6]
--operation mode is output

R2BUS[6] = OUTPUT(U1L23Q);


--R2BUS[5] is R2BUS[5]
--operation mode is output

R2BUS[5] = OUTPUT(U1L13Q);


--R2BUS[4] is R2BUS[4]
--operation mode is output

R2BUS[4] = OUTPUT(U1L03Q);


--R2BUS[3] is R2BUS[3]
--operation mode is output

R2BUS[3] = OUTPUT(U1L92Q);


--R2BUS[2] is R2BUS[2]
--operation mode is output

R2BUS[2] = OUTPUT(U1L82Q);


--R2BUS[1] is R2BUS[1]
--operation mode is output

R2BUS[1] = OUTPUT(U1L72Q);


--R2BUS[0] is R2BUS[0]
--operation mode is output

R2BUS[0] = OUTPUT(U1L62Q);


--SingleLED_TRIGGER is SingleLED_TRIGGER
--operation mode is output

SingleLED_TRIGGER = OUTPUT(W1L3Q);


--COINCIDENCE_OUT_DOWN is COINCIDENCE_OUT_DOWN
--operation mode is output

COINCIDENCE_OUT_DOWN_tri_out = TRI(K1L061Q, K1L361Q);
COINCIDENCE_OUT_DOWN = OUTPUT(COINCIDENCE_OUT_DOWN_tri_out);


--COINC_DOWN_ALATCH is COINC_DOWN_ALATCH
--operation mode is output

COINC_DOWN_ALATCH_open_drain_out = OPNDRN(X1_command_2_local[12]);
COINC_DOWN_ALATCH = OUTPUT(COINC_DOWN_ALATCH_open_drain_out);


--COINC_DOWN_BLATCH is COINC_DOWN_BLATCH
--operation mode is output

COINC_DOWN_BLATCH_open_drain_out = OPNDRN(X1_command_2_local[13]);
COINC_DOWN_BLATCH = OUTPUT(COINC_DOWN_BLATCH_open_drain_out);


--COINCIDENCE_OUT_UP is COINCIDENCE_OUT_UP
--operation mode is output

COINCIDENCE_OUT_UP_tri_out = TRI(K1L161Q, K1L461Q);
COINCIDENCE_OUT_UP = OUTPUT(COINCIDENCE_OUT_UP_tri_out);


--COINC_UP_ALATCH is COINC_UP_ALATCH
--operation mode is output

COINC_UP_ALATCH_open_drain_out = OPNDRN(X1_command_2_local[14]);
COINC_UP_ALATCH = OUTPUT(COINC_UP_ALATCH_open_drain_out);


--COINC_UP_BLATCH is COINC_UP_BLATCH
--operation mode is output

COINC_UP_BLATCH_open_drain_out = OPNDRN(X1_command_2_local[15]);
COINC_UP_BLATCH = OUTPUT(COINC_UP_BLATCH_open_drain_out);


--FL_Trigger is FL_Trigger
--operation mode is output

FL_Trigger = OUTPUT(X1_command_2_local[24]);


--FL_Trigger_bar is FL_Trigger_bar
--operation mode is output

FL_Trigger_bar = OUTPUT(!X1_command_2_local[24]);


--FL_PRE_TRIG is FL_PRE_TRIG
--operation mode is output

FL_PRE_TRIG = OUTPUT(X1_command_2_local[26]);


--FL_TMS is FL_TMS
--operation mode is output

FL_TMS_tri_out = TRI(X1_command_2_local[28], X1_command_2_local[31]);
FL_TMS = OUTPUT(FL_TMS_tri_out);


--FL_TCK is FL_TCK
--operation mode is output

FL_TCK_tri_out = TRI(X1_command_2_local[29], X1_command_2_local[31]);
FL_TCK = OUTPUT(FL_TCK_tri_out);


--FL_TDI is FL_TDI
--operation mode is output

FL_TDI_tri_out = TRI(X1_command_2_local[30], X1_command_2_local[31]);
FL_TDI = OUTPUT(FL_TDI_tri_out);


--PDL_FPGA_D[7] is PDL_FPGA_D[7]
--operation mode is output

PDL_FPGA_D[7] = OUTPUT(GND);


--PDL_FPGA_D[6] is PDL_FPGA_D[6]
--operation mode is output

PDL_FPGA_D[6] = OUTPUT(!JB1L111Q);


--PDL_FPGA_D[5] is PDL_FPGA_D[5]
--operation mode is output

PDL_FPGA_D[5] = OUTPUT(GND);


--PDL_FPGA_D[4] is PDL_FPGA_D[4]
--operation mode is output

PDL_FPGA_D[4] = OUTPUT(VCC);


--PDL_FPGA_D[3] is PDL_FPGA_D[3]
--operation mode is output

PDL_FPGA_D[3] = OUTPUT(GND);


--PDL_FPGA_D[2] is PDL_FPGA_D[2]
--operation mode is output

PDL_FPGA_D[2] = OUTPUT(VCC);


--PDL_FPGA_D[1] is PDL_FPGA_D[1]
--operation mode is output

PDL_FPGA_D[1] = OUTPUT(GND);


--PDL_FPGA_D[0] is PDL_FPGA_D[0]
--operation mode is output

PDL_FPGA_D[0] = OUTPUT(VCC);


--PGM[15] is PGM[15]
--operation mode is output

PGM[15] = OUTPUT(VCC);


--PGM[14] is PGM[14]
--operation mode is output

PGM[14] = OUTPUT(GND);


--PGM[13] is PGM[13]
--operation mode is output

PGM[13] = OUTPUT(GND);


--PGM[12] is PGM[12]
--operation mode is output

PGM[12] = OUTPUT(VCC);


--PGM[11] is PGM[11]
--operation mode is output

PGM[11]_tri_out = TRI(GND, GND);
PGM[11] = OUTPUT(PGM[11]_tri_out);


--PGM[10] is PGM[10]
--operation mode is output

PGM[10] = OUTPUT(FB83_sload_path[47]);


--PGM[9] is PGM[9]
--operation mode is output

PGM[9] = OUTPUT(FB3_sload_path[1]);


--PGM[8] is PGM[8]
--operation mode is output

PGM[8] = OUTPUT(FB3_sload_path[0]);


--PGM[7] is PGM[7]
--operation mode is output

PGM[7] = OUTPUT(CD1_dffs[7]);


--PGM[6] is PGM[6]
--operation mode is output

PGM[6] = OUTPUT(CD3_dffs[0]);


--PGM[5] is PGM[5]
--operation mode is output

PGM[5] = OUTPUT(VD1L01Q);


--PGM[4] is PGM[4]
--operation mode is output

PGM[4] = OUTPUT(GND);


--PGM[3] is PGM[3]
--operation mode is output

PGM[3] = OUTPUT(X1_com_ctrl_local[2]);


--PGM[2] is PGM[2]
--operation mode is output

PGM[2] = OUTPUT(JB1L43Q);


--PGM[1] is PGM[1]
--operation mode is output

PGM[1] = OUTPUT(SB1L12);


--PGM[0] is PGM[0]
--operation mode is output

PGM[0] = OUTPUT(SB1L2);


--UARTRXD is UARTRXD
--operation mode is input

UARTRXD = INPUT();


--INTEXTPIN is INTEXTPIN
--operation mode is input

INTEXTPIN = INPUT();


--UARTDSRN is UARTDSRN
--operation mode is input

UARTDSRN = INPUT();


--UARTCTSN is UARTCTSN
--operation mode is input

UARTCTSN = INPUT();


--EBIACK is EBIACK
--operation mode is input

EBIACK = INPUT();


--TE25_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[0]|combout
--operation mode is bidir

TE25_combout = SDRAMDQS[0];

--SDRAMDQS[0] is SDRAMDQS[0]
--operation mode is bidir

SDRAMDQS[0]_tri_out = TRI(PE1L321, PE1L221);
SDRAMDQS[0] = BIDIR(SDRAMDQS[0]_tri_out);


--TE35_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[1]|combout
--operation mode is bidir

TE35_combout = SDRAMDQS[1];

--SDRAMDQS[1] is SDRAMDQS[1]
--operation mode is bidir

SDRAMDQS[1]_tri_out = TRI(PE1L421, PE1L221);
SDRAMDQS[1] = BIDIR(SDRAMDQS[1]_tri_out);


--TE45_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[2]|combout
--operation mode is bidir

TE45_combout = SDRAMDQS[2];

--SDRAMDQS[2] is SDRAMDQS[2]
--operation mode is bidir

SDRAMDQS[2]_tri_out = TRI(PE1L521, PE1L221);
SDRAMDQS[2] = BIDIR(SDRAMDQS[2]_tri_out);


--TE55_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[3]|combout
--operation mode is bidir

TE55_combout = SDRAMDQS[3];

--SDRAMDQS[3] is SDRAMDQS[3]
--operation mode is bidir

SDRAMDQS[3]_tri_out = TRI(PE1L621, PE1L221);
SDRAMDQS[3] = BIDIR(SDRAMDQS[3]_tri_out);


--TE91_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[0]|combout
--operation mode is bidir

TE91_combout = SDRAMDQ[0];

--SDRAMDQ[0] is SDRAMDQ[0]
--operation mode is bidir

SDRAMDQ[0]_tri_out = TRI(PE1L09, PE1L68);
SDRAMDQ[0] = BIDIR(SDRAMDQ[0]_tri_out);


--TE02_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[1]|combout
--operation mode is bidir

TE02_combout = SDRAMDQ[1];

--SDRAMDQ[1] is SDRAMDQ[1]
--operation mode is bidir

SDRAMDQ[1]_tri_out = TRI(PE1L19, PE1L68);
SDRAMDQ[1] = BIDIR(SDRAMDQ[1]_tri_out);


--TE12_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[2]|combout
--operation mode is bidir

TE12_combout = SDRAMDQ[2];

--SDRAMDQ[2] is SDRAMDQ[2]
--operation mode is bidir

SDRAMDQ[2]_tri_out = TRI(PE1L29, PE1L68);
SDRAMDQ[2] = BIDIR(SDRAMDQ[2]_tri_out);


--TE22_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[3]|combout
--operation mode is bidir

TE22_combout = SDRAMDQ[3];

--SDRAMDQ[3] is SDRAMDQ[3]
--operation mode is bidir

SDRAMDQ[3]_tri_out = TRI(PE1L39, PE1L68);
SDRAMDQ[3] = BIDIR(SDRAMDQ[3]_tri_out);


--TE32_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[4]|combout
--operation mode is bidir

TE32_combout = SDRAMDQ[4];

--SDRAMDQ[4] is SDRAMDQ[4]
--operation mode is bidir

SDRAMDQ[4]_tri_out = TRI(PE1L49, PE1L68);
SDRAMDQ[4] = BIDIR(SDRAMDQ[4]_tri_out);


--TE42_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[5]|combout
--operation mode is bidir

TE42_combout = SDRAMDQ[5];

--SDRAMDQ[5] is SDRAMDQ[5]
--operation mode is bidir

SDRAMDQ[5]_tri_out = TRI(PE1L59, PE1L68);
SDRAMDQ[5] = BIDIR(SDRAMDQ[5]_tri_out);


--TE52_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[6]|combout
--operation mode is bidir

TE52_combout = SDRAMDQ[6];

--SDRAMDQ[6] is SDRAMDQ[6]
--operation mode is bidir

SDRAMDQ[6]_tri_out = TRI(PE1L69, PE1L68);
SDRAMDQ[6] = BIDIR(SDRAMDQ[6]_tri_out);


--TE62_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[7]|combout
--operation mode is bidir

TE62_combout = SDRAMDQ[7];

--SDRAMDQ[7] is SDRAMDQ[7]
--operation mode is bidir

SDRAMDQ[7]_tri_out = TRI(PE1L79, PE1L68);
SDRAMDQ[7] = BIDIR(SDRAMDQ[7]_tri_out);


--TE72_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[8]|combout
--operation mode is bidir

TE72_combout = SDRAMDQ[8];

--SDRAMDQ[8] is SDRAMDQ[8]
--operation mode is bidir

SDRAMDQ[8]_tri_out = TRI(PE1L89, PE1L78);
SDRAMDQ[8] = BIDIR(SDRAMDQ[8]_tri_out);


--TE82_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[9]|combout
--operation mode is bidir

TE82_combout = SDRAMDQ[9];

--SDRAMDQ[9] is SDRAMDQ[9]
--operation mode is bidir

SDRAMDQ[9]_tri_out = TRI(PE1L99, PE1L78);
SDRAMDQ[9] = BIDIR(SDRAMDQ[9]_tri_out);


--TE92_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[10]|combout
--operation mode is bidir

TE92_combout = SDRAMDQ[10];

--SDRAMDQ[10] is SDRAMDQ[10]
--operation mode is bidir

SDRAMDQ[10]_tri_out = TRI(PE1L001, PE1L78);
SDRAMDQ[10] = BIDIR(SDRAMDQ[10]_tri_out);


--TE03_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[11]|combout
--operation mode is bidir

TE03_combout = SDRAMDQ[11];

--SDRAMDQ[11] is SDRAMDQ[11]
--operation mode is bidir

SDRAMDQ[11]_tri_out = TRI(PE1L101, PE1L78);
SDRAMDQ[11] = BIDIR(SDRAMDQ[11]_tri_out);


--TE13_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[12]|combout
--operation mode is bidir

TE13_combout = SDRAMDQ[12];

--SDRAMDQ[12] is SDRAMDQ[12]
--operation mode is bidir

SDRAMDQ[12]_tri_out = TRI(PE1L201, PE1L78);
SDRAMDQ[12] = BIDIR(SDRAMDQ[12]_tri_out);


--TE23_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[13]|combout
--operation mode is bidir

TE23_combout = SDRAMDQ[13];

--SDRAMDQ[13] is SDRAMDQ[13]
--operation mode is bidir

SDRAMDQ[13]_tri_out = TRI(PE1L301, PE1L78);
SDRAMDQ[13] = BIDIR(SDRAMDQ[13]_tri_out);


--TE33_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[14]|combout
--operation mode is bidir

TE33_combout = SDRAMDQ[14];

--SDRAMDQ[14] is SDRAMDQ[14]
--operation mode is bidir

SDRAMDQ[14]_tri_out = TRI(PE1L401, PE1L78);
SDRAMDQ[14] = BIDIR(SDRAMDQ[14]_tri_out);


--TE43_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[15]|combout
--operation mode is bidir

TE43_combout = SDRAMDQ[15];

--SDRAMDQ[15] is SDRAMDQ[15]
--operation mode is bidir

SDRAMDQ[15]_tri_out = TRI(PE1L501, PE1L78);
SDRAMDQ[15] = BIDIR(SDRAMDQ[15]_tri_out);


--TE53_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[16]|combout
--operation mode is bidir

TE53_combout = SDRAMDQ[16];

--SDRAMDQ[16] is SDRAMDQ[16]
--operation mode is bidir

SDRAMDQ[16]_tri_out = TRI(PE1L601, PE1L88);
SDRAMDQ[16] = BIDIR(SDRAMDQ[16]_tri_out);


--TE63_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[17]|combout
--operation mode is bidir

TE63_combout = SDRAMDQ[17];

--SDRAMDQ[17] is SDRAMDQ[17]
--operation mode is bidir

SDRAMDQ[17]_tri_out = TRI(PE1L701, PE1L88);
SDRAMDQ[17] = BIDIR(SDRAMDQ[17]_tri_out);


--TE73_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[18]|combout
--operation mode is bidir

TE73_combout = SDRAMDQ[18];

--SDRAMDQ[18] is SDRAMDQ[18]
--operation mode is bidir

SDRAMDQ[18]_tri_out = TRI(PE1L801, PE1L88);
SDRAMDQ[18] = BIDIR(SDRAMDQ[18]_tri_out);


--TE83_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[19]|combout
--operation mode is bidir

TE83_combout = SDRAMDQ[19];

--SDRAMDQ[19] is SDRAMDQ[19]
--operation mode is bidir

SDRAMDQ[19]_tri_out = TRI(PE1L901, PE1L88);
SDRAMDQ[19] = BIDIR(SDRAMDQ[19]_tri_out);


--TE93_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[20]|combout
--operation mode is bidir

TE93_combout = SDRAMDQ[20];

--SDRAMDQ[20] is SDRAMDQ[20]
--operation mode is bidir

SDRAMDQ[20]_tri_out = TRI(PE1L011, PE1L88);
SDRAMDQ[20] = BIDIR(SDRAMDQ[20]_tri_out);


--TE04_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[21]|combout
--operation mode is bidir

TE04_combout = SDRAMDQ[21];

--SDRAMDQ[21] is SDRAMDQ[21]
--operation mode is bidir

SDRAMDQ[21]_tri_out = TRI(PE1L111, PE1L88);
SDRAMDQ[21] = BIDIR(SDRAMDQ[21]_tri_out);


--TE14_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[22]|combout
--operation mode is bidir

TE14_combout = SDRAMDQ[22];

--SDRAMDQ[22] is SDRAMDQ[22]
--operation mode is bidir

SDRAMDQ[22]_tri_out = TRI(PE1L211, PE1L88);
SDRAMDQ[22] = BIDIR(SDRAMDQ[22]_tri_out);


--TE24_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[23]|combout
--operation mode is bidir

TE24_combout = SDRAMDQ[23];

--SDRAMDQ[23] is SDRAMDQ[23]
--operation mode is bidir

SDRAMDQ[23]_tri_out = TRI(PE1L311, PE1L88);
SDRAMDQ[23] = BIDIR(SDRAMDQ[23]_tri_out);


--TE34_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[24]|combout
--operation mode is bidir

TE34_combout = SDRAMDQ[24];

--SDRAMDQ[24] is SDRAMDQ[24]
--operation mode is bidir

SDRAMDQ[24]_tri_out = TRI(PE1L411, PE1L98);
SDRAMDQ[24] = BIDIR(SDRAMDQ[24]_tri_out);


--TE44_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[25]|combout
--operation mode is bidir

TE44_combout = SDRAMDQ[25];

--SDRAMDQ[25] is SDRAMDQ[25]
--operation mode is bidir

SDRAMDQ[25]_tri_out = TRI(PE1L511, PE1L98);
SDRAMDQ[25] = BIDIR(SDRAMDQ[25]_tri_out);


--TE54_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[26]|combout
--operation mode is bidir

TE54_combout = SDRAMDQ[26];

--SDRAMDQ[26] is SDRAMDQ[26]
--operation mode is bidir

SDRAMDQ[26]_tri_out = TRI(PE1L611, PE1L98);
SDRAMDQ[26] = BIDIR(SDRAMDQ[26]_tri_out);


--TE64_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[27]|combout
--operation mode is bidir

TE64_combout = SDRAMDQ[27];

--SDRAMDQ[27] is SDRAMDQ[27]
--operation mode is bidir

SDRAMDQ[27]_tri_out = TRI(PE1L711, PE1L98);
SDRAMDQ[27] = BIDIR(SDRAMDQ[27]_tri_out);


--TE74_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[28]|combout
--operation mode is bidir

TE74_combout = SDRAMDQ[28];

--SDRAMDQ[28] is SDRAMDQ[28]
--operation mode is bidir

SDRAMDQ[28]_tri_out = TRI(PE1L811, PE1L98);
SDRAMDQ[28] = BIDIR(SDRAMDQ[28]_tri_out);


--TE84_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[29]|combout
--operation mode is bidir

TE84_combout = SDRAMDQ[29];

--SDRAMDQ[29] is SDRAMDQ[29]
--operation mode is bidir

SDRAMDQ[29]_tri_out = TRI(PE1L911, PE1L98);
SDRAMDQ[29] = BIDIR(SDRAMDQ[29]_tri_out);


--TE94_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[30]|combout
--operation mode is bidir

TE94_combout = SDRAMDQ[30];

--SDRAMDQ[30] is SDRAMDQ[30]
--operation mode is bidir

SDRAMDQ[30]_tri_out = TRI(PE1L021, PE1L98);
SDRAMDQ[30] = BIDIR(SDRAMDQ[30]_tri_out);


--TE05_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[31]|combout
--operation mode is bidir

TE05_combout = SDRAMDQ[31];

--SDRAMDQ[31] is SDRAMDQ[31]
--operation mode is bidir

SDRAMDQ[31]_tri_out = TRI(PE1L121, PE1L98);
SDRAMDQ[31] = BIDIR(SDRAMDQ[31]_tri_out);


--TE2_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[0]|combout
--operation mode is bidir

TE2_combout = EBIDQ[0];

--EBIDQ[0] is EBIDQ[0]
--operation mode is bidir

EBIDQ[0]_tri_out = TRI(PE1L53, PE1L43);
EBIDQ[0] = BIDIR(EBIDQ[0]_tri_out);


--TE3_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[1]|combout
--operation mode is bidir

TE3_combout = EBIDQ[1];

--EBIDQ[1] is EBIDQ[1]
--operation mode is bidir

EBIDQ[1]_tri_out = TRI(PE1L63, PE1L43);
EBIDQ[1] = BIDIR(EBIDQ[1]_tri_out);


--TE4_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[2]|combout
--operation mode is bidir

TE4_combout = EBIDQ[2];

--EBIDQ[2] is EBIDQ[2]
--operation mode is bidir

EBIDQ[2]_tri_out = TRI(PE1L73, PE1L43);
EBIDQ[2] = BIDIR(EBIDQ[2]_tri_out);


--TE5_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[3]|combout
--operation mode is bidir

TE5_combout = EBIDQ[3];

--EBIDQ[3] is EBIDQ[3]
--operation mode is bidir

EBIDQ[3]_tri_out = TRI(PE1L83, PE1L43);
EBIDQ[3] = BIDIR(EBIDQ[3]_tri_out);


--TE6_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[4]|combout
--operation mode is bidir

TE6_combout = EBIDQ[4];

--EBIDQ[4] is EBIDQ[4]
--operation mode is bidir

EBIDQ[4]_tri_out = TRI(PE1L93, PE1L43);
EBIDQ[4] = BIDIR(EBIDQ[4]_tri_out);


--TE7_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[5]|combout
--operation mode is bidir

TE7_combout = EBIDQ[5];

--EBIDQ[5] is EBIDQ[5]
--operation mode is bidir

EBIDQ[5]_tri_out = TRI(PE1L04, PE1L43);
EBIDQ[5] = BIDIR(EBIDQ[5]_tri_out);


--TE8_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[6]|combout
--operation mode is bidir

TE8_combout = EBIDQ[6];

--EBIDQ[6] is EBIDQ[6]
--operation mode is bidir

EBIDQ[6]_tri_out = TRI(PE1L14, PE1L43);
EBIDQ[6] = BIDIR(EBIDQ[6]_tri_out);


--TE9_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[7]|combout
--operation mode is bidir

TE9_combout = EBIDQ[7];

--EBIDQ[7] is EBIDQ[7]
--operation mode is bidir

EBIDQ[7]_tri_out = TRI(PE1L24, PE1L43);
EBIDQ[7] = BIDIR(EBIDQ[7]_tri_out);


--TE01_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[8]|combout
--operation mode is bidir

TE01_combout = EBIDQ[8];

--EBIDQ[8] is EBIDQ[8]
--operation mode is bidir

EBIDQ[8]_tri_out = TRI(PE1L34, PE1L43);
EBIDQ[8] = BIDIR(EBIDQ[8]_tri_out);


--TE11_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[9]|combout
--operation mode is bidir

TE11_combout = EBIDQ[9];

--EBIDQ[9] is EBIDQ[9]
--operation mode is bidir

EBIDQ[9]_tri_out = TRI(PE1L44, PE1L43);
EBIDQ[9] = BIDIR(EBIDQ[9]_tri_out);


--TE21_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[10]|combout
--operation mode is bidir

TE21_combout = EBIDQ[10];

--EBIDQ[10] is EBIDQ[10]
--operation mode is bidir

EBIDQ[10]_tri_out = TRI(PE1L54, PE1L43);
EBIDQ[10] = BIDIR(EBIDQ[10]_tri_out);


--TE31_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[11]|combout
--operation mode is bidir

TE31_combout = EBIDQ[11];

--EBIDQ[11] is EBIDQ[11]
--operation mode is bidir

EBIDQ[11]_tri_out = TRI(PE1L64, PE1L43);
EBIDQ[11] = BIDIR(EBIDQ[11]_tri_out);


--TE41_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[12]|combout
--operation mode is bidir

TE41_combout = EBIDQ[12];

--EBIDQ[12] is EBIDQ[12]
--operation mode is bidir

EBIDQ[12]_tri_out = TRI(PE1L74, PE1L43);
EBIDQ[12] = BIDIR(EBIDQ[12]_tri_out);


--TE51_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[13]|combout
--operation mode is bidir

TE51_combout = EBIDQ[13];

--EBIDQ[13] is EBIDQ[13]
--operation mode is bidir

EBIDQ[13]_tri_out = TRI(PE1L84, PE1L43);
EBIDQ[13] = BIDIR(EBIDQ[13]_tri_out);


--TE61_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[14]|combout
--operation mode is bidir

TE61_combout = EBIDQ[14];

--EBIDQ[14] is EBIDQ[14]
--operation mode is bidir

EBIDQ[14]_tri_out = TRI(PE1L94, PE1L43);
EBIDQ[14] = BIDIR(EBIDQ[14]_tri_out);


--TE71_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[15]|combout
--operation mode is bidir

TE71_combout = EBIDQ[15];

--EBIDQ[15] is EBIDQ[15]
--operation mode is bidir

EBIDQ[15]_tri_out = TRI(PE1L05, PE1L43);
EBIDQ[15] = BIDIR(EBIDQ[15]_tri_out);


--TE75_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartrin_pbidir|combout
--operation mode is bidir

TE75_combout = UARTRIN;

--UARTRIN is UARTRIN
--operation mode is bidir

UARTRIN_tri_out = TRI(PE1L351, PE1L151);
UARTRIN = BIDIR(UARTRIN_tri_out);


--TE65_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartdcdn_pbidir|combout
--operation mode is bidir

TE65_combout = UARTDCDN;

--UARTDCDN is UARTDCDN
--operation mode is bidir

UARTDCDN_tri_out = TRI(PE1L051, PE1L151);
UARTDCDN = BIDIR(UARTDCDN_tri_out);


--UARTDTRN is UARTDTRN
--operation mode is output

UARTDTRN = OUTPUT(PE1L251);


--UARTRTSN is UARTRTSN
--operation mode is output

UARTRTSN = OUTPUT(PE1L451);


--UARTTXD is UARTTXD
--operation mode is output

UARTTXD = OUTPUT(PE1L551);


--EBIBE[0] is EBIBE[0]
--operation mode is output

EBIBE[0] = OUTPUT(PE1L72);


--EBIBE[1] is EBIBE[1]
--operation mode is output

EBIBE[1] = OUTPUT(PE1L82);


--EBICSN[0] is EBICSN[0]
--operation mode is output

EBICSN[0] = OUTPUT(PE1L03);


--EBICSN[1] is EBICSN[1]
--operation mode is output

EBICSN[1] = OUTPUT(PE1L13);


--EBICSN[2] is EBICSN[2]
--operation mode is output

EBICSN[2] = OUTPUT(PE1L23);


--EBICSN[3] is EBICSN[3]
--operation mode is output

EBICSN[3] = OUTPUT(PE1L33);


--EBIADDR[0] is EBIADDR[0]
--operation mode is output

EBIADDR[0] = OUTPUT(PE1L2);


--EBIADDR[1] is EBIADDR[1]
--operation mode is output

EBIADDR[1] = OUTPUT(PE1L3);


--EBIADDR[2] is EBIADDR[2]
--operation mode is output

EBIADDR[2] = OUTPUT(PE1L4);


--EBIADDR[3] is EBIADDR[3]
--operation mode is output

EBIADDR[3] = OUTPUT(PE1L5);


--EBIADDR[4] is EBIADDR[4]
--operation mode is output

EBIADDR[4] = OUTPUT(PE1L6);


--EBIADDR[5] is EBIADDR[5]
--operation mode is output

EBIADDR[5] = OUTPUT(PE1L7);


--EBIADDR[6] is EBIADDR[6]
--operation mode is output

EBIADDR[6] = OUTPUT(PE1L8);


--EBIADDR[7] is EBIADDR[7]
--operation mode is output

EBIADDR[7] = OUTPUT(PE1L9);


--EBIADDR[8] is EBIADDR[8]
--operation mode is output

EBIADDR[8] = OUTPUT(PE1L01);


--EBIADDR[9] is EBIADDR[9]
--operation mode is output

EBIADDR[9] = OUTPUT(PE1L11);


--EBIADDR[10] is EBIADDR[10]
--operation mode is output

EBIADDR[10] = OUTPUT(PE1L21);


--EBIADDR[11] is EBIADDR[11]
--operation mode is output

EBIADDR[11] = OUTPUT(PE1L31);


--EBIADDR[12] is EBIADDR[12]
--operation mode is output

EBIADDR[12] = OUTPUT(PE1L41);


--EBIADDR[13] is EBIADDR[13]
--operation mode is output

EBIADDR[13] = OUTPUT(PE1L51);


--EBIADDR[14] is EBIADDR[14]
--operation mode is output

EBIADDR[14] = OUTPUT(PE1L61);


--EBIADDR[15] is EBIADDR[15]
--operation mode is output

EBIADDR[15] = OUTPUT(PE1L71);


--EBIADDR[16] is EBIADDR[16]
--operation mode is output

EBIADDR[16] = OUTPUT(PE1L81);


--EBIADDR[17] is EBIADDR[17]
--operation mode is output

EBIADDR[17] = OUTPUT(PE1L91);


--EBIADDR[18] is EBIADDR[18]
--operation mode is output

EBIADDR[18] = OUTPUT(PE1L02);


--EBIADDR[19] is EBIADDR[19]
--operation mode is output

EBIADDR[19] = OUTPUT(PE1L12);


--EBIADDR[20] is EBIADDR[20]
--operation mode is output

EBIADDR[20] = OUTPUT(PE1L22);


--EBIADDR[21] is EBIADDR[21]
--operation mode is output

EBIADDR[21] = OUTPUT(PE1L32);


--EBIADDR[22] is EBIADDR[22]
--operation mode is output

EBIADDR[22] = OUTPUT(PE1L42);


--EBIADDR[23] is EBIADDR[23]
--operation mode is output

EBIADDR[23] = OUTPUT(PE1L52);


--EBIADDR[24] is EBIADDR[24]
--operation mode is output

EBIADDR[24] = OUTPUT(PE1L62);


--EBICLK is EBICLK
--operation mode is output

EBICLK = OUTPUT(PE1L92);


--EBIOEN is EBIOEN
--operation mode is output

EBIOEN = OUTPUT(PE1L15);


--EBIWEN is EBIWEN
--operation mode is output

EBIWEN = OUTPUT(PE1L25);


--SDRAMADDR[0] is SDRAMADDR[0]
--operation mode is output

SDRAMADDR[0] = OUTPUT(PE1L16);


--SDRAMADDR[1] is SDRAMADDR[1]
--operation mode is output

SDRAMADDR[1] = OUTPUT(PE1L26);


--SDRAMADDR[2] is SDRAMADDR[2]
--operation mode is output

SDRAMADDR[2] = OUTPUT(PE1L36);


--SDRAMADDR[3] is SDRAMADDR[3]
--operation mode is output

SDRAMADDR[3] = OUTPUT(PE1L46);


--SDRAMADDR[4] is SDRAMADDR[4]
--operation mode is output

SDRAMADDR[4] = OUTPUT(PE1L56);


--SDRAMADDR[5] is SDRAMADDR[5]
--operation mode is output

SDRAMADDR[5] = OUTPUT(PE1L66);


--SDRAMADDR[6] is SDRAMADDR[6]
--operation mode is output

SDRAMADDR[6] = OUTPUT(PE1L76);


--SDRAMADDR[7] is SDRAMADDR[7]
--operation mode is output

SDRAMADDR[7] = OUTPUT(PE1L86);


--SDRAMADDR[8] is SDRAMADDR[8]
--operation mode is output

SDRAMADDR[8] = OUTPUT(PE1L96);


--SDRAMADDR[9] is SDRAMADDR[9]
--operation mode is output

SDRAMADDR[9] = OUTPUT(PE1L07);


--SDRAMADDR[10] is SDRAMADDR[10]
--operation mode is output

SDRAMADDR[10] = OUTPUT(PE1L17);


--SDRAMADDR[11] is SDRAMADDR[11]
--operation mode is output

SDRAMADDR[11] = OUTPUT(PE1L27);


--SDRAMADDR[12] is SDRAMADDR[12]
--operation mode is output

SDRAMADDR[12] = OUTPUT(PE1L37);


--SDRAMADDR[13] is SDRAMADDR[13]
--operation mode is output

SDRAMADDR[13] = OUTPUT(PE1L47);


--SDRAMADDR[14] is SDRAMADDR[14]
--operation mode is output

SDRAMADDR[14] = OUTPUT(PE1L57);


--SDRAMCSN[0] is SDRAMCSN[0]
--operation mode is output

SDRAMCSN[0] = OUTPUT(PE1L08);


--SDRAMCSN[1] is SDRAMCSN[1]
--operation mode is output

SDRAMCSN[1] = OUTPUT(PE1L18);


--SDRAMDQM[0] is SDRAMDQM[0]
--operation mode is output

SDRAMDQM[0] = OUTPUT(PE1L28);


--SDRAMDQM[1] is SDRAMDQM[1]
--operation mode is output

SDRAMDQM[1] = OUTPUT(PE1L38);


--SDRAMDQM[2] is SDRAMDQM[2]
--operation mode is output

SDRAMDQM[2] = OUTPUT(PE1L48);


--SDRAMDQM[3] is SDRAMDQM[3]
--operation mode is output

SDRAMDQM[3] = OUTPUT(PE1L58);


--SDRAMRASN is SDRAMRASN
--operation mode is output

SDRAMRASN = OUTPUT(PE1L721);


--SDRAMCASN is SDRAMCASN
--operation mode is output

SDRAMCASN = OUTPUT(PE1L67);


--SDRAMWEN is SDRAMWEN
--operation mode is output

SDRAMWEN = OUTPUT(PE1L821);


--SDRAMCLKE is SDRAMCLKE
--operation mode is output

SDRAMCLKE = OUTPUT(PE1L87);


--SDRAMCLKN is SDRAMCLKN
--operation mode is output

SDRAMCLKN = OUTPUT(PE1L97);


--SDRAMCLK is SDRAMCLK
--operation mode is output

SDRAMCLK = OUTPUT(PE1L77);


--UE1_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir_od:nreset_pbidir|combout
--operation mode is bidir

UE1_combout = nRESET;

--nRESET is nRESET
--operation mode is bidir

nRESET_open_drain_out = OPNDRN(PE1_core);
nRESET = BIDIR(nRESET_open_drain_out);


--CLK_REF is CLK_REF
--operation mode is input

CLK_REF = INPUT();


--nPOR is nPOR
--operation mode is input

nPOR = INPUT();


