{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710509518714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710509518715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 15 20:31:58 2024 " "Processing started: Fri Mar 15 20:31:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710509518715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710509518715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IfElseProject -c IfElseProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off IfElseProject -c IfElseProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710509518715 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710509519270 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710509519270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/studyvhdl/edabk/homework/ifelsecases/alu_nestedifelse2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/studyvhdl/edabk/homework/ifelsecases/alu_nestedifelse2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_NestedIfElse2-rtl " "Found design unit 1: ALU_NestedIfElse2-rtl" {  } { { "../ALU_NestedIfElse2.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/IfElseCases/ALU_NestedIfElse2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710509541144 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_NestedIfElse2 " "Found entity 1: ALU_NestedIfElse2" {  } { { "../ALU_NestedIfElse2.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/IfElseCases/ALU_NestedIfElse2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710509541144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710509541144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/studyvhdl/edabk/homework/ifelsecases/alu_caseifelse2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/studyvhdl/edabk/homework/ifelsecases/alu_caseifelse2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_CaseIfElse2-rtl " "Found design unit 1: ALU_CaseIfElse2-rtl" {  } { { "../ALU_CaseIfElse2.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/IfElseCases/ALU_CaseIfElse2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710509541208 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_CaseIfElse2 " "Found entity 1: ALU_CaseIfElse2" {  } { { "../ALU_CaseIfElse2.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/IfElseCases/ALU_CaseIfElse2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710509541208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710509541208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/studyvhdl/edabk/homework/ifelsecases/alu_nestedifelse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/studyvhdl/edabk/homework/ifelsecases/alu_nestedifelse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_NestedIfElse-rtl " "Found design unit 1: ALU_NestedIfElse-rtl" {  } { { "../ALU_NestedIfElse.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/IfElseCases/ALU_NestedIfElse.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710509541228 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_NestedIfElse " "Found entity 1: ALU_NestedIfElse" {  } { { "../ALU_NestedIfElse.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/IfElseCases/ALU_NestedIfElse.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710509541228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710509541228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/studyvhdl/edabk/homework/ifelsecases/alu_ifelse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/studyvhdl/edabk/homework/ifelsecases/alu_ifelse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_IfElse-rtl " "Found design unit 1: ALU_IfElse-rtl" {  } { { "../ALU_IfElse.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/IfElseCases/ALU_IfElse.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710509541277 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_IfElse " "Found entity 1: ALU_IfElse" {  } { { "../ALU_IfElse.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/IfElseCases/ALU_IfElse.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710509541277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710509541277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/studyvhdl/edabk/homework/ifelsecases/alu_caseifelse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/studyvhdl/edabk/homework/ifelsecases/alu_caseifelse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_CaseIfElse-rtl " "Found design unit 1: ALU_CaseIfElse-rtl" {  } { { "../ALU_CaseIfElse.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/IfElseCases/ALU_CaseIfElse.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710509541300 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_CaseIfElse " "Found entity 1: ALU_CaseIfElse" {  } { { "../ALU_CaseIfElse.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/IfElseCases/ALU_CaseIfElse.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710509541300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710509541300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/studyvhdl/edabk/homework/ifelsecases/alu_case1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/studyvhdl/edabk/homework/ifelsecases/alu_case1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Case1-rtl " "Found design unit 1: ALU_Case1-rtl" {  } { { "../ALU_Case1.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/IfElseCases/ALU_Case1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710509541330 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Case1 " "Found entity 1: ALU_Case1" {  } { { "../ALU_Case1.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/IfElseCases/ALU_Case1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710509541330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710509541330 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_NestedIfElse2 " "Elaborating entity \"ALU_NestedIfElse2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710509541526 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "../ALU_NestedIfElse2.vhd" "Mod0" { Text "//mac/AllFiles/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/IfElseCases/ALU_NestedIfElse2.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710509542623 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1710509542623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "../ALU_NestedIfElse2.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/IfElseCases/ALU_NestedIfElse2.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710509542779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710509542779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710509542779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710509542779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710509542779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710509542779 ""}  } { { "../ALU_NestedIfElse2.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/IfElseCases/ALU_NestedIfElse2.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710509542779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ano.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ano.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ano " "Found entity 1: lpm_divide_ano" {  } { { "db/lpm_divide_ano.tdf" "" { Text "//mac/AllFiles/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/IfElseCases/Quartus/db/lpm_divide_ano.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710509543120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710509543120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_2ag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_2ag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_2ag " "Found entity 1: abs_divider_2ag" {  } { { "db/abs_divider_2ag.tdf" "" { Text "//mac/AllFiles/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/IfElseCases/Quartus/db/abs_divider_2ag.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710509543166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710509543166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_24f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_24f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_24f " "Found entity 1: alt_u_div_24f" {  } { { "db/alt_u_div_24f.tdf" "" { Text "//mac/AllFiles/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/IfElseCases/Quartus/db/alt_u_div_24f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710509543219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710509543219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "//mac/AllFiles/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/IfElseCases/Quartus/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710509543373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710509543373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "//mac/AllFiles/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/IfElseCases/Quartus/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710509543493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710509543493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_1v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_1v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_1v9 " "Found entity 1: lpm_abs_1v9" {  } { { "db/lpm_abs_1v9.tdf" "" { Text "//mac/AllFiles/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/IfElseCases/Quartus/db/lpm_abs_1v9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710509543526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710509543526 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1710509545299 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710509546513 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710509546513 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710509546604 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710509546604 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710509546604 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710509546604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13321 " "Peak virtual memory: 13321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710509546627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 15 20:32:26 2024 " "Processing ended: Fri Mar 15 20:32:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710509546627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710509546627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710509546627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710509546627 ""}
