# compile vhdl design source files
vhdl xil_defaultlib  \
"C:/Users/frazierb2/Downloads/example19_and2.vhd" \
"C:/Users/frazierb2/Downloads/example19_inverter.vhd" \
"C:/Users/frazierb2/Downloads/example19_or2.vhd" \
"../../../../lab5.srcs/sources_1/new/f2TopLevel.vhd" \
"../../../../lab5.srcs/sim_1/new/f2TB.vhd" \

# Do not sort compile order
nosort
