/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2021 MediaTek Inc.
 */

/dts-v1/;
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/gce/mt6983-gce.h>
#include <dt-bindings/clock/mt6983-clk.h>
#include <dt-bindings/power/mt6983-power.h>
#include <dt-bindings/phy/phy.h>
#include <dt-bindings/memory/mt6983-larb-port.h>

/ {
	model = "MT6983";
	compatible = "mediatek,MT6983";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		i2c4 = &i2c4;
		i2c5 = &i2c5;
		i2c6 = &i2c6;
		i2c7 = &i2c7;
		i2c8 = &i2c8;
		i2c9 = &i2c9;
		i2c10 = &i2c10;
		i2c11 = &i2c11;
		i2c12 = &i2c12;
		i2c13 = &i2c13;
	};

	i2c0: i2c@11e00000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11e00000 0 0x1000>,
			<0 0x11300200 0 0x80>;
		/* interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH 0>; */
		/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C0_RO>, */
			/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c1: i2c@11d00000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11d00000 0 0x1000>,
			<0 0x11300280 0 0x80>;
		/* interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH 0>; */
		/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C1_RO>, */
			/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c2: i2c@11d01000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11d01000 0 0x1000>,
			<0 0x11300300 0 0x180>;
		/* interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH 0>; */
		/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C2_RO>, */
			/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c3: i2c@11d02000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11d02000 0 0x1000>,
			<0 0x11300480 0 0x80>;
		/* interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH 0>; */
		/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C3_RO>, */
			/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c4: i2c@11d03000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11d03000 0 0x1000>,
			<0 0x11300500 0 0x180>;
		/* interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH 0>; */
		/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C4_RO>, */
			/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c5: i2c@11e01000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11e01000 0 0x1000>,
			<0 0x11300680 0 0x80>;
		/* interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH 0>; */
		/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C5_RO>, */
			/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c6: i2c@11e02000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11e02000 0 0x1000>,
			<0 0x11300700 0 0x80>;
		/* interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH 0>; */
		/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C6_RO>, */
			/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c7: i2c@11d04000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11d04000 0 0x1000>,
			<0 0x11300780 0 0x180>;
		/* interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH 0>; */
		/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C7_RO>, */
			/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c8: i2c@11d05000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11d05000 0 0x1000>,
			<0 0x11300900 0 0x180>;
		/* interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH 0>; */
		/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C8_RO>, */
			/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c9: i2c@11d06000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11d06000 0 0x1000>,
			<0 0x11300a80 0 0x180>;
		/* interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH 0>; */
		/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C9_RO>, */
			/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c10: i2c@11280000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11280000 0 0x1000>,
			<0 0x11300c00 0 0x80>;
		/* interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH 0>; */
		/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C10_RO>, */
			/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c11: i2c@11281000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11281000 0 0x1000>,
			<0 0x11300c80 0 0x80>;
		/* interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH 0>; */
		/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C11_RO>, */
			/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c12: i2c@11282000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11282000 0 0x1000>,
			<0 0x11300d00 0 0x180>;
		/* interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH 0>; */
		/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C12_RO>, */
			/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c13: i2c@11283000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11283000 0 0x1000>,
			<0 0x11300e80 0 0x180>;
		/* interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH 0>; */
		/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C12_RO>, */
			/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	/* chosen */
	chosen: chosen {
		bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram \
			slub_debug=OFZPU swiotlb=noforce \
			earlycon=mtk8250,mmio32,0x11002000 \
			initcall_debug=1 \
			firmware_class.path=/vendor/firmware \
			page_owner=on";
			kaslr-seed = <0 0>;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@000 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0000>;
			/*enable-method = "psci";*/
			clock-frequency = <2000000000>;
		};
/*
		cpu1: cpu@001 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0100>;
			enable-method = "psci";
			clock-frequency = <2000000000>;
		};

		cpu2: cpu@002 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0200>;
			enable-method = "psci";
			clock-frequency = <2000000000>;
		};

		cpu3: cpu@003 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0300>;
			enable-method = "psci";
			clock-frequency = <2000000000>;
		};

		cpu4: cpu@004 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0400>;
			enable-method = "psci";
			clock-frequency = <2000000000>;
		};

		cpu5: cpu@005 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0500>;
			enable-method = "psci";
			clock-frequency = <2000000000>;
		};

		cpu6: cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			reg = <0x0600>;
			enable-method = "psci";
			clock-frequency = <2000000000>;
		};

		cpu7: cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			reg = <0x0700>;
			enable-method = "psci";
			clock-frequency = <2000000000>;
		};
*/
		cpu-map {
			cluster0 {
				core0 {
					cpu = <&cpu0>;
				};
/*				core1 {
					cpu = <&cpu1>;
				};
				core2 {
					cpu = <&cpu2>;
				};
				core3 {
					cpu = <&cpu3>;
				};
				core4 {
					cpu = <&cpu4>;
				};
				core5 {
					cpu = <&cpu5>;
				};
*/
			};
		};
/*
			cluster1 {
				core0 {
					cpu = <&cpu6>;
				};
				core1 {
					cpu = <&cpu7>;
				};
			};
		};
*/
	};

	drm:drm@1000d000 {
		compatible = "mediatek,dbgtop-drm";
		reg = <0 0x11ff0000 0 0x1000>;
	};

	memory {
		device_type = "memory";
		reg = <0 0x40000000 0 0x40000000>;
	};

	clkitg: clkitg {
		compatible = "simple-bus";
	};

	disable_unused: disable_unused {
		compatible = "simple-bus";
	};

	clocks {
		clk_null: clk_null {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <0>;
		};

		clk32k: clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <32000>;
		};

		clk10m: clk10m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <10000000>;
		};

		clk26m: clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <26000000>;
		};

		clk13m: clk13m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <13000000>;
		};

		ulposc: ulposc {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <260000000>;
		};
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	dsu-pmu-0 {
		compatible = "arm,dsu-pmu";
		interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH 0>;
		cpus = <&cpu0>/*, <&cpu1>, <&cpu2>, <&cpu3>,
			<&cpu4>, <&cpu5>, <&cpu6>, <&cpu7>*/;
	};

	reserved_memory: reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		reserve-memory-mcupm_share {
			compatible = "mediatek,reserve-memory-mcupm_share";
			no-map;
			status = "okay";
			size = <0 0x610000>; /* 6M + 64K */
			alignment = <0 0x10000>;
			alloc-ranges = <0 0x40000000 0 0x60000000>;
		};

		reserve-memory-vcp_share {
			compatible = "mediatek,reserve-memory-vcp_share";
			no-map;
			size = <0 0x00080000>; /* 512KB */
			alignment = <0 0x1000000>;
			alloc-ranges = <0 0x50000000 0 0x40000000>;
		};

		reserve-memory-scp_share {
			compatible = "mediatek,reserve-memory-scp_share";
			no-map;
			size = <0 0x00300000>; /*3 MB share mem size */
			alignment = <0 0x1000000>;
			alloc-ranges = <0 0x50000000 0 0x40000000>;
		};

		reserve-memory-gpueb_share {
			compatible = "mediatek,reserve-memory-gpueb_share";
			no-map;
			size = <0 0x00700000>; /*7 MB share mem size */
			alignment = <0 0x1000000>;
			alloc-ranges = <0 0x50000000 0 0x40000000>;
		};
	};

	gic: interrupt-controller {
		compatible = "arm,gic-v3";
		#interrupt-cells = <4>;
		#address-cells = <2>;
		#size-cells = <2>;
		#redistributor-regions = <1>;
		interrupt-parent = <&gic>;
		interrupt-controller;
		reg = <0 0x0c400000 0 0x40000>, // distributor
		      <0 0x0c440000 0 0x200000>; // redistributor
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	mcupm: mcupm@0c070000 {
		compatible = "mediatek,mcupm";
		reg = <0 0x0c070000 0 0x40000>,
			  <0 0x0c0afb00 0 0xa0>,
			  <0 0x0c072004 0 0x4>,
			  <0 0x0c072018 0 0x4>,
			  <0 0x0c072000 0 0x4>,
			  <0 0x0c072010 0 0x4>,
			  <0 0x0c0afba0 0 0xa0>,
			  <0 0x0c072004 0 0x4>,
			  <0 0x0c072018 0 0x4>,
			  <0 0x0c072000 0 0x4>,
			  <0 0x0c072010 0 0x4>,
			  <0 0x0c0afc40 0 0xa0>,
			  <0 0x0c072004 0 0x4>,
			  <0 0x0c072018 0 0x4>,
			  <0 0x0c072000 0 0x4>,
			  <0 0x0c072010 0 0x4>,
			  <0 0x0c0afce0 0 0xa0>,
			  <0 0x0c072004 0 0x4>,
			  <0 0x0c072018 0 0x4>,
			  <0 0x0c072000 0 0x4>,
			  <0 0x0c072010 0 0x4>,
			  <0 0x0c0afd80 0 0xa0>,
			  <0 0x0c072004 0 0x4>,
			  <0 0x0c072018 0 0x4>,
			  <0 0x0c072000 0 0x4>,
			  <0 0x0c072010 0 0x4>,
			  <0 0x0c0afe20 0 0xa0>,
			  <0 0x0c072004 0 0x4>,
			  <0 0x0c072018 0 0x4>,
			  <0 0x0c072000 0 0x4>,
			  <0 0x0c072010 0 0x4>,
			  <0 0x0c0afec0 0 0xa0>,
			  <0 0x0c072004 0 0x4>,
			  <0 0x0c072018 0 0x4>,
			  <0 0x0c072000 0 0x4>,
			  <0 0x0c072010 0 0x4>,
			  <0 0x0c0aff60 0 0xa0>,
			  <0 0x0c072004 0 0x4>,
			  <0 0x0c072018 0 0x4>,
			  <0 0x0c072000 0 0x4>,
			  <0 0x0c072010 0 0x4>;
		reg-names = "mcupm_base",
				"mbox0_base",
				"mbox0_set",
				"mbox0_clr",
				"mbox0_send",
				"mbox0_recv",
				"mbox1_base",
				"mbox1_set",
				"mbox1_clr",
				"mbox1_send",
				"mbox1_recv",
				"mbox2_base",
				"mbox2_set",
				"mbox2_clr",
				"mbox2_send",
				"mbox2_recv",
				"mbox3_base",
				"mbox3_set",
				"mbox3_clr",
				"mbox3_send",
				"mbox3_recv",
				"mbox4_base",
				"mbox4_set",
				"mbox4_clr",
				"mbox4_send",
				"mbox4_recv",
				"mbox5_base",
				"mbox5_set",
				"mbox5_clr",
				"mbox5_send",
				"mbox5_recv",
				"mbox6_base",
				"mbox6_set",
				"mbox6_clr",
				"mbox6_send",
				"mbox6_recv",
				"mbox7_base",
				"mbox7_set",
				"mbox7_clr",
				"mbox7_send",
				"mbox7_recv";
		interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-names = "mbox0",
				  "mbox1",
				  "mbox2",
				  "mbox3",
				  "mbox4",
				  "mbox5",
				  "mbox6",
				  "mbox7";
	};

	topckgen_clk: syscon@10000000 {
		compatible = "mediate,mt6983-topckgen", "syscon";
		reg = <0 0x10000000 0 0x1000>;
		#clock-cells = <1>;
	};

	infracfg_ao_clk: syscon@10001000 {
		compatible = "mediate,mt6983-infracfg_ao", "syscon";
		reg = <0 0x10001000 0 0x1000>;
		#clock-cells = <1>;
	};

	scpsys: power-controller@10006000 {
		compatible = "mediate,mt6983-scpsys", "syscon";
		reg = <0 0x10006000 0 0x1000>;
		#power-domain-cells = <1>;
		clocks = <&topckgen_clk CLK_TOPCKGEN_UFS_SEL>,
		<&topckgen_clk CLK_TOPCKGEN_ADSP_SEL>,
		<&topckgen_clk CLK_TOPCKGEN_MMINFRA_SEL>,
		<&topckgen_clk CLK_TOPCKGEN_MFG_SEL_0>,
		<&topckgen_clk CLK_TOPCKGEN_MFG_REF_SEL>,
		<&topckgen_clk CLK_TOPCKGEN_MMUP_SEL>,
		<&topckgen_clk CLK_TOPCKGEN_IMG1_SEL>,
		<&topckgen_clk CLK_TOPCKGEN_DISP0_SEL>,
		<&topckgen_clk CLK_TOPCKGEN_DISP1_SEL>,
		<&topckgen_clk CLK_TOPCKGEN_CAM_SEL>,
		<&topckgen_clk CLK_TOPCKGEN_MFG_SEL_1>,
		<&topckgen_clk CLK_TOPCKGEN_MFGSC_REF_SEL>,
		<&topckgen_clk CLK_TOPCKGEN_AUDIO_SEL>,
		<&topckgen_clk CLK_TOPCKGEN_AUD_INTBUS_SEL>,
		<&topckgen_clk CLK_TOPCKGEN_AUDIO_H_SEL>,
		<&topckgen_clk CLK_TOPCKGEN_VDEC_SEL>,
		<&topckgen_clk CLK_TOPCKGEN_VENC_SEL>,
		<&topckgen_clk CLK_TOPCKGEN_MDP0_SEL>,
		<&topckgen_clk CLK_TOPCKGEN_VDEC_SEL>,
		<&topckgen_clk CLK_TOPCKGEN_VENC_SEL>,
		<&topckgen_clk CLK_TOPCKGEN_MDP1_SEL>,
		<&topckgen_clk CLK_TOPCKGEN_IPE_SEL>;
		clock-names = "ufs0_0",
		"adsp_ao_0",
		"mm_infra_0",
		"mfg0_dormant_0",
		"mfg0_dormant_1",
		"mm_proc_dormant_0",
		"isp_vcore_0",
		"dis0_0",
		"dis1_0",
		"cam_vcore_0",
		"mfg1_0",
		"mfg1_1",
		"audio_0",
		"audio_1",
		"audio_2",
		"vde0_0",
		"ven0_0",
		"mdp0_0",
		"vde1_0",
		"ven1_0",
		"mdp1_0",
		"isp_ipe_0";
		infracfg = <&infracfg_ao_clk>;
	};

	apmixedsys_clk: syscon@1000c000 {
		compatible = "mediate,mt6983-apmixedsys", "syscon";
		reg = <0 0x1000c000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_clk: syscon@11000000 {
		compatible = "mediate,mt6983-imp_iic_wrap", "syscon";
		reg = <0 0x11000000 0 0x1000>;
		#clock-cells = <1>;
	};

	pericfg_ao_clk: syscon@11036000 {
		compatible = "mediate,mt6983-pericfg_ao", "syscon";
		reg = <0 0x11036000 0 0x1000>;
		#clock-cells = <1>;
	};

	mfg_clk: syscon@13fa0000 {
		compatible = "mediate,mt6983-mfg", "syscon";
		reg = <0 0x13fa0000 0 0x1000>;
		#clock-cells = <1>;
	};

	mfg_top_config_clk: syscon@13fbf000 {
		compatible = "mediate,mt6983-mfg_top_config", "syscon";
		reg = <0 0x13fbf000 0 0x1000>;
		#clock-cells = <1>;
	};

	dispsys_config_clk: syscon@14000000 {
		compatible = "mediate,mt6983-dispsys_config", "syscon";
		reg = <0 0x14000000 0 0x1000>;
		#clock-cells = <1>;
	};

	imgsys_main_clk: syscon@15000000 {
		compatible = "mediate,mt6983-imgsys_main", "syscon";
		reg = <0 0x15000000 0 0x1000>;
		#clock-cells = <1>;
	};

	dip_top_dip1_clk: syscon@15110000 {
		compatible = "mediate,mt6983-dip_top_dip1", "syscon";
		reg = <0 0x15110000 0 0x1000>;
		#clock-cells = <1>;
	};

	dip_nr_dip1_clk: syscon@15130000 {
		compatible = "mediate,mt6983-dip_nr_dip1", "syscon";
		reg = <0 0x15130000 0 0x1000>;
		#clock-cells = <1>;
	};

	wpe1_dip1_clk: syscon@15220000 {
		compatible = "mediate,mt6983-wpe1_dip1", "syscon";
		reg = <0 0x15220000 0 0x1000>;
		#clock-cells = <1>;
	};

	ipesys_clk: syscon@15330000 {
		compatible = "mediate,mt6983-ipesys", "syscon";
		reg = <0 0x15330000 0 0x1000>;
		#clock-cells = <1>;
	};

	wpe2_dip1_clk: syscon@15520000 {
		compatible = "mediate,mt6983-wpe2_dip1", "syscon";
		reg = <0 0x15520000 0 0x1000>;
		#clock-cells = <1>;
	};

	wpe3_dip1_clk: syscon@15620000 {
		compatible = "mediate,mt6983-wpe3_dip1", "syscon";
		reg = <0 0x15620000 0 0x1000>;
		#clock-cells = <1>;
	};

	vdec_soc_gcon_base_clk: syscon@1600f000 {
		compatible = "mediate,mt6983-vdec_soc_gcon_base", "syscon";
		reg = <0 0x1600f000 0 0x1000>;
		#clock-cells = <1>;
	};

	vdec_gcon_base_clk: syscon@1602f000 {
		compatible = "mediate,mt6983-vdec_gcon_base", "syscon";
		reg = <0 0x1602f000 0 0x1000>;
		#clock-cells = <1>;
	};

	venc_gcon_clk: syscon@17000000 {
		compatible = "mediate,mt6983-venc_gcon", "syscon";
		reg = <0 0x17000000 0 0x1000>;
		#clock-cells = <1>;
	};

	venc_gcon_core1_clk: syscon@17800000 {
		compatible = "mediate,mt6983-venc_gcon_core1", "syscon";
		reg = <0 0x17800000 0 0x1000>;
		#clock-cells = <1>;
	};

	apu_rcx_config_clk: syscon@19020000 {
		compatible = "mediate,mt6983-apu_rcx_config", "syscon";
		reg = <0 0x19020000 0 0x1000>;
		#clock-cells = <1>;
	};

	apu_rcx_vcore_config_clk: syscon@190e0000 {
		compatible = "mediate,mt6983-apu_rcx_vcore_config", "syscon";
		reg = <0 0x190e0000 0 0x1000>;
		#clock-cells = <1>;
	};

	apu_clk: syscon@190f3000 {
		compatible = "mediate,mt6983-apu", "syscon";
		reg = <0 0x190f3000 0 0x1000>;
		#clock-cells = <1>;
	};

	apu_dla_0_config_clk: syscon@19130000 {
		compatible = "mediate,mt6983-apu_dla_0_config", "syscon";
		reg = <0 0x19130000 0 0x1000>;
		#clock-cells = <1>;
	};

	apu_dla_1_config_clk: syscon@19134000 {
		compatible = "mediate,mt6983-apu_dla_1_config", "syscon";
		reg = <0 0x19134000 0 0x1000>;
		#clock-cells = <1>;
	};

	apu_dla_2_config_clk: syscon@19230000 {
		compatible = "mediate,mt6983-apu_dla_2_config", "syscon";
		reg = <0 0x19230000 0 0x1000>;
		#clock-cells = <1>;
	};

	apu_dla_3_config_clk: syscon@19234000 {
		compatible = "mediate,mt6983-apu_dla_3_config", "syscon";
		reg = <0 0x19234000 0 0x1000>;
		#clock-cells = <1>;
	};

	apu_acx_config_clk: syscon@1923c000 {
		compatible = "mediate,mt6983-apu_acx_config", "syscon";
		reg = <0 0x1923c000 0 0x1000>;
		#clock-cells = <1>;
	};

	cam_main_r1a_clk: syscon@1a000000 {
		compatible = "mediate,mt6983-cam_main_r1a", "syscon";
		reg = <0 0x1a000000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rawa_clk: syscon@1a04f000 {
		compatible = "mediate,mt6983-camsys_rawa", "syscon";
		reg = <0 0x1a04f000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_yuva_clk: syscon@1a06f000 {
		compatible = "mediate,mt6983-camsys_yuva", "syscon";
		reg = <0 0x1a06f000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rawb_clk: syscon@1a08f000 {
		compatible = "mediate,mt6983-camsys_rawb", "syscon";
		reg = <0 0x1a08f000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_yuvb_clk: syscon@1a0af000 {
		compatible = "mediate,mt6983-camsys_yuvb", "syscon";
		reg = <0 0x1a0af000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rawc_clk: syscon@1a0cf000 {
		compatible = "mediate,mt6983-camsys_rawc", "syscon";
		reg = <0 0x1a0cf000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_yuvc_clk: syscon@1a0ef000 {
		compatible = "mediate,mt6983-camsys_yuvc", "syscon";
		reg = <0 0x1a0ef000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_mraw_clk: syscon@1a170000 {
		compatible = "mediate,mt6983-camsys_mraw", "syscon";
		reg = <0 0x1a170000 0 0x1000>;
		#clock-cells = <1>;
	};

	ccu_main_clk: syscon@1b200000 {
		compatible = "mediate,mt6983-ccu_main", "syscon";
		reg = <0 0x1b200000 0 0x1000>;
		#clock-cells = <1>;
	};

	adsp_clk: syscon@1e000000 {
		compatible = "mediate,mt6983-adsp", "syscon";
		reg = <0 0x1e000000 0 0x1000>;
		#clock-cells = <1>;
	};

	afe_clk: syscon@1e100000 {
		compatible = "mediate,mt6983-afe", "syscon";
		reg = <0 0x1e100000 0 0x1000>;
		#clock-cells = <1>;
	};

	mdpsys_config_clk: syscon@1f000000 {
		compatible = "mediate,mt6983-mdpsys_config", "syscon";
		reg = <0 0x1f000000 0 0x1000>;
		#clock-cells = <1>;
	};

	mdpsys1_config_clk: syscon@1f800000 {
		compatible = "mediate,mt6983-mdpsys1_config", "syscon";
		reg = <0 0x1f800000 0 0x1000>;
		#clock-cells = <1>;
	};

	mminfra_config_clk: syscon@1e800000 {
		compatible = "mediate,mt6983-mminfra_config", "syscon";
		reg = <0 0x1e800000 0 0x1000>;
		#clock-cells = <1>;
	};

	eint: apirq@1000d000 {
		compatible = "mediatek,mt6983-eint";
		reg = <0 0x1000d000 0 0x1000>,
			<0 0x11ce0000 0 0x1000>,
			<0 0x11de0000 0 0x1000>,
			<0 0x11fe0000 0 0x1000>,
			<0 0x1c01e000 0 0x1000>;
		reg-name = "eint-w", "eint-e", "eint-s", "eint-n", "eint-c";
		interrupts = <GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH 0>;
		mediatek,total-pin-number = <244>;
		mediatek,instance-num = <5>;
		mediatek,pins = <0 4 0 1>,<1 4 1 1>,<2 4 2 1>,<3 4 3 1>,<4 4 4 1>,
			<5 4 5 1>,<6 4 6 1>,<7 4 7 1>,<8 4 8 1>,<9 4 9 1>,
			<10 3 0 1>,<11 3 1 1>,<12 3 2 1>,<13 3 3 1>,
			<14 3 4 1>,<15 3 5 1>,<16 3 6 1>,<17 3 7 1>,
			<18 3 8 1>,<19 1 0 1>,<20 1 1 1>,<21 1 2 1>,
			<22 1 3 1>,<23 1 4 1>,<24 1 5 1>,<25 3 9 1>,
			<26 3 10 1>,<27 3 11 1>,<28 3 12 1>,<29 3 13 1>,
			<30 3 14 1>,<31 3 15 1>,<32 3 16 1>,<33 3 17 1>,
			<34 3 18 1>,<35 3 19 1>,<36 3 20 1>,<37 3 21 1>,
			<38 4 10 1>,<39 4 11 1>,<40 4 12 1>,<41 4 13 1>,
			<42 4 14 1>,<43 4 15 1>,<55 4 16 1>,<56 4 17 1>,
			<57 4 18 1>,<58 4 19 1>,<59 4 20 0>,<60 4 21 0>,
			<61 4 22 0>,<62 4 23 0>,<63 4 24 0>,<64 4 25 0>,
			<65 4 26 0>,<66 4 27 0>,<67 4 28 0>,<68 4 29 0>,
			<69 4 30 0>,<74 1 6 1>,<75 1 7 1>,<76 1 8 1>,
			<77 1 9 1>,<84 1 10 1>,<85 1 11 1>,<86 1 12 0>,
			<87 3 22 1>,<88 3 23 1>,<95 1 13 0>,<96 1 14 0>,
			<97 1 15 0>,<98 1 16 0>,<99 1 17 0>,<100 1 18 0>,
			<101 3 24 1>,<102 3 25 1>,<133 3 26 1>,<134 3 27 1>,
			<135 3 28 0>,<136 3 29 0>,<137 3 30 0>,<138 3 31 0>,
			<139 3 32 0>,<140 3 33 0>,<141 3 34 0>,<142 3 35 0>,
			<143 3 36 0>,<144 3 37 0>,<145 3 38 0>,<146 3 39 0>,
			<147 3 40 0>,<148 3 41 0>,<149 3 42 0>,<150 3 43 0>,
			<151 3 44 0>,<152 3 45 0>,<153 3 46 0>,<154 3 47 0>,
			<155 3 48 0>,<156 3 49 0>,<157 3 50 0>,<158 3 51 0>,
			<159 3 52 0>,<160 3 53 0>,<161 3 54 0>,<162 3 55 0>,
			<163 3 56 0>,<164 3 57 0>,<165 3 58 0>,<166 3 59 0>,
			<167 3 60 0>,<168 3 61 0>,<169 3 62 0>,<170 3 63 0>,
			<171 3 64 0>,<172 3 65 0>,<187 3 66 0>,<188 3 67 0>,
			<189 3 68 0>,<190 3 69 0>,<191 3 70 0>,<192 3 71 0>,
			<193 3 72 0>,<194 3 73 0>,<195 3 74 0>,<196 3 75 0>,
			<197 3 76 0>,<198 3 77 0>,<199 2 0 1>,<200 2 1 1>,
			<201 2 2 1>,<202 2 3 1>,<203 2 4 0>,<204 2 5 0>,
			<205 2 6 0>,<206 2 7 0>,<207 2 8 0>,<208 2 9 0>,
			<209 2 10 0>,<210 2 11 0>,<222 4 31 0>,<223 4 32 0>,
			<224 4 33 0>,<225 4 34 0>,<226 4 35 0>,<227 4 36 0>,
			<228 4 37 0>,<229 4 38 0>,<230 4 39 0>,<231 4 40 0>,
			<232 4 41 0>,<233 4 42 0>,<234 5 0 0>,<235 5 1 0>,
			<236 5 2 0>,<237 5 3 0>,<238 5 4 0>,<239 5 5 0>,
			<240 5 6 0>,<241 5 7 0>,<242 5 8 0>,<243 5 9 0>,
			<244 5 10 0>;
	};

	topckgen@10000000 {
		compatible = "mediatek,topckgen";
		reg = <0 0x10000000 0 0x1000>;
	};

	infracfg_ao@10001000 {
		compatible = "mediatek,infracfg_ao";
		reg = <0 0x10001000 0 0x1000>;
	};

	scp_infra: scp_infra@10001000 {
	    compatible = "mediatek,scpinfra";
	    reg = <0 0x10001000 0 0x1000>,	/* infracfg_ao */
		    <0 0x10006000 0 0x1000>,	/* spm */
		    <0 0x10000000 0 0x1000>;	/* topckgen */
	    #clock-cells = <1>;
	};

	infracfg_ao_mem@10002000 {
		compatible = "mediatek,infracfg_ao_mem";
		reg = <0 0x10002000 0 0x1000>;
	};

	pericfg@10003000 {
		compatible = "mediatek,pericfg";
		reg = <0 0x10003000 0 0x1000>;
	};

	gpio@10005000 {
		compatible = "mediatek,gpio";
		reg = <0 0x10005000 0 0x1000>;
	};

	pio: pinctrl {
		compatible = "mediatek,mt6983-pinctrl";
		reg = <0 0x10005000 0 0x1000>,
		      <0 0x11c20000 0 0x1000>,
		      <0 0x11c30000 0 0x1000>,
		      <0 0x11c40000 0 0x1000>,
		      <0 0x11d10000 0 0x1000>,
		      <0 0x11d30000 0 0x1000>,
		      <0 0x11d40000 0 0x1000>,
		      <0 0x11d50000 0 0x1000>,
		      <0 0x11e10000 0 0x1000>,
		      <0 0x11e20000 0 0x1000>,
		      <0 0x11ea0000 0 0x1000>,
		      <0 0x11f10000 0 0x1000>,
		      <0 0x11f20000 0 0x1000>,
		      <0 0x11f30000 0 0x1000>;
 		reg-names = "gpio",
			    "iocfg_rm",
			    "iocfg_rt",
			    "iocfg_rmm",
			    "iocfg_bl",
			    "iocfg_bm",
			    "iocfg_br",
			    "iocfg_brr",
			    "iocfg_lm",
			    "iocfg_lb",
			    "iocfg_rtt",
			    "iocfg_tr",
			    "iocfg_tl",
			    "iocfg_lt";
		gpio-controller;
		#gpio-cells = <2>;
		gpio-ranges = <&pio 0 0 234>;
		interrupt-controller;
		#interrupt-cells = <2>;
		mediatek,eint = <&eint>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	sleep@10006000 {
		compatible = "mediatek,sleep";
		reg = <0 0x10006000 0 0x1000>;
	};

	sleep1@10006000 {
		compatible = "mediatek,sleep1";
		reg = <0 0x10006000 0 0xa00>;
	};

	sleep2@10006a00 {
		compatible = "mediatek,sleep2";
		reg = <0 0x10006a00 0 0x400>;
	};

	sleep3@10006e00 {
		compatible = "mediatek,sleep3";
		reg = <0 0x10006e00 0 0x200>;
	};

	toprgu@10007000 {
		compatible = "mediatek,toprgu";
		reg = <0 0x10007000 0 0x1000>;
	};

	apxgpt@10008000 {
		compatible = "mediatek,apxgpt";
		reg = <0 0x10008000 0 0x1000>;
	};

	sej@1000a000 {
		compatible = "mediatek,sej";
		reg = <0 0x1000a000 0 0x1000>;
	};

	apirq@1000b000 {
		compatible = "mediatek,apirq";
		reg = <0 0x1000b000 0 0x1000>;
	};

	apmixed@1000c000 {
		compatible = "mediatek,apmixed";
		reg = <0 0x1000c000 0 0xe00>;
	};

	fhctl@1000ce00 {
		compatible = "mediatek,mt6983-fhctl";
		reg = <0 0x1000ce00 0 0x200>, //AP FHCTL base
			  <0 0x1000c000 0 0xe00>, //APMIX base

			  <0 0x13fa0100 0 0x030>, //GPU0 EN
			  <0 0x13fa0000 0 0x100>, //GPU APMIX
			  <0 0x13fa0900 0 0x030>,
			  <0 0x13fa0800 0 0x100>,
			  <0 0x13fa0d00 0 0x030>,
			  <0 0x13fa0c00 0 0x100>,

			  <0 0x0c030100 0 0x030>,//mcupm EN
			  <0 0x0c030000 0 0x100>,//mcupm APMIX
			  <0 0x0c030500 0 0x030>,
			  <0 0x0c030400 0 0x100>,
			  <0 0x0c030900 0 0x030>,
			  <0 0x0c030800 0 0x100>,
			  <0 0x0c030d00 0 0x030>,
			  <0 0x0c030c00 0 0x100>;


		map0 {
			domain = "top";
			method = "fhctl-ap";
			emipll {
				fh-id = <5>;
				pll-id = <CLK_APMIXEDSYS_EMIPLL>;
			};
			mpll {
				fh-id = <6>;
				pll-id = <CLK_APMIXEDSYS_MPLL>;
			};
			mmpll {
				fh-id = <7>;
				pll-id = <CLK_APMIXEDSYS_MMPLL>;
			};
			mainpll {
				fh-id = <8>;
				pll-id = <CLK_APMIXEDSYS_MAINPLL>;
			};
			msdcpll {
				fh-id = <9>;
				pll-id = <CLK_APMIXEDSYS_MSDCPLL>;
			};
			adsppll {
				fh-id = <10>;
				pll-id = <CLK_APMIXEDSYS_ADSPPLL>;
			};
			imgpll {
				fh-id = <11>;
				pll-id = <CLK_APMIXEDSYS_IMGPLL>;
			};
			tvdpll {
				fh-id = <12>;
				pll-id = <CLK_APMIXEDSYS_TVDPLL>;
			};
		};

		map5 {
			domain = "gpu0";
			method = "fhctl-ap";
			mfgpll {
				fh-id = <0>;
				pll-id = <CLK_MFG_MFGPLL>;
			};
		};

		map7 {
			domain = "gpu2";
			method = "fhctl-ap";
			mfgebpll {
				fh-id = <0>;
				pll-id = <CLK_MFG_GPUEBPLL>;
			};
		};

		map8 {
			domain = "gpu3";
			method = "fhctl-ap";
			mfgscpll {
				fh-id = <0>;
				pll-id = <CLK_MFG_MFGSCPLL>;
			};
		};

		map9 {
			domain = "mcu0";
			method = "fhctl-ap";
			ccipll {
				fh-id = <0>;
				pll-id = <999>;
				perms = <0x18>;
			};
		};

		map10 {
			domain = "mcu1";
			method = "fhctl-ap";
			armpll_ll {
				fh-id = <0>;
				pll-id = <999>;
				perms = <0x18>;
			};
		};

		map11 {
			domain = "mcu2";
			method = "fhctl-ap";
			armpll_bl {
				fh-id = <0>;
				pll-id = <999>;
				perms = <0x18>;
			};
		};

		map12 {
			domain = "mcu3";
			method = "fhctl-ap";
			armpll_b {
				fh-id = <0>;
				pll-id = <999>;
				perms = <0x18>;
			};
		};


	};


	pwrap@1000d000 {
		compatible = "mediatek,pwrap";
		reg = <0 0x1000d000 0 0x1000>;
	};

	devapc_ao_infra_peri@1000e000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0 0x1000e000 0 0x1000>;
	};

	sleep_reg_md@1000f000 {
		compatible = "mediatek,sleep_reg_md";
		reg = <0 0x1000f000 0 0x1000>;
	};

	kp@10010000 {
		compatible = "mediatek,kp";
		reg = <0 0x10010000 0 0x1000>;
	};

	topmisc@10011000 {
		compatible = "mediatek,topmisc";
		reg = <0 0x10011000 0 0x1000>;
	};

	mbist_ao@10013000 {
		compatible = "mediatek,mbist_ao";
		reg = <0 0x10013000 0 0x1000>;
	};

	apcldmain_ao@10014000 {
		compatible = "mediatek,apcldmain_ao";
		reg = <0 0x10014000 0 0x400>;
	};

	apcldmaout_ao@10014400 {
		compatible = "mediatek,apcldmaout_ao";
		reg = <0 0x10014400 0 0x400>;
	};

	apcldmamisc_ao@10014800 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0 0x10014800 0 0x400>;
	};

	apcldmamisc_ao@10014c00 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0 0x10014c00 0 0x400>;
	};

	devapc_mpu_ao@10015000 {
		compatible = "mediatek,devapc_mpu_ao";
		reg = <0 0x10015000 0 0x1000>;
	};

	aes_top0@10016000 {
		compatible = "mediatek,aes_top0";
		reg = <0 0x10016000 0 0x1000>;
	};

	sys_timer@10017000 {
		compatible = "mediatek,sys_timer";
		reg = <0 0x10017000 0 0x1000>;
	};

	timer: timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_PPI 14 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_PPI 10 IRQ_TYPE_LEVEL_HIGH 0>;
		clock-frequency = <13000000>;
	};

	modem_temp_share@10018000 {
		compatible = "mediatek,modem_temp_share";
		reg = <0 0x10018000 0 0x1000>;
	};

	devapc_ao_md@10019000 {
		compatible = "mediatek,devapc_ao_md";
		reg = <0 0x10019000 0 0x1000>;
	};

	security_ao@1001a000 {
		compatible = "mediatek,security_ao";
		reg = <0 0x1001a000 0 0x1000>;
	};

	topckgen_ao@1001b000 {
		compatible = "mediatek,topckgen_ao";
		reg = <0 0x1001b000 0 0x1000>;
	};

	devapc_ao_mm@1001c000 {
		compatible = "mediatek,devapc_ao_mm";
		reg = <0 0x1001c000 0 0x1000>;
	};

	sleep_sram@1001e000 {
		compatible = "mediatek,sleep_sram";
		reg = <0 0x1001e000 0 0x4000>;
	};

	sleep_sram@1001f000 {
		compatible = "mediatek,sleep_sram";
		reg = <0 0x1001f000 0 0x1000>;
	};

	sleep_sram@10020000 {
		compatible = "mediatek,sleep_sram";
		reg = <0 0x10020000 0 0x1000>;
	};

	sleep_sram@10021000 {
		compatible = "mediatek,sleep_sram";
		reg = <0 0x10021000 0 0x1000>;
	};

	devapc_ao_infra_peri@10022000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0 0x10022000 0 0x1000>;
	};

	devapc_ao_infra_peri@10023000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0 0x10023000 0 0x1000>;
	};

	devapc_ao_infra_peri@10024000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0 0x10024000 0 0x1000>;
	};

	devapc_ao_infra_peri@10025000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0 0x10025000 0 0x1000>;
	};

	sys_cirq@10204000 {
		compatible = "mediatek,sys_cirq";
		reg = <0 0x10204000 0 0x1000>;
	};

	mcucfg@10200000 {
		compatible = "mediatek,mcucfg";
		reg = <0 0x10200000 0 0x1000>;
	};

	mcucfg@10201000 {
		compatible = "mediatek,mcucfg";
		reg = <0 0x10201000 0 0x1000>;
	};

	mcucfg@10202000 {
		compatible = "mediatek,mcucfg";
		reg = <0 0x10202000 0 0x1000>;
	};

	mcucfg@10203000 {
		compatible = "mediatek,mcucfg";
		reg = <0 0x10203000 0 0x1000>;
	};

	devapc@10207000 {
		compatible = "mediatek,mt6983-devapc";
		reg = <0 0x10207000 0 0x1000>,
			<0 0x10274000 0 0x1000>,
			<0 0x11020000 0 0x1000>,
			<0 0x1c01c000 0 0x1000>, /* vlp */
			<0 0x1e019000 0 0x1000>, /* adsp */
			<0 0x1e826000 0 0x1000>, /* mminfra */
			<0 0x10030000 0 0x1000>,
			<0 0x1020e000 0 0x1000>,
			<0 0x10033000 0 0x1000>,
			<0 0x00111000 0 0x1000>;
		interrupts = <GIC_SPI 264 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 807 IRQ_TYPE_LEVEL_HIGH 0>, /* vlp */
			<GIC_SPI 685 IRQ_TYPE_LEVEL_HIGH 0>, /* adsp */
			<GIC_SPI 434 IRQ_TYPE_LEVEL_HIGH 0>; /* mminfra */
	};

	dpmaif:dpmaif@10014000 {
		compatible = "mediatek,dpmaif";
		reg = <0 0x10014000 0 0x1000>, /*AO_UL*/
			<0 0x1022d000 0 0x1000>, /*PD_UL*/
			<0 0x1022c000 0 0x1000>, /*PD_MD_MISC*/
			<0 0x1022e000 0 0x1000>; /*SRAM*/
		interrupts = <GIC_SPI 288 IRQ_TYPE_LEVEL_HIGH 0>, /* rxq0 irq: 160 288 320 */
			<GIC_SPI 792 IRQ_TYPE_LEVEL_HIGH 0>; /* new rxq1 irq: 664 792 824 */
		mediatek,dpmaif_ver = <3>;
		mediatek,dpmaif_cap = <0x00000000>;
		clocks = <&infracfg_ao_clk CLK_INFRACFG_AO_DPMAIF_MAIN_CG>,
			<&infracfg_ao_clk CLK_INFRACFG_AO_CLDMA_BCLK_CK>,
			<&infracfg_ao_clk CLK_INFRACFG_AO_RG_MMW_DPMAIF_F26M_CK_CG>;
		clock-names = "infra-dpmaif-clk",
			    "infra-dpmaif-blk-clk",
			    "infra-dpmaif-rg-mmw-clk";
	};

	ccifdriver:ccifdriver@10209000 {
		compatible = "mediatek,ccci_ccif";
		reg = <0 0x10209000 0 0x1000>, /*AP_CCIF_BASE*/
			<0 0x1020a000 0 0x1000>; /*MD_CCIF_BASE*/
		mediatek,sram_size = <512>;
		/* CCIF0 305; CCIF0 306 */
		interrupts = <GIC_SPI 273 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 274 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&infracfg_ao_clk CLK_INFRACFG_AO_CCIF_AP_CG>,
			<&infracfg_ao_clk CLK_INFRACFG_AO_CCIF_MD_CG>,
			<&infracfg_ao_clk CLK_INFRACFG_AO_CCIF1_AP_CG>,
			<&infracfg_ao_clk CLK_INFRACFG_AO_CCIF1_MD_CG>,
			<&infracfg_ao_clk CLK_INFRACFG_AO_CCIF4_MD_CG>,
			<&infracfg_ao_clk CLK_INFRACFG_AO_CCIF5_MD_CG>;
		clock-names = "infra-ccif-ap",
			"infra-ccif-md",
			"infra-ccif1-ap",
			"infra-ccif1-md",
			"infra-ccif4-md",
			"infra-ccif5-md";
	};

	mddriver:mddriver {
		compatible = "mediatek,mddriver";
		/* bit0~3: CLDMA|CCIF|DPMAIF */
		mediatek,mdhif_type = <6>;
		mediatek,md_id = <0>;
		mediatek,ap_plat_info = <6893>;
		mediatek,md_generation = <6297>;
		mediatek,offset_apon_md1 = <0x2844>;
		mediatek,cldma_capability = <6>;
		/* bit0~1: srcclkena|srclken_o1_on */
		mediatek,srclkena_setting = <0>;
		/* srclken_o1 set value |= 1<<21 */
		mediatek,srclken_o1 = <0>;
		reg = <0 0x10209000 0 0x1000>, /*AP_CCIF_BASE*/
			<0 0x1020a000 0 0x1000>; /*MD_CCIF_BASE*/
		/* GIC ID:MDWDT 317; CCIF0 305; CCIF0 306 */
		interrupts = <GIC_SPI 285 IRQ_TYPE_EDGE_RISING 0>,
			     <GIC_SPI 273 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 274 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&scpsys MT6983_POWER_DOMAIN_MD1>;
		ccci-infracfg = <&infracfg_ao_clk>;
		ccci-topckgen = <&topckgen_clk>;
		/* ccci_spmsleep = <&sleep>; */
	};

	md_auxadc:md_auxadc {
		compatible = "mediatek,md_auxadc";
		/* io-channels = <&auxadc 2>; */
		io-channel-names = "md-channel",
			"md-battery";
	};

	md_ccci_rtc:md_ccci_rtc {
		compatible = "mediatek,md_ccci_rtc";
		/* nvmem-cells = <&ext_32k>; */
		nvmem-cell-names = "external-32k";
	};

	ccci_scp:ccci_scp {
		compatible = "mediatek,ccci_md_scp";
		clocks = <&infracfg_ao_clk CLK_INFRACFG_AO_CCIF2_AP_CG>,
			<&infracfg_ao_clk CLK_INFRACFG_AO_CCIF2_MD_CG>;
		clock-names = "infra-ccif2-ap",
			"infra-ccif2-md";
	};

	gpio_usage_mapping:gpio {
		compatible = "mediatek,gpio_usage_mapping";
	};

	radio_md_cfg:radio_md_cfg {
		compatible = "mediatek,radio_md_cfg";
	};

	bus_dbg@10208000 {
		compatible = "mediatek,bus_dbg";
		reg = <0 0x10208000 0 0x1000>;
	};

	ap_ccif0@10209000 {
		compatible = "mediatek,ap_ccif0";
		reg = <0 0x10209000 0 0x1000>;
	};

	md_ccif0@1020a000 {
		compatible = "mediatek,md_ccif0";
		reg = <0 0x1020a000 0 0x1000>;
	};

	ap_ccif1@1020b000 {
		compatible = "mediatek,ap_ccif1";
		reg = <0 0x1020b000 0 0x1000>;
	};

	md_ccif1@1020c000 {
		compatible = "mediatek,md_ccif1";
		reg = <0 0x1020c000 0 0x1000>;
	};

	md_ccif4@1024d000 {
		compatible = "mediatek,md_ccif4";
		reg = <0 0x1024d000 0 0x1000>;
	};

	md_ccif5@1025d000 {
		compatible = "mediatek,md_ccif5";
		reg = <0 0x1025d000 0 0x1000>;
	};

	infra_mbist@1020d000 {
		compatible = "mediatek,infra_mbist";
		reg = <0 0x1020d000 0 0x1000>;
	};

	infracfg@1020e000 {
		compatible = "mediatek,infracfg";
		reg = <0 0x1020e000 0 0x1000>;
	};

	trng@1020f000 {
		compatible = "mediatek,trng";
		reg = <0 0x1020f000 0 0x1000>;
	};

	dxcc_sec@10210000 {
		compatible = "mediatek,dxcc_sec";
		reg = <0 0x10210000 0 0x1000>;
	};

	md2md_md1_ccif0@10211000 {
		compatible = "mediatek,md2md_md1_ccif0";
		reg = <0 0x10211000 0 0x1000>;
	};

	cqdma: cq_dma@10212000 {
		compatible = "mediatek,mt6765-cqdma";
		reg = <0 0x10212000 0 0x1000>,
			<0 0x10212100 0 0x1000>,
			<0 0x10212200 0 0x1000>,
			<0 0x10212300 0 0x1000>;
		interrupts = <GIC_SPI 230 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 231 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 232 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 233 IRQ_TYPE_LEVEL_HIGH 0>;
		dma-channels = <4>;
		dma-channel-mask = <63>;
	};

	md2md_md2_ccif0@10213000 {
		compatible = "mediatek,md2md_md2_ccif0";
		reg = <0 0x10213000 0 0x1000>;
	};

	sramrom@10214000 {
		compatible = "mediatek,sramrom";
		reg = <0 0x10214000 0 0x1000>;
	};

	infra_bcrm@10215000 {
		compatible = "mediatek,infra_bcrm";
		reg = <0 0x10215000 0 0x1000>;
	};

	sub_infra_bcrm@10216000 {
		compatible = "mediatek,sub_infra_bcrm";
		reg = <0 0x10216000 0 0x1000>;
	};

	dbg_tracker2@10218000 {
		compatible = "mediatek,dbg_tracker2";
		reg = <0 0x10218000 0 0x1000>;
	};

	emi@10219000 {
		compatible = "mediatek,emi";
		reg = <0 0x10219000 0 0x1000>;
	};

	infra_device_mpu@1021a000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0 0x1021a000 0 0x1000>;
	};

	infra_device_mpu@1021b000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0 0x1021b000 0 0x1000>;
	};

	infracfg_mem@1021c000 {
		compatible = "mediatek,infracfg_mem";
		reg = <0 0x1021c000 0 0x1000>;
	};

	infra_device_mpu@1021d000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0 0x1021d000 0 0x1000>;
	};

	infra_device_mpu@1021e000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0 0x1021e000 0 0x1000>;
	};

	apcldmain@1021f000 {
		compatible = "mediatek,apcldmain";
		reg = <0 0x1021f000 0 0x1000>;
	};

	apcldmaout@1021b400 {
		compatible = "mediatek,apcldmaout";
		reg = <0 0x1021b400 0 0x400>;
	};

	apcldmamisc@1021b800 {
		compatible = "mediatek,apcldmamisc";
		reg = <0 0x1021b800 0 0x400>;
	};

	apcldmamisc@1021bc00 {
		compatible = "mediatek,apcldmamisc";
		reg = <0 0x1021bc00 0 0x400>;
	};

	mdcldmain@1021c000 {
		compatible = "mediatek,mdcldmain";
		reg = <0 0x1021c000 0 0x400>;
	};

	infra_md@1021d000 {
		compatible = "mediatek,infra_md";
		reg = <0 0x1021d000 0 0x1000>;
	};

	bpi_bsi_slv0@1021e000 {
		compatible = "mediatek,bpi_bsi_slv0";
		reg = <0 0x1021e000 0 0x1000>;
	};

	bpi_bsi_slv1@1021f000 {
		compatible = "mediatek,bpi_bsi_slv1";
		reg = <0 0x1021f000 0 0x1000>;
	};

	bpi_bsi_slv2@10225000 {
		compatible = "mediatek,bpi_bsi_slv2";
		reg = <0 0x10225000 0 0x1000>;
	};

	mtk_iommu_debug {
			compatible = "mediatek,mt6983-iommu-debug";
	};

	mtk_sec_dmaheap {
			compatible = "mediatek,dmaheap-region-base";
			iommus = <&disp_iommu M4U_PORT_L0_DISP_POSTMASK0>;
		};

	mtk_iommu_test0 {
			compatible = "mediatek,iommu-test-dom0";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_PORT_L30_CAM3_TNCSO_R1>;
	};

	mtk_iommu_test1 {
			compatible = "mediatek,iommu-test-dom1";
			iommus = <&disp_iommu M4U_PORT_L34_APU_SECURE>;
	};

	mtk_iommu_test2 {
			compatible = "mediatek,iommu-test-dom2";
			iommus = <&disp_iommu M4U_PORT_L34_APU_CODE>;
	};

	mtk_iommu_test3 {
			compatible = "mediatek,iommu-test-dom3";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&mdp_iommu M4U_PORT_L31_CCU0>;
	};

	mtk_iommu_test4 {
			compatible = "mediatek,iommu-test-dom4";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&mdp_iommu M4U_PORT_L31_CCU1>;
	};

	mtk_iommu_test5 {
			compatible = "mediatek,iommu-test-dom5";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&disp_iommu M4U_PORT_L33_VIDEO_UP_512MB1>;
	};

	mtk_iommu_test6 {
			compatible = "mediatek,iommu-test-dom6";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&disp_iommu M4U_PORT_L33_VIDEO_UP_512MB2>;
	};

	mtk_iommu_test7 {
			compatible = "mediatek,iommu-test-dom7";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&disp_iommu M4U_PORT_L33_VIDEO_UP_256MB1>;
	};

	mtk_iommu_test8 {
			compatible = "mediatek,iommu-test-dom8";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&mdp_iommu M4U_PORT_L33_VIDEO_UP_256MB2>;
	};

	mtk_iommu_test9 {
			compatible = "mediatek,iommu-test-dom9";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_PORT_L32_PERI_MASTER>;
	};

	disp_iommu_bank1: iommu@1e803000 {
			compatible = "mediatek,common-disp-iommu-bank1";
		  mediatek,bank-id = <1>;
			reg = <0 0x1e803000 0 0x1000>;
			interrupts = <GIC_SPI 421 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	disp_iommu_bank2: iommu@1e804000 {
			compatible = "mediatek,common-disp-iommu-bank2";
			mediatek,bank-id = <2>;
			reg = <0 0x1e804000 0 0x1000>;
			interrupts = <GIC_SPI 422 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	disp_iommu_bank3: iommu@1e805000 {
			compatible = "mediatek,common-disp-iommu-bank3";
			mediatek,bank-id = <3>;
			reg = <0 0x1e805000 0 0x1000>;
			interrupts = <GIC_SPI 423 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	disp_iommu_bank4: iommu@1e806000 {
			compatible = "mediatek,common-disp-iommu-bank4";
			mediatek,bank-id = <4>;
			reg = <0 0x1e806000 0 0x1000>;
			interrupts = <GIC_SPI 424 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	disp_iommu: iommu@1e802000 {
			compatible = "mediatek,mt6983-disp-iommu";
			reg = <0 0x1e802000 0 0x1000>;
			mediatek,iommu_banks = <&disp_iommu_bank1 &disp_iommu_bank2
						&disp_iommu_bank3 &disp_iommu_bank4>;
			interrupts = <GIC_SPI 420 IRQ_TYPE_LEVEL_HIGH 0>;
			#iommu-cells = <1>;
	};

	mdp_iommu_bank1: iommu@1e811000 {
			compatible = "mediatek,common-mdp-iommu-bank1";
			mediatek,bank-id = <1>;
			reg = <0 0x1e811000 0 0x1000>;
			interrupts = <GIC_SPI 426 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	mdp_iommu_bank2: iommu@1e812000 {
			compatible = "mediatek,common-mdp-iommu-bank2";
			mediatek,bank-id = <2>;
			reg = <0 0x1e812000 0 0x1000>;
			interrupts = <GIC_SPI 427 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	mdp_iommu_bank3: iommu@1e813000 {
			compatible = "mediatek,common-mdp-iommu-bank3";
			mediatek,bank-id = <3>;
			reg = <0 0x1e813000 0 0x1000>;
			interrupts = <GIC_SPI 428 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	mdp_iommu_bank4: iommu@1e814000 {
			compatible = "mediatek,common-mdp-iommu-bank4";
			mediatek,bank-id = <4>;
			reg = <0 0x1e814000 0 0x1000>;
			interrupts = <GIC_SPI 429 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	mdp_iommu: iommu@1e810000 {
			compatible = "mediatek,mt6983-mdp-iommu";
			reg = <0 0x1e810000 0 0x1000>;
			mediatek,iommu_banks = <&mdp_iommu_bank1 &mdp_iommu_bank2
						&mdp_iommu_bank3 &mdp_iommu_bank4>;
			interrupts = <GIC_SPI 425 IRQ_TYPE_LEVEL_HIGH 0>;
			#iommu-cells = <1>;
	};

	peri_iommu_m4_bank1: iommu@10331000 {
			compatible = "mediatek,common-peri-iommu-m4-bank1";
			mediatek,bank-id = <1>;
			reg = <0 0x10331000 0 0x1000>;
	};

	peri_iommu_m4_bank2: iommu@10332000 {
			compatible = "mediatek,common-peri-iommu-m4-bank2";
			mediatek,bank-id = <2>;
			reg = <0 0x10332000 0 0x1000>;
	};

	peri_iommu_m4_bank3: iommu@10333000 {
			compatible = "mediatek,common-peri-iommu-m4-bank3";
			mediatek,bank-id = <3>;
			reg = <0 0x10333000 0 0x1000>;
	};

	peri_iommu_m4_bank4: iommu@10334000 {
			compatible = "mediatek,common-peri-iommu-m4-bank4";
			mediatek,bank-id = <4>;
			reg = <0 0x10334000 0 0x1000>;
	};

	peri_iommu_m4: iommu@10330000 {
			compatible = "mediatek,mt6983-peri-iommu-m4";
			reg = <0 0x10330000 0 0x1000>;
			mediatek,iommu_banks = <&peri_iommu_m4_bank1 &peri_iommu_m4_bank2
						&peri_iommu_m4_bank3 &peri_iommu_m4_bank4>;
			#iommu-cells = <1>;
	};

	peri_iommu_m6_bank1: iommu@10336000 {
			compatible = "mediatek,common-peri-iommu-m6-bank1";
			mediatek,bank-id = <1>;
			reg = <0 0x10336000 0 0x1000>;
	};

	peri_iommu_m6_bank2: iommu@10337000 {
			compatible = "mediatek,common-peri-iommu-m6-bank2";
			mediatek,bank-id = <2>;
			reg = <0 0x10337000 0 0x1000>;
	};

	peri_iommu_m6_bank3: iommu@10338000 {
			compatible = "mediatek,common-peri-iommu-m6-bank3";
			mediatek,bank-id = <3>;
			reg = <0 0x10338000 0 0x1000>;
	};

	peri_iommu_m6_bank4: iommu@10339000 {
			compatible = "mediatek,common-peri-iommu-m6-bank4";
			mediatek,bank-id = <4>;
			reg = <0 0x10339000 0 0x1000>;
	};

	peri_iommu_m6: iommu@10335000 {
			compatible = "mediatek,mt6983-peri-iommu-m6";
			reg = <0 0x10335000 0 0x1000>;
			mediatek,iommu_banks = <&peri_iommu_m6_bank1 &peri_iommu_m6_bank2
						&peri_iommu_m6_bank3 &peri_iommu_m6_bank4>;
			#iommu-cells = <1>;
	};

	peri_iommu_m7_bank1: iommu@1033b000 {
			compatible = "mediatek,common-peri-iommu-m7-bank1";
			mediatek,bank-id = <1>;
			reg = <0 0x1033b000 0 0x1000>;
	};

	peri_iommu_m7_bank2: iommu@1033c000 {
			compatible = "mediatek,common-peri-iommu-m7-bank2";
			mediatek,bank-id = <2>;
			reg = <0 0x1033c000 0 0x1000>;
	};

	peri_iommu_m7_bank3: iommu@1033d000 {
			compatible = "mediatek,common-peri-iommu-m7-bank3";
			mediatek,bank-id = <3>;
			reg = <0 0x1033d000 0 0x1000>;
	};

	peri_iommu_m7_bank4: iommu@1033e000 {
			compatible = "mediatek,common-peri-iommu-m7-bank4";
			mediatek,bank-id = <4>;
			reg = <0 0x1033e000 0 0x1000>;
	};

	peri_iommu_m7: iommu@1033a000 {
			compatible = "mediatek,mt6983-peri-iommu-m7";
			reg = <0 0x1033a000 0 0x1000>;
			mediatek,iommu_banks = <&peri_iommu_m7_bank1 &peri_iommu_m7_bank2
						&peri_iommu_m7_bank3 &peri_iommu_m7_bank4>;
			#iommu-cells = <1>;
	};

	efuse: efuse@11ee0000 {
			compatible = "mediatek,devinfo";
			reg = <0 0x11ee0000 0 0x10000>;
			#address-cells = <1>;
			#size-cells = <1>;
			efuse_segment: segment@78 {
				reg = <0x78 0x4>;
			};

			lvts_e_data1: data1 {
				reg = <0x1d4 0xc>;
			};

			lvts_e_data2: data2 {
				reg = <0x2d4 0x74>;
			};

			cpu_version: cpu_data {
				reg = <0x234 0x4>;
			};
	};

	apu_iommu0_bank1: iommu@19011000 {
			compatible = "mediatek,common-apu-iommu0-bank1";
			mediatek,bank-id = <1>;
			reg = <0 0x19011000 0 0x1000>;
			interrupts = <GIC_SPI 580 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	apu_iommu0_bank2: iommu@19012000 {
			compatible = "mediatek,common-apu-iommu0-bank2";
			mediatek,bank-id = <2>;
			reg = <0 0x19012000 0 0x1000>;
			interrupts = <GIC_SPI 581 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	apu_iommu0_bank3: iommu@19013000 {
			compatible = "mediatek,common-apu-iommu0-bank3";
			mediatek,bank-id = <3>;
			reg = <0 0x19013000 0 0x1000>;
			interrupts = <GIC_SPI 582 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	apu_iommu0_bank4: iommu@19014000 {
			compatible = "mediatek,common-apu-iommu0-bank4";
			mediatek,bank-id = <4>;
			reg = <0 0x19014000 0 0x1000>;
			interrupts = <GIC_SPI 583 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	apu_iommu0: iommu@19010000 {
			compatible = "mediatek,mt6983-apu-iommu0";
			reg = <0 0x19010000 0 0x1000>;
			mediatek,iommu_banks = <&apu_iommu0_bank1 &apu_iommu0_bank2
						&apu_iommu0_bank3 &apu_iommu0_bank4>;
			interrupts = <GIC_SPI 579 IRQ_TYPE_LEVEL_HIGH 0>;
			#iommu-cells = <1>;
	};

	apu_iommu1_bank1: iommu@19016000 {
			compatible = "mediatek,common-apu-iommu1-bank1";
			mediatek,bank-id = <1>;
			reg = <0 0x19016000 0 0x1000>;
			interrupts = <GIC_SPI 585 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	apu_iommu1_bank2: iommu@19017000 {
			compatible = "mediatek,common-apu-iommu1-bank2";
			mediatek,bank-id = <2>;
			reg = <0 0x19017000 0 0x1000>;
			interrupts = <GIC_SPI 586 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	apu_iommu1_bank3: iommu@19018000 {
			compatible = "mediatek,common-apu-iommu1-bank3";
			mediatek,bank-id = <3>;
			reg = <0 0x19018000 0 0x1000>;
			interrupts = <GIC_SPI 587 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	apu_iommu1_bank4: iommu@19019000 {
			compatible = "mediatek,common-apu-iommu1-bank4";
			mediatek,bank-id = <4>;
			reg = <0 0x19019000 0 0x1000>;
			interrupts = <GIC_SPI 588 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	apu_iommu1: iommu@19015000 {
			compatible = "mediatek,mt6983-apu-iommu1";
			reg = <0 0x19015000 0 0x1000>;
			mediatek,iommu_banks = <&apu_iommu1_bank1 &apu_iommu1_bank2
						&apu_iommu1_bank3 &apu_iommu1_bank4>;
			interrupts = <GIC_SPI 584 IRQ_TYPE_LEVEL_HIGH 0>;
			#iommu-cells = <1>;
	};

	apdma@10220000 {
		compatible = "mediatek,apdma";
		reg = <0 0x10220000 0 0x4000>;
	};

	infra_device_mpu@10225000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0 0x10225000 0 0x1000>;
	};

	emi_mpu@10226000 {
		compatible = "mediatek,emi_mpu";
		reg = <0 0x10226000 0 0x1000>;
	};

	infra_dpmaif@1022c000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0 0x1022c000 0 0x1000>;
	};

	infra_dpmaif@1022d000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0 0x1022d000 0 0x1000>;
	};

	infra_dpmaif@1022e000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0 0x1022e000 0 0x1000>;
	};

	infra_dpmaif@1022f000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0 0x1022f000 0 0x1000>;
	};

	dramc_ch0_top0@10230000 {
		compatible = "mediatek,dramc_ch0_top0";
		reg = <0 0x10230000 0 0x2000>;
	};

	dramc_ch0_top1@10232000 {
		compatible = "mediatek,dramc_ch0_top1";
		reg = <0 0x10232000 0 0x2000>;
	};

	dramc_ch0_top2@10234000 {
		compatible = "mediatek,dramc_ch0_top2";
		reg = <0 0x10234000 0 0x1000>;
	};

	dramc_ch0_top3@10235000 {
		compatible = "mediatek,dramc_ch0_top3";
		reg = <0 0x10235000 0 0x1000>;
	};

	dramc_ch0_rsv@10236000 {
		compatible = "mediatek,dramc_ch0_rsv";
		reg = <0 0x10236000 0 0x2000>;
	};

	dramc_ch0_rsv@10238000 {
		compatible = "mediatek,dramc_ch0_rsv";
		reg = <0 0x10238000 0 0x2000>;
	};

	dramc_ch0_rsv@1023a000 {
		compatible = "mediatek,dramc_ch0_rsv";
		reg = <0 0x1023a000 0 0x2000>;
	};

	ap_ccif2@1023c000 {
		compatible = "mediatek,ap_ccif2";
		reg = <0 0x1023c000 0 0x1000>;
	};

	md_ccif2@1023d000 {
		compatible = "mediatek,md_ccif2";
		reg = <0 0x1023d000 0 0x1000>;
	};

	ap_ccif3@1023e000 {
		compatible = "mediatek,ap_ccif3";
		reg = <0 0x1023e000 0 0x1000>;
	};

	md_ccif3@1023f000 {
		compatible = "mediatek,md_ccif3";
		reg = <0 0x1023f000 0 0x1000>;
	};

	dramc_ch1_top0@10240000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0 0x10240000 0 0x2000>;
	};

	dramc_ch1_top1@10242000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0 0x10242000 0 0x2000>;
	};

	dramc_ch1_top2@10244000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0 0x10244000 0 0x1000>;
	};

	dramc_ch1_top3@10245000 {
		compatible = "mediatek,dramc_ch1_top3";
		reg = <0 0x10245000 0 0x1000>;
	};

	dramc_ch1_rsv@10246000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10246000 0 0x2000>;
	};

	dramc_ch1_rsv@10248000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10248000 0 0x2000>;
	};

	dramc_ch1_rsv@1024a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x1024a000 0 0x2000>;
	};

	ap_ccif4@1024c000 {
		compatible = "mediatek,ap_ccif4";
		reg = <0 0x1024c000 0 0x1000>;
	};

	dramc_ch1_top0@10250000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0 0x10250000 0 0x2000>;
	};

	dramc_ch1_top1@10252000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0 0x10252000 0 0x2000>;
	};

	dramc_ch1_top2@10254000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0 0x10254000 0 0x1000>;
	};

	dramc_ch1_top3@10255000 {
		compatible = "mediatek,dramc_ch1_top3";
		reg = <0 0x10255000 0 0x1000>;
	};

	dramc_ch1_rsv@10256000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10256000 0 0x2000>;
	};

	dramc_ch1_rsv@10258000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10258000 0 0x2000>;
	};

	dramc_ch1_rsv@1025a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x1025a000 0 0x2000>;
	};

	ap_ccif5@1025c000 {
		compatible = "mediatek,ap_ccif5";
		reg = <0 0x1025c000 0 0x1000>;
	};

	mm_vpu_m0_sub_common@1025e000 {
		compatible = "mediatek,mm_vpu_m0_sub_common";
		reg = <0 0x1025e000 0 0x1000>;
	};

	mm_vpu_m1_sub_common@1025f000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0 0x1025f000 0 0x1000>;
	};

	dramc_ch1_top0@10260000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0 0x10260000 0 0x2000>;
	};

	dramc_ch1_top1@10262000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0 0x10262000 0 0x2000>;
	};

	dramc_ch1_top2@10264000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0 0x10264000 0 0x1000>;
	};

	dramc_ch1_top3@10265000 {
		compatible = "mediatek,dramc_ch1_top3";
		reg = <0 0x10265000 0 0x1000>;
	};

	dramc_ch1_rsv@10266000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10266000 0 0x2000>;
	};

	dramc_ch1_rsv@10268000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10268000 0 0x2000>;
	};

	dramc_ch1_rsv@1026a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x1026a000 0 0x2000>;
	};

	infracfg_ao_mem@10270000 {
		compatible = "mediatek,infracfg_ao_mem";
		reg = <0 0x10270000 0 0x1000>;
	};

	mm_vpu_m0_sub_common@10309000 {
		compatible = "mediatek,mm_vpu_m0_sub_common";
		reg = <0 0x10309000 0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030a000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0 0x1030a000 0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030b000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0 0x1030b000 0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030c000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0 0x1030c000 0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030d000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0 0x1030d000 0 0x1000>;
	};

	sys_cirq@10312000 {
		compatible = "mediatek,sys_cirq";
		reg = <0 0x10312000 0 0x1000>;
	};

	sys_cirq@10313000 {
		compatible = "mediatek,sys_cirq";
		reg = <0 0x10313000 0 0x1000>;
	};

	sys_cirq@10314000 {
		compatible = "mediatek,sys_cirq";
		reg = <0 0x10314000 0 0x1000>;
	};

	peri_ptp_therm@10315000 {
		compatible = "mediatek,peri_ptp_therm";
		reg = <0 0x10315000 0 0x1000>;
	};

	peri_ptp_therm@10316000 {
		compatible = "mediatek,peri_ptp_therm";
		reg = <0 0x10316000 0 0x1000>;
	};

	sys_cirq@10350000 {
		compatible = "mediatek,sys_cirq";
		reg = <0 0x10350000 0 0x1000>;
	};

	sys_cirq@10351000 {
		compatible = "mediatek,sys_cirq";
		reg = <0 0x10351000 0 0x1000>;
	};

	sys_cirq@10352000 {
		compatible = "mediatek,sys_cirq";
		reg = <0 0x10352000 0 0x1000>;
	};

	sys_cirq@10354000 {
		compatible = "mediatek,sys_cirq";
		reg = <0 0x10354000 0 0x1000>;
	};

	sys_cirq@10355000 {
		compatible = "mediatek,sys_cirq";
		reg = <0 0x10355000 0 0x1000>;
	};

	sys_cirq@10356000 {
		compatible = "mediatek,sys_cirq";
		reg = <0 0x10356000 0 0x1000>;
	};

	dramc_ch1_rsv@10900000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10900000 0 0x40000>;
	};

	dramc_ch1_rsv@10940000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10940000 0 0xc0000>;
	};

	dramc_ch1_rsv@10a00000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10a00000 0 0x40000>;
	};

	dramc_ch1_rsv@10a40000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10a40000 0 0xc0000>;
	};

	dramc_ch1_rsv@10b00000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10b00000 0 0x40000>;
	};

	dramc_ch1_rsv@10b40000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10b40000 0 0xc0000>;
	};

	dramc_ch1_rsv@10c00000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10c00000 0 0x40000>;
	};

	dramc_ch1_rsv@10c40000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10c40000 0 0xc0000>;
	};

	gic500@0c000000 {
		compatible = "mediatek,gic500";
		reg = <0 0x0c000000 0 0x400000>;
	};

	gic_cpu@0c400000 {
		compatible = "mediatek,gic_cpu";
		reg = <0 0x0c400000 0 0x40000>;
	};

	dfd@0c600000 {
		compatible = "mediatek,dfd";
		reg = <0 0x0c600000 0 0x100000>;
	};

	dbg_cti@0d020000 {
		compatible = "mediatek,dbg_cti";
		reg = <0 0x0d020000 0 0x10000>;
	};

	dbg_etr@0d030000 {
		compatible = "mediatek,dbg_etr";
		reg = <0 0x0d030000 0 0x1000>;
	};

	dbg_dem@0d0a0000 {
		compatible = "mediatek,dbg_dem";
		reg = <0 0x0d0a0000 0 0x10000>;
	};

	dbg_mdsys1@0d100000 {
		compatible = "mediatek,dbg_mdsys1";
		reg = <0 0x0d100000 0 0x100000>;
	};

	apdma: dma-controller@11301000 {
			compatible = "mediatek,mt6779-uart-dma";
			reg =   <0 0x11301000 0 0x80>,
				<0 0x11301080 0 0x80>,
				<0 0x1130100 0 0x80>,
				<0 0x11301180 0 0x80>;
			interrupts =    <GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 221 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>;
			clock-names = "apdma";
			dma-requests = <4>;
	};

	uart0: serial@11001000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0 0x11001000 0 0x1000>;
		interrupts = <GIC_SPI 173 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&clk26m>, <&infracfg_ao_clk CLK_PERICFG_AO_PERI_UART0_CG>;
		clock-names = "baud", "bus";
		dmas = <&apdma 0 &apdma 1>;
		dma-names = "tx", "rx";
	};

	uart1: serial@11002000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0 0x11002000 0 0x1000>;
		interrupts = <GIC_SPI 174 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&clk26m>, <&infracfg_ao_clk CLK_PERICFG_AO_PERI_UART1_CG>;
		clock-names = "baud", "bus";
		dmas = <&apdma 2
				&apdma 3>;
		dma-names = "tx", "rx";
	};

	peri_io_cfg_rm@11c20000 {
		compatible = "mediatek,peri_io_cfg_rm";
		reg = <0 0x11c20000 0 0x10000>;
	};

	peri_io_rb@11c30000 {
		compatible = "mediatek,peri_io_rb";
		reg = <0 0x11c30000 0 0x10000>;
	};

	peri_io_cfg_rt@11c50000 {
		compatible = "mediatek,peri_io_cfg_rt";
		reg = <0 0x11c50000 0 0x10000>;
	};

	peri_msdc1_pad_macro@11c70000 {
		compatible = "mediatek,peri_msdc1_pad_macro";
		reg = <0 0x11c70000 0 0x10000>;
	};

	peri_csi_top_ao@11c80000 {
		compatible = "mediatek,peri_csi_top_ao";
		reg = <0 0x11c80000 0 0x10000>;
	};

	peri_csi_top_ao@11c90000 {
		compatible = "mediatek,peri_csi_top_ao";
		reg = <0 0x11c90000 0 0x10000>;
	};

	peri_imp_iic_wrap@11cb0000 {
		compatible = "mediatek,peri_imp_iic_wrap";
		reg = <0 0x11cb0000 0 0x10000>;
	};

	peri_imp_iic_wrap@11d00000 {
		compatible = "mediatek,peri_imp_iic_wrap";
		reg = <0 0x11d00000 0 0x10000>;
	};

	peri_io_cfg_bm@11d10000 {
		compatible = "mediatek,peri_io_cfg_bm";
		reg = <0 0x11d10000 0 0x10000>;
	};

	peri_imp_iic_wrap@11d20000 {
		compatible = "mediatek,peri_imp_iic_wrap";
		reg = <0 0x11d20000 0 0x10000>;
	};

	peri_imp_iic_wrap@11e00000 {
		compatible = "mediatek,peri_imp_iic_wrap";
		reg = <0 0x11e00000 0 0x10000>;
	};

	peri_io_cfg_lt@11e10000 {
		compatible = "mediatek,peri_io_cfg_lt";
		reg = <0 0x11e10000 0 0x10000>;
	};

	peri_usbsif_top@11e30000 {
		compatible = "mediatek,peri_usbsif_top";
		reg = <0 0x11e30000 0 0x10000>;
	};

	peri_usbsif_top@11e40000 {
		compatible = "mediatek,peri_usbsif_top";
		reg = <0 0x11e40000 0 0x10000>;
	};

	peri_mipi_tx_cfg@11e50000 {
		compatible = "mediatek,peri_mipi_tx_cfg";
		reg = <0 0x11e50000 0 0x10000>;
	};

	peri_mipi_tx_cfg@11e60000 {
		compatible = "mediatek,peri_mipi_tx_cfg";
		reg = <0 0x11e60000 0 0x10000>;
	};

	peri_io_cfg_lb@11e70000 {
		compatible = "mediatek,peri_io_cfg_lb";
		reg = <0 0x11e70000 0 0x10000>;
	};

	peri_pextp_phy_top@11e80000 {
		compatible = "mediatek,peri_pextp_phy_top";
		reg = <0 0x11e80000 0 0x10000>;
	};

	peri_xtp_ckm_top@11e90000 {
		compatible = "mediatek,peri_xtp_ckm_top";
		reg = <0 0x11e90000 0 0x10000>;
	};

	peri_io_cfg_rt@11ea0000 {
		compatible = "mediatek,peri_io_cfg_rt";
		reg = <0 0x11ea0000 0 0x10000>;
	};

	peri_imp_iic_wrap@11f00000 {
		compatible = "mediatek,peri_imp_iic_wrap";
		reg = <0 0x11f00000 0 0x10000>;
	};

	peri_efusec@11f10000 {
		compatible = "mediatek,peri_efusec";
		reg = <0 0x11f10000 0 0x10000>;
	};

	peri_io_cfg_tr@11f20000 {
		compatible = "mediatek,peri_io_cfg_tr";
		reg = <0 0x11f20000 0 0x10000>;
	};

	peri_io_cfg_tm@11f30000 {
		compatible = "mediatek,peri_io_cfg_tm";
		reg = <0 0x11f30000 0 0x10000>;
	};

	peri_io_cfg_tl@11f40000 {
		compatible = "mediatek,peri_io_cfg_tl";
		reg = <0 0x11f40000 0 0x10000>;
	};

	peri_msdc0_pad_macro@11f50000 {
		compatible = "mediatek,peri_msdc0_pad_macro";
		reg = <0 0x11f50000 0 0x10000>;
	};

	peri_ufs_glb_dig@11fa0000 {
		compatible = "mediatek,peri_ufs_glb_dig";
		reg = <0 0x11fa0000 0 0x10000>;
	};

	peri_ufs_glb_ana@11fa1000 {
		compatible = "mediatek,peri_ufs_glb_ana";
		reg = <0 0x11fa1000 0 0x1000>;
	};

	peri_ufs_glb_mib@11fa2000 {
		compatible = "mediatek,peri_ufs_glb_mib";
		reg = <0 0x11fa2000 0 0x1000>;
	};

	peri_ufs_glb_pll@11fa3000 {
		compatible = "mediatek,peri_ufs_glb_pll";
		reg = <0 0x11fa3000 0 0x1000>;
	};

	peri_ufs_glb_cdr@11fa4000 {
		compatible = "mediatek,peri_ufs_glb_cdr";
		reg = <0 0x11fa4000 0 0x1000>;
	};

	peri_ufs_ln_dig_tx@11fa8000 {
		compatible = "mediatek,peri_ufs_ln_dig_tx";
		reg = <0 0x11fa8000 0 0x1000>;
	};

	peri_ufs_ln_ana_tx@11fa9000 {
		compatible = "mediatek,peri_ufs_ln_ana_tx";
		reg = <0 0x11fa9000 0 0x1000>;
	};

	peri_ufs_ln_dig_rx@11faa000 {
		compatible = "mediatek,peri_ufs_ln_dig_rx";
		reg = <0 0x11faa000 0 0x1000>;
	};

	peri_ufs_ln_ana_rx@11fab000 {
		compatible = "mediatek,peri_ufs_ln_ana_rx";
		reg = <0 0x11fab000 0 0x1000>;
	};

	g3d_brisket@13bfee00 {
		compatible = "mediatek,g3d_brisket";
		reg = <0 0x13bfee00 0 0x200>;
	};

	g3d_mpu@13bff000 {
		compatible = "mediatek,g3d_mpu";
		reg = <0 0x13bff000 0 0x1000>;
	};

	g3d_gpueb@13c40000 {
		compatible = "mediatek,g3d_gpueb";
		reg = <0 0x13c40000 0 0x20000>;
	};

	g3d_gpueb@13c60200 {
		compatible = "mediatek,g3d_gpueb";
		reg = <0 0x13c60200 0 0x100>;
	};

	g3d_gpueb@13c60300 {
		compatible = "mediatek,g3d_gpueb";
		reg = <0 0x13c60300 0 0x100>;
	};

	g3d_gpueb@13c60400 {
		compatible = "mediatek,g3d_gpueb";
		reg = <0 0x13c60400 0 0x200>;
	};

	g3d_gpueb@13c60800 {
		compatible = "mediatek,g3d_gpueb";
		reg = <0 0x13c60800 0 0x800>;
	};

	g3d_gpueb@13c62000 {
		compatible = "mediatek,g3d_gpueb";
		reg = <0 0x13c62000 0 0x100>;
	};

	gpueb: gpueb@13c00000 {
		compatible = "mediatek,gpueb";
		gpueb-support = <0>;
		gpueb-logger-support = <0>;
		mbox_count = <1>;
		mbox_size = <160>; /* slots */
		slot_size = <4>;   /* bytes */

		/* id, mbox, send_size */
		send_table =
			<0 0 4>,
			<1 0 22>,
			<2 0 3>,
			<3 0 3>,
			<4 0 9>,
			<5 0 4>;
		send_name_table =
			"IPI_ID_PLATFORM",
			"IPI_ID_GPUFREQ",
			"IPI_ID_SLEEP",
			"IPI_ID_TIMER",
			"IPI_ID_FHCTL",
			"IPI_ID_CCF";

		/* id, mbox, recv_size, recv_opt */
		recv_table =
			<0 0 4 0>,
			<1 0 22 0>,
			<2 0 1 0>,
			<3 0 1 0>,
			<4 0 1 0>,
			<5 0 4 0>;
		recv_name_table =
			"IPI_ID_PLATFORM",
			"IPI_ID_GPUFREQ",
			"IPI_ID_SLEEP",
			"IPI_ID_TIMER",
			"IPI_ID_FHCTL",
			"IPI_ID_CCF";

		reg = <0 0x13c40000 0 0x22000>,
			  <0 0x13c5fd80 0 0xa0>,
			  <0 0x13c62004 0 0x4>,
			  <0 0x13c62074 0 0x4>,
			  <0 0x13c62000 0 0x4>,
			  <0 0x13c62078 0 0x4>;
		reg-names = "gpueb_base",
					"mbox0_base",
					"mbox0_set",
					"mbox0_clr",
					"mbox0_send",
					"mbox0_recv";

		interrupts = <GIC_SPI 548 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-names = "mbox0";

		gpueb_mem_table = <0 0x180000>, /* 1.5MB */
				<1 0x400000>; /* 4MB */

		gpueb_mem_name_table = "MEM_ID_LOG", /* logger */
				"MEM_ID_MPU"; /* MPU table */
	};

	dfd@13d00000 {
		compatible = "mediatek,dfd";
		reg = <0 0x13d00000 0 0x100000>;
	};

	dfd@13e00000 {
		compatible = "mediatek,dfd";
		reg = <0 0x13e00000 0 0x100000>;
	};

	g3d_config@13f90000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13f90000 0 0x10000>;
	};

	g3d_config@13fa0000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fa0000 0 0x400>;
	};

	g3d_config@13fa0400 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fa0400 0 0x400>;
	};

	g3d_config@13fa0800 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fa0800 0 0x400>;
	};

	g3d_config@13fa0c00 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fa0c00 0 0x400>;
	};

	g3d_config@13fb6000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fb6000 0 0x1000>;
	};

	g3d_config@13fb7000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fb7000 0 0x1000>;
	};

	g3d_config@13fb8000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fb8000 0 0x1000>;
	};

	g3d_config@13fb9c00 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fb9c00 0 0x100>;
	};

	g3d_config@13fbb000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fbb000 0 0x1000>;
	};

	g3d_dvfs@13fbc000 {
		compatible = "mediatek,g3d_dvfs";
		reg = <0 0x13fbc000 0 0x1000>;
	};

	g3d_config@13fbd000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fbd000 0 0x1000>;
	};

	g3d_config@13fbf000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fbf000 0 0x1000>;
	};

	g3d_config@13fc6000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fc6000 0 0x1000>;
	};

	g3d_config@13fc7000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fc7000 0 0x1000>;
	};

	g3d_config@13fc8000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fc8000 0 0x1000>;
	};

	g3d_config@13fc9000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fc9000 0 0x1000>;
	};

	g3d_config@13fca000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fca000 0 0x1000>;
	};

	g3d_config@13fcb000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fcb000 0 0x1000>;
	};

	g3d_config@13fcc000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fcc000 0 0x1000>;
	};

	g3d_config@13fcd000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fcd000 0 0x1000>;
	};

	g3d_config@13fce000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fce000 0 0x1000>;
	};

	g3d_config@13fcf000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fcf000 0 0x1000>;
	};

	g3d_config@13fd8000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fd8000 0 0x1000>;
	};

	g3d_config@13fd9000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fd9000 0 0x1000>;
	};

	g3d_config@13fda000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fda000 0 0x1000>;
	};

	g3d_config@13fdb000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fdb000 0 0x1000>;
	};

	g3d_config@13fdc000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fdc000 0 0x1000>;
	};

	g3d_config@13fdd000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fdd000 0 0x1000>;
	};

	g3d_config@13fde000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fde000 0 0x1000>;
	};

	g3d_config@13fdf000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fdf000 0 0x1000>;
	};

	mmsys_config@14000000 {
		compatible = "mediatek,mmsys_config";
		reg = <0 0x14000000 0 0x1000>;
	};

	disp_mutex0@14001000 {
		compatible = "mediatek,disp_mutex0";
		reg = <0 0x14001000 0 0x1000>;
	};

	disp_ovl0@14002000 {
		compatible = "mediatek,disp_ovl0";
		reg = <0 0x14002000 0 0x1000>;
	};

	disp_ovl0_2l@14003000 {
		compatible = "mediatek,disp_ovl0_2l";
		reg = <0 0x14003000 0 0x1000>;
	};

	disp_ovl1_2l@14004000 {
		compatible = "mediatek,disp_ovl1_2l";
		reg = <0 0x14004000 0 0x1000>;
	};

	disp_rsz0@14005000 {
		compatible = "mediatek,disp_rsz0";
		reg = <0 0x14005000 0 0x1000>;
	};

	disp_rdma0@14006000 {
		compatible = "mediatek,disp_rdma0";
		reg = <0 0x14006000 0 0x1000>;
	};

	disp_tdshp0@14007000 {
		compatible = "mediatek,disp_tdshp0";
		reg = <0 0x14007000 0 0x1000>;
	};

	disp_c3d0@14008000 {
		compatible = "mediatek,disp_c3d0";
		reg = <0 0x14008000 0 0x1000>;
	};

	disp_color0@14009000 {
		compatible = "mediatek,disp_color0";
		reg = <0 0x14009000 0 0x1000>;
	};

	disp_ccorr0@1400a000 {
		compatible = "mediatek,disp_ccorr0";
		reg = <0 0x1400a000 0 0x1000>;
	};

	disp_ccorr1@1400b000 {
		compatible = "mediatek,disp_ccorr1";
		reg = <0 0x1400b000 0 0x1000>;
	};

	disp_mdp_aal0@1400c000 {
		compatible = "mediatek,disp_mdp_aal0";
		reg = <0 0x1400c000 0 0x1000>;
	};

	disp_aal0@1400d000 {
		compatible = "mediatek,disp_aal0";
		reg = <0 0x1400d000 0 0x1000>;
		mtk_aal_support = <1>;
		mtk_dre30_support = <0>;
	};

	disp_gamma0@1400e000 {
		compatible = "mediatek,disp_gamma0";
		reg = <0 0x1400e000 0 0x1000>;
	};

	disp_postmask0@1400f000 {
		compatible = "mediatek,disp_postmask0";
		reg = <0 0x1400f000 0 0x1000>;
	};

	disp_dither0@14010000 {
		compatible = "mediatek,disp_dither0";
		reg = <0 0x14010000 0 0x1000>;
	};

	disp_chist0@14011000 {
		compatible = "mediatek,disp_chist0";
		reg = <0 0x14011000 0 0x1000>;
	};

	disp_chist1@14012000 {
		compatible = "mediatek,disp_chist1";
		reg = <0 0x14012000 0 0x1000>;
	};

	disp_cm0@14013000 {
		compatible = "mediatek,disp_cm0";
		reg = <0 0x14013000 0 0x1000>;
	};

	disp_spr0@14014000 {
		compatible = "mediatek,disp_spr0";
		reg = <0 0x14014000 0 0x1000>;
	};

	disp_dsc_wrap0@14015000 {
		compatible = "mediatek,disp_dsc_wrap0";
		reg = <0 0x14015000 0 0x1000>;
	};

	disp_merge0@14016000 {
		compatible = "mediatek,disp_merge0";
		reg = <0 0x14016000 0 0x1000>;
	};

	disp_dsi0@14017000 {
		compatible = "mediatek,disp_dsi0";
		reg = <0 0x14017000 0 0x1000>;
	};

	disp_wdma0@14018000 {
		compatible = "mediatek,disp_wdma0";
		reg = <0 0x14018000 0 0x1000>;
	};

	disp_ufbc_wdma0@14019000 {
		compatible = "mediatek,disp_ufbc_wdma0";
		reg = <0 0x14019000 0 0x1000>;
	};

	disp_ovl0_2l_nwcg@1401a000 {
		compatible = "mediatek,disp_ovl0_2l_nwcg";
		reg = <0 0x1401a000 0 0x1000>;
	};

	disp_ovl1_2l_nwcg@1401b000 {
		compatible = "mediatek,disp_ovl1_2l_nwcg";
		reg = <0 0x1401b000 0 0x1000>;
	};

	disp_rdma1@1401c000 {
		compatible = "mediatek,disp_rdma1";
		reg = <0 0x1401c000 0 0x1000>;
	};

	reserved@1401d000 {
		compatible = "mediatek,reserved";
		reg = <0 0x1401d000 0 0x1000>;
	};

	reserved@1401e000 {
		compatible = "mediatek,reserved";
		reg = <0 0x1401e000 0 0x1000>;
	};

	disp_wdma1@1401f000 {
		compatible = "mediatek,disp_wdma1";
		reg = <0 0x1401f000 0 0x1000>;
	};

	inlinerot0@14020000 {
		compatible = "mediatek,inlinerot0";
		reg = <0 0x14020000 0 0x1000>;
	};

	smi_larb0@14021000 {
		compatible = "mediatek,smi_larb0";
		reg = <0 0x14021000 0 0x1000>;
	};

	smi_larb1@14022000 {
		compatible = "mediatek,smi_larb1";
		reg = <0 0x14022000 0 0x1000>;
	};

	smi_sub_comm0@14023000 {
		compatible = "mediatek,smi_sub_comm0";
		reg = <0 0x14023000 0 0x1000>;
	};

	i2c@14024000 {
		compatible = "mediatek,i2c";
		reg = <0 0x14024000 0 0x1000>;
	};

	mmc0: mmc@11230000 {
		compatible = "mediatek,common-mmc";
		reg = <0 0x11230000 0 0x10000>,
		      <0 0x11f50000 0 0x1000>;
		interrupts = <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH 0>;
                status = "disabled";
	};

	mmc1: mmc@11240000 {
		compatible = "mediatek,common-mmc";
		reg = <0 0x11240000 0 0x1000>,
		      <0 0x11e70000 0 0x1000>;
		interrupts = <GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH 0>;
//		clocks = <&topckgen_clk CLK_TOP_MSDC30_1_SEL>,
//			 <&infracfg_ao_clk CLK_IFRAO_MSDC1>,
//			 <&infracfg_ao_clk CLK_IFRAO_MSDC1_SRC>;
//		clock-names = "source", "hclk", "source_cg";
	};

	ufshci: ufshci@112b0000 {
		compatible = "mediatek,mt8183-ufshci";
		reg = <0 0x112b0000 0 0x2300>;
		interrupts = <GIC_SPI 169 IRQ_TYPE_LEVEL_HIGH 0>;
#if 0
		clocks = <&infracfg_ao_clk CLK_IFRAO_UFS>,
			   <&infracfg_ao_clk CLK_IFRAO_UFS_TICK>,
			   <&infracfg_ao_clk CLK_IFRAO_UFS_AXI>,
			   <&infracfg_ao_clk CLK_IFRAO_UFS_MP_SAP_BCLK>,
			   <&infracfg_ao_clk CLK_IFRAO_UNIPRO_TICK>,
			   <&infracfg_ao_clk CLK_IFRAO_UNIPRO_MBIST>,
			   <&infracfg_ao_clk CLK_IFRAO_UNIPRO_SYSCLK>,
			   <&infracfg_ao_clk CLK_IFRAO_AES>;
		clock-names = "ufs", "ufs_tick", "ufs_axi", "ufs_mp",
			"unipro_tick", "unipro_mbist", "unipro_sys",
			"crypt_infra";

		freq-table-hz = <0 0>, <0 0>, <0 0>, <0 0>, <0 0>,
				<0 0>, <0 0>, <0 0>;

		vcc-supply = <&mt6359p_vemc_reg>;

		resets = <&infracfg_rst 2>, <&infracfg_rst 3>,
			 <&infracfg_rst 4>;
		reset-names = "hci_rst", "unipro_rst", "crypto_rst";
#endif

		bootmode = <&chosen>;

		mediatek,ufs-disable-ah8;
		mediatek,ufs-qos;
	};

	reserved@14025000 {
		compatible = "mediatek,reserved";
		reg = <0 0x14025000 0 0x1000>;
	};

	reserved@14026000 {
		compatible = "mediatek,reserved";
		reg = <0 0x14026000 0 0x1000>;
	};

	reserved@14027000 {
		compatible = "mediatek,reserved";
		reg = <0 0x14027000 0 0x1000>;
	};

	reserved@14028000 {
		compatible = "mediatek,reserved";
		reg = <0 0x14028000 0 0x1000>;
	};

	reserved@14029000 {
		compatible = "mediatek,reserved";
		reg = <0 0x14029000 0 0x1000>;
	};

	reserved@1402a000 {
		compatible = "mediatek,reserved";
		reg = <0 0x1402a000 0 0x1000>;
	};

	reserved@1402b000 {
		compatible = "mediatek,reserved";
		reg = <0 0x1402b000 0 0xda000>;
	};

	reserved@14100000 {
		compatible = "mediatek,reserved";
		reg = <0 0x14100000 0 0x100000>;
	};

	mmsys_config@14400000 {
		compatible = "mediatek,mmsys_config";
		reg = <0 0x14400000 0 0x1000>;
	};

	disp_mutex0@14401000 {
		compatible = "mediatek,disp_mutex0";
		reg = <0 0x14401000 0 0x1000>;
	};

	disp_ovl0@14402000 {
		compatible = "mediatek,disp_ovl0";
		reg = <0 0x14402000 0 0x1000>;
	};

	disp_ovl0_2l@14403000 {
		compatible = "mediatek,disp_ovl0_2l";
		reg = <0 0x14403000 0 0x1000>;
	};

	disp_ovl1_2l@14404000 {
		compatible = "mediatek,disp_ovl1_2l";
		reg = <0 0x14404000 0 0x1000>;
	};

	disp_rsz0@14405000 {
		compatible = "mediatek,disp_rsz0";
		reg = <0 0x14405000 0 0x1000>;
	};

	disp_rdma0@14406000 {
		compatible = "mediatek,disp_rdma0";
		reg = <0 0x14406000 0 0x1000>;
	};

	disp_tdshp0@14407000 {
		compatible = "mediatek,disp_tdshp0";
		reg = <0 0x14407000 0 0x1000>;
	};

	disp_c3d0@14408000 {
		compatible = "mediatek,disp_c3d0";
		reg = <0 0x14408000 0 0x1000>;
	};

	disp_color0@14409000 {
		compatible = "mediatek,disp_color0";
		reg = <0 0x14409000 0 0x1000>;
	};

	disp_ccorr0@1440a000 {
		compatible = "mediatek,disp_ccorr0";
		reg = <0 0x1440a000 0 0x1000>;
	};

	disp_ccorr1@1440b000 {
		compatible = "mediatek,disp_ccorr1";
		reg = <0 0x1440b000 0 0x1000>;
	};

	disp_mdp_aal0@1440c000 {
		compatible = "mediatek,disp_mdp_aal0";
		reg = <0 0x1440c000 0 0x1000>;
	};

	disp_aal0@1440d000 {
		compatible = "mediatek,disp_aal0";
		reg = <0 0x1440d000 0 0x1000>;
		mtk_aal_support = <1>;
		mtk_dre30_support = <0>;
	};

	disp_gamma0@1440e000 {
		compatible = "mediatek,disp_gamma0";
		reg = <0 0x1440e000 0 0x1000>;
	};

	disp_postmask0@1440f000 {
		compatible = "mediatek,disp_postmask0";
		reg = <0 0x1440f000 0 0x1000>;
	};

	disp_dither0@14410000 {
		compatible = "mediatek,disp_dither0";
		reg = <0 0x14410000 0 0x1000>;
	};

	disp_chist0@14411000 {
		compatible = "mediatek,disp_chist0";
		reg = <0 0x14411000 0 0x1000>;
	};

	disp_chist1@14412000 {
		compatible = "mediatek,disp_chist1";
		reg = <0 0x14412000 0 0x1000>;
	};

	disp_cm0@14413000 {
		compatible = "mediatek,disp_cm0";
		reg = <0 0x14413000 0 0x1000>;
	};

	disp_spr0@14414000 {
		compatible = "mediatek,disp_spr0";
		reg = <0 0x14414000 0 0x1000>;
	};

	disp_dsc_wrap0@14415000 {
		compatible = "mediatek,disp_dsc_wrap0";
		reg = <0 0x14415000 0 0x1000>;
	};

	disp_merge0@14416000 {
		compatible = "mediatek,disp_merge0";
		reg = <0 0x14416000 0 0x1000>;
	};

	disp_dsi0@14417000 {
		compatible = "mediatek,disp_dsi0";
		reg = <0 0x14417000 0 0x1000>;
	};

	disp_wdma0@14418000 {
		compatible = "mediatek,disp_wdma0";
		reg = <0 0x14418000 0 0x1000>;
	};

	disp_ufbc_wdma0@14419000 {
		compatible = "mediatek,disp_ufbc_wdma0";
		reg = <0 0x14419000 0 0x1000>;
	};

	disp_ovl0_2l_nwcg@1441a000 {
		compatible = "mediatek,disp_ovl0_2l_nwcg";
		reg = <0 0x1441a000 0 0x1000>;
	};

	disp_ovl1_2l_nwcg@1441b000 {
		compatible = "mediatek,disp_ovl1_2l_nwcg";
		reg = <0 0x1441b000 0 0x1000>;
	};

	disp_rdma1@1441c000 {
		compatible = "mediatek,disp_rdma1";
		reg = <0 0x1441c000 0 0x1000>;
	};

	disp_dp_intf0@1441d000 {
		compatible = "mediatek,disp_dp_intf0";
		reg = <0 0x1441d000 0 0x1000>;
	};

	reserved@1441e000 {
		compatible = "mediatek,reserved";
		reg = <0 0x1441e000 0 0x1000>;
	};

	disp_wdma1@1441f000 {
		compatible = "mediatek,disp_wdma1";
		reg = <0 0x1441f000 0 0x1000>;
	};

	inlinerot0@14420000 {
		compatible = "mediatek,inlinerot0";
		reg = <0 0x14420000 0 0x1000>;
	};

	smi_larb0@14421000 {
		compatible = "mediatek,smi_larb0";
		reg = <0 0x14421000 0 0x1000>;
	};

	smi_larb1@14422000 {
		compatible = "mediatek,smi_larb1";
		reg = <0 0x14422000 0 0x1000>;
	};

	smi_sub_comm0@14423000 {
		compatible = "mediatek,smi_sub_comm0";
		reg = <0 0x14423000 0 0x1000>;
	};

	i2c@14424000 {
		compatible = "mediatek,i2c";
		reg = <0 0x14424000 0 0x1000>;
	};

	reserved@14425000 {
		compatible = "mediatek,reserved";
		reg = <0 0x14425000 0 0x1000>;
	};

	reserved@14426000 {
		compatible = "mediatek,reserved";
		reg = <0 0x14426000 0 0x1000>;
	};

	reserved@14427000 {
		compatible = "mediatek,reserved";
		reg = <0 0x14427000 0 0x1000>;
	};

	reserved@14428000 {
		compatible = "mediatek,reserved";
		reg = <0 0x14428000 0 0x1000>;
	};

	reserved@14429000 {
		compatible = "mediatek,reserved";
		reg = <0 0x14429000 0 0x1000>;
	};

	reserved@1442a000 {
		compatible = "mediatek,reserved";
		reg = <0 0x1442a000 0 0x1000>;
	};

	reserved@1442b000 {
		compatible = "mediatek,reserved";
		reg = <0 0x1442b000 0 0xda000>;
	};

	reserved@14500000 {
		compatible = "mediatek,reserved";
		reg = <0 0x14500000 0 0x300000>;
	};

	dp_tx@14800000 {
		compatible = "mediatek,dp_tx";
		reg = <0 0x14800000 0 0x800000>;
	};

	hcp: hcp@0 {
		compatible = "mediatek,hcp";
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&disp_iommu M4U_PORT_L11_IMG2_WPE_CQ0>;
	};

	imgsys_fw@15000000 {
		compatible = "mediatek,imgsys";
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		reg = <0 0x15000000 0 0x4000>,	/* 0 IMGSYS_TOP */
		      <0 0x15020000 0 0x10000>,	/* 1 IMGSYS_TRAW */
		      <0 0x15040000 0 0x10000>,	/* 2 IMGSYS_LTRAW */
		      <0 0x15640000 0 0x10000>,	/* 3 IMGSYS_XTRAW */
		      <0 0x15100000 0 0x10000>,	/* 4 IMGSYS_DIP */
		      <0 0x15210000 0 0x10000>,	/* 5 IMGSYS_PQDIP_A */
		      <0 0x15510000 0 0x10000>,	/* 6 IMGSYS_PQDIP_B */
		      <0 0x15200000 0 0x10000>,	/* 7 IMGSYS_WPE_EIS */
		      <0 0x15500000 0 0x10000>,	/* 8 IMGSYS_WPE_TNR */
		      <0 0x15600000 0 0x10000>,	/* 9 IMGSYS_WPE_LITE */
		      <0 0x15520000 0 0x00100>,	/* 10 IMGSYS_WPE_DIP1 */
		      <0 0x15320000 0 0x10000>;	/* 11 IMGSYS_ME */
		mediatek,hcp = <&hcp>;
		/* mediatek,larb = <&larb9 &larb10 &larb11>; */
		iommus = <&disp_iommu M4U_PORT_L9_IMG1_IMGI_T1_A>,
			 <&disp_iommu M4U_PORT_L9_IMG1_IMGBI_T1_A>,
			 <&disp_iommu M4U_PORT_L9_IMG1_IMGCI_T1_A>,
			 <&disp_iommu M4U_PORT_L9_IMG1_SMTI_T1_A>,
			 <&disp_iommu M4U_PORT_L9_IMG1_TNCSTI_T1_A>,
			 <&disp_iommu M4U_PORT_L9_IMG1_TNCSTI_T4_A>,
			 <&disp_iommu M4U_PORT_L9_IMG1_YUVO_T1_A>,
			 <&disp_iommu M4U_PORT_L9_IMG1_TIMGO_T1_A>,
			 <&disp_iommu M4U_PORT_L9_IMG1_YUVO_T2_A>,
			 <&disp_iommu M4U_PORT_L9_IMG1_IMGI_T1_B>,
			 <&disp_iommu M4U_PORT_L9_IMG1_IMGBI_T1_B>,
			 <&disp_iommu M4U_PORT_L9_IMG1_IMGCI_T1_B>,
			 <&disp_iommu M4U_PORT_L9_IMG1_YUVO_T5_A>,
			 <&disp_iommu M4U_PORT_L9_IMG1_SMTI_T4_B>,
			 <&disp_iommu M4U_PORT_L9_IMG1_TNCSO_T1_A>,
			 <&disp_iommu M4U_PORT_L9_IMG1_SMTO_T1_A>,
			 <&disp_iommu M4U_PORT_L9_IMG1_TNCSTO_T1_A>,
			 <&disp_iommu M4U_PORT_L9_IMG1_YUVO_T2_B>,
			 <&disp_iommu M4U_PORT_L9_IMG1_YUVO_T5_B>,
			 <&disp_iommu M4U_PORT_L9_IMG1_SMTO_T4_B>,
			 <&disp_iommu M4U_PORT_L10_IMG2_IMGI_D1>,
			 <&disp_iommu M4U_PORT_L10_IMG2_IMGBI_D1>,
			 <&disp_iommu M4U_PORT_L10_IMG2_IMGCI_D1>,
			 <&disp_iommu M4U_PORT_L10_IMG2_IMGDI_D1>,
			 <&disp_iommu M4U_PORT_L10_IMG2_DEPI_D1>,
			 <&disp_iommu M4U_PORT_L10_IMG2_DMGI_D1>,
			 <&disp_iommu M4U_PORT_L10_IMG2_SMTI_D1>,
			 <&disp_iommu M4U_PORT_L10_IMG2_RECI_D1>,
			 <&disp_iommu M4U_PORT_L10_IMG2_RECI_D1_N>,
			 <&disp_iommu M4U_PORT_L10_IMG2_TNRWI_D1>,
			 <&disp_iommu M4U_PORT_L10_IMG2_TNRCI_D1>,
			 <&disp_iommu M4U_PORT_L10_IMG2_TNRCI_D1_N>,
			 <&disp_iommu M4U_PORT_L10_IMG2_IMG4O_D1>,
			 <&disp_iommu M4U_PORT_L10_IMG2_IMG4BO_D1>,
			 <&disp_iommu M4U_PORT_L10_IMG2_SMTI_D8>,
			 <&disp_iommu M4U_PORT_L10_IMG2_SMTO_D1>,
			 <&disp_iommu M4U_PORT_L10_IMG2_TNRMO_D1>,
			 <&disp_iommu M4U_PORT_L10_IMG2_TNRMO_D1_N>,
			 <&disp_iommu M4U_PORT_L10_IMG2_SMTO_D8>,
			 <&disp_iommu M4U_PORT_L10_IMG2_DBGO_D1>,
			 <&disp_iommu M4U_PORT_L11_IMG2_WPE_RDMA0>,
			 <&disp_iommu M4U_PORT_L11_IMG2_WPE_RDMA1>,
			 <&disp_iommu M4U_PORT_L11_IMG2_WPE_RDMA_4P0>,
			 <&disp_iommu M4U_PORT_L11_IMG2_WPE_RDMA_4P1>,
			 <&disp_iommu M4U_PORT_L11_IMG2_WPE_CQ0>,
			 <&disp_iommu M4U_PORT_L11_IMG2_WPE_CQ1>,
			 <&disp_iommu M4U_PORT_L11_IMG2_PIMGI_P1>,
			 <&disp_iommu M4U_PORT_L11_IMG2_PIMGBI_P1>,
			 <&disp_iommu M4U_PORT_L11_IMG2_PIMGCI_P1>,
			 <&disp_iommu M4U_PORT_L11_IMG2_IMGI_T1_C>,
			 <&disp_iommu M4U_PORT_L11_IMG2_IMGBI_T1_C>,
			 <&disp_iommu M4U_PORT_L11_IMG2_IMGCI_T1_C>,
			 <&disp_iommu M4U_PORT_L11_IMG2_SMTI_T1_C>,
			 <&disp_iommu M4U_PORT_L11_IMG2_SMTI_T4_C>,
			 <&disp_iommu M4U_PORT_L11_IMG2_SMTI_T6_C>,
			 <&disp_iommu M4U_PORT_L11_IMG2_YUVO_T1_C>,
			 <&disp_iommu M4U_PORT_L11_IMG2_YUVBO_T1_C>,
			 <&disp_iommu M4U_PORT_L11_IMG2_YUVCO_T1_C>,
			 <&disp_iommu M4U_PORT_L11_IMG2_WPE_WDMA0>,
			 <&disp_iommu M4U_PORT_L11_IMG2_WPE_WDMA_4P0>,
			 <&disp_iommu M4U_PORT_L11_IMG2_WROT_P1>,
			 <&disp_iommu M4U_PORT_L11_IMG2_TCCSO_P1>,
			 <&disp_iommu M4U_PORT_L11_IMG2_TCCSI_P1>,
			 <&disp_iommu M4U_PORT_L11_IMG2_TIMGO_T1_C>,
			 <&disp_iommu M4U_PORT_L11_IMG2_YUVO_T2_C>,
			 <&disp_iommu M4U_PORT_L11_IMG2_YUVO_T5_C>,
			 <&disp_iommu M4U_PORT_L11_IMG2_SMTO_T1_C>,
			 <&disp_iommu M4U_PORT_L11_IMG2_SMTO_T4_C>,
			 <&disp_iommu M4U_PORT_L11_IMG2_SMTO_T6_C>,
			 <&disp_iommu M4U_PORT_L11_IMG2_DBGO_T1_C>;
		mboxes = <&gce_m 0 0 CMDQ_THR_PRIO_1>,
			 <&gce_m 1 0 CMDQ_THR_PRIO_1>,
			 <&gce_m 2 0 CMDQ_THR_PRIO_1>,
			 <&gce_m 3 0 CMDQ_THR_PRIO_1>,
			 <&gce_m 4 0 CMDQ_THR_PRIO_1>,
			 <&gce_m 5 0 CMDQ_THR_PRIO_1>,
			 <&gce_m 16 0 CMDQ_THR_PRIO_1>,
			 <&gce_m 17 0 CMDQ_THR_PRIO_1>,
			 <&gce_m 18 0 CMDQ_THR_PRIO_1>,
			 <&gce_m 19 0 CMDQ_THR_PRIO_1>;
		traw_cq_thread0_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_0>;
		traw_cq_thread1_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_1>;
		traw_cq_thread2_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_2>;
		traw_cq_thread3_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_3>;
		traw_cq_thread4_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_4>;
		traw_cq_thread5_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_5>;
		traw_cq_thread6_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_6>;
		traw_cq_thread7_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_7>;
		traw_cq_thread8_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_8>;
		traw_cq_thread9_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_9>;
		ltraw_cq_thread0_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_0>;
		ltraw_cq_thread1_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_1>;
		ltraw_cq_thread2_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_2>;
		ltraw_cq_thread3_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_3>;
		ltraw_cq_thread4_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_4>;
		ltraw_cq_thread5_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_5>;
		ltraw_cq_thread6_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_6>;
		ltraw_cq_thread7_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_7>;
		ltraw_cq_thread8_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_8>;
		ltraw_cq_thread9_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_9>;
		xtraw_cq_thread0_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_0>;
		xtraw_cq_thread1_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_1>;
		xtraw_cq_thread2_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_2>;
		xtraw_cq_thread3_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_3>;
		xtraw_cq_thread4_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_4>;
		xtraw_cq_thread5_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_5>;
		xtraw_cq_thread6_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_6>;
		xtraw_cq_thread7_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_7>;
		xtraw_cq_thread8_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_8>;
		xtraw_cq_thread9_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_9>;
		dip_cq_thread0_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_0>;
		dip_cq_thread1_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_1>;
		dip_cq_thread2_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_2>;
		dip_cq_thread3_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_3>;
		dip_cq_thread4_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_4>;
		dip_cq_thread5_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_5>;
		dip_cq_thread6_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_6>;
		dip_cq_thread7_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_7>;
		dip_cq_thread8_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_8>;
		dip_cq_thread9_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_9>;
		pqa_cq_thread0_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_0>;
		pqa_cq_thread1_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_1>;
		pqa_cq_thread2_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_2>;
		pqa_cq_thread3_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_3>;
		pqa_cq_thread4_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_4>;
		pqa_cq_thread5_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_5>;
		pqa_cq_thread6_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_6>;
		pqa_cq_thread7_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_7>;
		pqa_cq_thread8_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_8>;
		pqa_cq_thread9_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_9>;
		pqb_cq_thread0_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_0>;
		pqb_cq_thread1_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_1>;
		pqb_cq_thread2_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_2>;
		pqb_cq_thread3_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_3>;
		pqb_cq_thread4_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_4>;
		pqb_cq_thread5_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_5>;
		pqb_cq_thread6_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_6>;
		pqb_cq_thread7_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_7>;
		pqb_cq_thread8_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_8>;
		pqb_cq_thread9_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_9>;
		wpe_eis_cq_thread0_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_0>;
		wpe_eis_cq_thread1_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_1>;
		wpe_eis_cq_thread2_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_2>;
		wpe_eis_cq_thread3_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_3>;
		wpe_eis_cq_thread4_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_4>;
		wpe_eis_cq_thread5_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_5>;
		wpe_eis_cq_thread6_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_6>;
		wpe_eis_cq_thread7_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_7>;
		wpe_eis_cq_thread8_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_8>;
		wpe_eis_cq_thread9_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_9>;
		wpe_tnr_cq_thread0_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_0>;
		wpe_tnr_cq_thread1_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_1>;
		wpe_tnr_cq_thread2_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_2>;
		wpe_tnr_cq_thread3_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_3>;
		wpe_tnr_cq_thread4_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_4>;
		wpe_tnr_cq_thread5_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_5>;
		wpe_tnr_cq_thread6_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_6>;
		wpe_tnr_cq_thread7_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_7>;
		wpe_tnr_cq_thread8_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_8>;
		wpe_tnr_cq_thread9_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_9>;
		wpe_lite_cq_thread0_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_0>;
		wpe_lite_cq_thread1_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_1>;
		wpe_lite_cq_thread2_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_2>;
		wpe_lite_cq_thread3_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_3>;
		wpe_lite_cq_thread4_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_4>;
		wpe_lite_cq_thread5_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_5>;
		wpe_lite_cq_thread6_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_6>;
		wpe_lite_cq_thread7_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_7>;
		wpe_lite_cq_thread8_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_8>;
		wpe_lite_cq_thread9_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_9>;
		me_done =
			/bits/ 16 <CMDQ_EVENT_IMG_IMGSYS_IPE_ME_DONE>;
		adl_tile_done =
			/bits/ 16 <CMDQ_EVENT_IMG_ADL_TILE_DONE_EVENT>;
		wpe_eis_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_WPE_EIS>;
		wpe_tnr_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_WPE_TNR>;
		wpe_lite_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_WPE_LITE>;
		traw_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_TRAW>;
		ltraw_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_LTRAW>;
		xtraw_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_XTRAW>;
		dip_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_DIP>;
		pqdip_a_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_PQDIP_A>;
		pqdip_b_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_PQDIP_B>;
#if 0
		sw_sync_token_pool_1 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_1>;
		sw_sync_token_pool_2 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_2>;
		sw_sync_token_pool_3 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_3>;
		sw_sync_token_pool_4 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_4>;
		sw_sync_token_pool_5 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_5>;
		sw_sync_token_pool_6 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_6>;
		sw_sync_token_pool_7 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_7>;
		sw_sync_token_pool_8 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_8>;
		sw_sync_token_pool_9 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_9>;
		sw_sync_token_pool_10 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_10>;
		sw_sync_token_pool_11 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_11>;
		sw_sync_token_pool_12 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_12>;
		sw_sync_token_pool_13 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_13>;
		sw_sync_token_pool_14 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_14>;
		sw_sync_token_pool_15 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_15>;
		sw_sync_token_pool_16 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_16>;
		sw_sync_token_pool_17 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_17>;
		sw_sync_token_pool_18 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_18>;
		sw_sync_token_pool_19 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_19>;
		sw_sync_token_pool_20 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_20>;
		sw_sync_token_pool_21 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_21>;
		sw_sync_token_pool_22 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_22>;
		sw_sync_token_pool_23 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_23>;
		sw_sync_token_pool_24 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_24>;
		sw_sync_token_pool_25 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_25>;
		sw_sync_token_pool_26 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_26>;
		sw_sync_token_pool_27 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_27>;
		sw_sync_token_pool_28 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_28>;
		sw_sync_token_pool_29 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_29>;
		sw_sync_token_pool_30 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_30>;
		sw_sync_token_pool_31 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_31>;
		sw_sync_token_pool_32 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_32>;
		sw_sync_token_pool_33 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_33>;
		sw_sync_token_pool_34 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_34>;
		sw_sync_token_pool_35 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_35>;
		sw_sync_token_pool_36 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_36>;
		sw_sync_token_pool_37 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_37>;
		sw_sync_token_pool_38 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_38>;
		sw_sync_token_pool_39 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_39>;
		sw_sync_token_pool_40 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_40>;
		sw_sync_token_camsys_pool_1 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_1>;
		sw_sync_token_camsys_pool_2 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_2>;
		sw_sync_token_camsys_pool_3 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_3>;
		sw_sync_token_camsys_pool_4 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_4>;
		sw_sync_token_camsys_pool_5 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_5>;
		sw_sync_token_camsys_pool_6 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_6>;
		sw_sync_token_camsys_pool_7 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_7>;
		sw_sync_token_camsys_pool_8 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_8>;
		sw_sync_token_camsys_pool_9 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_9>;
		sw_sync_token_camsys_pool_10 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_10>;
		clocks = <&imgsys CLK_IMG_TRAW0>,
			 <&imgsys CLK_IMG_TRAW1>,
			 <&imgsys CLK_IMG_TRAW2>,
			 <&imgsys CLK_IMG_TRAW3>,
			 <&imgsys CLK_IMG_DIP0>,
			 <&imgsys CLK_IMG_WPE0>,
			 <&imgsys CLK_IMG_DIP1>,
			 <&imgsys CLK_IMG_WPE1>,
			 <&imgsys1_dip_top CLK_IMG1_DIP_TOP_DIP_TOP>,
			 <&imgsys1_dip_nr CLK_IMG1_DIP_NR_DIP_NR>,
			 <&imgsys1_wpe CLK_IMG1_WPE_WPE>;
		clock-names = "IMGSYS_CG_IMG_TRAW0",
			      "IMGSYS_CG_IMG_TRAW1",
			      "IMGSYS_CG_IMG_TRAW2",
			      "IMGSYS_CG_IMG_TRAW3",
			      "IMGSYS_CG_IMG_DIP0",
			      "IMGSYS_CG_IMG_WPE0",
			      "IMGSYS_CG_IMG_DIP1",
			      "IMGSYS_CG_IMG_WPE1",
			      "DIP_CG_IMG_DIP",
			      "DIP_NR_DIP_NR",
			      "WPE_CG_WPE_WPE";
		operating-points-v2 = <&opp_table_img>, <&opp_table_ipe>;
		dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_IMGI_T1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_IMGBI_T1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_IMGCI_T1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_SMTI_T1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_TNCSTI_T1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_TNCSTI_T4_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_YUVO_T1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_TIMGO_T1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_YUVO_T2_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_IMGI_T1_B)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_IMGBI_T1_B)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_IMGCI_T1_B)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_YUVO_T5_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_SMTI_T1_B)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_TNCSO_T1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_SMTO_T1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_TNCSTO_T1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_YUVO_T2_B)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_YUVO_T5_B)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_SMTO_T1_B)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG_IMGI_D1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG_IMGCI_D1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG_DEPI_D1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG_DMGI_D1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG_VIPI_D1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG_TNRWI_D1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG_RECI_D1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG_SMTI_D1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG_SMTI_D6_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG_PIMGI_P1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG_PIMGBI_P1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG_PIMGCI_P1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG_PIMGI_P1_B)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG_PIMGBI_P1_B)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG_PIMGCI_P1_B)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG_IMG3O_D1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG_IMG4O_D1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG_IMG3CO_D1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG_FEO_D1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG_IMG2O_D1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG_TNRWO_D1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG_SMTO_D1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG_WROT_P1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG_WROT_P1_B)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_WPE_EIS_RDMA0_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_WPE_EIS_RDMA1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_WPE_EIS_WDMA0_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_WPE_TNR_RDMA0_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_WPE_TNR_RDMA1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_WPE_TNR_WDMA0_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_WPE_EIS_CQ0_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_WPE_EIS_CQ1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_WPE_TNR_CQ0_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_WPE_TNR_CQ1_A)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L12_IMG_ME_RDMA)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L12_IMG_ME_WDMA)
				&mmqos SLAVE_COMMON(1)>;
		interconnect-names =
				"l9_imgi_t1_a",
				"l9_imgbi_t1_a",
				"l9_imgci_t1_a",
				"l9_smti_t1_a",
				"l9_tncsti_t1_a",
				"l9_tncsti_t4_a",
				"l9_yuvo_t1_a",
				"l9_timgo_t1_a",
				"l9_yuvo_t2_a",
				"l9_imgi_t1_b",
				"l9_imgbi_t1_b",
				"l9_imgci_t1_b",
				"l9_yuvo_t5_a",
				"l9_smti_t1_b",
				"l9_tncso_t1_a",
				"l9_smto_t1_a",
				"l9_tncsto_t1_a",
				"l9_yuvo_t2_b",
				"l9_yuvo_t5_b",
				"l9_smto_t1_b",
				"l10_imgi_d1_a",
				"l10_imgci_d1_a",
				"l10_depi_d1_a",
				"l10_dmgi_d1_a",
				"l10_vipi_d1_a",
				"l10_tnrwi_d1_a",
				"l10_reci_d1_a",
				"l10_smti_d1_a",
				"l10_smti_d6_a",
				"l10_pimgi_p1_a",
				"l10_pimgbi_p1_a",
				"l10_pimgci_p1_a",
				"l10_pimgi_p1_b",
				"l10_pimgbi_p1_b",
				"l10_pimgci_p1_b",
				"l10_img3o_d1_a",
				"l10_img4o_d1_a",
				"l10_img3co_d1_a",
				"l10_feo_d1_a",
				"l10_img2o_d1_a",
				"l10_tnrwo_d1_a",
				"l10_smto_d1_a",
				"l10_wrot_p1_a",
				"l10_wrot_p1_b",
				"l11_wpe_eis_rdma0_a",
				"l11_wpe_eis_rdma1_a",
				"l11_wpe_eis_wdma0_a",
				"l11_wpe_tnr_rdma0_a",
				"l11_wpe_tnr_rdma1_a",
				"l11_wpe_tnr_wdma0_a",
				"l11_wpe_eis_cq0_a",
				"l11_wpe_eis_cq1_a",
				"l11_wpe_tnr_cq0_a",
				"l11_wpe_tnr_cq1_a",
				"l12_me_rdma",
				"l12_me_wdma";
#endif
	};

	vdec_gcon@16000000 {
		compatible = "mediatek,vdec_gcon";
		reg = <0 0x16000000 0 0x10000>;
	};

	vdec@1600d000 {
		compatible = "mediatek,vdec";
		reg = <0 0x1600d000 0 0x1000>;
	};

	vdec@1600f000 {
		compatible = "mediatek,vdec";
		reg = <0 0x1600f000 0 0x800>;
	};

	vdec@1600f800 {
		compatible = "mediatek,vdec";
		reg = <0 0x1600f800 0 0x400>;
	};

	vdec_gcon@16010000 {
		compatible = "mediatek,vdec_gcon";
		reg = <0 0x16010000 0 0x8000>;
	};

	vdec@16020000 {
		compatible = "mediatek,vdec";
		reg = <0 0x16020000 0 0xd000>;
	};

	vdec@1602e000 {
		compatible = "mediatek,vdec";
		reg = <0 0x1602e000 0 0x1000>;
	};

	vdec@1602f000 {
		compatible = "mediatek,vdec";
		reg = <0 0x1602f000 0 0x800>;
	};

	vdec@1602f800 {
		compatible = "mediatek,vdec";
		reg = <0 0x1602f800 0 0x400>;
	};

	venc_gcon@17000000 {
		compatible = "mediatek,venc_gcon";
		reg = <0 0x17000000 0 0x10000>;
	};

	smi_larb7@17010000 {
		compatible = "mediatek,smi_larb7";
		reg = <0 0x17010000 0 0x10000>;
	};

	venc@17020000 {
		compatible = "mediatek,venc";
		reg = <0 0x17020000 0 0x10000>;
	};

	jpgenc@17030000 {
		compatible = "mediatek,jpgenc";
		reg = <0 0x17030000 0 0x10000>;
	};

	jpgdec@17040000 {
		compatible = "mediatek,jpgdec";
		reg = <0 0x17040000 0 0x10000>;
	};

	jpgdec_c1@17050000 {
		compatible = "mediatek,jpgdec_c1";
		reg = <0 0x17050000 0 0x10000>;
	};

	mbist@17060000 {
		compatible = "mediatek,mbist";
		reg = <0 0x17060000 0 0x10000>;
	};

	venc_gcon@17800000 {
		compatible = "mediatek,venc_gcon";
		reg = <0 0x17800000 0 0x10000>;
	};

	smi_larb8@17810000 {
		compatible = "mediatek,smi_larb8";
		reg = <0 0x17810000 0 0x10000>;
	};

	venc@17820000 {
		compatible = "mediatek,venc";
		reg = <0 0x17820000 0 0x10000>;
	};

	jpgenc@17830000 {
		compatible = "mediatek,jpgenc";
		reg = <0 0x17830000 0 0x10000>;
	};

	jpgdec@17840000 {
		compatible = "mediatek,jpgdec";
		reg = <0 0x17840000 0 0x10000>;
	};

	mbist@17860000 {
		compatible = "mediatek,mbist";
		reg = <0 0x17860000 0 0x10000>;
	};

	scp: scp@1c700000 {
		compatible = "mediatek,scp";
		status = "okay";
		reg = <0 0x1c400000 0 0x200000>, /* tcm */
		      <0 0x1c724000 0 0x1000>, /* cfg */
		      <0 0x1c721000 0 0x1000>, /* clk*/
		      <0 0x1c730000 0 0x1000>, /* cfg core0 */
		      <0 0x1c740000 0 0x1000>, /* cfg core1 */
		      <0 0x1c752000 0 0x1000>, /* bus tracker */
		      <0 0x1c760000 0 0x40000>, /* llc */
		      <0 0x1c7a5000 0 0x4>, /* cfg_sec */
		      <0 0x1c7fb000 0 0x100>, /* mbox0 base */
		      <0 0x1c7fb100 0 0x4>, /* mbox0 set */
		      <0 0x1c7fb10c 0 0x4>, /* mbox0 clr */
		      <0 0x1c7a5020 0 0x4>, /* mbox0 init */
		      <0 0x1c7fc000 0 0x100>, /* mbox1 base */
		      <0 0x1c7fc100 0 0x4>, /* mbox1 set */
		      <0 0x1c7fc10c 0 0x4>, /* mbox1 clr */
		      <0 0x1c7a5024 0 0x4>, /* mbox1 init */
		      <0 0x1c7fd000 0 0x100>, /* mbox2 base */
		      <0 0x1c7fd100 0 0x4>, /* mbox2 set */
		      <0 0x1c7fd10c 0 0x4>, /* mbox2 clr */
		      <0 0x1c7a5028 0 0x4>, /* mbox2 init */
		      <0 0x1c7fe000 0 0x100>, /* mbox3 base */
		      <0 0x1c7fe100 0 0x4>, /* mbox3 set */
		      <0 0x1c7fe10c 0 0x4>, /* mbox3 clr */
		      <0 0x1c7a502c 0 0x4>, /* mbox3 init */
		      <0 0x1c7ff000 0 0x100>, /* mbox4 base */
		      <0 0x1c7ff100 0 0x4>, /* mbox4 set */
		      <0 0x1c7ff10c 0 0x4>, /* mbox4 clr */
		      <0 0x1c7a5030 0 0x4>; /* mbox4 init */

		reg-names = "scp_sram_base",
			    "scp_cfgreg",
			    "scp_clkreg",
			    "scp_cfgreg_core0",
			    "scp_cfgreg_core1",
			    "scp_bus_tracker",
			    "scp_l1creg",
			    "scp_cfgreg_sec",
			    "mbox0_base",
			    "mbox0_set",
			    "mbox0_clr",
			    "mbox0_init",
			    "mbox1_base",
			    "mbox1_set",
			    "mbox1_clr",
			    "mbox1_init",
			    "mbox2_base",
			    "mbox2_set",
			    "mbox2_clr",
			    "mbox2_init",
			    "mbox3_base",
			    "mbox3_set",
			    "mbox3_clr",
			    "mbox3_init",
			    "mbox4_base",
			    "mbox4_set",
			    "mbox4_clr",
			    "mbox4_init";

		interrupts = <GIC_SPI 650 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 651 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 652 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 653 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 654 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 655 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 656 IRQ_TYPE_LEVEL_HIGH 0>;

		interrupt-names = "ipc0",
				  "ipc1",
				  "mbox0",
				  "mbox1",
				  "mbox2",
				  "mbox3",
				  "mbox4";

		core_0 = "enable";
		scp_hwccf = "enable";
		scp_sramSize = <0x00200000>;
		core_nums = <2>;	/* core number */
		twohart = <1>;		/* two hart arch */
		mbox_count = <5>;
		/* id, mbox, send_size*/
		send_table =
		< 0 0  9>,/* IPI_OUT_AUDIO_VOW_1 */
		<14 0  1>,/* IPI_OUT_DVFS_SET_FREQ_1 */
		<15 0  2>,/* IPI_OUT_C_SLEEP_1 */
		<16 0  1>,/* IPI_OUT_TEST_1 */
		//<24 0  6>,/* IPI_OUT_SCP_MPOOL_1 */
		<17 1  6>,/* IPI_OUT_LOGGER_CTRL */
		<18 1  2>,/* IPI_OUT_SCPCTL_1 */
		< 4 2  1>,/* IPI_OUT_DVFS_SET_FREQ_0 */
		< 5 2  2>,/* IPI_OUT_C_SLEEP_0 */
		<35 2  2>,/* IPI_OUT_SCP_HWCCF_DEBUG */
		< 6 2  1>,/* IPI_OUT_TEST_0 */
		//<11 2  6>,/* IPI_OUT_SCP_MPOOL_0 */
		<33 2  3>,/* IPI_OUT_SCP_CONNSYS */
		< 3 3  2>,/* IPI_OUT_APCCCI_0 */
		<26 3  9>,/* IPI_OUT_AUDIO_ULTRA_SND_0 */
		<29 4 16>,/* IPI_OUT_SENSOR_CTRL */
		<31 4  7>;/* IPI_OUT_SENSOR_NOTIFY */

		/* id, mbox, recv_size, recv_opt */
		recv_table =
		< 1 0  2 0>,/* IPI_IN_AUDIO_VOW_ACK_1 */
		< 2 0 26 0>,/* IPI_IN_AUDIO_VOW_1 */
		<15 0  1 1>,/* IPI_OUT_C_SLEEP_1 */
		//<25 0  6 0>,/* IPI_IN_SCP_MPOOL_1 */
		<20 1 10 0>,/* IPI_IN_SCP_ERROR_INFO_1 */
		<21 1  6 0>,/* IPI_IN_LOGGER_CTRL */
		<22 1  1 0>,/* IPI_IN_SCP_READY_1 */
		< 5 2  1 1>,/* IPI_OUT_C_SLEEP_0 */
		< 8 2 10 0>,/* IPI_IN_SCP_ERROR_INFO_0 */
		//<12 2  6 0>,/* IPI_IN_SCP_MPOOL_0 */
		<34 2  3 0>,/* IPI_IN_SCP_CONNSYS */
		< 7 3  2 0>,/* IPI_IN_APCCCI_0 */
		<28 3  5 0>,/* IPI_IN_AUDIO_ULTRA_SND_0 */
		<27 3  2 0>,/* IPI_IN_AUDIO_ULTRA_SND_ACK_0 */
		<30 4  2 0>,/* IPI_IN_SENSOR_CTRL */
		<32 4  7 0>;/* IPI_IN_SENSOR_NOTIFY */

		//legacy_table = 	<11>, /* out_id_0 IPI_OUT_SCP_MPOOL_0 */
		//		<24>, /* out_id_1 IPI_OUT_SCP_MPOOL_1 */
		//		<12>, /* in_id_0 IPI_IN_SCP_MPOOL_0 */
		//		<12>, /* in_id_1 IPI_IN_SCP_MPOOL_0 */
		//		<6>, /* out_size */
		//		<6>; /* in_size */

		scp_feature_tbl = <0 5>,   /* vow */
				  <1 29>,  /* sensor */
				  <2 26>,  /* flp */
				  <3 0>,   /* rtos */
				  <4 200>, /* speaker */
				  <5 77>,  /* vcore */
				  <6 200>, /* barge in */
				  <7 10>;  /* vow dump */

		secure_dump = "disable";	/* disabled in default */
		secure_dump_size = <0>;

		scp_mem_key = "mediatek,reserve-memory-scp_share";
		scp_mem_tbl = <0 0x0>, /* secure dump, its size is in secure_dump_size */
				  <1 0x4A700>, /* vow */
			      <2 0x100000>, /* sensor main*/
			      <3 0x180000>, /* logger */
			      <4 0x19000>, /* audio */
			      <8 0x10000>, /* sensor supper*/
			      <9 0x1000>, /* sensor list */
			      <10 0x2000>; /* sensor debug */

		memorydump = <0x200000>, /* l2tcm */
			     <0x03c000>, /* l1c */
			     <0x003c00>, /* regdump */
			     <0x000400>, /* trace buffer */
			     <0x100000>; /* dram */
	};

	gce: gce@1e980000 {
		compatible = "mediatek,mt6983-gce";
		reg = <0 0x1e980000 0 0x4000>;
		interrupts = <GIC_SPI 465 IRQ_TYPE_LEVEL_HIGH 0>;
		#mbox-cells = <3>;
		#gce-event-cells = <1>;
		#gce-subsys-cells = <2>;
		default_tokens = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_1>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_2>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_3>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>,
				 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT0>,
				 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT1>;
		// clocks = <&infracfg_ao_clk CLK_IFRAO_GCE>,
		//	 <&infracfg_ao_clk CLK_IFRAO_GCE_26M>;
		// clock-names = "gce", "gce-timer";
	};

	gce_m: gce@1e990000 {
		compatible = "mediatek,mt6983-gce";
		reg = <0 0x1e990000 0 0x4000>;
		interrupts = <GIC_SPI 464 IRQ_TYPE_LEVEL_HIGH 0>;
		#mbox-cells = <3>;
		#gce-event-cells = <1>;
		#gce-subsys-cells = <2>;
		default_tokens = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_1>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_2>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_3>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>,
				 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT0>,
				 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT1>;
		// clocks = <&infracfg_ao_clk CLK_IFRAO_GCE2>,
		//	 <&infracfg_ao_clk CLK_IFRAO_GCE_26M>;
		// clock-names = "gce", "gce-timer";
	};

	cmdq-test {
		compatible = "mediatek,cmdq-test";
		mediatek,gce = <&gce>;
		// mmsys_config = <&mmsys_config>;
		mediatek,gce-subsys = <99>, <SUBSYS_1400XXXX>;
		mboxes = <&gce 23 0 CMDQ_THR_PRIO_1>,
			 <&gce_m 23 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
		token_user0 = /bits/ 16 <CMDQ_SYNC_TOKEN_USER_0>;
		token_gpr_set4 = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>;
	};

	vcp: vcp@1ec00000 {
		compatible = "mediatek,vcp";
		vcp-support = <1>;
		status = "okay";
		reg = <0 0x1ea00000 0 0x40000>, /* tcm */
		      <0 0x1ec24000 0 0x1000>, /* cfg */
		      <0 0x1ec21000 0 0x1000>, /* clk*/
		      <0 0x1ec30000 0 0x1000>, /* cfg core0 */
		      <0 0x1ec40000 0 0x1000>, /* cfg core1 */
		      <0 0x1ec52000 0 0x1000>, /* bus tracker */
		      <0 0x1ec60000 0 0x40000>, /* llc */
		      <0 0x1eca5000 0 0x4>, /* cfg_sec */
		      <0 0x1ecfb000 0 0x100>, /* mbox0 base */
		      <0 0x1ecfb100 0 0x4>, /* mbox0 set */
		      <0 0x1ecfb10c 0 0x4>, /* mbox0 clr */
		      <0 0x1eca5020 0 0x4>, /* mbox0 init */
		      <0 0x1ecfc000 0 0x100>, /* mbox1 base */
		      <0 0x1ecfc100 0 0x4>, /* mbox1 set */
		      <0 0x1ecfc10c 0 0x4>, /* mbox1 clr */
		      <0 0x1eca5024 0 0x4>, /* mbox1 init */
		      <0 0x1ecfd000 0 0x100>, /* mbox2 base */
		      <0 0x1ecfd100 0 0x4>, /* mbox2 set */
		      <0 0x1ecfd10c 0 0x4>, /* mbox2 clr */
		      <0 0x1eca5028 0 0x4>, /* mbox2 init */
		      <0 0x1ecfe000 0 0x100>, /* mbox3 base */
		      <0 0x1ecfe100 0 0x4>, /* mbox3 set */
		      <0 0x1ecfe10c 0 0x4>, /* mbox3 clr */
		      <0 0x1eca502c 0 0x4>, /* mbox3 init */
		      <0 0x1ecff000 0 0x100>, /* mbox4 base */
		      <0 0x1ecff100 0 0x4>, /* mbox4 set */
		      <0 0x1ecff10c 0 0x4>, /* mbox4 clr */
		      <0 0x1eca5030 0 0x4>; /* mbox4 init */

		reg-names = "vcp_sram_base",
			    "vcp_cfgreg",
			    "vcp_clkreg",
			    "vcp_cfgreg_core0",
			    "vcp_cfgreg_core1",
			    "vcp_bus_tracker",
			    "vcp_l1creg",
			    "vcp_cfgreg_sec",
			    "mbox0_base",
			    "mbox0_set",
			    "mbox0_clr",
			    "mbox0_init",
			    "mbox1_base",
			    "mbox1_set",
			    "mbox1_clr",
			    "mbox1_init",
			    "mbox2_base",
			    "mbox2_set",
			    "mbox2_clr",
			    "mbox2_init",
			    "mbox3_base",
			    "mbox3_set",
			    "mbox3_clr",
			    "mbox3_init",
			    "mbox4_base",
			    "mbox4_set",
			    "mbox4_clr",
			    "mbox4_init";

		interrupts = <GIC_SPI 797 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 798 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 799 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 800 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 801 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 802 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 803 IRQ_TYPE_LEVEL_HIGH 0>;

		interrupt-names = "wdt",
				  "reserved",
				  "mbox0",
				  "mbox1",
				  "mbox2",
				  "mbox3",
				  "mbox4";

		dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
		iommus = <&mdp_iommu M4U_PORT_L33_VIDEO_UP_256MB1>;

		core_0 = "enable";
		vcp_sramSize = <0x00040000>;
		core_nums = <1>;	/* core number */
		twohart = <1>;		/* two hart arch */
		mbox_count = <5>;
		/* id, mbox, send_size*/
		send_table =
		< 0 0 18>,/* IPI_OUT_VDEC_1 */
		< 2 1  2>,/* IPI_OUT_C_SLEEP_0 */
		< 3 1  1>,/* IPI_OUT_TEST_0 */
		< 9 2 18>,/* IPI_OUT_VENC_0 */
		<11 2  4>,/* IPI_OUT_VCP_MPOOL_0 */
		<13 3  2>,/* IPI_OUT_C_SLEEP_1 */
		<14 3  1>,/* IPI_OUT_TEST_1 */
		<15 3  6>,/* IPI_OUT_LOGGER_CTRL */
		<16 3  2>,/* IPI_OUT_VCPCTL_1 */
		<21 4  4>;/* IPI_OUT_VCP_MPOOL_1 */

		/* id, mbox, recv_size, recv_opt */
		recv_table =
		< 1 0 18 0>,/* IPI_IN_VDEC_1 */
		< 2 1  1 1>,/* IPI_OUT_C_SLEEP_0 */
		< 4 1 10 0>,/* IPI_IN_VCP_ERROR_INFO_0 */
		< 5 1  1 0>,/* IPI_IN_VCP_READY_0 */
		< 6 1  2 0>,/* IPI_IN_VCP_RAM_DUMP_0 */
		<10 2 18 0>,/* IPI_IN_VENC_0 */
		<12 2  4 0>,/* IPI_IN_VCP_MPOOL_0 */
		<13 3  1 1>,/* IPI_OUT_C_SLEEP_1 */
		<17 3 10 0>,/* IPI_IN_VCP_ERROR_INFO_1 */
		<18 3  6 0>,/* IPI_IN_LOGGER_CTRL */
		<19 3  1 0>,/* IPI_IN_VCP_READY_1 */
		<20 3  2 0>,/* IPI_IN_VCP_RAM_DUMP_1 */
		<22 4  4 0>;/* IPI_IN_VCP_MPOOL_1 */

		vcp_mem_key = "mediatek,reserve-memory-vcp_share";
		vcp_mem_tbl = <0 0x40000>, /* VDEC_MEM_ID 256KB */
			      <1 0x8000>, /* VENC_MEM_ID 32KB */
			      <2 0x180000>; /* LOGGER */
	};

	vcp_iommu_vdec {
		vcp-support = <2>;
		compatible =  "mediatek,vcp-io-vdec";
		dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
		iommus = <&mdp_iommu M4U_PORT_L33_VIDEO_UP_512MB1>;
	};

	vcp_iommu_venc {
		vcp-support = <3>;
		compatible =  "mediatek,vcp-io-venc";
		dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
		iommus = <&mdp_iommu M4U_PORT_L33_VIDEO_UP_512MB2>;
	};

	vcp_iommu_work {
		vcp-support = <4>;
		compatible = "mediatek,vcp-io-work";
		dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
		iommus = <&mdp_iommu M4U_PORT_L33_VIDEO_UP_256MB2>;
	};

	mdpsys_config@1f000000 {
		compatible = "mediatek,mdpsys_config";
		reg = <0 0x1f000000 0 0x1000>;
	};

	mdp_mutex0@1f001000 {
		compatible = "mediatek,mdp_mutex0";
		reg = <0 0x1f001000 0 0x1000>;
	};

	smi_larb0@1f002000 {
		compatible = "mediatek,smi_larb0";
		reg = <0 0x1f002000 0 0x1000>;
	};

	mdp_rdma0@1f003000 {
		compatible = "mediatek,mdp_rdma0";
		reg = <0 0x1f003000 0 0x1000>;
	};

	mdp_rdma1@1f004000 {
		compatible = "mediatek,mdp_rdma1";
		reg = <0 0x1f004000 0 0x1000>;
	};

	mdp_hdr0@1f005000 {
		compatible = "mediatek,mdp_hdr0";
		reg = <0 0x1f005000 0 0x1000>;
	};

	mdp_hdr1@1f006000 {
		compatible = "mediatek,mdp_hdr1";
		reg = <0 0x1f006000 0 0x1000>;
	};

	mdp_aal0@1f007000 {
		compatible = "mediatek,mdp_aal0";
		reg = <0 0x1f007000 0 0x1000>;
	};

	mdp_aal1@1f008000 {
		compatible = "mediatek,mdp_aal1";
		reg = <0 0x1f008000 0 0x1000>;
	};

	mdp_rsz0@1f009000 {
		compatible = "mediatek,mdp_rsz0";
		reg = <0 0x1f009000 0 0x1000>;
	};

	mdp_rsz1@1f00a000 {
		compatible = "mediatek,mdp_rsz1";
		reg = <0 0x1f00a000 0 0x1000>;
	};

	mdp_tdshp0@1f00b000 {
		compatible = "mediatek,mdp_tdshp0";
		reg = <0 0x1f00b000 0 0x1000>;
	};

	mdp_tdshp1@1f00c000 {
		compatible = "mediatek,mdp_tdshp1";
		reg = <0 0x1f00c000 0 0x1000>;
	};

	mdp_color0@1f00d000 {
		compatible = "mediatek,mdp_color0";
		reg = <0 0x1f00d000 0 0x1000>;
	};

	mdp_color1@1f00e000 {
		compatible = "mediatek,mdp_color1";
		reg = <0 0x1f00e000 0 0x1000>;
	};

	mdp_wrot0@1f00f000 {
		compatible = "mediatek,mdp_wrot0";
		reg = <0 0x1f00f000 0 0x1000>;
	};

	mdp_wrot1@1f010000 {
		compatible = "mediatek,mdp_wrot1";
		reg = <0 0x1f010000 0 0x1000>;
	};

	mdp_fg0@1f011000 {
		compatible = "mediatek,mdp_fg0";
		reg = <0 0x1f011000 0 0x1000>;
	};

	mdp_fg1@1f012000 {
		compatible = "mediatek,mdp_fg1";
		reg = <0 0x1f012000 0 0x1000>;
	};

	mdp_rsz2@1f013000 {
		compatible = "mediatek,mdp_rsz2";
		reg = <0 0x1f013000 0 0x1000>;
	};

	mdp_rsz3@1f014000 {
		compatible = "mediatek,mdp_rsz3";
		reg = <0 0x1f014000 0 0x1000>;
	};

	mdp_wrot2@1f015000 {
		compatible = "mediatek,mdp_wrot2";
		reg = <0 0x1f015000 0 0x1000>;
	};

	mdp_wrot3@1f016000 {
		compatible = "mediatek,mdp_wrot3";
		reg = <0 0x1f016000 0 0x1000>;
	};

	hre_top_mdpsys@1f017000 {
		compatible = "mediatek,hre_top_mdpsys";
		reg = <0 0x1f017000 0 0x1000>;
	};

	mdpsys_config@1f800000 {
		compatible = "mediatek,mdpsys_config";
		reg = <0 0x1f800000 0 0x1000>;
	};

	mdp_mutex0@1f801000 {
		compatible = "mediatek,mdp_mutex0";
		reg = <0 0x1f801000 0 0x1000>;
	};

	smi_larb0@1f802000 {
		compatible = "mediatek,smi_larb0";
		reg = <0 0x1f802000 0 0x1000>;
	};

	mdp_rdma0@1f803000 {
		compatible = "mediatek,mdp_rdma0";
		reg = <0 0x1f803000 0 0x1000>;
	};

	mdp_rdma1@1f804000 {
		compatible = "mediatek,mdp_rdma1";
		reg = <0 0x1f804000 0 0x1000>;
	};

	mdp_hdr0@1f805000 {
		compatible = "mediatek,mdp_hdr0";
		reg = <0 0x1f805000 0 0x1000>;
	};

	mdp_hdr1@1f806000 {
		compatible = "mediatek,mdp_hdr1";
		reg = <0 0x1f806000 0 0x1000>;
	};

	mdp_aal0@1f807000 {
		compatible = "mediatek,mdp_aal0";
		reg = <0 0x1f807000 0 0x1000>;
	};

	mdp_aal1@1f808000 {
		compatible = "mediatek,mdp_aal1";
		reg = <0 0x1f808000 0 0x1000>;
	};

	mdp_rsz0@1f809000 {
		compatible = "mediatek,mdp_rsz0";
		reg = <0 0x1f809000 0 0x1000>;
	};

	mdp_rsz1@1f80a000 {
		compatible = "mediatek,mdp_rsz1";
		reg = <0 0x1f80a000 0 0x1000>;
	};

	mdp_tdshp0@1f80b000 {
		compatible = "mediatek,mdp_tdshp0";
		reg = <0 0x1f80b000 0 0x1000>;
	};

	mdp_tdshp1@1f80c000 {
		compatible = "mediatek,mdp_tdshp1";
		reg = <0 0x1f80c000 0 0x1000>;
	};

	mdp_color0@1f80d000 {
		compatible = "mediatek,mdp_color0";
		reg = <0 0x1f80d000 0 0x1000>;
	};

	mdp_color1@1f80e000 {
		compatible = "mediatek,mdp_color1";
		reg = <0 0x1f80e000 0 0x1000>;
	};

	mdp_wrot0@1f80f000 {
		compatible = "mediatek,mdp_wrot0";
		reg = <0 0x1f80f000 0 0x1000>;
	};

	mdp_wrot1@1f810000 {
		compatible = "mediatek,mdp_wrot1";
		reg = <0 0x1f810000 0 0x1000>;
	};

	mdp_fg0@1f811000 {
		compatible = "mediatek,mdp_fg0";
		reg = <0 0x1f811000 0 0x1000>;
	};

	mdp_fg1@1f812000 {
		compatible = "mediatek,mdp_fg1";
		reg = <0 0x1f812000 0 0x1000>;
	};

	mdp_rsz2@1f813000 {
		compatible = "mediatek,mdp_rsz2";
		reg = <0 0x1f813000 0 0x1000>;
	};

	mdp_rsz3@1f814000 {
		compatible = "mediatek,mdp_rsz3";
		reg = <0 0x1f814000 0 0x1000>;
	};

	mdp_wrot2@1f815000 {
		compatible = "mediatek,mdp_wrot2";
		reg = <0 0x1f815000 0 0x1000>;
	};

	mdp_wrot3@1f816000 {
		compatible = "mediatek,mdp_wrot3";
		reg = <0 0x1f816000 0 0x1000>;
	};

	hre_top_mdpsys@1f817000 {
		compatible = "mediatek,hre_top_mdpsys";
		reg = <0 0x1f817000 0 0x1000>;
	};

	odm: odm {
		compatible = "simple-bus";
		/* reserved for overlay by odm */
	};

	ssusb: usb0@11201000 {
		compatible = "mediatek,mtu3";
		reg = <0 0x11201000 0 0x2e00>,
			<0 0x11203e00 0 0x0100>;
		reg-names = "mac", "ippc";
		interrupts = <GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH 0>;
		phy-cells = <1>;
		phys = <&u2port0 PHY_TYPE_USB2>,
			 <&u3port0 PHY_TYPE_USB3>;
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		dr_mode = "otg";
		maximum-speed = "high-speed";
		mediatek,force-vbus;
		mediatek,clk-mgr;
		mediatek,usb3-drd;
		usb-role-switch;
	};

	u3phy: usb0-phy@11e40000 {
		compatible = "mediatek,generic-tphy-v2";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		u2port0: usb2-phy0@11e40000 {
			reg = <0 0x11e40000 0 0x700>;
			#phy-cells = <1>;
		};

		u3port0: usb3-phy0@11e40700 {
			reg = <0 0x11e40700 0 0x900>;
			#phy-cells = <1>;
		};
	};

	u3fpgaphy: usb-phy {
		compatible = "mediatek,fpga-u3phy";
		mediatek,ippc = <0x11203e00>;
		#address-cells = <2>;
		#size-cells = <2>;
		fpga_i2c_physical_base = <0x11d01000>;
		status = "disabled";

		u3fpgaport0: usb-phy@0 {
			chip-id= <0xa60931a>;
			port = <0>;
			pclk_phase = <23>;
			#phy-cells = <1>;
		};
	};

	apu_top_3: apu_top_3 {
		compatible = "mt6983,apu_top_3";
/*
		vapu-supply = <&mt6359p_vproc1_reg>;
		vcore-supply = <&mt6359p_vgpu11_reg>;
		vsram-supply = <&mt6359p_vsram_md_reg>;
		clocks = <&topckgen_clk CLK_TOP_DSP_SEL>, // CONN
			<&topckgen_clk CLK_TOP_IPU_IF_SEL>; // VCORE
		clock-names = "clk_top_dsp_sel",
			"clk_top_ipu_if_sel";
*/
		reg = <0 0x1c000000 0 0x1000>,		// sys_vlp
			<0 0x1c001000 0 0x1000>,	// sys_spm
			<0 0x19020000 0 0x1000>,	// apu_rcx
			<0 0x190e0000 0 0x1000>,	// apu_vcore
			<0 0x190e1000 0 0x1000>,	// apu_md32_mbox 0
			<0 0x190f0000 0 0x1000>,	// apu_rpc
			<0 0x190f1000 0 0x1000>,	// apu_pcu
			<0 0x190f2000 0 0x1000>,	// apu_ao_ctl
			<0 0x190f3000 0 0x1000>,	// apu_pll
			<0 0x190f4000 0 0x1000>,	// apu_acc
			<0 0x190f6000 0 0x1000>,	// apu_are0
			<0 0x190f7000 0 0x1000>,	// apu_are1
			<0 0x190f8000 0 0x1000>,	// apu_are2
			<0 0x19100000 0 0x40000>,	// apu_acx0
			<0 0x19140000 0 0x1000>,	// apu_acx0_rpc_lite
			<0 0x19200000 0 0x40000>,	// apu_acx1
			<0 0x19240000 0 0x1000>;	// apu_acx1_rpc_lite
		reg-names =
			"sys_vlp",
			"sys_spm",
			"apu_rcx",
			"apu_vcore",
			"apu_md32_mbox",	// apu_mbox0
			"apu_rpc",
			"apu_pcu",
			"apu_ao_ctl",
			"apu_pll",
			"apu_acc",
			"apu_are0",
			"apu_are1",
			"apu_are2",
			"apu_acx0",
			"apu_acx0_rpc_lite",
			"apu_acx1",
			"apu_acx1_rpc_lite";
//		consumer = <&iommu2 &iommu3>;
	};

	apusys_power_dummy: apusys_power_dummy {
		compatible = "mt6893,apusys_power_dummy";
	};
};

&i2c6 {
	ps5170: ps5170@28 {
		compatible = "parade,ps5170";
		reg = <0x28>;
		status = "okay";
	};
};

#include "mediatek/cust_mt6983_msdc.dtsi"
#include "mediatek/rt5133.dtsi"
#include "mediatek/rt6160.dtsi"
