## VHDL Implementations

### EE214 Digital Circuits Lab

- [OneCounter](Week 0/OneCounter)
- [RippleCarryAdder 4 bit](Week 0/RippleCarryAdder-4-bit)
- [Multiplexer 4 by 1](Week 1/Multiplexer4by1)
- [PrimeChecker 4 bit](Week 1/PrimeChecker4bit)
- [Adder 8 bit Behavioural](Week 2/Adder8bit)
- [Adder 8 bit Structural](Week 2/Adder8bit Structural)
- [Left Shift](Week 2/ShiftLeftByOne)
- [Multiplier](Week 2/Multiplier)
- [String Recogniser](Week 3/StringRecogniser)
- [Clock Divider](Week 4/Clock Divider)
- [Tone Generation](Week 4/ToneGeneration)
- [Music Synthesizer](https://paramrathour.github.io/Digital-Circuits-Lab/Week%205/Music%20Synthesizer/)
- [Sequence Generation 3-bit](Endsem)

### EE224 Digital Systems
- [Arithmetic and Logic unit 16-bit](https://paramrathour.github.io/Team-Rocket/)