{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561002585483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561002585491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 20 12:49:45 2019 " "Processing started: Thu Jun 20 12:49:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561002585491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561002585491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main_top -c main_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off main_top -c main_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561002585491 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561002586423 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561002586423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/project/clock/scr/top_sw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/project/clock/scr/top_sw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_sw-BEHAVE " "Found design unit 1: top_sw-BEHAVE" {  } { { "../scr/top_sw.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/top_sw.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561002601334 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_sw " "Found entity 1: top_sw" {  } { { "../scr/top_sw.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/top_sw.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561002601334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561002601334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/project/clock/scr/sw_input_up_long.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/project/clock/scr/sw_input_up_long.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sw_input_up_long-BEHAVE " "Found design unit 1: sw_input_up_long-BEHAVE" {  } { { "../scr/sw_input_up_long.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/sw_input_up_long.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561002601341 ""} { "Info" "ISGN_ENTITY_NAME" "1 sw_input_up_long " "Found entity 1: sw_input_up_long" {  } { { "../scr/sw_input_up_long.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/sw_input_up_long.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561002601341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561002601341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/project/clock/scr/sw_input_in_sw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/project/clock/scr/sw_input_in_sw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sw_input_in_sw-BEHAVE " "Found design unit 1: sw_input_in_sw-BEHAVE" {  } { { "../scr/sw_input_in_sw.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/sw_input_in_sw.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561002601347 ""} { "Info" "ISGN_ENTITY_NAME" "1 sw_input_in_sw " "Found entity 1: sw_input_in_sw" {  } { { "../scr/sw_input_in_sw.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/sw_input_in_sw.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561002601347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561002601347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/project/clock/scr/sw_input_adj_long.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/project/clock/scr/sw_input_adj_long.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sw_input_adj_long-BEHAVE " "Found design unit 1: sw_input_adj_long-BEHAVE" {  } { { "../scr/sw_input_adj_long.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/sw_input_adj_long.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561002601354 ""} { "Info" "ISGN_ENTITY_NAME" "1 sw_input_adj_long " "Found entity 1: sw_input_adj_long" {  } { { "../scr/sw_input_adj_long.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/sw_input_adj_long.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561002601354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561002601354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/project/clock/scr/sw_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/project/clock/scr/sw_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sw_input-BEHAVE " "Found design unit 1: sw_input-BEHAVE" {  } { { "../scr/sw_input.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/sw_input.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561002601361 ""} { "Info" "ISGN_ENTITY_NAME" "1 sw_input " "Found entity 1: sw_input" {  } { { "../scr/sw_input.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/sw_input.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561002601361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561002601361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/project/clock/scr/sw_adjust.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/project/clock/scr/sw_adjust.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sw_adjust-BEHAVE " "Found design unit 1: sw_adjust-BEHAVE" {  } { { "../scr/sw_adjust.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/sw_adjust.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561002601367 ""} { "Info" "ISGN_ENTITY_NAME" "1 sw_adjust " "Found entity 1: sw_adjust" {  } { { "../scr/sw_adjust.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/sw_adjust.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561002601367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561002601367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/project/clock/scr/stopwatch_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/project/clock/scr/stopwatch_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stopwatch_top-STRUCT " "Found design unit 1: stopwatch_top-STRUCT" {  } { { "../scr/stopwatch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/stopwatch_top.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561002601374 ""} { "Info" "ISGN_ENTITY_NAME" "1 stopwatch_top " "Found entity 1: stopwatch_top" {  } { { "../scr/stopwatch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/stopwatch_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561002601374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561002601374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/project/clock/scr/stopwatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/project/clock/scr/stopwatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stopwatch-BEHAVE " "Found design unit 1: stopwatch-BEHAVE" {  } { { "../scr/stopwatch.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/stopwatch.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561002601381 ""} { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "../scr/stopwatch.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/stopwatch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561002601381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561002601381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/project/clock/scr/state_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/project/clock/scr/state_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_m-BEHAVE " "Found design unit 1: state_m-BEHAVE" {  } { { "../scr/state_m.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/state_m.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561002601387 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_m " "Found entity 1: state_m" {  } { { "../scr/state_m.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/state_m.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561002601387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561002601387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/project/clock/scr/state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/project/clock/scr/state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state-BEHAVE " "Found design unit 1: state-BEHAVE" {  } { { "../scr/state.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/state.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561002601394 ""} { "Info" "ISGN_ENTITY_NAME" "1 state " "Found entity 1: state" {  } { { "../scr/state.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/state.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561002601394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561002601394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/project/clock/scr/seg_drv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/project/clock/scr/seg_drv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg_drv-BEHAVE " "Found design unit 1: seg_drv-BEHAVE" {  } { { "../scr/seg_drv.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/seg_drv.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561002601400 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg_drv " "Found entity 1: seg_drv" {  } { { "../scr/seg_drv.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/seg_drv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561002601400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561002601400 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" main_top.vhd(6) " "VHDL syntax error at main_top.vhd(6) near text \"port\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "../scr/main_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/main_top.vhd" 6 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561002601435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/project/clock/scr/main_top.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/mbin9/documents/vscode/vhdl-design/project/clock/scr/main_top.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561002601437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/project/clock/scr/fnd_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/project/clock/scr/fnd_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FND_mux-BEHAVE " "Found design unit 1: FND_mux-BEHAVE" {  } { { "../scr/fnd_mux.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/fnd_mux.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561002601444 ""} { "Info" "ISGN_ENTITY_NAME" "1 FND_mux " "Found entity 1: FND_mux" {  } { { "../scr/fnd_mux.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/fnd_mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561002601444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561002601444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/project/clock/scr/fnd_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/project/clock/scr/fnd_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FND_DRIVER-BEHAVE " "Found design unit 1: FND_DRIVER-BEHAVE" {  } { { "../scr/FND_DRIVER.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/FND_DRIVER.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561002601451 ""} { "Info" "ISGN_ENTITY_NAME" "1 FND_DRIVER " "Found entity 1: FND_DRIVER" {  } { { "../scr/FND_DRIVER.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/FND_DRIVER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561002601451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561002601451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/project/clock/scr/clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/project/clock/scr/clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-BEHAVE " "Found design unit 1: clock-BEHAVE" {  } { { "../scr/clock.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/clock.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561002601460 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../scr/clock.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561002601460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561002601460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/project/clock/scr/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/project/clock/scr/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-behave " "Found design unit 1: clk_div-behave" {  } { { "../scr/clk_div.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/clk_div.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561002601470 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../scr/clk_div.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/clk_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561002601470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561002601470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/project/clock/scr/alarm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/project/clock/scr/alarm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm-BEHAVE " "Found design unit 1: alarm-BEHAVE" {  } { { "../scr/alarm.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/alarm.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561002601480 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "../scr/alarm.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/project/clock/scr/alarm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561002601480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561002601480 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561002601664 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 20 12:50:01 2019 " "Processing ended: Thu Jun 20 12:50:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561002601664 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561002601664 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561002601664 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561002601664 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561002602410 ""}
