---

    # 
  # 
  # ======== Result =========
  # 
  # best option name IVF2048,PQ16
  # nprobe: 28
  # QPS 2656.748140276302
  # stage_option_list
  # Stage 2:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 32.0
  #         FF: 11624
  #         LUT: 9120
  #         DSP48E: 58
  #         
  # QPS: 4254.5432443931195
  # Cycles per query: 32906
  # STAGE2_ON_CHIP: True
  # STAGE2_OFF_CHIP_START_CHANNEL:None
  # PE_NUM_CENTER_DIST_COMP: 1
  # Stage 3:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 0
  #         FF: 5584.96
  #         LUT: 6087.72
  #         DSP48E: 0
  #         
  # QPS: 33865.50556361877
  # Cycles per query: 4134
  # STAGE_3_PRIORITY_QUEUE_LEVEL: 1
  # STAGE_3_PRIORITY_QUEUE_L1_NUM: 1
  # Stage 4:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 313.0
  #         URAM: 56
  #         FF: 48383
  #         LUT: 33447
  #         DSP48E: 162
  #         
  # QPS: 3273.475495697718
  # Cycles per query: 42768
  # PE_NUM_TABLE_CONSTRUCTION: 3
  # Stage 5:
  # 
  #         HBM_bank: 12.0
  #         BRAM_18K: 756.0
  #         URAM: 0.0
  #         FF: 211716.0
  #         LUT: 196968.0
  #         DSP48E: 1080.0
  #         
  # QPS: 2656.748140276302
  # Cycles per query: 52696
  # HBM_CHANNEL_NUM: 12
  # STAGE5_COMP_PE_NUM: 36
  # Stage 6:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 146.0
  #         URAM: 0
  #         FF: 157001.09999999998
  #         LUT: 165191.7
  #         DSP48E: 0
  #         
  # QPS: 3275.007017872181
  # Cycles per query: 42748
  # 
  # SORT_GROUP_ENABLE: False
  # SORT_GROUP_NUM: None
  # STAGE_6_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: None
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: None
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: None
  #         
  # total_valid_design: 333925
  # Total resource consumption: (with shell)
  # 
  #         HBM_bank: 12.0
  #         BRAM_18K: 1657.0
  #         URAM: 88.0
  #         FF: 758453.0599999999
  #         LUT: 604575.42
  #         DSP48E: 1304.0
  #         
  # Total resource consumption: (accelerator kernel without shell)
  # 
  #         HBM_bank: 12.0
  #         BRAM_18K: 1217.0
  #         URAM: 88.0
  #         FF: 434309.05999999994
  #         LUT: 410814.42000000004
  #         DSP48E: 1300.0
  #         
  # Per Stage Utilization rate (Total = FPGA):
  # 
  # Stage 2: {'BRAM_18K': '0.0248015873015873%', 'DSP48E': '0.6427304964539007%', 'FF': '0.4458149239077074%', 'LUT': '0.699558173784978%', 'URAM': '3.3333333333333335%'}
  # Stage 3: {'BRAM_18K': '0.0248015873015873%', 'DSP48E': '0.0%', 'FF': '0.21419980363279334%', 'LUT': '0.4669642857142857%', 'URAM': '0.0%'}
  # Stage 4: {'BRAM_18K': '7.762896825396826%', 'DSP48E': '1.795212765957447%', 'FF': '1.8556317501227295%', 'LUT': '2.565583578792342%', 'URAM': '5.833333333333333%'}
  # Stage 5: {'BRAM_18K': '18.75%', 'DSP48E': '11.96808510638298%', 'FF': '8.119937407952872%', 'LUT': '15.10861561119293%', 'URAM': '0.0%'}
  # Stage 6: {'BRAM_18K': '3.6210317460317465%', 'DSP48E': '0.0%', 'FF': '6.021458486745212%', 'LUT': '12.67118464653903%', 'URAM': '0.0%'}
  # Per Stage Utilization rate (Total = Accelerator Kernel (without shell)):
  # 
  # Stage 2: {'BRAM_18K': '0.08216926869350863%', 'DSP48E': '4.461538461538462%', 'FF': '2.6764350713752094%', 'LUT': '2.219980496302929%', 'URAM': '36.36363636363637%'}
  # LUT only:
  # Stage 2: 2.219980496302929%
  # Stage 3: {'BRAM_18K': '0.08216926869350863%', 'DSP48E': '0.0%', 'FF': '1.285941398505479%', 'LUT': '1.4818661915518934%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 3: 1.4818661915518934%
  # Stage 4: {'BRAM_18K': '25.7189811010682%', 'DSP48E': '12.461538461538462%', 'FF': '11.140223508116549%', 'LUT': '8.141632418842551%', 'URAM': '63.63636363636363%'}
  # LUT only:
  # Stage 4: 8.141632418842551%
  # Stage 5: {'BRAM_18K': '62.11996713229252%', 'DSP48E': '83.07692307692308%', 'FF': '48.74777422326857%', 'LUT': '47.945736666205626%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 5: 47.945736666205626%
  # Stage 6: {'BRAM_18K': '11.99671322925226%', 'DSP48E': '0.0%', 'FF': '36.149625798734206%', 'LUT': '40.210784227096994%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 6: 40.210784227096994%
  # Total Utilization rate:
  # {'BRAM_18K': '41.09623015873016%', 'DSP48E': '14.450354609929079%', 'FF': '29.08892749754541%', 'LUT': '46.37452595729014%', 'URAM': '9.166666666666666%'}


  # Constants
  NLIST: 2048
  NPROBE: 28
  D: 128
  M: 16
  K: 256
  TOPK: 10

  QUERY_NUM: 10000

  LARGE_NUM: 99999999 # used to init the heap
  # stage 1
  OPQ_ENABLE: False
  OPQ_UNROLL_FACTOR: <--OPQ_unroll_factor--> # 4 or 8, the larger the better performance, left None if OPQ_ENABLE=False, only used when OPQ_ENABLE=True

  # stage 2
  # except last PE: compute more distances per query, last one compute less
  # e.g., nlist = 8192, PE num = 15, 
  #   each of the first 14 PEs construct 547 tables (8192 / 15 round up), 
  #   while the last constructs 534: 14 * 547 + 534 = 8192
  STAGE2_ON_CHIP: True
  PE_NUM_CENTER_DIST_COMP: 1

  # stage 3
  STAGE_3_PRIORITY_QUEUE_LEVEL: 1 # support 1 or 2
  STAGE_3_PRIORITY_QUEUE_L1_NUM: 1 # only used when STAGE_3_PRIORITY_QUEUE_LEVEL=2

  # stage 4
  # except last PE: construct more tables per query, last one construct less
  # e.g., nprobe = 17, PE num = 6, each of the first 5 PEs construct 3 tables, 
  #   while the last constructs 2: 5 * 3 + 2 = 17
  PE_NUM_TABLE_CONSTRUCTION: 3

  # stage 5
  # (HBM_CHANNEL_NUM * 3 / STAGE5_COMP_PE_NUM) must be integar
  # e.g., default 1 HBM channel -> 3 PQ code streams -> STAGE5_COMP_PE_NUM = 3 * HBM_CHANNEL_NUM
  # e.g., merge content of 1 HBM channel to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM
  # e.g., merge content of 2 HBM channels to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM / 2
  HBM_CHANNEL_NUM: 12 # PQ code stream num = 3 * HBM_CHANNEL_NUM
  STAGE5_COMP_PE_NUM: 36

  # stage 6
  # there could be a sorting network before the priority queue group (SORT_GROUP_ENABLE)
  #   if not, set SORT_GROUP_ENABLE to False, and SORT_GROUP_NUM to 0 or None
  # number of 16 outputs per cycle, e.g., HBM channel num = 10, comp PE num = 30, then 
  #   SORT_GROUP_NUM = 2; if HBM channel = 12, PE_num = 36, then SORT_GROUP_NUM = 3
  SORT_GROUP_ENABLE: False
  SORT_GROUP_NUM: 0 # only used when SORT_GROUP_ENABLE=True
  STAGE_6_PRIORITY_QUEUE_LEVEL: 2 # supported level num: 2 or 3
  # only fill STAGE_6_PRIORITY_QUEUE_L2_NUM, STAGE_6_STREAM_PER_L2_QUEUE_LARGER, STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  #   when STAGE_6_PRIORITY_QUEUE_LEVEL = 3, else left them blank
  # Must subject to: L1 stream num = (without sort-reduction unit) STAGE5_COMP_PE_NUM * 2 
  #                  or = (with sort reduction) 16 * 2
  # (STAGE_6_PRIORITY_QUEUE_L2_NUM - 1) * STAGE_6_STREAM_PER_L2_QUEUE_LARGER + STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: 2 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: 6 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: 4 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3

  # Dataset config
  DB_SCALE: 100M # 1M to 1000M
  FPGA_NUM: 1 # e.g., can use 8 FPGAs to serve 1000M dataset, each stores 125M vectors

  # Data directory (don't add "/" after the dir)
  #   e.g., dir=/home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks, 
  #     then the content for HBM0 is:
  #     /home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks/HBM_bank_0_raw
  # DATA_DIR: "/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_23_banks"
  # GT_DIR: "/mnt/scratch/wenqi/saved_npy_data/gnd/"

  # FPGA Settings
  DEVICE: U280 # Supported devices: U280, U250, U50
  FREQ: 140
