verilog work "C:/Myprojects/CERN_AWAKE_BPM/FPGA_SPARTAN/AWAKE_BPM_Rev1_0/mb_system/hdl/mb_system.v"
verilog work "deser_data_8bit_ddr.v"
verilog work "ipcore_dir/SUB_ADD.v"
verilog work "ipcore_dir/Sub.v"
verilog work "ipcore_dir/MUL.v"
verilog work "ipcore_dir/float_sum.v"
verilog work "ipcore_dir/float_square.v"
verilog work "ipcore_dir/float_sqrt.v"
verilog work "ipcore_dir/float_fix.v"
verilog work "ipcore_dir/float_div.v"
verilog work "ipcore_dir/fix_float.v"
verilog work "ipcore_dir/fixN2float.v"
verilog work "ipcore_dir/fix2float.v"
verilog work "ipcore_dir/fifobuf.v"
verilog work "ipcore_dir/DIVD.v"
verilog work "ipcore_dir/DIV.v"
verilog work "ipcore_dir/ADD.v"
verilog work "I2C_Master.v"
verilog work "deser_fclk_8bit_ddr.v"
verilog work "deser_data_16bit_ddr.v"
verilog work "x4_Channel_buffer.v"
verilog work "trigger.v"
verilog work "sync_and_deser_x4CH.v"
verilog work "power_rms.v"
verilog work "position.v"
verilog work "ipcore_dir/ila_trig8.v"
verilog work "ipcore_dir/icon.v"
verilog work "ipcore_dir/FIFO_data.v"
verilog work "ipcore_dir/ccd_fifo.v"
verilog work "Gain_Adjust.v"
verilog work "deser_ddr_clk.v"
verilog work "cal_schedule.v"
verilog work "BLR_GAIN.v"
verilog work "base_line.v"
verilog work "ADS1015.v"
verilog work "SPI.v"
verilog work "ipcore_dir/clk_switch.v"
verilog work "Buf_SigProcs.v"
verilog work "ADC_des.v"
verilog work "mbx2_system_top.v"
verilog work "ipcore_dir/clk_switch/example_design/clk_switch_exdes.v"
