{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692879820842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692879820843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 09:23:40 2023 " "Processing started: Thu Aug 24 09:23:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692879820843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692879820843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBLSD -c PBLSD " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBLSD -c PBLSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692879820843 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692879820968 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692879820968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProjetoSD01-baudrateGenerator/serial_paralelo_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file ProjetoSD01-baudrateGenerator/serial_paralelo_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_paralelo_8bit " "Found entity 1: serial_paralelo_8bit" {  } { { "ProjetoSD01-baudrateGenerator/serial_paralelo_8bit.v" "" { Text "/home/aluno/Documentos/aluno2/ProjetoSD01-baudrateGenerator/serial_paralelo_8bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692879825969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692879825969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProjetoSD01-baudrateGenerator/paralelo_serial_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ProjetoSD01-baudrateGenerator/paralelo_serial_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 paralelo_serial_8bits " "Found entity 1: paralelo_serial_8bits" {  } { { "ProjetoSD01-baudrateGenerator/paralelo_serial_8bits.v" "" { Text "/home/aluno/Documentos/aluno2/ProjetoSD01-baudrateGenerator/paralelo_serial_8bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692879825969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692879825969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProjetoSD01-baudrateGenerator/gerador_serial_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file ProjetoSD01-baudrateGenerator/gerador_serial_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 gerador_serial_8bit " "Found entity 1: gerador_serial_8bit" {  } { { "ProjetoSD01-baudrateGenerator/gerador_serial_8bit.v" "" { Text "/home/aluno/Documentos/aluno2/ProjetoSD01-baudrateGenerator/gerador_serial_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692879825970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692879825970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProjetoSD01-baudrateGenerator/d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file ProjetoSD01-baudrateGenerator/d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "ProjetoSD01-baudrateGenerator/d_ff.v" "" { Text "/home/aluno/Documentos/aluno2/ProjetoSD01-baudrateGenerator/d_ff.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692879825970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692879825970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProjetoSD01-baudrateGenerator/baudRateGenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file ProjetoSD01-baudrateGenerator/baudRateGenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudRateGenerator " "Found entity 1: baudRateGenerator" {  } { { "ProjetoSD01-baudrateGenerator/baudRateGenerator.v" "" { Text "/home/aluno/Documentos/aluno2/ProjetoSD01-baudrateGenerator/baudRateGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692879825970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692879825970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/aluno/Documentos/aluno2/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692879825971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692879825971 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "transmissor.v(19) " "Verilog HDL information at transmissor.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "transmissor.v" "" { Text "/home/aluno/Documentos/aluno2/transmissor.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1692879825971 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START transmissor.v(3) " "Verilog HDL Declaration information at transmissor.v(3): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "transmissor.v" "" { Text "/home/aluno/Documentos/aluno2/transmissor.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692879825971 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA transmissor.v(4) " "Verilog HDL Declaration information at transmissor.v(4): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "transmissor.v" "" { Text "/home/aluno/Documentos/aluno2/transmissor.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692879825971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmissor.v 1 1 " "Found 1 design units, including 1 entities, in source file transmissor.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmissor " "Found entity 1: transmissor" {  } { { "transmissor.v" "" { Text "/home/aluno/Documentos/aluno2/transmissor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692879825971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692879825971 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "receptor.v(17) " "Verilog HDL information at receptor.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "receptor.v" "" { Text "/home/aluno/Documentos/aluno2/receptor.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1692879825972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA receptor.v(7) " "Verilog HDL Declaration information at receptor.v(7): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "receptor.v" "" { Text "/home/aluno/Documentos/aluno2/receptor.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692879825972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receptor.v 1 1 " "Found 1 design units, including 1 entities, in source file receptor.v" { { "Info" "ISGN_ENTITY_NAME" "1 receptor " "Found entity 1: receptor" {  } { { "receptor.v" "" { Text "/home/aluno/Documentos/aluno2/receptor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692879825972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692879825972 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692879826006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudRateGenerator baudRateGenerator:geradot " "Elaborating entity \"baudRateGenerator\" for hierarchy \"baudRateGenerator:geradot\"" {  } { { "main.v" "geradot" { Text "/home/aluno/Documentos/aluno2/main.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692879826010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receptor receptor:recep " "Elaborating entity \"receptor\" for hierarchy \"receptor:recep\"" {  } { { "main.v" "recep" { Text "/home/aluno/Documentos/aluno2/main.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692879826010 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1692879826430 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "colum GND " "Pin \"colum\" is stuck at GND" {  } { { "main.v" "" { Text "/home/aluno/Documentos/aluno2/main.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692879826481 "|main|colum"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1692879826481 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1692879826566 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1692879827010 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692879827010 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "151 " "Implemented 151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1692879827033 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1692879827033 ""} { "Info" "ICUT_CUT_TM_LCELLS" "139 " "Implemented 139 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1692879827033 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1692879827033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "442 " "Peak virtual memory: 442 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692879827036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 24 09:23:47 2023 " "Processing ended: Thu Aug 24 09:23:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692879827036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692879827036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692879827036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692879827036 ""}
