{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586813152490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586813152497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 02:55:52 2020 " "Processing started: Tue Apr 14 02:55:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586813152497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813152497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813152497 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586813152791 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586813152792 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 top.v(216) " "Verilog HDL Expression warning at top.v(216): truncated literal to match 6 bits" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 216 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1586813162838 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 top.v(217) " "Verilog HDL Expression warning at top.v(217): truncated literal to match 6 bits" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 217 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1586813162838 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 top.v(362) " "Verilog HDL Expression warning at top.v(362): truncated literal to match 6 bits" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 362 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1586813162838 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 top.v(363) " "Verilog HDL Expression warning at top.v(363): truncated literal to match 6 bits" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 363 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1586813162838 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 top.v(508) " "Verilog HDL Expression warning at top.v(508): truncated literal to match 6 bits" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 508 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1586813162838 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 top.v(509) " "Verilog HDL Expression warning at top.v(509): truncated literal to match 6 bits" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 509 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1586813162838 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 top.v(644) " "Verilog HDL Expression warning at top.v(644): truncated literal to match 6 bits" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 644 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1586813162838 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 top.v(645) " "Verilog HDL Expression warning at top.v(645): truncated literal to match 6 bits" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 645 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1586813162838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 4 4 " "Found 4 design units, including 4 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586813162840 ""} { "Info" "ISGN_ENTITY_NAME" "2 add " "Found entity 2: add" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586813162840 ""} { "Info" "ISGN_ENTITY_NAME" "3 mat_mult " "Found entity 3: mat_mult" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586813162840 ""} { "Info" "ISGN_ENTITY_NAME" "4 top " "Found entity 4: top" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586813162840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "D:/intelFPGA_lite/top/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586813162841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162841 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586813162891 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(85) " "Verilog HDL Always Construct warning at top.v(85): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162893 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(86) " "Verilog HDL Always Construct warning at top.v(86): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162893 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(96) " "Verilog HDL Always Construct warning at top.v(96): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162893 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(97) " "Verilog HDL Always Construct warning at top.v(97): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162893 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(107) " "Verilog HDL Always Construct warning at top.v(107): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162893 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(108) " "Verilog HDL Always Construct warning at top.v(108): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162893 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(118) " "Verilog HDL Always Construct warning at top.v(118): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162894 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(119) " "Verilog HDL Always Construct warning at top.v(119): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162894 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c top.v(133) " "Verilog HDL Always Construct warning at top.v(133): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162894 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(135) " "Verilog HDL Always Construct warning at top.v(135): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162894 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(136) " "Verilog HDL Always Construct warning at top.v(136): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162894 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(146) " "Verilog HDL Always Construct warning at top.v(146): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162894 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(147) " "Verilog HDL Always Construct warning at top.v(147): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162894 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(161) " "Verilog HDL Always Construct warning at top.v(161): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 161 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162894 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(162) " "Verilog HDL Always Construct warning at top.v(162): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162894 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c top.v(164) " "Verilog HDL Always Construct warning at top.v(164): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162894 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(174) " "Verilog HDL Always Construct warning at top.v(174): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 174 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162894 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(175) " "Verilog HDL Always Construct warning at top.v(175): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 175 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162894 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c1 top.v(182) " "Verilog HDL Always Construct warning at top.v(182): variable \"c1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162894 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c2 top.v(183) " "Verilog HDL Always Construct warning at top.v(183): variable \"c2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 183 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162894 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(187) " "Verilog HDL Always Construct warning at top.v(187): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 187 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162894 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(188) " "Verilog HDL Always Construct warning at top.v(188): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 188 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162894 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c top.v(190) " "Verilog HDL Always Construct warning at top.v(190): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 190 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162894 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(200) " "Verilog HDL Always Construct warning at top.v(200): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 200 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162894 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(201) " "Verilog HDL Always Construct warning at top.v(201): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 201 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162895 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c top.v(211) " "Verilog HDL Always Construct warning at top.v(211): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162895 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c1 top.v(218) " "Verilog HDL Always Construct warning at top.v(218): variable \"c1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162895 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c2 top.v(219) " "Verilog HDL Always Construct warning at top.v(219): variable \"c2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162895 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(223) " "Verilog HDL Always Construct warning at top.v(223): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162895 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(224) " "Verilog HDL Always Construct warning at top.v(224): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162895 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(234) " "Verilog HDL Always Construct warning at top.v(234): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162895 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(235) " "Verilog HDL Always Construct warning at top.v(235): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162895 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(253) " "Verilog HDL Always Construct warning at top.v(253): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 253 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162895 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(254) " "Verilog HDL Always Construct warning at top.v(254): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162895 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(264) " "Verilog HDL Always Construct warning at top.v(264): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 264 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162895 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(265) " "Verilog HDL Always Construct warning at top.v(265): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 265 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162895 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c top.v(279) " "Verilog HDL Always Construct warning at top.v(279): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 279 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162895 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(281) " "Verilog HDL Always Construct warning at top.v(281): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 281 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162895 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(282) " "Verilog HDL Always Construct warning at top.v(282): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 282 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162895 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(292) " "Verilog HDL Always Construct warning at top.v(292): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 292 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162895 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(293) " "Verilog HDL Always Construct warning at top.v(293): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 293 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162896 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(307) " "Verilog HDL Always Construct warning at top.v(307): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 307 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162896 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(308) " "Verilog HDL Always Construct warning at top.v(308): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 308 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162896 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c top.v(310) " "Verilog HDL Always Construct warning at top.v(310): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 310 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162896 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(320) " "Verilog HDL Always Construct warning at top.v(320): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 320 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162896 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(321) " "Verilog HDL Always Construct warning at top.v(321): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 321 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162896 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c1 top.v(328) " "Verilog HDL Always Construct warning at top.v(328): variable \"c1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 328 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162896 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c2 top.v(329) " "Verilog HDL Always Construct warning at top.v(329): variable \"c2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 329 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162896 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(333) " "Verilog HDL Always Construct warning at top.v(333): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 333 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162896 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(334) " "Verilog HDL Always Construct warning at top.v(334): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 334 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162896 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c top.v(336) " "Verilog HDL Always Construct warning at top.v(336): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 336 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162896 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(346) " "Verilog HDL Always Construct warning at top.v(346): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 346 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162897 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(347) " "Verilog HDL Always Construct warning at top.v(347): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 347 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162897 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c top.v(357) " "Verilog HDL Always Construct warning at top.v(357): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 357 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162897 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c1 top.v(364) " "Verilog HDL Always Construct warning at top.v(364): variable \"c1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 364 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162897 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c2 top.v(365) " "Verilog HDL Always Construct warning at top.v(365): variable \"c2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 365 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162897 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(369) " "Verilog HDL Always Construct warning at top.v(369): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 369 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162897 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(370) " "Verilog HDL Always Construct warning at top.v(370): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 370 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162897 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(380) " "Verilog HDL Always Construct warning at top.v(380): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 380 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162898 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(381) " "Verilog HDL Always Construct warning at top.v(381): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 381 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162898 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(399) " "Verilog HDL Always Construct warning at top.v(399): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 399 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162898 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(400) " "Verilog HDL Always Construct warning at top.v(400): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 400 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162898 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(410) " "Verilog HDL Always Construct warning at top.v(410): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 410 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162898 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(411) " "Verilog HDL Always Construct warning at top.v(411): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 411 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162898 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c top.v(425) " "Verilog HDL Always Construct warning at top.v(425): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 425 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162898 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(427) " "Verilog HDL Always Construct warning at top.v(427): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 427 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162898 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(428) " "Verilog HDL Always Construct warning at top.v(428): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 428 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162898 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(438) " "Verilog HDL Always Construct warning at top.v(438): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 438 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162898 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(439) " "Verilog HDL Always Construct warning at top.v(439): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 439 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162899 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c top.v(453) " "Verilog HDL Always Construct warning at top.v(453): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 453 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162899 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(455) " "Verilog HDL Always Construct warning at top.v(455): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 455 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162899 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(456) " "Verilog HDL Always Construct warning at top.v(456): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 456 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162899 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(466) " "Verilog HDL Always Construct warning at top.v(466): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 466 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162899 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(467) " "Verilog HDL Always Construct warning at top.v(467): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 467 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162899 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c1 top.v(474) " "Verilog HDL Always Construct warning at top.v(474): variable \"c1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 474 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162899 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c2 top.v(475) " "Verilog HDL Always Construct warning at top.v(475): variable \"c2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 475 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162899 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c top.v(479) " "Verilog HDL Always Construct warning at top.v(479): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 479 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162899 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(481) " "Verilog HDL Always Construct warning at top.v(481): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 481 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162899 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(482) " "Verilog HDL Always Construct warning at top.v(482): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 482 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162899 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(492) " "Verilog HDL Always Construct warning at top.v(492): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 492 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162899 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(493) " "Verilog HDL Always Construct warning at top.v(493): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 493 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162899 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c top.v(503) " "Verilog HDL Always Construct warning at top.v(503): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 503 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162900 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c1 top.v(510) " "Verilog HDL Always Construct warning at top.v(510): variable \"c1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 510 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162900 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c2 top.v(511) " "Verilog HDL Always Construct warning at top.v(511): variable \"c2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 511 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162900 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(515) " "Verilog HDL Always Construct warning at top.v(515): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 515 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162900 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(516) " "Verilog HDL Always Construct warning at top.v(516): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 516 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162900 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(526) " "Verilog HDL Always Construct warning at top.v(526): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 526 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162900 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(527) " "Verilog HDL Always Construct warning at top.v(527): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 527 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162900 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(545) " "Verilog HDL Always Construct warning at top.v(545): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 545 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162900 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(546) " "Verilog HDL Always Construct warning at top.v(546): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 546 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162900 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(556) " "Verilog HDL Always Construct warning at top.v(556): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 556 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162900 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(557) " "Verilog HDL Always Construct warning at top.v(557): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 557 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162900 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c top.v(571) " "Verilog HDL Always Construct warning at top.v(571): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 571 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162900 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(573) " "Verilog HDL Always Construct warning at top.v(573): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 573 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162900 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(574) " "Verilog HDL Always Construct warning at top.v(574): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 574 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162900 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(584) " "Verilog HDL Always Construct warning at top.v(584): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 584 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162900 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(585) " "Verilog HDL Always Construct warning at top.v(585): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 585 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162900 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(599) " "Verilog HDL Always Construct warning at top.v(599): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 599 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162901 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(600) " "Verilog HDL Always Construct warning at top.v(600): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 600 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162901 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c top.v(602) " "Verilog HDL Always Construct warning at top.v(602): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 602 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162901 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(612) " "Verilog HDL Always Construct warning at top.v(612): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 612 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162901 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(613) " "Verilog HDL Always Construct warning at top.v(613): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 613 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162901 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c1 top.v(620) " "Verilog HDL Always Construct warning at top.v(620): variable \"c1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 620 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162901 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c2 top.v(621) " "Verilog HDL Always Construct warning at top.v(621): variable \"c2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 621 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162901 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(625) " "Verilog HDL Always Construct warning at top.v(625): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 625 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162901 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(626) " "Verilog HDL Always Construct warning at top.v(626): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 626 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162901 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c top.v(628) " "Verilog HDL Always Construct warning at top.v(628): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 628 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162901 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_a top.v(633) " "Verilog HDL Always Construct warning at top.v(633): variable \"q_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 633 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162901 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_b top.v(634) " "Verilog HDL Always Construct warning at top.v(634): variable \"q_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 634 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162901 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c top.v(639) " "Verilog HDL Always Construct warning at top.v(639): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 639 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162901 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c1 top.v(646) " "Verilog HDL Always Construct warning at top.v(646): variable \"c1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 646 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162902 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c2 top.v(647) " "Verilog HDL Always Construct warning at top.v(647): variable \"c2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 647 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586813162902 "|top"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "top.v(62) " "Verilog HDL Case Statement warning at top.v(62): can't check case statement for completeness because the case expression has too many possible states" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 62 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1586813162902 "|top"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "top.v(62) " "Verilog HDL Case Statement warning at top.v(62): incomplete case statement has no default case item" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 62 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1586813162902 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address_a top.v(60) " "Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable \"address_a\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586813162907 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address_b top.v(60) " "Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable \"address_b\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586813162908 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wren_a top.v(60) " "Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable \"wren_a\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586813162908 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wren_b top.v(60) " "Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable \"wren_b\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586813162908 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NS top.v(60) " "Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable \"NS\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586813162908 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q top.v(60) " "Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586813162908 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w top.v(60) " "Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable \"w\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586813162908 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e top.v(60) " "Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable \"e\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586813162908 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r top.v(60) " "Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable \"r\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586813162909 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "u top.v(60) " "Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable \"u\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586813162909 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i top.v(60) " "Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586813162909 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o top.v(60) " "Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable \"o\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586813162909 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p top.v(60) " "Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable \"p\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586813162909 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c1 top.v(60) " "Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable \"c1\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586813162909 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c2 top.v(60) " "Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable \"c2\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586813162909 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_a top.v(60) " "Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable \"data_a\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586813162909 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_b top.v(60) " "Verilog HDL Always Construct warning at top.v(60): inferring latch(es) for variable \"data_b\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586813162910 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[0\] top.v(60) " "Inferred latch for \"data_b\[0\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162916 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[1\] top.v(60) " "Inferred latch for \"data_b\[1\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162916 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[2\] top.v(60) " "Inferred latch for \"data_b\[2\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162916 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[3\] top.v(60) " "Inferred latch for \"data_b\[3\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162916 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[4\] top.v(60) " "Inferred latch for \"data_b\[4\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162916 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[5\] top.v(60) " "Inferred latch for \"data_b\[5\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162916 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[6\] top.v(60) " "Inferred latch for \"data_b\[6\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162916 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[7\] top.v(60) " "Inferred latch for \"data_b\[7\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162916 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[8\] top.v(60) " "Inferred latch for \"data_b\[8\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162917 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[9\] top.v(60) " "Inferred latch for \"data_b\[9\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162917 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[10\] top.v(60) " "Inferred latch for \"data_b\[10\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162917 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[11\] top.v(60) " "Inferred latch for \"data_b\[11\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162917 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[12\] top.v(60) " "Inferred latch for \"data_b\[12\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162917 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[13\] top.v(60) " "Inferred latch for \"data_b\[13\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162917 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[14\] top.v(60) " "Inferred latch for \"data_b\[14\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162917 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[15\] top.v(60) " "Inferred latch for \"data_b\[15\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162917 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[16\] top.v(60) " "Inferred latch for \"data_b\[16\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162917 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[17\] top.v(60) " "Inferred latch for \"data_b\[17\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162917 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[18\] top.v(60) " "Inferred latch for \"data_b\[18\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162917 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[19\] top.v(60) " "Inferred latch for \"data_b\[19\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162917 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[20\] top.v(60) " "Inferred latch for \"data_b\[20\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162917 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[21\] top.v(60) " "Inferred latch for \"data_b\[21\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162917 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[22\] top.v(60) " "Inferred latch for \"data_b\[22\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162917 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[23\] top.v(60) " "Inferred latch for \"data_b\[23\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162917 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[24\] top.v(60) " "Inferred latch for \"data_b\[24\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162918 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[25\] top.v(60) " "Inferred latch for \"data_b\[25\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162918 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[26\] top.v(60) " "Inferred latch for \"data_b\[26\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162918 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[27\] top.v(60) " "Inferred latch for \"data_b\[27\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162918 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[28\] top.v(60) " "Inferred latch for \"data_b\[28\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162918 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[29\] top.v(60) " "Inferred latch for \"data_b\[29\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162918 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[30\] top.v(60) " "Inferred latch for \"data_b\[30\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162918 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[31\] top.v(60) " "Inferred latch for \"data_b\[31\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162918 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[0\] top.v(60) " "Inferred latch for \"data_a\[0\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162918 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[1\] top.v(60) " "Inferred latch for \"data_a\[1\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162918 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[2\] top.v(60) " "Inferred latch for \"data_a\[2\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162918 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[3\] top.v(60) " "Inferred latch for \"data_a\[3\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162918 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[4\] top.v(60) " "Inferred latch for \"data_a\[4\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162918 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[5\] top.v(60) " "Inferred latch for \"data_a\[5\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162918 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[6\] top.v(60) " "Inferred latch for \"data_a\[6\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162918 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[7\] top.v(60) " "Inferred latch for \"data_a\[7\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162918 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[8\] top.v(60) " "Inferred latch for \"data_a\[8\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162918 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[9\] top.v(60) " "Inferred latch for \"data_a\[9\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162919 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[10\] top.v(60) " "Inferred latch for \"data_a\[10\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162919 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[11\] top.v(60) " "Inferred latch for \"data_a\[11\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162919 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[12\] top.v(60) " "Inferred latch for \"data_a\[12\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162919 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[13\] top.v(60) " "Inferred latch for \"data_a\[13\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162919 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[14\] top.v(60) " "Inferred latch for \"data_a\[14\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162919 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[15\] top.v(60) " "Inferred latch for \"data_a\[15\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162919 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[16\] top.v(60) " "Inferred latch for \"data_a\[16\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162919 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[17\] top.v(60) " "Inferred latch for \"data_a\[17\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162919 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[18\] top.v(60) " "Inferred latch for \"data_a\[18\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162919 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[19\] top.v(60) " "Inferred latch for \"data_a\[19\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162919 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[20\] top.v(60) " "Inferred latch for \"data_a\[20\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162919 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[21\] top.v(60) " "Inferred latch for \"data_a\[21\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162919 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[22\] top.v(60) " "Inferred latch for \"data_a\[22\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162920 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[23\] top.v(60) " "Inferred latch for \"data_a\[23\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162920 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[24\] top.v(60) " "Inferred latch for \"data_a\[24\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162920 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[25\] top.v(60) " "Inferred latch for \"data_a\[25\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162920 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[26\] top.v(60) " "Inferred latch for \"data_a\[26\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162920 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[27\] top.v(60) " "Inferred latch for \"data_a\[27\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162920 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[28\] top.v(60) " "Inferred latch for \"data_a\[28\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162920 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[29\] top.v(60) " "Inferred latch for \"data_a\[29\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162920 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[30\] top.v(60) " "Inferred latch for \"data_a\[30\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162920 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[31\] top.v(60) " "Inferred latch for \"data_a\[31\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162920 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[0\] top.v(60) " "Inferred latch for \"c2\[0\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162920 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[1\] top.v(60) " "Inferred latch for \"c2\[1\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162920 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[2\] top.v(60) " "Inferred latch for \"c2\[2\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162920 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[3\] top.v(60) " "Inferred latch for \"c2\[3\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162920 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[4\] top.v(60) " "Inferred latch for \"c2\[4\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162920 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[5\] top.v(60) " "Inferred latch for \"c2\[5\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162920 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[6\] top.v(60) " "Inferred latch for \"c2\[6\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162920 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[7\] top.v(60) " "Inferred latch for \"c2\[7\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162920 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[8\] top.v(60) " "Inferred latch for \"c2\[8\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162921 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[9\] top.v(60) " "Inferred latch for \"c2\[9\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162921 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[10\] top.v(60) " "Inferred latch for \"c2\[10\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162921 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[11\] top.v(60) " "Inferred latch for \"c2\[11\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162921 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[12\] top.v(60) " "Inferred latch for \"c2\[12\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162921 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[13\] top.v(60) " "Inferred latch for \"c2\[13\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162921 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[14\] top.v(60) " "Inferred latch for \"c2\[14\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162921 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[15\] top.v(60) " "Inferred latch for \"c2\[15\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162921 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[16\] top.v(60) " "Inferred latch for \"c2\[16\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162921 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[17\] top.v(60) " "Inferred latch for \"c2\[17\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162921 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[18\] top.v(60) " "Inferred latch for \"c2\[18\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162921 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[19\] top.v(60) " "Inferred latch for \"c2\[19\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162921 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[20\] top.v(60) " "Inferred latch for \"c2\[20\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162921 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[21\] top.v(60) " "Inferred latch for \"c2\[21\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162921 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[22\] top.v(60) " "Inferred latch for \"c2\[22\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162921 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[23\] top.v(60) " "Inferred latch for \"c2\[23\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162921 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[24\] top.v(60) " "Inferred latch for \"c2\[24\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162921 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[25\] top.v(60) " "Inferred latch for \"c2\[25\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162921 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[26\] top.v(60) " "Inferred latch for \"c2\[26\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162922 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[27\] top.v(60) " "Inferred latch for \"c2\[27\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162922 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[28\] top.v(60) " "Inferred latch for \"c2\[28\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162922 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[29\] top.v(60) " "Inferred latch for \"c2\[29\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162922 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[30\] top.v(60) " "Inferred latch for \"c2\[30\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162922 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2\[31\] top.v(60) " "Inferred latch for \"c2\[31\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162922 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[0\] top.v(60) " "Inferred latch for \"c1\[0\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162922 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[1\] top.v(60) " "Inferred latch for \"c1\[1\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162922 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[2\] top.v(60) " "Inferred latch for \"c1\[2\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162922 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[3\] top.v(60) " "Inferred latch for \"c1\[3\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162922 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[4\] top.v(60) " "Inferred latch for \"c1\[4\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162922 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[5\] top.v(60) " "Inferred latch for \"c1\[5\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162922 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[6\] top.v(60) " "Inferred latch for \"c1\[6\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162922 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[7\] top.v(60) " "Inferred latch for \"c1\[7\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162922 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[8\] top.v(60) " "Inferred latch for \"c1\[8\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162922 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[9\] top.v(60) " "Inferred latch for \"c1\[9\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162922 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[10\] top.v(60) " "Inferred latch for \"c1\[10\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162922 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[11\] top.v(60) " "Inferred latch for \"c1\[11\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162922 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[12\] top.v(60) " "Inferred latch for \"c1\[12\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162922 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[13\] top.v(60) " "Inferred latch for \"c1\[13\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162923 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[14\] top.v(60) " "Inferred latch for \"c1\[14\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162923 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[15\] top.v(60) " "Inferred latch for \"c1\[15\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162923 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[16\] top.v(60) " "Inferred latch for \"c1\[16\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162923 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[17\] top.v(60) " "Inferred latch for \"c1\[17\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162923 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[18\] top.v(60) " "Inferred latch for \"c1\[18\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162923 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[19\] top.v(60) " "Inferred latch for \"c1\[19\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162923 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[20\] top.v(60) " "Inferred latch for \"c1\[20\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162923 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[21\] top.v(60) " "Inferred latch for \"c1\[21\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162923 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[22\] top.v(60) " "Inferred latch for \"c1\[22\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162923 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[23\] top.v(60) " "Inferred latch for \"c1\[23\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162923 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[24\] top.v(60) " "Inferred latch for \"c1\[24\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162923 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[25\] top.v(60) " "Inferred latch for \"c1\[25\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162923 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[26\] top.v(60) " "Inferred latch for \"c1\[26\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162923 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[27\] top.v(60) " "Inferred latch for \"c1\[27\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162923 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[28\] top.v(60) " "Inferred latch for \"c1\[28\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162923 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[29\] top.v(60) " "Inferred latch for \"c1\[29\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162923 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[30\] top.v(60) " "Inferred latch for \"c1\[30\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162923 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1\[31\] top.v(60) " "Inferred latch for \"c1\[31\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162924 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[0\] top.v(60) " "Inferred latch for \"p\[0\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162924 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[1\] top.v(60) " "Inferred latch for \"p\[1\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162924 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[2\] top.v(60) " "Inferred latch for \"p\[2\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162924 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[3\] top.v(60) " "Inferred latch for \"p\[3\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162924 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[4\] top.v(60) " "Inferred latch for \"p\[4\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162924 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[5\] top.v(60) " "Inferred latch for \"p\[5\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162924 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[6\] top.v(60) " "Inferred latch for \"p\[6\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162924 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[7\] top.v(60) " "Inferred latch for \"p\[7\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162924 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[8\] top.v(60) " "Inferred latch for \"p\[8\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162924 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[9\] top.v(60) " "Inferred latch for \"p\[9\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162924 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[10\] top.v(60) " "Inferred latch for \"p\[10\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162924 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[11\] top.v(60) " "Inferred latch for \"p\[11\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162924 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[12\] top.v(60) " "Inferred latch for \"p\[12\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162924 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[13\] top.v(60) " "Inferred latch for \"p\[13\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162925 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[14\] top.v(60) " "Inferred latch for \"p\[14\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162925 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[15\] top.v(60) " "Inferred latch for \"p\[15\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162925 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[16\] top.v(60) " "Inferred latch for \"p\[16\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162925 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[17\] top.v(60) " "Inferred latch for \"p\[17\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162925 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[18\] top.v(60) " "Inferred latch for \"p\[18\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162925 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[19\] top.v(60) " "Inferred latch for \"p\[19\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162925 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[20\] top.v(60) " "Inferred latch for \"p\[20\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162925 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[21\] top.v(60) " "Inferred latch for \"p\[21\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162925 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[22\] top.v(60) " "Inferred latch for \"p\[22\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162925 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[23\] top.v(60) " "Inferred latch for \"p\[23\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162925 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[24\] top.v(60) " "Inferred latch for \"p\[24\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162925 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[25\] top.v(60) " "Inferred latch for \"p\[25\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162925 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[26\] top.v(60) " "Inferred latch for \"p\[26\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162925 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[27\] top.v(60) " "Inferred latch for \"p\[27\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162925 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[28\] top.v(60) " "Inferred latch for \"p\[28\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162925 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[29\] top.v(60) " "Inferred latch for \"p\[29\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162925 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[30\] top.v(60) " "Inferred latch for \"p\[30\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162925 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[31\] top.v(60) " "Inferred latch for \"p\[31\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162925 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[0\] top.v(60) " "Inferred latch for \"o\[0\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162925 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[1\] top.v(60) " "Inferred latch for \"o\[1\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162926 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[2\] top.v(60) " "Inferred latch for \"o\[2\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162926 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[3\] top.v(60) " "Inferred latch for \"o\[3\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162926 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[4\] top.v(60) " "Inferred latch for \"o\[4\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162926 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[5\] top.v(60) " "Inferred latch for \"o\[5\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162926 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[6\] top.v(60) " "Inferred latch for \"o\[6\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162926 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[7\] top.v(60) " "Inferred latch for \"o\[7\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162926 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[8\] top.v(60) " "Inferred latch for \"o\[8\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162926 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[9\] top.v(60) " "Inferred latch for \"o\[9\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162926 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[10\] top.v(60) " "Inferred latch for \"o\[10\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162926 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[11\] top.v(60) " "Inferred latch for \"o\[11\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162926 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[12\] top.v(60) " "Inferred latch for \"o\[12\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162926 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[13\] top.v(60) " "Inferred latch for \"o\[13\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162926 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[14\] top.v(60) " "Inferred latch for \"o\[14\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162926 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[15\] top.v(60) " "Inferred latch for \"o\[15\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162926 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[16\] top.v(60) " "Inferred latch for \"o\[16\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162926 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[17\] top.v(60) " "Inferred latch for \"o\[17\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162926 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[18\] top.v(60) " "Inferred latch for \"o\[18\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162926 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[19\] top.v(60) " "Inferred latch for \"o\[19\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162926 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[20\] top.v(60) " "Inferred latch for \"o\[20\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162926 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[21\] top.v(60) " "Inferred latch for \"o\[21\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162927 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[22\] top.v(60) " "Inferred latch for \"o\[22\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162927 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[23\] top.v(60) " "Inferred latch for \"o\[23\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162927 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[24\] top.v(60) " "Inferred latch for \"o\[24\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162927 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[25\] top.v(60) " "Inferred latch for \"o\[25\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162927 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[26\] top.v(60) " "Inferred latch for \"o\[26\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162927 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[27\] top.v(60) " "Inferred latch for \"o\[27\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162927 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[28\] top.v(60) " "Inferred latch for \"o\[28\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162927 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[29\] top.v(60) " "Inferred latch for \"o\[29\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162927 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[30\] top.v(60) " "Inferred latch for \"o\[30\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162927 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[31\] top.v(60) " "Inferred latch for \"o\[31\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162927 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[0\] top.v(60) " "Inferred latch for \"i\[0\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162927 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[1\] top.v(60) " "Inferred latch for \"i\[1\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162927 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[2\] top.v(60) " "Inferred latch for \"i\[2\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162927 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[3\] top.v(60) " "Inferred latch for \"i\[3\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162927 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[4\] top.v(60) " "Inferred latch for \"i\[4\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162927 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[5\] top.v(60) " "Inferred latch for \"i\[5\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162928 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[6\] top.v(60) " "Inferred latch for \"i\[6\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162928 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[7\] top.v(60) " "Inferred latch for \"i\[7\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162928 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[8\] top.v(60) " "Inferred latch for \"i\[8\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162928 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[9\] top.v(60) " "Inferred latch for \"i\[9\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162928 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[10\] top.v(60) " "Inferred latch for \"i\[10\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162928 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[11\] top.v(60) " "Inferred latch for \"i\[11\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162928 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[12\] top.v(60) " "Inferred latch for \"i\[12\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162928 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[13\] top.v(60) " "Inferred latch for \"i\[13\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162928 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[14\] top.v(60) " "Inferred latch for \"i\[14\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162928 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[15\] top.v(60) " "Inferred latch for \"i\[15\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162928 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[16\] top.v(60) " "Inferred latch for \"i\[16\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162928 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[17\] top.v(60) " "Inferred latch for \"i\[17\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162928 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[18\] top.v(60) " "Inferred latch for \"i\[18\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162928 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[19\] top.v(60) " "Inferred latch for \"i\[19\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162929 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[20\] top.v(60) " "Inferred latch for \"i\[20\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162929 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[21\] top.v(60) " "Inferred latch for \"i\[21\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162929 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[22\] top.v(60) " "Inferred latch for \"i\[22\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162929 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[23\] top.v(60) " "Inferred latch for \"i\[23\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162929 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[24\] top.v(60) " "Inferred latch for \"i\[24\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162929 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[25\] top.v(60) " "Inferred latch for \"i\[25\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162929 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[26\] top.v(60) " "Inferred latch for \"i\[26\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162929 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[27\] top.v(60) " "Inferred latch for \"i\[27\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162929 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[28\] top.v(60) " "Inferred latch for \"i\[28\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162929 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[29\] top.v(60) " "Inferred latch for \"i\[29\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162929 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[30\] top.v(60) " "Inferred latch for \"i\[30\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162929 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[31\] top.v(60) " "Inferred latch for \"i\[31\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162929 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[0\] top.v(60) " "Inferred latch for \"u\[0\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162929 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[1\] top.v(60) " "Inferred latch for \"u\[1\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162929 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[2\] top.v(60) " "Inferred latch for \"u\[2\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162930 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[3\] top.v(60) " "Inferred latch for \"u\[3\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162930 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[4\] top.v(60) " "Inferred latch for \"u\[4\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162930 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[5\] top.v(60) " "Inferred latch for \"u\[5\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162930 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[6\] top.v(60) " "Inferred latch for \"u\[6\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162930 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[7\] top.v(60) " "Inferred latch for \"u\[7\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162930 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[8\] top.v(60) " "Inferred latch for \"u\[8\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162930 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[9\] top.v(60) " "Inferred latch for \"u\[9\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162930 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[10\] top.v(60) " "Inferred latch for \"u\[10\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162930 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[11\] top.v(60) " "Inferred latch for \"u\[11\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162930 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[12\] top.v(60) " "Inferred latch for \"u\[12\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162930 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[13\] top.v(60) " "Inferred latch for \"u\[13\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162930 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[14\] top.v(60) " "Inferred latch for \"u\[14\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162930 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[15\] top.v(60) " "Inferred latch for \"u\[15\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162931 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[16\] top.v(60) " "Inferred latch for \"u\[16\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162931 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[17\] top.v(60) " "Inferred latch for \"u\[17\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162931 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[18\] top.v(60) " "Inferred latch for \"u\[18\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162931 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[19\] top.v(60) " "Inferred latch for \"u\[19\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162931 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[20\] top.v(60) " "Inferred latch for \"u\[20\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162931 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[21\] top.v(60) " "Inferred latch for \"u\[21\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162931 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[22\] top.v(60) " "Inferred latch for \"u\[22\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162931 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[23\] top.v(60) " "Inferred latch for \"u\[23\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162931 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[24\] top.v(60) " "Inferred latch for \"u\[24\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162931 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[25\] top.v(60) " "Inferred latch for \"u\[25\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162931 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[26\] top.v(60) " "Inferred latch for \"u\[26\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162931 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[27\] top.v(60) " "Inferred latch for \"u\[27\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162931 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[28\] top.v(60) " "Inferred latch for \"u\[28\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162931 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[29\] top.v(60) " "Inferred latch for \"u\[29\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162931 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[30\] top.v(60) " "Inferred latch for \"u\[30\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162931 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[31\] top.v(60) " "Inferred latch for \"u\[31\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162931 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[0\] top.v(60) " "Inferred latch for \"r\[0\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162931 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[1\] top.v(60) " "Inferred latch for \"r\[1\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162931 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[2\] top.v(60) " "Inferred latch for \"r\[2\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162931 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[3\] top.v(60) " "Inferred latch for \"r\[3\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162932 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[4\] top.v(60) " "Inferred latch for \"r\[4\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162932 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[5\] top.v(60) " "Inferred latch for \"r\[5\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162932 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[6\] top.v(60) " "Inferred latch for \"r\[6\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162932 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[7\] top.v(60) " "Inferred latch for \"r\[7\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162932 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[8\] top.v(60) " "Inferred latch for \"r\[8\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162932 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[9\] top.v(60) " "Inferred latch for \"r\[9\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162932 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[10\] top.v(60) " "Inferred latch for \"r\[10\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162932 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[11\] top.v(60) " "Inferred latch for \"r\[11\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162932 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[12\] top.v(60) " "Inferred latch for \"r\[12\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162932 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[13\] top.v(60) " "Inferred latch for \"r\[13\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162932 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[14\] top.v(60) " "Inferred latch for \"r\[14\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162932 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[15\] top.v(60) " "Inferred latch for \"r\[15\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162932 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[16\] top.v(60) " "Inferred latch for \"r\[16\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162932 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[17\] top.v(60) " "Inferred latch for \"r\[17\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162932 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[18\] top.v(60) " "Inferred latch for \"r\[18\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162932 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[19\] top.v(60) " "Inferred latch for \"r\[19\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162932 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[20\] top.v(60) " "Inferred latch for \"r\[20\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162932 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[21\] top.v(60) " "Inferred latch for \"r\[21\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162933 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[22\] top.v(60) " "Inferred latch for \"r\[22\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162933 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[23\] top.v(60) " "Inferred latch for \"r\[23\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162933 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[24\] top.v(60) " "Inferred latch for \"r\[24\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162933 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[25\] top.v(60) " "Inferred latch for \"r\[25\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162933 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[26\] top.v(60) " "Inferred latch for \"r\[26\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162933 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[27\] top.v(60) " "Inferred latch for \"r\[27\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162933 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[28\] top.v(60) " "Inferred latch for \"r\[28\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162933 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[29\] top.v(60) " "Inferred latch for \"r\[29\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162933 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[30\] top.v(60) " "Inferred latch for \"r\[30\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162933 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[31\] top.v(60) " "Inferred latch for \"r\[31\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162933 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[0\] top.v(60) " "Inferred latch for \"e\[0\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162933 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[1\] top.v(60) " "Inferred latch for \"e\[1\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162933 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[2\] top.v(60) " "Inferred latch for \"e\[2\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162933 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[3\] top.v(60) " "Inferred latch for \"e\[3\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162933 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[4\] top.v(60) " "Inferred latch for \"e\[4\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162933 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[5\] top.v(60) " "Inferred latch for \"e\[5\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162933 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[6\] top.v(60) " "Inferred latch for \"e\[6\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162933 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[7\] top.v(60) " "Inferred latch for \"e\[7\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162933 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[8\] top.v(60) " "Inferred latch for \"e\[8\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162934 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[9\] top.v(60) " "Inferred latch for \"e\[9\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162934 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[10\] top.v(60) " "Inferred latch for \"e\[10\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162934 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[11\] top.v(60) " "Inferred latch for \"e\[11\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162934 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[12\] top.v(60) " "Inferred latch for \"e\[12\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162934 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[13\] top.v(60) " "Inferred latch for \"e\[13\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162934 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[14\] top.v(60) " "Inferred latch for \"e\[14\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162934 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[15\] top.v(60) " "Inferred latch for \"e\[15\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162934 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[16\] top.v(60) " "Inferred latch for \"e\[16\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162934 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[17\] top.v(60) " "Inferred latch for \"e\[17\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162934 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[18\] top.v(60) " "Inferred latch for \"e\[18\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162934 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[19\] top.v(60) " "Inferred latch for \"e\[19\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162934 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[20\] top.v(60) " "Inferred latch for \"e\[20\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162934 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[21\] top.v(60) " "Inferred latch for \"e\[21\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162934 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[22\] top.v(60) " "Inferred latch for \"e\[22\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162934 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[23\] top.v(60) " "Inferred latch for \"e\[23\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162935 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[24\] top.v(60) " "Inferred latch for \"e\[24\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162935 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[25\] top.v(60) " "Inferred latch for \"e\[25\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162935 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[26\] top.v(60) " "Inferred latch for \"e\[26\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162935 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[27\] top.v(60) " "Inferred latch for \"e\[27\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162935 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[28\] top.v(60) " "Inferred latch for \"e\[28\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162935 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[29\] top.v(60) " "Inferred latch for \"e\[29\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162935 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[30\] top.v(60) " "Inferred latch for \"e\[30\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162935 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[31\] top.v(60) " "Inferred latch for \"e\[31\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162935 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[0\] top.v(60) " "Inferred latch for \"w\[0\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162935 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[1\] top.v(60) " "Inferred latch for \"w\[1\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162935 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[2\] top.v(60) " "Inferred latch for \"w\[2\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162935 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[3\] top.v(60) " "Inferred latch for \"w\[3\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162935 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[4\] top.v(60) " "Inferred latch for \"w\[4\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162935 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[5\] top.v(60) " "Inferred latch for \"w\[5\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162935 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[6\] top.v(60) " "Inferred latch for \"w\[6\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162935 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[7\] top.v(60) " "Inferred latch for \"w\[7\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162936 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[8\] top.v(60) " "Inferred latch for \"w\[8\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162936 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[9\] top.v(60) " "Inferred latch for \"w\[9\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162936 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[10\] top.v(60) " "Inferred latch for \"w\[10\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162936 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[11\] top.v(60) " "Inferred latch for \"w\[11\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162936 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[12\] top.v(60) " "Inferred latch for \"w\[12\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162936 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[13\] top.v(60) " "Inferred latch for \"w\[13\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162936 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[14\] top.v(60) " "Inferred latch for \"w\[14\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162936 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[15\] top.v(60) " "Inferred latch for \"w\[15\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162936 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[16\] top.v(60) " "Inferred latch for \"w\[16\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162936 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[17\] top.v(60) " "Inferred latch for \"w\[17\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162936 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[18\] top.v(60) " "Inferred latch for \"w\[18\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162936 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[19\] top.v(60) " "Inferred latch for \"w\[19\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162936 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[20\] top.v(60) " "Inferred latch for \"w\[20\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162936 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[21\] top.v(60) " "Inferred latch for \"w\[21\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162936 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[22\] top.v(60) " "Inferred latch for \"w\[22\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162936 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[23\] top.v(60) " "Inferred latch for \"w\[23\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162936 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[24\] top.v(60) " "Inferred latch for \"w\[24\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162936 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[25\] top.v(60) " "Inferred latch for \"w\[25\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162936 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[26\] top.v(60) " "Inferred latch for \"w\[26\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162937 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[27\] top.v(60) " "Inferred latch for \"w\[27\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162937 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[28\] top.v(60) " "Inferred latch for \"w\[28\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162937 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[29\] top.v(60) " "Inferred latch for \"w\[29\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162937 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[30\] top.v(60) " "Inferred latch for \"w\[30\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162937 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[31\] top.v(60) " "Inferred latch for \"w\[31\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162937 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] top.v(60) " "Inferred latch for \"q\[0\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162937 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] top.v(60) " "Inferred latch for \"q\[1\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162937 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] top.v(60) " "Inferred latch for \"q\[2\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162937 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] top.v(60) " "Inferred latch for \"q\[3\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162937 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] top.v(60) " "Inferred latch for \"q\[4\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162937 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] top.v(60) " "Inferred latch for \"q\[5\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162937 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] top.v(60) " "Inferred latch for \"q\[6\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162937 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] top.v(60) " "Inferred latch for \"q\[7\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162937 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] top.v(60) " "Inferred latch for \"q\[8\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162937 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] top.v(60) " "Inferred latch for \"q\[9\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162937 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] top.v(60) " "Inferred latch for \"q\[10\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162938 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] top.v(60) " "Inferred latch for \"q\[11\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162938 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] top.v(60) " "Inferred latch for \"q\[12\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162938 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] top.v(60) " "Inferred latch for \"q\[13\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162938 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] top.v(60) " "Inferred latch for \"q\[14\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162938 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] top.v(60) " "Inferred latch for \"q\[15\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162938 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] top.v(60) " "Inferred latch for \"q\[16\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162938 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] top.v(60) " "Inferred latch for \"q\[17\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162938 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] top.v(60) " "Inferred latch for \"q\[18\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162938 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] top.v(60) " "Inferred latch for \"q\[19\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162938 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] top.v(60) " "Inferred latch for \"q\[20\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162938 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] top.v(60) " "Inferred latch for \"q\[21\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162938 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] top.v(60) " "Inferred latch for \"q\[22\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162938 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] top.v(60) " "Inferred latch for \"q\[23\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162938 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] top.v(60) " "Inferred latch for \"q\[24\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162938 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] top.v(60) " "Inferred latch for \"q\[25\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162938 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] top.v(60) " "Inferred latch for \"q\[26\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162938 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] top.v(60) " "Inferred latch for \"q\[27\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162938 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] top.v(60) " "Inferred latch for \"q\[28\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162939 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] top.v(60) " "Inferred latch for \"q\[29\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162939 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] top.v(60) " "Inferred latch for \"q\[30\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162939 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] top.v(60) " "Inferred latch for \"q\[31\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162939 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[0\] top.v(60) " "Inferred latch for \"NS\[0\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162939 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[1\] top.v(60) " "Inferred latch for \"NS\[1\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162939 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[2\] top.v(60) " "Inferred latch for \"NS\[2\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162939 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[3\] top.v(60) " "Inferred latch for \"NS\[3\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162939 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[4\] top.v(60) " "Inferred latch for \"NS\[4\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162940 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[5\] top.v(60) " "Inferred latch for \"NS\[5\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162940 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[6\] top.v(60) " "Inferred latch for \"NS\[6\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162940 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[7\] top.v(60) " "Inferred latch for \"NS\[7\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162940 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[8\] top.v(60) " "Inferred latch for \"NS\[8\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162940 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[9\] top.v(60) " "Inferred latch for \"NS\[9\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162940 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[10\] top.v(60) " "Inferred latch for \"NS\[10\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162940 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[11\] top.v(60) " "Inferred latch for \"NS\[11\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162940 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[12\] top.v(60) " "Inferred latch for \"NS\[12\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162940 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[13\] top.v(60) " "Inferred latch for \"NS\[13\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162940 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[14\] top.v(60) " "Inferred latch for \"NS\[14\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162940 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[15\] top.v(60) " "Inferred latch for \"NS\[15\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162940 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[16\] top.v(60) " "Inferred latch for \"NS\[16\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162940 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[17\] top.v(60) " "Inferred latch for \"NS\[17\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162940 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[18\] top.v(60) " "Inferred latch for \"NS\[18\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162940 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[19\] top.v(60) " "Inferred latch for \"NS\[19\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162941 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[20\] top.v(60) " "Inferred latch for \"NS\[20\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162941 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[21\] top.v(60) " "Inferred latch for \"NS\[21\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162941 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[22\] top.v(60) " "Inferred latch for \"NS\[22\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162941 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[23\] top.v(60) " "Inferred latch for \"NS\[23\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162941 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[24\] top.v(60) " "Inferred latch for \"NS\[24\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162941 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[25\] top.v(60) " "Inferred latch for \"NS\[25\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162941 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[26\] top.v(60) " "Inferred latch for \"NS\[26\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162941 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[27\] top.v(60) " "Inferred latch for \"NS\[27\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162941 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[28\] top.v(60) " "Inferred latch for \"NS\[28\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162941 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[29\] top.v(60) " "Inferred latch for \"NS\[29\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162941 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[30\] top.v(60) " "Inferred latch for \"NS\[30\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162941 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[31\] top.v(60) " "Inferred latch for \"NS\[31\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162941 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wren_b top.v(60) " "Inferred latch for \"wren_b\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162941 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wren_a top.v(60) " "Inferred latch for \"wren_a\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162941 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[0\] top.v(60) " "Inferred latch for \"address_b\[0\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162941 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[1\] top.v(60) " "Inferred latch for \"address_b\[1\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162941 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[2\] top.v(60) " "Inferred latch for \"address_b\[2\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162941 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[3\] top.v(60) " "Inferred latch for \"address_b\[3\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162941 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[4\] top.v(60) " "Inferred latch for \"address_b\[4\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162942 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[5\] top.v(60) " "Inferred latch for \"address_b\[5\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162942 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[0\] top.v(60) " "Inferred latch for \"address_a\[0\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162942 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[1\] top.v(60) " "Inferred latch for \"address_a\[1\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162942 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[2\] top.v(60) " "Inferred latch for \"address_a\[2\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162942 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[3\] top.v(60) " "Inferred latch for \"address_a\[3\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162942 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[4\] top.v(60) " "Inferred latch for \"address_a\[4\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162942 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[5\] top.v(60) " "Inferred latch for \"address_a\[5\]\" at top.v(60)" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813162942 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mat_mult mat_mult:u1 " "Elaborating entity \"mat_mult\" for hierarchy \"mat_mult:u1\"" {  } { { "top.v" "u1" { Text "D:/intelFPGA_lite/top/top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586813162984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mat_mult:u1\|mult:u2 " "Elaborating entity \"mult\" for hierarchy \"mat_mult:u1\|mult:u2\"" {  } { { "top.v" "u2" { Text "D:/intelFPGA_lite/top/top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586813162999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add mat_mult:u1\|add:u3 " "Elaborating entity \"add\" for hierarchy \"mat_mult:u1\|add:u3\"" {  } { { "top.v" "u3" { Text "D:/intelFPGA_lite/top/top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586813163017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:uut " "Elaborating entity \"ram\" for hierarchy \"ram:uut\"" {  } { { "top.v" "uut" { Text "D:/intelFPGA_lite/top/top.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586813163047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:uut\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:uut\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "D:/intelFPGA_lite/top/ram.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586813163076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:uut\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:uut\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "D:/intelFPGA_lite/top/ram.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586813163077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:uut\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:uut\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file top.hex " "Parameter \"init_file\" = \"top.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163077 ""}  } { { "ram.v" "" { Text "D:/intelFPGA_lite/top/ram.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586813163077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d1i2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d1i2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d1i2 " "Found entity 1: altsyncram_d1i2" {  } { { "db/altsyncram_d1i2.tdf" "" { Text "D:/intelFPGA_lite/top/db/altsyncram_d1i2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586813163124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813163124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d1i2 ram:uut\|altsyncram:altsyncram_component\|altsyncram_d1i2:auto_generated " "Elaborating entity \"altsyncram_d1i2\" for hierarchy \"ram:uut\|altsyncram:altsyncram_component\|altsyncram_d1i2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586813163124 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "mat_mult:u1\|mult:u2\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mat_mult:u1\|mult:u2\|Mult3\"" {  } { { "top.v" "Mult3" { Text "D:/intelFPGA_lite/top/top.v" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586813163657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mat_mult:u1\|mult:u2\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mat_mult:u1\|mult:u2\|Mult2\"" {  } { { "top.v" "Mult2" { Text "D:/intelFPGA_lite/top/top.v" 8 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586813163657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mat_mult:u1\|mult:u2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mat_mult:u1\|mult:u2\|Mult1\"" {  } { { "top.v" "Mult1" { Text "D:/intelFPGA_lite/top/top.v" 7 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586813163657 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mat_mult:u1\|mult:u2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mat_mult:u1\|mult:u2\|Mult0\"" {  } { { "top.v" "Mult0" { Text "D:/intelFPGA_lite/top/top.v" 6 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586813163657 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1586813163657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mat_mult:u1\|mult:u2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"mat_mult:u1\|mult:u2\|lpm_mult:Mult3\"" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586813163687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mat_mult:u1\|mult:u2\|lpm_mult:Mult3 " "Instantiated megafunction \"mat_mult:u1\|mult:u2\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813163687 ""}  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586813163687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "D:/intelFPGA_lite/top/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586813163728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813163728 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mat_mult:u1\|mult:u2\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"mat_mult:u1\|mult:u2\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/intelFPGA_lite/top/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 6 -1 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 22 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1586813163781 "|top|mat_mult:u1|mult:u2|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mat_mult:u1\|mult:u2\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"mat_mult:u1\|mult:u2\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/intelFPGA_lite/top/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 6 -1 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 22 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1586813163781 "|top|mat_mult:u1|mult:u2|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mat_mult:u1\|mult:u2\|lpm_mult:Mult1\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"mat_mult:u1\|mult:u2\|lpm_mult:Mult1\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/intelFPGA_lite/top/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 7 -1 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 22 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1586813163781 "|top|mat_mult:u1|mult:u2|lpm_mult:Mult1|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mat_mult:u1\|mult:u2\|lpm_mult:Mult1\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"mat_mult:u1\|mult:u2\|lpm_mult:Mult1\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/intelFPGA_lite/top/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 7 -1 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 22 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1586813163781 "|top|mat_mult:u1|mult:u2|lpm_mult:Mult1|mult_7dt:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mat_mult:u1\|mult:u2\|lpm_mult:Mult2\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"mat_mult:u1\|mult:u2\|lpm_mult:Mult2\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/intelFPGA_lite/top/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 8 -1 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 22 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1586813163781 "|top|mat_mult:u1|mult:u2|lpm_mult:Mult2|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mat_mult:u1\|mult:u2\|lpm_mult:Mult2\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"mat_mult:u1\|mult:u2\|lpm_mult:Mult2\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/intelFPGA_lite/top/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 8 -1 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 22 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1586813163781 "|top|mat_mult:u1|mult:u2|lpm_mult:Mult2|mult_7dt:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mat_mult:u1\|mult:u2\|lpm_mult:Mult3\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"mat_mult:u1\|mult:u2\|lpm_mult:Mult3\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/intelFPGA_lite/top/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 9 -1 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 22 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1586813163781 "|top|mat_mult:u1|mult:u2|lpm_mult:Mult3|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mat_mult:u1\|mult:u2\|lpm_mult:Mult3\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"mat_mult:u1\|mult:u2\|lpm_mult:Mult3\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/intelFPGA_lite/top/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 9 -1 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 22 0 0 } } { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1586813163781 "|top|mat_mult:u1|mult:u2|lpm_mult:Mult3|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1586813163781 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1586813163781 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "336 " "Ignored 336 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "336 " "Ignored 336 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1586813164035 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1586813164035 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "wren_b wren_a " "Duplicate LATCH primitive \"wren_b\" merged with LATCH primitive \"wren_a\"" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813164037 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "address_b\[1\] address_a\[1\] " "Duplicate LATCH primitive \"address_b\[1\]\" merged with LATCH primitive \"address_a\[1\]\"" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813164037 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "address_b\[3\] address_a\[3\] " "Duplicate LATCH primitive \"address_b\[3\]\" merged with LATCH primitive \"address_a\[3\]\"" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813164037 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "address_b\[4\] address_a\[4\] " "Duplicate LATCH primitive \"address_b\[4\]\" merged with LATCH primitive \"address_a\[4\]\"" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813164037 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "address_b\[5\] address_a\[5\] " "Duplicate LATCH primitive \"address_b\[5\]\" merged with LATCH primitive \"address_a\[5\]\"" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1586813164037 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1586813164037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wren_a " "Latch wren_a has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[4\] " "Ports D and ENA on the latch are fed by the same signal S\[4\]" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586813164038 ""}  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586813164038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address_a\[0\] " "Latch address_a\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[1\] " "Ports D and ENA on the latch are fed by the same signal S\[1\]" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586813164038 ""}  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586813164038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address_a\[1\] " "Latch address_a\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[4\] " "Ports D and ENA on the latch are fed by the same signal S\[4\]" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586813164038 ""}  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586813164038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address_a\[2\] " "Latch address_a\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[4\] " "Ports D and ENA on the latch are fed by the same signal S\[4\]" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586813164038 ""}  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586813164038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address_a\[3\] " "Latch address_a\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[4\] " "Ports D and ENA on the latch are fed by the same signal S\[4\]" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586813164038 ""}  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586813164038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address_a\[4\] " "Latch address_a\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[1\] " "Ports D and ENA on the latch are fed by the same signal S\[1\]" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586813164038 ""}  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586813164038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address_a\[5\] " "Latch address_a\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[0\] " "Ports D and ENA on the latch are fed by the same signal S\[0\]" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586813164038 ""}  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586813164038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address_b\[0\] " "Latch address_b\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[1\] " "Ports D and ENA on the latch are fed by the same signal S\[1\]" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586813164038 ""}  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586813164038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address_b\[2\] " "Latch address_b\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[4\] " "Ports D and ENA on the latch are fed by the same signal S\[4\]" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586813164038 ""}  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586813164038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NS\[5\] " "Latch NS\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[5\] " "Ports D and ENA on the latch are fed by the same signal S\[5\]" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586813164039 ""}  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586813164039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NS\[0\] " "Latch NS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[0\] " "Ports D and ENA on the latch are fed by the same signal S\[0\]" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586813164039 ""}  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586813164039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NS\[3\] " "Latch NS\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[4\] " "Ports D and ENA on the latch are fed by the same signal S\[4\]" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586813164039 ""}  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586813164039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NS\[2\] " "Latch NS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[4\] " "Ports D and ENA on the latch are fed by the same signal S\[4\]" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586813164039 ""}  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586813164039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NS\[4\] " "Latch NS\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[4\] " "Ports D and ENA on the latch are fed by the same signal S\[4\]" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586813164039 ""}  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586813164039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NS\[1\] " "Latch NS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[4\] " "Ports D and ENA on the latch are fed by the same signal S\[4\]" {  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586813164039 ""}  } { { "top.v" "" { Text "D:/intelFPGA_lite/top/top.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586813164039 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1586813164221 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586813165118 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586813165118 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "788 " "Implemented 788 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586813165219 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586813165219 ""} { "Info" "ICUT_CUT_TM_LCELLS" "666 " "Implemented 666 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1586813165219 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1586813165219 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "24 " "Implemented 24 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1586813165219 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586813165219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 180 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 180 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586813165291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 14 02:56:05 2020 " "Processing ended: Tue Apr 14 02:56:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586813165291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586813165291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586813165291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586813165291 ""}
