###These are separate files for the beta including the verilog RTL code and all the project testcases.
