
ants_master_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000095f0  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  200095f0  200095f0  000115f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000530  200095f8  200095f8  000115f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000001f8  20009b28  20009b28  00011b28  2**2
                  ALLOC
  4 .stack        00003000  20009d20  20009d20  00011b28  2**0
                  ALLOC
  5 .comment      0000025a  00000000  00000000  00011b28  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000007d8  00000000  00000000  00011d82  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 0000157c  00000000  00000000  0001255a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000b277  00000000  00000000  00013ad6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001487  00000000  00000000  0001ed4d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00004391  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  000026a8  00000000  00000000  00024568  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000043dd  00000000  00000000  00026c10  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00002b5b  00000000  00000000  0002afed  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 0005bdea  00000000  00000000  0002db48  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  00089932  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000770  00000000  00000000  00089957  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	200017b5 	.word	0x200017b5
2000006c:	200017e1 	.word	0x200017e1
20000070:	20002331 	.word	0x20002331
20000074:	2000235d 	.word	0x2000235d
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000343 	.word	0x20000343
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	20002741 	.word	0x20002741
2000021c:	20002769 	.word	0x20002769
20000220:	20002791 	.word	0x20002791
20000224:	200027b9 	.word	0x200027b9
20000228:	200027e1 	.word	0x200027e1
2000022c:	20002809 	.word	0x20002809
20000230:	20002831 	.word	0x20002831
20000234:	20002859 	.word	0x20002859
20000238:	20002881 	.word	0x20002881
2000023c:	200028a9 	.word	0x200028a9
20000240:	200028d1 	.word	0x200028d1
20000244:	200028f9 	.word	0x200028f9
20000248:	20002921 	.word	0x20002921
2000024c:	20002949 	.word	0x20002949
20000250:	20002971 	.word	0x20002971
20000254:	20002999 	.word	0x20002999
20000258:	200029c1 	.word	0x200029c1
2000025c:	200029e9 	.word	0x200029e9
20000260:	20002a11 	.word	0x20002a11
20000264:	20002a39 	.word	0x20002a39
20000268:	20002a61 	.word	0x20002a61
2000026c:	20002a89 	.word	0x20002a89
20000270:	20002ab1 	.word	0x20002ab1
20000274:	20002ad9 	.word	0x20002ad9
20000278:	20002b01 	.word	0x20002b01
2000027c:	20002b29 	.word	0x20002b29
20000280:	20002b51 	.word	0x20002b51
20000284:	20002b79 	.word	0x20002b79
20000288:	20002ba1 	.word	0x20002ba1
2000028c:	20002bc9 	.word	0x20002bc9
20000290:	20002bf1 	.word	0x20002bf1
20000294:	20002c19 	.word	0x20002c19

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>
20000332:	e7fe      	b.n	20000332 <DMA_IRQHandler+0x6>
20000334:	e7fe      	b.n	20000334 <DMA_IRQHandler+0x8>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>

20000342 <Timer1_IRQHandler>:
20000342:	e7fe      	b.n	20000342 <Timer1_IRQHandler>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>
200003fa:	e7fe      	b.n	200003fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
200003fc:	e7fe      	b.n	200003fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
200003fe:	e7fe      	b.n	200003fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
20000400:	e7fe      	b.n	20000400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
20000402:	e7fe      	b.n	20000402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
20000404:	e7fe      	b.n	20000404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
20000406:	e7fe      	b.n	20000406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
20000408:	e7fe      	b.n	20000408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
2000040a:	e7fe      	b.n	2000040a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
2000040c:	e7fe      	b.n	2000040c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
2000040e:	e7fe      	b.n	2000040e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
20000410:	e7fe      	b.n	20000410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
20000412:	e7fe      	b.n	20000412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
20000414:	e7fe      	b.n	20000414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
20000416:	e7fe      	b.n	20000416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
20000418:	e7fe      	b.n	20000418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
2000041a:	e7fe      	b.n	2000041a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
2000041c:	e7fe      	b.n	2000041c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
2000041e:	e7fe      	b.n	2000041e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
20000420:	e7fe      	b.n	20000420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
20000422:	e7fe      	b.n	20000422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
20000424:	e7fe      	b.n	20000424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
20000426:	e7fe      	b.n	20000426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
20000428:	e7fe      	b.n	20000428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
2000042a:	e7fe      	b.n	2000042a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
2000042c:	e7fe      	b.n	2000042c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
2000042e:	e7fe      	b.n	2000042e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
20000430:	e7fe      	b.n	20000430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
20000432:	e7fe      	b.n	20000432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
20000434:	e7fe      	b.n	20000434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
20000436:	e7fe      	b.n	20000436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
20000438:	e7fe      	b.n	20000438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
2000043a:	0000      	.short	0x0000
2000043c:	200024ad 	.word	0x200024ad
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	200095f8 	.word	0x200095f8
20000450:	200095f8 	.word	0x200095f8
20000454:	200095f8 	.word	0x200095f8
20000458:	20009b28 	.word	0x20009b28
2000045c:	00000000 	.word	0x00000000
20000460:	20009b28 	.word	0x20009b28
20000464:	20009d20 	.word	0x20009d20
20000468:	200033d5 	.word	0x200033d5
2000046c:	2000052d 	.word	0x2000052d

20000470 <__do_global_dtors_aux>:
20000470:	f649 3328 	movw	r3, #39720	; 0x9b28
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f249 50f8 	movw	r0, #38392	; 0x95f8
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <trigger_solenoid_pin_init>:
#define MS_MULT 100000
#define CYCLE_MULT 10000 //  TODO

#define TRIGGER_DURATION 30

void trigger_solenoid_pin_init() {
200004a0:	b580      	push	{r7, lr}
200004a2:	af00      	add	r7, sp, #0
    MSS_GPIO_init();
200004a4:	f001 ff8e 	bl	200023c4 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
200004a8:	f04f 0001 	mov.w	r0, #1
200004ac:	f04f 0105 	mov.w	r1, #5
200004b0:	f001 ffbe 	bl	20002430 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
200004b4:	f04f 0001 	mov.w	r0, #1
200004b8:	f04f 0100 	mov.w	r1, #0
200004bc:	f001 ffd6 	bl	2000246c <MSS_GPIO_set_output>
}
200004c0:	bd80      	pop	{r7, pc}
200004c2:	bf00      	nop

200004c4 <trigger_solenoid_activate>:

// activate the trigger for ms miliseconds
void trigger_solenoid_activate(uint32_t ms) {
200004c4:	b580      	push	{r7, lr}
200004c6:	b084      	sub	sp, #16
200004c8:	af00      	add	r7, sp, #0
200004ca:	6078      	str	r0, [r7, #4]
	//uint32_t cycles = ms * MS_MULT;
	//volatile uint32_t* address = (volatile uint32_t *)SOLENOID_ADDR;
	//*address = cycles;

	// Use a GPIO pin and a forced loop
	MSS_GPIO_set_output(MSS_GPIO_1, 1);
200004cc:	f04f 0001 	mov.w	r0, #1
200004d0:	f04f 0101 	mov.w	r1, #1
200004d4:	f001 ffca 	bl	2000246c <MSS_GPIO_set_output>
	volatile uint32_t i;
	for(i = 0; i < ms * CYCLE_MULT; i++) { }
200004d8:	f04f 0300 	mov.w	r3, #0
200004dc:	60fb      	str	r3, [r7, #12]
200004de:	e003      	b.n	200004e8 <trigger_solenoid_activate+0x24>
200004e0:	68fb      	ldr	r3, [r7, #12]
200004e2:	f103 0301 	add.w	r3, r3, #1
200004e6:	60fb      	str	r3, [r7, #12]
200004e8:	687b      	ldr	r3, [r7, #4]
200004ea:	f242 7210 	movw	r2, #10000	; 0x2710
200004ee:	fb02 f203 	mul.w	r2, r2, r3
200004f2:	68fb      	ldr	r3, [r7, #12]
200004f4:	429a      	cmp	r2, r3
200004f6:	d8f3      	bhi.n	200004e0 <trigger_solenoid_activate+0x1c>
	MSS_GPIO_set_output(MSS_GPIO_1, 0);
200004f8:	f04f 0001 	mov.w	r0, #1
200004fc:	f04f 0100 	mov.w	r1, #0
20000500:	f001 ffb4 	bl	2000246c <MSS_GPIO_set_output>

    // second delay for safety
	for(i = 0; i < 300 * CYCLE_MULT; i++) { }
20000504:	f04f 0300 	mov.w	r3, #0
20000508:	60fb      	str	r3, [r7, #12]
2000050a:	e003      	b.n	20000514 <trigger_solenoid_activate+0x50>
2000050c:	68fb      	ldr	r3, [r7, #12]
2000050e:	f103 0301 	add.w	r3, r3, #1
20000512:	60fb      	str	r3, [r7, #12]
20000514:	68fa      	ldr	r2, [r7, #12]
20000516:	f24c 63bf 	movw	r3, #50879	; 0xc6bf
2000051a:	f2c0 032d 	movt	r3, #45	; 0x2d
2000051e:	429a      	cmp	r2, r3
20000520:	d9f4      	bls.n	2000050c <trigger_solenoid_activate+0x48>
}
20000522:	f107 0710 	add.w	r7, r7, #16
20000526:	46bd      	mov	sp, r7
20000528:	bd80      	pop	{r7, pc}
2000052a:	bf00      	nop

2000052c <main>:
// make all do_ functions take the n64 args as defined to use the button macro!
void do_solenoid(n64_state_t* state, n64_state_t* last_state);
void do_servos_manual(n64_state_t* state, n64_state_t* last_state);
void do_automatic(n64_state_t* state, n64_state_t* last_state);

int main() {
2000052c:	b580      	push	{r7, lr}
2000052e:	b082      	sub	sp, #8
20000530:	af00      	add	r7, sp, #0

    /*
     * configure GPIO_0 as an output pin
     */
    MSS_GPIO_init();
20000532:	f001 ff47 	bl	200023c4 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_OUTPUT_MODE);
20000536:	f04f 0000 	mov.w	r0, #0
2000053a:	f04f 0105 	mov.w	r1, #5
2000053e:	f001 ff77 	bl	20002430 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_0, 0);
20000542:	f04f 0000 	mov.w	r0, #0
20000546:	f04f 0100 	mov.w	r1, #0
2000054a:	f001 ff8f 	bl	2000246c <MSS_GPIO_set_output>

    /*
     * Initialize the solenoid
     */
    trigger_solenoid_pin_init();
2000054e:	f7ff ffa7 	bl	200004a0 <trigger_solenoid_pin_init>
     */
    n64_state_t n64_buttons;
    n64_state_t last_buttons;
    //uint8_t mode = MANUAL;

    n64_reset();
20000552:	f000 fcd3 	bl	20000efc <n64_reset>
    n64_enable();
20000556:	f000 fce3 	bl	20000f20 <n64_enable>

    n64_get_state(&last_buttons);
2000055a:	463b      	mov	r3, r7
2000055c:	4618      	mov	r0, r3
2000055e:	f000 fcb5 	bl	20000ecc <n64_get_state>

    printf("A.N.T.S. 3000, ready for action!\r\n");
20000562:	f249 003c 	movw	r0, #36924	; 0x903c
20000566:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000056a:	f003 fbe1 	bl	20003d30 <puts>

    /*
     * Pixy initalization
     */
    Pixy_init();
2000056e:	f000 fb43 	bl	20000bf8 <Pixy_init>

    while (1) {

        n64_get_state( &n64_buttons );
20000572:	f107 0304 	add.w	r3, r7, #4
20000576:	4618      	mov	r0, r3
20000578:	f000 fca8 	bl	20000ecc <n64_get_state>

        do_solenoid( &n64_buttons, &last_buttons );
2000057c:	f107 0204 	add.w	r2, r7, #4
20000580:	463b      	mov	r3, r7
20000582:	4610      	mov	r0, r2
20000584:	4619      	mov	r1, r3
20000586:	f000 f811 	bl	200005ac <do_solenoid>

        do_servos_manual( &n64_buttons, &last_buttons );
2000058a:	f107 0204 	add.w	r2, r7, #4
2000058e:	463b      	mov	r3, r7
20000590:	4610      	mov	r0, r2
20000592:	4619      	mov	r1, r3
20000594:	f000 f8c0 	bl	20000718 <do_servos_manual>

        do_automatic( &n64_buttons, &last_buttons );
20000598:	f107 0204 	add.w	r2, r7, #4
2000059c:	463b      	mov	r3, r7
2000059e:	4610      	mov	r0, r2
200005a0:	4619      	mov	r1, r3
200005a2:	f000 f9a9 	bl	200008f8 <do_automatic>

        if (PRINT_N64_STATE) {
            n64_print_state( &n64_buttons );
        }

        last_buttons = n64_buttons;
200005a6:	687b      	ldr	r3, [r7, #4]
200005a8:	603b      	str	r3, [r7, #0]
    }
200005aa:	e7e2      	b.n	20000572 <main+0x46>

200005ac <do_solenoid>:

/*
 * Checks the controller state and then triggers the solenoid
 * Also checks and adjusts the duration of the solenoid
 */
void do_solenoid(n64_state_t* state, n64_state_t* last_state) {
200005ac:	b580      	push	{r7, lr}
200005ae:	b084      	sub	sp, #16
200005b0:	af00      	add	r7, sp, #0
200005b2:	6078      	str	r0, [r7, #4]
200005b4:	6039      	str	r1, [r7, #0]
     * trigger the solenoid:
     *   Z to fire
     *   C Up to increment the time
     *   C Down to decrement the itme
     */
    if (n64_pressed(Z)) {
200005b6:	687b      	ldr	r3, [r7, #4]
200005b8:	781b      	ldrb	r3, [r3, #0]
200005ba:	f003 0304 	and.w	r3, r3, #4
200005be:	2b00      	cmp	r3, #0
200005c0:	d03b      	beq.n	2000063a <do_solenoid+0x8e>
200005c2:	683b      	ldr	r3, [r7, #0]
200005c4:	781b      	ldrb	r3, [r3, #0]
200005c6:	f003 0304 	and.w	r3, r3, #4
200005ca:	2b00      	cmp	r3, #0
200005cc:	d135      	bne.n	2000063a <do_solenoid+0x8e>
        printf("Z pressed, activating trigger solenoid\r\n");
200005ce:	f249 0060 	movw	r0, #36960	; 0x9060
200005d2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200005d6:	f003 fbab 	bl	20003d30 <puts>
        trigger_solenoid_activate(milliseconds);
200005da:	f249 53fc 	movw	r3, #38396	; 0x95fc
200005de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005e2:	681b      	ldr	r3, [r3, #0]
200005e4:	4618      	mov	r0, r3
200005e6:	f7ff ff6d 	bl	200004c4 <trigger_solenoid_activate>

        // now go thru the 'reload' motion
        set_y_servo_analog_pw(SERVO_HALF_FORWARD);
200005ea:	f64a 3098 	movw	r0, #43928	; 0xab98
200005ee:	f2c0 0002 	movt	r0, #2
200005f2:	f000 fd23 	bl	2000103c <set_y_servo_analog_pw>
        while (stop_switch(READ_LOWER_STOP)) { }
200005f6:	f240 13a4 	movw	r3, #420	; 0x1a4
200005fa:	f2c4 0305 	movt	r3, #16389	; 0x4005
200005fe:	681b      	ldr	r3, [r3, #0]
20000600:	2b00      	cmp	r3, #0
20000602:	d1f8      	bne.n	200005f6 <do_solenoid+0x4a>

        // TODO timing on this (how long to run it)
        set_y_servo_analog_pw(SERVO_HALF_REVERSE);
20000604:	f64e 0048 	movw	r0, #59464	; 0xe848
20000608:	f2c0 0001 	movt	r0, #1
2000060c:	f000 fd16 	bl	2000103c <set_y_servo_analog_pw>
        volatile uint32_t i;
        for(i = 0; i < 120*CYCLE_MULT; i++) { }
20000610:	f04f 0300 	mov.w	r3, #0
20000614:	60fb      	str	r3, [r7, #12]
20000616:	e003      	b.n	20000620 <do_solenoid+0x74>
20000618:	68fb      	ldr	r3, [r7, #12]
2000061a:	f103 0301 	add.w	r3, r3, #1
2000061e:	60fb      	str	r3, [r7, #12]
20000620:	68fa      	ldr	r2, [r7, #12]
20000622:	f644 737f 	movw	r3, #20351	; 0x4f7f
20000626:	f2c0 0312 	movt	r3, #18
2000062a:	429a      	cmp	r2, r3
2000062c:	d9f4      	bls.n	20000618 <do_solenoid+0x6c>
        set_y_servo_analog_pw(SERVO_NEUTRAL);
2000062e:	f644 10f0 	movw	r0, #18928	; 0x49f0
20000632:	f2c0 0002 	movt	r0, #2
20000636:	f000 fd01 	bl	2000103c <set_y_servo_analog_pw>
    }

    if (n64_pressed(C_Up)) {
2000063a:	687b      	ldr	r3, [r7, #4]
2000063c:	785b      	ldrb	r3, [r3, #1]
2000063e:	f003 0310 	and.w	r3, r3, #16
20000642:	2b00      	cmp	r3, #0
20000644:	d021      	beq.n	2000068a <do_solenoid+0xde>
20000646:	683b      	ldr	r3, [r7, #0]
20000648:	785b      	ldrb	r3, [r3, #1]
2000064a:	f003 0310 	and.w	r3, r3, #16
2000064e:	2b00      	cmp	r3, #0
20000650:	d11b      	bne.n	2000068a <do_solenoid+0xde>
        milliseconds += increment;
20000652:	f249 53fc 	movw	r3, #38396	; 0x95fc
20000656:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000065a:	681a      	ldr	r2, [r3, #0]
2000065c:	f249 6300 	movw	r3, #38400	; 0x9600
20000660:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000664:	681b      	ldr	r3, [r3, #0]
20000666:	441a      	add	r2, r3
20000668:	f249 53fc 	movw	r3, #38396	; 0x95fc
2000066c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000670:	601a      	str	r2, [r3, #0]
        printf("Incrementing solenoid time to: %d ms\r\n", milliseconds);
20000672:	f249 53fc 	movw	r3, #38396	; 0x95fc
20000676:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000067a:	681b      	ldr	r3, [r3, #0]
2000067c:	f249 0088 	movw	r0, #37000	; 0x9088
20000680:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000684:	4619      	mov	r1, r3
20000686:	f003 fae5 	bl	20003c54 <printf>
    }
    if (n64_pressed(C_Down)) {
2000068a:	687b      	ldr	r3, [r7, #4]
2000068c:	785b      	ldrb	r3, [r3, #1]
2000068e:	f003 0320 	and.w	r3, r3, #32
20000692:	2b00      	cmp	r3, #0
20000694:	d03b      	beq.n	2000070e <do_solenoid+0x162>
20000696:	683b      	ldr	r3, [r7, #0]
20000698:	785b      	ldrb	r3, [r3, #1]
2000069a:	f003 0320 	and.w	r3, r3, #32
2000069e:	2b00      	cmp	r3, #0
200006a0:	d135      	bne.n	2000070e <do_solenoid+0x162>
        if (milliseconds <= increment) {
200006a2:	f249 53fc 	movw	r3, #38396	; 0x95fc
200006a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006aa:	681a      	ldr	r2, [r3, #0]
200006ac:	f249 6300 	movw	r3, #38400	; 0x9600
200006b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006b4:	681b      	ldr	r3, [r3, #0]
200006b6:	429a      	cmp	r2, r3
200006b8:	d80c      	bhi.n	200006d4 <do_solenoid+0x128>
            printf("Cannot decrement solenoid time, at min: %d ms\r\n", milliseconds);
200006ba:	f249 53fc 	movw	r3, #38396	; 0x95fc
200006be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006c2:	681b      	ldr	r3, [r3, #0]
200006c4:	f249 00b0 	movw	r0, #37040	; 0x90b0
200006c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006cc:	4619      	mov	r1, r3
200006ce:	f003 fac1 	bl	20003c54 <printf>
200006d2:	e01c      	b.n	2000070e <do_solenoid+0x162>
        }
        else {
            milliseconds -= increment;
200006d4:	f249 53fc 	movw	r3, #38396	; 0x95fc
200006d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006dc:	681a      	ldr	r2, [r3, #0]
200006de:	f249 6300 	movw	r3, #38400	; 0x9600
200006e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006e6:	681b      	ldr	r3, [r3, #0]
200006e8:	ebc3 0202 	rsb	r2, r3, r2
200006ec:	f249 53fc 	movw	r3, #38396	; 0x95fc
200006f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006f4:	601a      	str	r2, [r3, #0]
            printf("Decrementing solenoid time to: %d ms\r\n", milliseconds);
200006f6:	f249 53fc 	movw	r3, #38396	; 0x95fc
200006fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006fe:	681b      	ldr	r3, [r3, #0]
20000700:	f249 00e0 	movw	r0, #37088	; 0x90e0
20000704:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000708:	4619      	mov	r1, r3
2000070a:	f003 faa3 	bl	20003c54 <printf>
        }
    }
}
2000070e:	f107 0710 	add.w	r7, r7, #16
20000712:	46bd      	mov	sp, r7
20000714:	bd80      	pop	{r7, pc}
20000716:	bf00      	nop

20000718 <do_servos_manual>:
 *
 * The analog stick also works and is even better
 * for fine control of the turret
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {
20000718:	b580      	push	{r7, lr}
2000071a:	b082      	sub	sp, #8
2000071c:	af00      	add	r7, sp, #0
2000071e:	6078      	str	r0, [r7, #4]
20000720:	6039      	str	r1, [r7, #0]

    // Digital Pitch control
    if (n64_pressed(Down)) {
20000722:	687b      	ldr	r3, [r7, #4]
20000724:	781b      	ldrb	r3, [r3, #0]
20000726:	f003 0320 	and.w	r3, r3, #32
2000072a:	2b00      	cmp	r3, #0
2000072c:	d013      	beq.n	20000756 <do_servos_manual+0x3e>
2000072e:	683b      	ldr	r3, [r7, #0]
20000730:	781b      	ldrb	r3, [r3, #0]
20000732:	f003 0320 	and.w	r3, r3, #32
20000736:	2b00      	cmp	r3, #0
20000738:	d10d      	bne.n	20000756 <do_servos_manual+0x3e>
        servo_do(Y_SET_FORWARD);
2000073a:	f240 1348 	movw	r3, #328	; 0x148
2000073e:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000742:	f04f 0200 	mov.w	r2, #0
20000746:	601a      	str	r2, [r3, #0]
        //set_y_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do Y_SET_FORWARD\r\n");
20000748:	f249 1008 	movw	r0, #37128	; 0x9108
2000074c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000750:	f003 faee 	bl	20003d30 <puts>
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {

    // Digital Pitch control
    if (n64_pressed(Down)) {
20000754:	e03e      	b.n	200007d4 <do_servos_manual+0xbc>
        servo_do(Y_SET_FORWARD);
        //set_y_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
20000756:	687b      	ldr	r3, [r7, #4]
20000758:	781b      	ldrb	r3, [r3, #0]
2000075a:	f003 0310 	and.w	r3, r3, #16
2000075e:	2b00      	cmp	r3, #0
20000760:	d013      	beq.n	2000078a <do_servos_manual+0x72>
20000762:	683b      	ldr	r3, [r7, #0]
20000764:	781b      	ldrb	r3, [r3, #0]
20000766:	f003 0310 	and.w	r3, r3, #16
2000076a:	2b00      	cmp	r3, #0
2000076c:	d10d      	bne.n	2000078a <do_servos_manual+0x72>
        servo_do(Y_SET_REVERSE);
2000076e:	f240 134c 	movw	r3, #332	; 0x14c
20000772:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000776:	f04f 0200 	mov.w	r2, #0
2000077a:	601a      	str	r2, [r3, #0]
        printf("servo_do Y_SET_REVERSE\r\n");
2000077c:	f249 1020 	movw	r0, #37152	; 0x9120
20000780:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000784:	f003 fad4 	bl	20003d30 <puts>
    if (n64_pressed(Down)) {
        servo_do(Y_SET_FORWARD);
        //set_y_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
20000788:	e024      	b.n	200007d4 <do_servos_manual+0xbc>
        servo_do(Y_SET_REVERSE);
        printf("servo_do Y_SET_REVERSE\r\n");
    }
    else if (n64_released(Up) || n64_released(Down)) {
2000078a:	687b      	ldr	r3, [r7, #4]
2000078c:	781b      	ldrb	r3, [r3, #0]
2000078e:	f003 0310 	and.w	r3, r3, #16
20000792:	2b00      	cmp	r3, #0
20000794:	d105      	bne.n	200007a2 <do_servos_manual+0x8a>
20000796:	683b      	ldr	r3, [r7, #0]
20000798:	781b      	ldrb	r3, [r3, #0]
2000079a:	f003 0310 	and.w	r3, r3, #16
2000079e:	2b00      	cmp	r3, #0
200007a0:	d10b      	bne.n	200007ba <do_servos_manual+0xa2>
200007a2:	687b      	ldr	r3, [r7, #4]
200007a4:	781b      	ldrb	r3, [r3, #0]
200007a6:	f003 0320 	and.w	r3, r3, #32
200007aa:	2b00      	cmp	r3, #0
200007ac:	d112      	bne.n	200007d4 <do_servos_manual+0xbc>
200007ae:	683b      	ldr	r3, [r7, #0]
200007b0:	781b      	ldrb	r3, [r3, #0]
200007b2:	f003 0320 	and.w	r3, r3, #32
200007b6:	2b00      	cmp	r3, #0
200007b8:	d00c      	beq.n	200007d4 <do_servos_manual+0xbc>
        servo_do(Y_SET_NEUTRAL);
200007ba:	f240 1344 	movw	r3, #324	; 0x144
200007be:	f2c4 0305 	movt	r3, #16389	; 0x4005
200007c2:	f04f 0200 	mov.w	r2, #0
200007c6:	601a      	str	r2, [r3, #0]
        printf("servo_do Y_SET_NEUTRAL\r\n");
200007c8:	f249 1038 	movw	r0, #37176	; 0x9138
200007cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007d0:	f003 faae 	bl	20003d30 <puts>
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
200007d4:	687b      	ldr	r3, [r7, #4]
200007d6:	781b      	ldrb	r3, [r3, #0]
200007d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
200007dc:	2b00      	cmp	r3, #0
200007de:	d013      	beq.n	20000808 <do_servos_manual+0xf0>
200007e0:	683b      	ldr	r3, [r7, #0]
200007e2:	781b      	ldrb	r3, [r3, #0]
200007e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
200007e8:	2b00      	cmp	r3, #0
200007ea:	d10d      	bne.n	20000808 <do_servos_manual+0xf0>
        servo_do(X_SET_FORWARD);
200007ec:	f240 1308 	movw	r3, #264	; 0x108
200007f0:	f2c4 0305 	movt	r3, #16389	; 0x4005
200007f4:	f04f 0200 	mov.w	r2, #0
200007f8:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
200007fa:	f249 1050 	movw	r0, #37200	; 0x9150
200007fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000802:	f003 fa95 	bl	20003d30 <puts>
        servo_do(Y_SET_NEUTRAL);
        printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
20000806:	e03e      	b.n	20000886 <do_servos_manual+0x16e>
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
20000808:	687b      	ldr	r3, [r7, #4]
2000080a:	781b      	ldrb	r3, [r3, #0]
2000080c:	f003 0380 	and.w	r3, r3, #128	; 0x80
20000810:	2b00      	cmp	r3, #0
20000812:	d013      	beq.n	2000083c <do_servos_manual+0x124>
20000814:	683b      	ldr	r3, [r7, #0]
20000816:	781b      	ldrb	r3, [r3, #0]
20000818:	f003 0380 	and.w	r3, r3, #128	; 0x80
2000081c:	2b00      	cmp	r3, #0
2000081e:	d10d      	bne.n	2000083c <do_servos_manual+0x124>
        servo_do(X_SET_REVERSE);
20000820:	f240 130c 	movw	r3, #268	; 0x10c
20000824:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000828:	f04f 0200 	mov.w	r2, #0
2000082c:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        printf("servo_do X_SET_REVERSE\r\n");
2000082e:	f249 1068 	movw	r0, #37224	; 0x9168
20000832:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000836:	f003 fa7b 	bl	20003d30 <puts>
    if (n64_pressed(Left)) {
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
2000083a:	e024      	b.n	20000886 <do_servos_manual+0x16e>
        servo_do(X_SET_REVERSE);
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        printf("servo_do X_SET_REVERSE\r\n");
    }
    else if (n64_released(Left) || n64_released(Right)) {
2000083c:	687b      	ldr	r3, [r7, #4]
2000083e:	781b      	ldrb	r3, [r3, #0]
20000840:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000844:	2b00      	cmp	r3, #0
20000846:	d105      	bne.n	20000854 <do_servos_manual+0x13c>
20000848:	683b      	ldr	r3, [r7, #0]
2000084a:	781b      	ldrb	r3, [r3, #0]
2000084c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000850:	2b00      	cmp	r3, #0
20000852:	d10b      	bne.n	2000086c <do_servos_manual+0x154>
20000854:	687b      	ldr	r3, [r7, #4]
20000856:	781b      	ldrb	r3, [r3, #0]
20000858:	f003 0380 	and.w	r3, r3, #128	; 0x80
2000085c:	2b00      	cmp	r3, #0
2000085e:	d112      	bne.n	20000886 <do_servos_manual+0x16e>
20000860:	683b      	ldr	r3, [r7, #0]
20000862:	781b      	ldrb	r3, [r3, #0]
20000864:	f003 0380 	and.w	r3, r3, #128	; 0x80
20000868:	2b00      	cmp	r3, #0
2000086a:	d00c      	beq.n	20000886 <do_servos_manual+0x16e>
        servo_do(X_SET_NEUTRAL);
2000086c:	f240 1304 	movw	r3, #260	; 0x104
20000870:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000874:	f04f 0200 	mov.w	r2, #0
20000878:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_NEUTRAL);
        printf("servo_do X_SET_NEUTRAL\r\n");
2000087a:	f249 1080 	movw	r0, #37248	; 0x9180
2000087e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000882:	f003 fa55 	bl	20003d30 <puts>
    }

    // Read out the counts
    if (n64_pressed(C_Right)) {
20000886:	687b      	ldr	r3, [r7, #4]
20000888:	785b      	ldrb	r3, [r3, #1]
2000088a:	f003 0380 	and.w	r3, r3, #128	; 0x80
2000088e:	2b00      	cmp	r3, #0
20000890:	d007      	beq.n	200008a2 <do_servos_manual+0x18a>
20000892:	683b      	ldr	r3, [r7, #0]
20000894:	785b      	ldrb	r3, [r3, #1]
20000896:	f003 0380 	and.w	r3, r3, #128	; 0x80
2000089a:	2b00      	cmp	r3, #0
2000089c:	d101      	bne.n	200008a2 <do_servos_manual+0x18a>
    	servos_print_counts();
2000089e:	f000 fbf9 	bl	20001094 <servos_print_counts>
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
200008a2:	687b      	ldr	r3, [r7, #4]
200008a4:	789a      	ldrb	r2, [r3, #2]
200008a6:	683b      	ldr	r3, [r7, #0]
200008a8:	789b      	ldrb	r3, [r3, #2]
200008aa:	b252      	sxtb	r2, r2
200008ac:	b25b      	sxtb	r3, r3
200008ae:	429a      	cmp	r2, r3
200008b0:	d107      	bne.n	200008c2 <do_servos_manual+0x1aa>
    	state->Y_axis != last_state->Y_axis ) {
200008b2:	687b      	ldr	r3, [r7, #4]
200008b4:	78da      	ldrb	r2, [r3, #3]
200008b6:	683b      	ldr	r3, [r7, #0]
200008b8:	78db      	ldrb	r3, [r3, #3]
    	servos_print_counts();
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
200008ba:	b252      	sxtb	r2, r2
200008bc:	b25b      	sxtb	r3, r3
200008be:	429a      	cmp	r2, r3
200008c0:	d016      	beq.n	200008f0 <do_servos_manual+0x1d8>
    	state->Y_axis != last_state->Y_axis ) {

		map_n64_analog_to_servo_pwm(state, &analog_pwm_vals);
200008c2:	6878      	ldr	r0, [r7, #4]
200008c4:	f649 312c 	movw	r1, #39724	; 0x9b2c
200008c8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200008cc:	f000 fb6e 	bl	20000fac <map_n64_analog_to_servo_pwm>
		set_x_servo_analog_pw(analog_pwm_vals.x_pwm);
200008d0:	f649 332c 	movw	r3, #39724	; 0x9b2c
200008d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008d8:	681b      	ldr	r3, [r3, #0]
200008da:	4618      	mov	r0, r3
200008dc:	f000 fb82 	bl	20000fe4 <set_x_servo_analog_pw>
		set_y_servo_analog_pw(analog_pwm_vals.y_pwm);
200008e0:	f649 332c 	movw	r3, #39724	; 0x9b2c
200008e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008e8:	685b      	ldr	r3, [r3, #4]
200008ea:	4618      	mov	r0, r3
200008ec:	f000 fba6 	bl	2000103c <set_y_servo_analog_pw>
    }
}
200008f0:	f107 0708 	add.w	r7, r7, #8
200008f4:	46bd      	mov	sp, r7
200008f6:	bd80      	pop	{r7, pc}

200008f8 <do_automatic>:
#define X_SCALE_OFFSET 20
#define Y_SLACE_PW 500
#define Y_SLACE_OFFSET 20


void do_automatic(n64_state_t* state, n64_state_t* last_state) {
200008f8:	b580      	push	{r7, lr}
200008fa:	b088      	sub	sp, #32
200008fc:	af00      	add	r7, sp, #0
200008fe:	6078      	str	r0, [r7, #4]
20000900:	6039      	str	r1, [r7, #0]

    if (! n64_pressed(R)) {
20000902:	687b      	ldr	r3, [r7, #4]
20000904:	785b      	ldrb	r3, [r3, #1]
20000906:	f003 0308 	and.w	r3, r3, #8
2000090a:	2b00      	cmp	r3, #0
2000090c:	f000 80e7 	beq.w	20000ade <do_automatic+0x1e6>
20000910:	683b      	ldr	r3, [r7, #0]
20000912:	785b      	ldrb	r3, [r3, #1]
20000914:	f003 0308 	and.w	r3, r3, #8
20000918:	2b00      	cmp	r3, #0
2000091a:	f040 80e2 	bne.w	20000ae2 <do_automatic+0x1ea>
        return;
    }

    printf("Beginning seek-and-destroy!\r\n");
2000091e:	f249 1098 	movw	r0, #37272	; 0x9198
20000922:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000926:	f003 fa03 	bl	20003d30 <puts>

    // turn on the laser
    MSS_GPIO_set_output(MSS_GPIO_0, 1);
2000092a:	f04f 0000 	mov.w	r0, #0
2000092e:	f04f 0101 	mov.w	r1, #1
20000932:	f001 fd9b 	bl	2000246c <MSS_GPIO_set_output>

    int active = 1;
20000936:	f04f 0301 	mov.w	r3, #1
2000093a:	613b      	str	r3, [r7, #16]
    target_pos_t target;

    uint32_t x_pw = SERVO_NEUTRAL;
2000093c:	f644 13f0 	movw	r3, #18928	; 0x49f0
20000940:	f2c0 0302 	movt	r3, #2
20000944:	617b      	str	r3, [r7, #20]
    uint32_t y_pw = SERVO_NEUTRAL;
20000946:	f644 13f0 	movw	r3, #18928	; 0x49f0
2000094a:	f2c0 0302 	movt	r3, #2
2000094e:	61bb      	str	r3, [r7, #24]
    uint8_t x_on_target = 0;
20000950:	f04f 0300 	mov.w	r3, #0
20000954:	77bb      	strb	r3, [r7, #30]
    uint8_t y_on_target = 0;
20000956:	f04f 0300 	mov.w	r3, #0
2000095a:	77fb      	strb	r3, [r7, #31]

    while (active) {
2000095c:	e0b4      	b.n	20000ac8 <do_automatic+0x1d0>

        if ( Pixy_get_target_location(&target) == -1 ) {
2000095e:	f107 030c 	add.w	r3, r7, #12
20000962:	4618      	mov	r0, r3
20000964:	f000 fa8a 	bl	20000e7c <Pixy_get_target_location>
20000968:	4603      	mov	r3, r0
2000096a:	f1b3 3fff 	cmp.w	r3, #4294967295
2000096e:	d10e      	bne.n	2000098e <do_automatic+0x96>
            // start a failure timeout timer?
            servo_do(X_SET_NEUTRAL);
20000970:	f240 1304 	movw	r3, #260	; 0x104
20000974:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000978:	f04f 0200 	mov.w	r2, #0
2000097c:	601a      	str	r2, [r3, #0]
            servo_do(Y_SET_NEUTRAL);
2000097e:	f240 1344 	movw	r3, #324	; 0x144
20000982:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000986:	f04f 0200 	mov.w	r2, #0
2000098a:	601a      	str	r2, [r3, #0]
2000098c:	e06b      	b.n	20000a66 <do_automatic+0x16e>

        }
        // else, target found, coordinates valid
        else {
        	printf("x: %d\ty: %d\r\n", target.x, target.y);
2000098e:	89bb      	ldrh	r3, [r7, #12]
20000990:	b21a      	sxth	r2, r3
20000992:	89fb      	ldrh	r3, [r7, #14]
20000994:	b21b      	sxth	r3, r3
20000996:	f249 10b8 	movw	r0, #37304	; 0x91b8
2000099a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000099e:	4611      	mov	r1, r2
200009a0:	461a      	mov	r2, r3
200009a2:	f003 f957 	bl	20003c54 <printf>

        	// X servo adjustment
        	if (target.x < (PIXY_X_CENTER - PIXY_DEADZONE)) {
200009a6:	89bb      	ldrh	r3, [r7, #12]
200009a8:	b21b      	sxth	r3, r3
200009aa:	2b9a      	cmp	r3, #154	; 0x9a
200009ac:	dc08      	bgt.n	200009c0 <do_automatic+0xc8>
        		x_pw = SERVO_HALF_REVERSE; // go left
200009ae:	f64e 0348 	movw	r3, #59464	; 0xe848
200009b2:	f2c0 0301 	movt	r3, #1
200009b6:	617b      	str	r3, [r7, #20]
        		//x_pw = SERVO_NEUTRAL - X_SCALE_PW*(X_SCALE_OFFSET + PIXY_X_CENTER - target.x); // go left
        		x_on_target = 0;
200009b8:	f04f 0300 	mov.w	r3, #0
200009bc:	77bb      	strb	r3, [r7, #30]
200009be:	e01a      	b.n	200009f6 <do_automatic+0xfe>
        	}
        	else if (target.x > (PIXY_X_CENTER + PIXY_DEADZONE)) {
200009c0:	89bb      	ldrh	r3, [r7, #12]
200009c2:	b21b      	sxth	r3, r3
200009c4:	2ba5      	cmp	r3, #165	; 0xa5
200009c6:	dd08      	ble.n	200009da <do_automatic+0xe2>
        		x_pw = SERVO_HALF_FORWARD; // go right
200009c8:	f64a 3398 	movw	r3, #43928	; 0xab98
200009cc:	f2c0 0302 	movt	r3, #2
200009d0:	617b      	str	r3, [r7, #20]
        		//x_pw = SERVO_NEUTRAL + X_SCALE_PW*(X_SCALE_OFFSET + target.x - PIXY_X_CENTER); // go right
        		x_on_target = 0;
200009d2:	f04f 0300 	mov.w	r3, #0
200009d6:	77bb      	strb	r3, [r7, #30]
200009d8:	e00d      	b.n	200009f6 <do_automatic+0xfe>
        	}
        	else {
        		x_pw = SERVO_NEUTRAL;
200009da:	f644 13f0 	movw	r3, #18928	; 0x49f0
200009de:	f2c0 0302 	movt	r3, #2
200009e2:	617b      	str	r3, [r7, #20]
        		x_on_target = 1;
200009e4:	f04f 0301 	mov.w	r3, #1
200009e8:	77bb      	strb	r3, [r7, #30]
        		printf("X on target!\r\n");
200009ea:	f249 10c8 	movw	r0, #37320	; 0x91c8
200009ee:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009f2:	f003 f99d 	bl	20003d30 <puts>
        	}

        	// Y servo adjustment
        	if (target.y > (PIXY_Y_CENTER + PIXY_DEADZONE)) {
200009f6:	89fb      	ldrh	r3, [r7, #14]
200009f8:	b21b      	sxth	r3, r3
200009fa:	2b69      	cmp	r3, #105	; 0x69
200009fc:	dd08      	ble.n	20000a10 <do_automatic+0x118>
        		y_pw = SERVO_HALF_FORWARD; // go down
200009fe:	f64a 3398 	movw	r3, #43928	; 0xab98
20000a02:	f2c0 0302 	movt	r3, #2
20000a06:	61bb      	str	r3, [r7, #24]
        		y_on_target = 0;
20000a08:	f04f 0300 	mov.w	r3, #0
20000a0c:	77fb      	strb	r3, [r7, #31]
20000a0e:	e01a      	b.n	20000a46 <do_automatic+0x14e>
        	}
        	else if (target.y < (PIXY_Y_CENTER - PIXY_DEADZONE)) {
20000a10:	89fb      	ldrh	r3, [r7, #14]
20000a12:	b21b      	sxth	r3, r3
20000a14:	2b5e      	cmp	r3, #94	; 0x5e
20000a16:	dc08      	bgt.n	20000a2a <do_automatic+0x132>
        		y_pw = SERVO_HALF_REVERSE; // go up
20000a18:	f64e 0348 	movw	r3, #59464	; 0xe848
20000a1c:	f2c0 0301 	movt	r3, #1
20000a20:	61bb      	str	r3, [r7, #24]
        		y_on_target = 0;
20000a22:	f04f 0300 	mov.w	r3, #0
20000a26:	77fb      	strb	r3, [r7, #31]
20000a28:	e00d      	b.n	20000a46 <do_automatic+0x14e>
        	}
        	else {
        		y_pw = SERVO_NEUTRAL;
20000a2a:	f644 13f0 	movw	r3, #18928	; 0x49f0
20000a2e:	f2c0 0302 	movt	r3, #2
20000a32:	61bb      	str	r3, [r7, #24]
        		y_on_target = 1;
20000a34:	f04f 0301 	mov.w	r3, #1
20000a38:	77fb      	strb	r3, [r7, #31]
        		printf("Y on target!\r\n");
20000a3a:	f249 10d8 	movw	r0, #37336	; 0x91d8
20000a3e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a42:	f003 f975 	bl	20003d30 <puts>
        	}

        	// set the servos
        	//set_x_servo_analog_pw(x_pw);
        	set_y_servo_analog_pw(y_pw);
20000a46:	69b8      	ldr	r0, [r7, #24]
20000a48:	f000 faf8 	bl	2000103c <set_y_servo_analog_pw>

        	// fire a dart, then exit the loop after getting n64 state
        	if (x_on_target && y_on_target) {
20000a4c:	7fbb      	ldrb	r3, [r7, #30]
20000a4e:	2b00      	cmp	r3, #0
20000a50:	d009      	beq.n	20000a66 <do_automatic+0x16e>
20000a52:	7ffb      	ldrb	r3, [r7, #31]
20000a54:	2b00      	cmp	r3, #0
20000a56:	d006      	beq.n	20000a66 <do_automatic+0x16e>
        		trigger_solenoid_activate(TRIGGER_DURATION);
20000a58:	f04f 001e 	mov.w	r0, #30
20000a5c:	f7ff fd32 	bl	200004c4 <trigger_solenoid_activate>
        		active = 0;
20000a60:	f04f 0300 	mov.w	r3, #0
20000a64:	613b      	str	r3, [r7, #16]
        	}
        }

        if (n64_pressed(B)) {
20000a66:	687b      	ldr	r3, [r7, #4]
20000a68:	781b      	ldrb	r3, [r3, #0]
20000a6a:	f003 0302 	and.w	r3, r3, #2
20000a6e:	2b00      	cmp	r3, #0
20000a70:	d01c      	beq.n	20000aac <do_automatic+0x1b4>
20000a72:	683b      	ldr	r3, [r7, #0]
20000a74:	781b      	ldrb	r3, [r3, #0]
20000a76:	f003 0302 	and.w	r3, r3, #2
20000a7a:	2b00      	cmp	r3, #0
20000a7c:	d116      	bne.n	20000aac <do_automatic+0x1b4>
            active = 0;
20000a7e:	f04f 0300 	mov.w	r3, #0
20000a82:	613b      	str	r3, [r7, #16]
            servo_do(X_SET_NEUTRAL);
20000a84:	f240 1304 	movw	r3, #260	; 0x104
20000a88:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000a8c:	f04f 0200 	mov.w	r2, #0
20000a90:	601a      	str	r2, [r3, #0]
            servo_do(Y_SET_NEUTRAL);
20000a92:	f240 1344 	movw	r3, #324	; 0x144
20000a96:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000a9a:	f04f 0200 	mov.w	r2, #0
20000a9e:	601a      	str	r2, [r3, #0]
            printf("Aborting seek-and-destroy\r\n");
20000aa0:	f249 10e8 	movw	r0, #37352	; 0x91e8
20000aa4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000aa8:	f003 f942 	bl	20003d30 <puts>

        }

        *last_state = *state;
20000aac:	683a      	ldr	r2, [r7, #0]
20000aae:	687b      	ldr	r3, [r7, #4]
20000ab0:	4611      	mov	r1, r2
20000ab2:	461a      	mov	r2, r3
20000ab4:	f04f 0304 	mov.w	r3, #4
20000ab8:	4608      	mov	r0, r1
20000aba:	4611      	mov	r1, r2
20000abc:	461a      	mov	r2, r3
20000abe:	f002 ff93 	bl	200039e8 <memcpy>
        n64_get_state( state );
20000ac2:	6878      	ldr	r0, [r7, #4]
20000ac4:	f000 fa02 	bl	20000ecc <n64_get_state>
    uint32_t x_pw = SERVO_NEUTRAL;
    uint32_t y_pw = SERVO_NEUTRAL;
    uint8_t x_on_target = 0;
    uint8_t y_on_target = 0;

    while (active) {
20000ac8:	693b      	ldr	r3, [r7, #16]
20000aca:	2b00      	cmp	r3, #0
20000acc:	f47f af47 	bne.w	2000095e <do_automatic+0x66>
        *last_state = *state;
        n64_get_state( state );
    }

    // shut off the laser
    MSS_GPIO_set_output(MSS_GPIO_0, 0);
20000ad0:	f04f 0000 	mov.w	r0, #0
20000ad4:	f04f 0100 	mov.w	r1, #0
20000ad8:	f001 fcc8 	bl	2000246c <MSS_GPIO_set_output>
20000adc:	e002      	b.n	20000ae4 <do_automatic+0x1ec>


void do_automatic(n64_state_t* state, n64_state_t* last_state) {

    if (! n64_pressed(R)) {
        return;
20000ade:	bf00      	nop
20000ae0:	e000      	b.n	20000ae4 <do_automatic+0x1ec>
20000ae2:	bf00      	nop
        n64_get_state( state );
    }

    // shut off the laser
    MSS_GPIO_set_output(MSS_GPIO_0, 0);
}
20000ae4:	f107 0720 	add.w	r7, r7, #32
20000ae8:	46bd      	mov	sp, r7
20000aea:	bd80      	pop	{r7, pc}

20000aec <getByte>:
///////////////////////////////////////////////////////////////////////////////
// SPI routines

// SPI sends as it receives so we need a getByte routine that
// takes an output data argument
uint8_t getByte(uint8_t out) {
20000aec:	b580      	push	{r7, lr}
20000aee:	b084      	sub	sp, #16
20000af0:	af00      	add	r7, sp, #0
20000af2:	4603      	mov	r3, r0
20000af4:	71fb      	strb	r3, [r7, #7]

    uint8_t in_rx;

    MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000af6:	f649 4010 	movw	r0, #39952	; 0x9c10
20000afa:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000afe:	f04f 0100 	mov.w	r1, #0
20000b02:	f001 f8b5 	bl	20001c70 <MSS_SPI_set_slave_select>
    in_rx = MSS_SPI_transfer_frame(&g_mss_spi1, out);
20000b06:	79fb      	ldrb	r3, [r7, #7]
20000b08:	f649 4010 	movw	r0, #39952	; 0x9c10
20000b0c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000b10:	4619      	mov	r1, r3
20000b12:	f001 f979 	bl	20001e08 <MSS_SPI_transfer_frame>
20000b16:	4603      	mov	r3, r0
20000b18:	73fb      	strb	r3, [r7, #15]
    MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000b1a:	f649 4010 	movw	r0, #39952	; 0x9c10
20000b1e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000b22:	f04f 0100 	mov.w	r1, #0
20000b26:	f001 f927 	bl	20001d78 <MSS_SPI_clear_slave_select>

    return in_rx;
20000b2a:	7bfb      	ldrb	r3, [r7, #15]
}
20000b2c:	4618      	mov	r0, r3
20000b2e:	f107 0710 	add.w	r7, r7, #16
20000b32:	46bd      	mov	sp, r7
20000b34:	bd80      	pop	{r7, pc}
20000b36:	bf00      	nop

20000b38 <getWord>:

uint16_t getWord() {
20000b38:	b580      	push	{r7, lr}
20000b3a:	b082      	sub	sp, #8
20000b3c:	af00      	add	r7, sp, #0
    // ordering is big endian because Pixy is sending 16 bits through SPI
    uint16_t w;
    uint8_t c, cout = 0;
20000b3e:	f04f 0300 	mov.w	r3, #0
20000b42:	71fb      	strb	r3, [r7, #7]

    if (g_outLen) {
20000b44:	f649 3374 	movw	r3, #39796	; 0x9b74
20000b48:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b4c:	781b      	ldrb	r3, [r3, #0]
20000b4e:	2b00      	cmp	r3, #0
20000b50:	d035      	beq.n	20000bbe <getWord+0x86>
        w = getByte(PIXY_SYNC_BYTE_DATA);
20000b52:	f04f 005b 	mov.w	r0, #91	; 0x5b
20000b56:	f7ff ffc9 	bl	20000aec <getByte>
20000b5a:	4603      	mov	r3, r0
20000b5c:	80bb      	strh	r3, [r7, #4]
        cout = g_outBuf[g_outReadIndex++];
20000b5e:	f649 3375 	movw	r3, #39797	; 0x9b75
20000b62:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b66:	781a      	ldrb	r2, [r3, #0]
20000b68:	4611      	mov	r1, r2
20000b6a:	f649 3334 	movw	r3, #39732	; 0x9b34
20000b6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b72:	5c5b      	ldrb	r3, [r3, r1]
20000b74:	71fb      	strb	r3, [r7, #7]
20000b76:	f102 0301 	add.w	r3, r2, #1
20000b7a:	b2da      	uxtb	r2, r3
20000b7c:	f649 3375 	movw	r3, #39797	; 0x9b75
20000b80:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b84:	701a      	strb	r2, [r3, #0]
        g_outLen--;
20000b86:	f649 3374 	movw	r3, #39796	; 0x9b74
20000b8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b8e:	781b      	ldrb	r3, [r3, #0]
20000b90:	f103 33ff 	add.w	r3, r3, #4294967295
20000b94:	b2da      	uxtb	r2, r3
20000b96:	f649 3374 	movw	r3, #39796	; 0x9b74
20000b9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b9e:	701a      	strb	r2, [r3, #0]
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
20000ba0:	f649 3375 	movw	r3, #39797	; 0x9b75
20000ba4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ba8:	781b      	ldrb	r3, [r3, #0]
20000baa:	2b40      	cmp	r3, #64	; 0x40
20000bac:	d10e      	bne.n	20000bcc <getWord+0x94>
            g_outReadIndex = 0;
20000bae:	f649 3375 	movw	r3, #39797	; 0x9b75
20000bb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bb6:	f04f 0200 	mov.w	r2, #0
20000bba:	701a      	strb	r2, [r3, #0]
20000bbc:	e007      	b.n	20000bce <getWord+0x96>
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte
20000bbe:	f04f 005a 	mov.w	r0, #90	; 0x5a
20000bc2:	f7ff ff93 	bl	20000aec <getByte>
20000bc6:	4603      	mov	r3, r0
20000bc8:	80bb      	strh	r3, [r7, #4]
20000bca:	e000      	b.n	20000bce <getWord+0x96>
    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
        g_outLen--;
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
20000bcc:	bf00      	nop
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
20000bce:	88bb      	ldrh	r3, [r7, #4]
20000bd0:	ea4f 2303 	mov.w	r3, r3, lsl #8
20000bd4:	80bb      	strh	r3, [r7, #4]
    c = getByte(cout);  // send out data byte
20000bd6:	79fb      	ldrb	r3, [r7, #7]
20000bd8:	4618      	mov	r0, r3
20000bda:	f7ff ff87 	bl	20000aec <getByte>
20000bde:	4603      	mov	r3, r0
20000be0:	71bb      	strb	r3, [r7, #6]
    w |= c;
20000be2:	79ba      	ldrb	r2, [r7, #6]
20000be4:	88bb      	ldrh	r3, [r7, #4]
20000be6:	ea42 0303 	orr.w	r3, r2, r3
20000bea:	80bb      	strh	r3, [r7, #4]

    return w;
20000bec:	88bb      	ldrh	r3, [r7, #4]
}
20000bee:	4618      	mov	r0, r3
20000bf0:	f107 0708 	add.w	r7, r7, #8
20000bf4:	46bd      	mov	sp, r7
20000bf6:	bd80      	pop	{r7, pc}

20000bf8 <Pixy_init>:
    return len;
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
20000bf8:	b580      	push	{r7, lr}
20000bfa:	b084      	sub	sp, #16
20000bfc:	af02      	add	r7, sp, #8
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
20000bfe:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
20000c02:	f002 fc17 	bl	20003434 <malloc>
20000c06:	4603      	mov	r3, r0
20000c08:	461a      	mov	r2, r3
20000c0a:	f649 33b8 	movw	r3, #39864	; 0x9bb8
20000c0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c12:	601a      	str	r2, [r3, #0]

    const uint8_t frame_size = 8;  // Single byte for Pixy
20000c14:	f04f 0308 	mov.w	r3, #8
20000c18:	71fb      	strb	r3, [r7, #7]

    MSS_SPI_init(&g_mss_spi1);
20000c1a:	f649 4010 	movw	r0, #39952	; 0x9c10
20000c1e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c22:	f000 fe4b 	bl	200018bc <MSS_SPI_init>
    MSS_SPI_configure_master_mode(
20000c26:	79fb      	ldrb	r3, [r7, #7]
20000c28:	9300      	str	r3, [sp, #0]
20000c2a:	f649 4010 	movw	r0, #39952	; 0x9c10
20000c2e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c32:	f04f 0100 	mov.w	r1, #0
20000c36:	f04f 0200 	mov.w	r2, #0
20000c3a:	f04f 0307 	mov.w	r3, #7
20000c3e:	f000 ff87 	bl	20001b50 <MSS_SPI_configure_master_mode>
          &g_mss_spi1, MSS_SPI_SLAVE_0,
          MSS_SPI_MODE0,         // based on Pixy documentation
          MSS_SPI_PCLK_DIV_256,  // can be between 256 and 2
          frame_size);
}
20000c42:	f107 0708 	add.w	r7, r7, #8
20000c46:	46bd      	mov	sp, r7
20000c48:	bd80      	pop	{r7, pc}
20000c4a:	bf00      	nop

20000c4c <Pixy_get_start>:

int Pixy_get_start(void) {
20000c4c:	b580      	push	{r7, lr}
20000c4e:	b082      	sub	sp, #8
20000c50:	af00      	add	r7, sp, #0
    uint16_t w, lastw;

    lastw = 0xffff;
20000c52:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000c56:	80fb      	strh	r3, [r7, #6]

    while (1) {
        w = getWord();
20000c58:	f7ff ff6e 	bl	20000b38 <getWord>
20000c5c:	4603      	mov	r3, r0
20000c5e:	80bb      	strh	r3, [r7, #4]
        if (w == 0 && lastw == 0)
20000c60:	88bb      	ldrh	r3, [r7, #4]
20000c62:	2b00      	cmp	r3, #0
20000c64:	d105      	bne.n	20000c72 <Pixy_get_start+0x26>
20000c66:	88fb      	ldrh	r3, [r7, #6]
20000c68:	2b00      	cmp	r3, #0
20000c6a:	d102      	bne.n	20000c72 <Pixy_get_start+0x26>
            return 0;  // no start code
20000c6c:	f04f 0300 	mov.w	r3, #0
20000c70:	e033      	b.n	20000cda <Pixy_get_start+0x8e>
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
20000c72:	88ba      	ldrh	r2, [r7, #4]
20000c74:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000c78:	429a      	cmp	r2, r3
20000c7a:	d10e      	bne.n	20000c9a <Pixy_get_start+0x4e>
20000c7c:	88fa      	ldrh	r2, [r7, #6]
20000c7e:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000c82:	429a      	cmp	r2, r3
20000c84:	d109      	bne.n	20000c9a <Pixy_get_start+0x4e>
            g_blockType = NORMAL_BLOCK;
20000c86:	f649 33bc 	movw	r3, #39868	; 0x9bbc
20000c8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c8e:	f04f 0200 	mov.w	r2, #0
20000c92:	701a      	strb	r2, [r3, #0]
            return 1;  // code found!
20000c94:	f04f 0301 	mov.w	r3, #1
20000c98:	e01f      	b.n	20000cda <Pixy_get_start+0x8e>
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
20000c9a:	88ba      	ldrh	r2, [r7, #4]
20000c9c:	f64a 2356 	movw	r3, #43606	; 0xaa56
20000ca0:	429a      	cmp	r2, r3
20000ca2:	d10e      	bne.n	20000cc2 <Pixy_get_start+0x76>
20000ca4:	88fa      	ldrh	r2, [r7, #6]
20000ca6:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000caa:	429a      	cmp	r2, r3
20000cac:	d109      	bne.n	20000cc2 <Pixy_get_start+0x76>
            g_blockType = CC_BLOCK;  // found color code block
20000cae:	f649 33bc 	movw	r3, #39868	; 0x9bbc
20000cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cb6:	f04f 0201 	mov.w	r2, #1
20000cba:	701a      	strb	r2, [r3, #0]
            return 1;
20000cbc:	f04f 0301 	mov.w	r3, #1
20000cc0:	e00b      	b.n	20000cda <Pixy_get_start+0x8e>
        } else if (w == PIXY_START_WORDX)
20000cc2:	88ba      	ldrh	r2, [r7, #4]
20000cc4:	f245 53aa 	movw	r3, #21930	; 0x55aa
20000cc8:	429a      	cmp	r2, r3
20000cca:	d103      	bne.n	20000cd4 <Pixy_get_start+0x88>
            getByte(0);  // we're out of sync! (backwards)
20000ccc:	f04f 0000 	mov.w	r0, #0
20000cd0:	f7ff ff0c 	bl	20000aec <getByte>

        lastw = w;
20000cd4:	88bb      	ldrh	r3, [r7, #4]
20000cd6:	80fb      	strh	r3, [r7, #6]
    }
20000cd8:	e7be      	b.n	20000c58 <Pixy_get_start+0xc>
}
20000cda:	4618      	mov	r0, r3
20000cdc:	f107 0708 	add.w	r7, r7, #8
20000ce0:	46bd      	mov	sp, r7
20000ce2:	bd80      	pop	{r7, pc}

20000ce4 <Pixy_get_blocks>:

uint16_t Pixy_get_blocks(uint16_t max_blocks) {
20000ce4:	b580      	push	{r7, lr}
20000ce6:	b086      	sub	sp, #24
20000ce8:	af00      	add	r7, sp, #0
20000cea:	4603      	mov	r3, r0
20000cec:	80fb      	strh	r3, [r7, #6]
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
20000cee:	f649 3378 	movw	r3, #39800	; 0x9b78
20000cf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cf6:	681b      	ldr	r3, [r3, #0]
20000cf8:	2b00      	cmp	r3, #0
20000cfa:	d107      	bne.n	20000d0c <Pixy_get_blocks+0x28>
        if (Pixy_get_start() == 0)
20000cfc:	f7ff ffa6 	bl	20000c4c <Pixy_get_start>
20000d00:	4603      	mov	r3, r0
20000d02:	2b00      	cmp	r3, #0
20000d04:	d10a      	bne.n	20000d1c <Pixy_get_blocks+0x38>
            return 0;
20000d06:	f04f 0300 	mov.w	r3, #0
20000d0a:	e0b1      	b.n	20000e70 <Pixy_get_blocks+0x18c>
    } else
        g_skipStart = 0;
20000d0c:	f649 3378 	movw	r3, #39800	; 0x9b78
20000d10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d14:	f04f 0200 	mov.w	r2, #0
20000d18:	601a      	str	r2, [r3, #0]
20000d1a:	e000      	b.n	20000d1e <Pixy_get_blocks+0x3a>
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
        if (Pixy_get_start() == 0)
            return 0;
20000d1c:	bf00      	nop
    } else
        g_skipStart = 0;

    for (blockCount = 0;
20000d1e:	f04f 0300 	mov.w	r3, #0
20000d22:	81fb      	strh	r3, [r7, #14]
20000d24:	e09b      	b.n	20000e5e <Pixy_get_blocks+0x17a>
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
20000d26:	f7ff ff07 	bl	20000b38 <getWord>
20000d2a:	4603      	mov	r3, r0
20000d2c:	823b      	strh	r3, [r7, #16]
        if (checksum ==
20000d2e:	8a3a      	ldrh	r2, [r7, #16]
20000d30:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000d34:	429a      	cmp	r2, r3
20000d36:	d10f      	bne.n	20000d58 <Pixy_get_blocks+0x74>
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
20000d38:	f649 3378 	movw	r3, #39800	; 0x9b78
20000d3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d40:	f04f 0201 	mov.w	r2, #1
20000d44:	601a      	str	r2, [r3, #0]
            g_blockType = NORMAL_BLOCK;
20000d46:	f649 33bc 	movw	r3, #39868	; 0x9bbc
20000d4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d4e:	f04f 0200 	mov.w	r2, #0
20000d52:	701a      	strb	r2, [r3, #0]
            return blockCount;
20000d54:	89fb      	ldrh	r3, [r7, #14]
20000d56:	e08b      	b.n	20000e70 <Pixy_get_blocks+0x18c>
        } else if (checksum == PIXY_START_WORD_CC) {
20000d58:	8a3a      	ldrh	r2, [r7, #16]
20000d5a:	f64a 2356 	movw	r3, #43606	; 0xaa56
20000d5e:	429a      	cmp	r2, r3
20000d60:	d10f      	bne.n	20000d82 <Pixy_get_blocks+0x9e>
            g_skipStart = 1;
20000d62:	f649 3378 	movw	r3, #39800	; 0x9b78
20000d66:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d6a:	f04f 0201 	mov.w	r2, #1
20000d6e:	601a      	str	r2, [r3, #0]
            g_blockType = CC_BLOCK;
20000d70:	f649 33bc 	movw	r3, #39868	; 0x9bbc
20000d74:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d78:	f04f 0201 	mov.w	r2, #1
20000d7c:	701a      	strb	r2, [r3, #0]
            return blockCount;
20000d7e:	89fb      	ldrh	r3, [r7, #14]
20000d80:	e076      	b.n	20000e70 <Pixy_get_blocks+0x18c>
        } else if (checksum == 0)
20000d82:	8a3b      	ldrh	r3, [r7, #16]
20000d84:	2b00      	cmp	r3, #0
20000d86:	d101      	bne.n	20000d8c <Pixy_get_blocks+0xa8>
            return blockCount;
20000d88:	89fb      	ldrh	r3, [r7, #14]
20000d8a:	e071      	b.n	20000e70 <Pixy_get_blocks+0x18c>

        block = g_blocks + blockCount;
20000d8c:	f649 33b8 	movw	r3, #39864	; 0x9bb8
20000d90:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d94:	6819      	ldr	r1, [r3, #0]
20000d96:	89fa      	ldrh	r2, [r7, #14]
20000d98:	4613      	mov	r3, r2
20000d9a:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000d9e:	4413      	add	r3, r2
20000da0:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000da4:	440b      	add	r3, r1
20000da6:	617b      	str	r3, [r7, #20]

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
20000da8:	f04f 0300 	mov.w	r3, #0
20000dac:	72fb      	strb	r3, [r7, #11]
20000dae:	f04f 0300 	mov.w	r3, #0
20000db2:	827b      	strh	r3, [r7, #18]
20000db4:	e021      	b.n	20000dfa <Pixy_get_blocks+0x116>
            if (g_blockType == NORMAL_BLOCK &&
20000db6:	f649 33bc 	movw	r3, #39868	; 0x9bbc
20000dba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dbe:	781b      	ldrb	r3, [r3, #0]
20000dc0:	2b00      	cmp	r3, #0
20000dc2:	d107      	bne.n	20000dd4 <Pixy_get_blocks+0xf0>
20000dc4:	7afb      	ldrb	r3, [r7, #11]
20000dc6:	2b04      	cmp	r3, #4
20000dc8:	d904      	bls.n	20000dd4 <Pixy_get_blocks+0xf0>
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
20000dca:	697b      	ldr	r3, [r7, #20]
20000dcc:	f04f 0200 	mov.w	r2, #0
20000dd0:	815a      	strh	r2, [r3, #10]
                break;
20000dd2:	e015      	b.n	20000e00 <Pixy_get_blocks+0x11c>
            }
            w = getWord();
20000dd4:	f7ff feb0 	bl	20000b38 <getWord>
20000dd8:	4603      	mov	r3, r0
20000dda:	81bb      	strh	r3, [r7, #12]
            sum += w;
20000ddc:	8a7a      	ldrh	r2, [r7, #18]
20000dde:	89bb      	ldrh	r3, [r7, #12]
20000de0:	4413      	add	r3, r2
20000de2:	827b      	strh	r3, [r7, #18]
            *((uint16_t *)block + i) = w;
20000de4:	697a      	ldr	r2, [r7, #20]
20000de6:	7afb      	ldrb	r3, [r7, #11]
20000de8:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000dec:	4413      	add	r3, r2
20000dee:	89ba      	ldrh	r2, [r7, #12]
20000df0:	801a      	strh	r2, [r3, #0]
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
20000df2:	7afb      	ldrb	r3, [r7, #11]
20000df4:	f103 0301 	add.w	r3, r3, #1
20000df8:	72fb      	strb	r3, [r7, #11]
20000dfa:	7afb      	ldrb	r3, [r7, #11]
20000dfc:	2b05      	cmp	r3, #5
20000dfe:	d9da      	bls.n	20000db6 <Pixy_get_blocks+0xd2>
            sum += w;
            *((uint16_t *)block + i) = w;
        }

        // check checksum
        if (checksum == sum)
20000e00:	8a3a      	ldrh	r2, [r7, #16]
20000e02:	8a7b      	ldrh	r3, [r7, #18]
20000e04:	429a      	cmp	r2, r3
20000e06:	d104      	bne.n	20000e12 <Pixy_get_blocks+0x12e>
            blockCount++;
20000e08:	89fb      	ldrh	r3, [r7, #14]
20000e0a:	f103 0301 	add.w	r3, r3, #1
20000e0e:	81fb      	strh	r3, [r7, #14]
20000e10:	e005      	b.n	20000e1e <Pixy_get_blocks+0x13a>
        else
            printf("checksum error!\n");
20000e12:	f249 2004 	movw	r0, #37380	; 0x9204
20000e16:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e1a:	f002 ff89 	bl	20003d30 <puts>

        w = getWord();
20000e1e:	f7ff fe8b 	bl	20000b38 <getWord>
20000e22:	4603      	mov	r3, r0
20000e24:	81bb      	strh	r3, [r7, #12]
        if (w == PIXY_START_WORD)
20000e26:	89ba      	ldrh	r2, [r7, #12]
20000e28:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000e2c:	429a      	cmp	r2, r3
20000e2e:	d107      	bne.n	20000e40 <Pixy_get_blocks+0x15c>
            g_blockType = NORMAL_BLOCK;
20000e30:	f649 33bc 	movw	r3, #39868	; 0x9bbc
20000e34:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e38:	f04f 0200 	mov.w	r2, #0
20000e3c:	701a      	strb	r2, [r3, #0]
20000e3e:	e00e      	b.n	20000e5e <Pixy_get_blocks+0x17a>
        else if (w == PIXY_START_WORD_CC)
20000e40:	89ba      	ldrh	r2, [r7, #12]
20000e42:	f64a 2356 	movw	r3, #43606	; 0xaa56
20000e46:	429a      	cmp	r2, r3
20000e48:	d107      	bne.n	20000e5a <Pixy_get_blocks+0x176>
            g_blockType = CC_BLOCK;
20000e4a:	f649 33bc 	movw	r3, #39868	; 0x9bbc
20000e4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e52:	f04f 0201 	mov.w	r2, #1
20000e56:	701a      	strb	r2, [r3, #0]
20000e58:	e001      	b.n	20000e5e <Pixy_get_blocks+0x17a>
        else
            return blockCount;
20000e5a:	89fb      	ldrh	r3, [r7, #14]
20000e5c:	e008      	b.n	20000e70 <Pixy_get_blocks+0x18c>
        if (Pixy_get_start() == 0)
            return 0;
    } else
        g_skipStart = 0;

    for (blockCount = 0;
20000e5e:	89fa      	ldrh	r2, [r7, #14]
20000e60:	88fb      	ldrh	r3, [r7, #6]
20000e62:	429a      	cmp	r2, r3
20000e64:	d203      	bcs.n	20000e6e <Pixy_get_blocks+0x18a>
20000e66:	89fb      	ldrh	r3, [r7, #14]
20000e68:	2b63      	cmp	r3, #99	; 0x63
20000e6a:	f67f af5c 	bls.w	20000d26 <Pixy_get_blocks+0x42>
20000e6e:	e7ff      	b.n	20000e70 <Pixy_get_blocks+0x18c>
        else if (w == PIXY_START_WORD_CC)
            g_blockType = CC_BLOCK;
        else
            return blockCount;
    }
}
20000e70:	4618      	mov	r0, r3
20000e72:	f107 0718 	add.w	r7, r7, #24
20000e76:	46bd      	mov	sp, r7
20000e78:	bd80      	pop	{r7, pc}
20000e7a:	bf00      	nop

20000e7c <Pixy_get_target_location>:
    if (Pixy_get_blocks(1) == 0)
        return NULL;
    return g_blocks;
}

int Pixy_get_target_location(target_pos_t* target) {
20000e7c:	b580      	push	{r7, lr}
20000e7e:	b082      	sub	sp, #8
20000e80:	af00      	add	r7, sp, #0
20000e82:	6078      	str	r0, [r7, #4]

    // get a block and make sure g_blocks is valid
    if(Pixy_get_blocks(1) == 0) {
20000e84:	f04f 0001 	mov.w	r0, #1
20000e88:	f7ff ff2c 	bl	20000ce4 <Pixy_get_blocks>
20000e8c:	4603      	mov	r3, r0
20000e8e:	2b00      	cmp	r3, #0
20000e90:	d102      	bne.n	20000e98 <Pixy_get_target_location+0x1c>
        return -1;
20000e92:	f04f 33ff 	mov.w	r3, #4294967295
20000e96:	e013      	b.n	20000ec0 <Pixy_get_target_location+0x44>
    }

    target->x = g_blocks[0].x;
20000e98:	f649 33b8 	movw	r3, #39864	; 0x9bb8
20000e9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ea0:	681b      	ldr	r3, [r3, #0]
20000ea2:	885b      	ldrh	r3, [r3, #2]
20000ea4:	461a      	mov	r2, r3
20000ea6:	687b      	ldr	r3, [r7, #4]
20000ea8:	801a      	strh	r2, [r3, #0]
    target->y = g_blocks[0].y;
20000eaa:	f649 33b8 	movw	r3, #39864	; 0x9bb8
20000eae:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000eb2:	681b      	ldr	r3, [r3, #0]
20000eb4:	889b      	ldrh	r3, [r3, #4]
20000eb6:	461a      	mov	r2, r3
20000eb8:	687b      	ldr	r3, [r7, #4]
20000eba:	805a      	strh	r2, [r3, #2]

    return 0;
20000ebc:	f04f 0300 	mov.w	r3, #0
}
20000ec0:	4618      	mov	r0, r3
20000ec2:	f107 0708 	add.w	r7, r7, #8
20000ec6:	46bd      	mov	sp, r7
20000ec8:	bd80      	pop	{r7, pc}
20000eca:	bf00      	nop

20000ecc <n64_get_state>:

#include "n64_driver.h"

// read the current state
void n64_get_state(n64_state_t* state)
{
20000ecc:	b580      	push	{r7, lr}
20000ece:	b084      	sub	sp, #16
20000ed0:	af00      	add	r7, sp, #0
20000ed2:	6078      	str	r0, [r7, #4]
    volatile n64_state_t* address = (volatile n64_state_t*)N64_ADDR;
20000ed4:	f240 0300 	movw	r3, #0
20000ed8:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000edc:	60fb      	str	r3, [r7, #12]
    *state = *address;
20000ede:	687a      	ldr	r2, [r7, #4]
20000ee0:	68fb      	ldr	r3, [r7, #12]
20000ee2:	4611      	mov	r1, r2
20000ee4:	461a      	mov	r2, r3
20000ee6:	f04f 0304 	mov.w	r3, #4
20000eea:	4608      	mov	r0, r1
20000eec:	4611      	mov	r1, r2
20000eee:	461a      	mov	r2, r3
20000ef0:	f002 fd7a 	bl	200039e8 <memcpy>
}
20000ef4:	f107 0710 	add.w	r7, r7, #16
20000ef8:	46bd      	mov	sp, r7
20000efa:	bd80      	pop	{r7, pc}

20000efc <n64_reset>:

// send a reset signal
void n64_reset()
{
20000efc:	b480      	push	{r7}
20000efe:	b083      	sub	sp, #12
20000f00:	af00      	add	r7, sp, #0
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
20000f02:	f240 0300 	movw	r3, #0
20000f06:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000f0a:	607b      	str	r3, [r7, #4]
    *address = N64_RESET;
20000f0c:	687b      	ldr	r3, [r7, #4]
20000f0e:	f04f 02ff 	mov.w	r2, #255	; 0xff
20000f12:	601a      	str	r2, [r3, #0]
}
20000f14:	f107 070c 	add.w	r7, r7, #12
20000f18:	46bd      	mov	sp, r7
20000f1a:	bc80      	pop	{r7}
20000f1c:	4770      	bx	lr
20000f1e:	bf00      	nop

20000f20 <n64_enable>:

// enable button polling
void n64_enable()
{
20000f20:	b480      	push	{r7}
20000f22:	b083      	sub	sp, #12
20000f24:	af00      	add	r7, sp, #0
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
20000f26:	f240 0300 	movw	r3, #0
20000f2a:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000f2e:	607b      	str	r3, [r7, #4]
    *address = N64_GET_BUTTONS;
20000f30:	687b      	ldr	r3, [r7, #4]
20000f32:	f04f 0201 	mov.w	r2, #1
20000f36:	601a      	str	r2, [r3, #0]
}
20000f38:	f107 070c 	add.w	r7, r7, #12
20000f3c:	46bd      	mov	sp, r7
20000f3e:	bc80      	pop	{r7}
20000f40:	4770      	bx	lr
20000f42:	bf00      	nop

20000f44 <_map_n64_to_pwm_val>:
        state->Y_axis
    );
}

#define SERVO_NEUTRAL 150000
uint32_t _map_n64_to_pwm_val(int8_t val) {
20000f44:	b480      	push	{r7}
20000f46:	b085      	sub	sp, #20
20000f48:	af00      	add	r7, sp, #0
20000f4a:	4603      	mov	r3, r0
20000f4c:	71fb      	strb	r3, [r7, #7]

	// apply deadzone
	if (val < N64_ANALOG_DEADZONE && val > -N64_ANALOG_DEADZONE) {
20000f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000f52:	2b06      	cmp	r3, #6
20000f54:	dc07      	bgt.n	20000f66 <_map_n64_to_pwm_val+0x22>
20000f56:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000f5a:	f113 0f06 	cmn.w	r3, #6
20000f5e:	db02      	blt.n	20000f66 <_map_n64_to_pwm_val+0x22>
		val = 0;
20000f60:	f04f 0300 	mov.w	r3, #0
20000f64:	71fb      	strb	r3, [r7, #7]
	}
	// apply upper bound
	if (val > N64_ANALOG_MAX) {
20000f66:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000f6a:	2b50      	cmp	r3, #80	; 0x50
20000f6c:	dd03      	ble.n	20000f76 <_map_n64_to_pwm_val+0x32>
		val = N64_ANALOG_MAX;
20000f6e:	f04f 0350 	mov.w	r3, #80	; 0x50
20000f72:	71fb      	strb	r3, [r7, #7]
20000f74:	e007      	b.n	20000f86 <_map_n64_to_pwm_val+0x42>
	}
	else if (val < -N64_ANALOG_MAX) {
20000f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000f7a:	f113 0f50 	cmn.w	r3, #80	; 0x50
20000f7e:	da02      	bge.n	20000f86 <_map_n64_to_pwm_val+0x42>
		val = -N64_ANALOG_MAX;
20000f80:	f06f 034f 	mvn.w	r3, #79	; 0x4f
20000f84:	71fb      	strb	r3, [r7, #7]
	}

	// calculate scaling factor
	int32_t scaling_factor = val * N64_ANALOG_TO_PWM_CYCLES;
20000f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000f8a:	f240 2271 	movw	r2, #625	; 0x271
20000f8e:	fb02 f303 	mul.w	r3, r2, r3
20000f92:	60fb      	str	r3, [r7, #12]

	// final pwm value
	return SERVO_NEUTRAL - scaling_factor;
20000f94:	68fb      	ldr	r3, [r7, #12]
20000f96:	f5c3 3312 	rsb	r3, r3, #149504	; 0x24800
20000f9a:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
}
20000f9e:	4618      	mov	r0, r3
20000fa0:	f107 0714 	add.w	r7, r7, #20
20000fa4:	46bd      	mov	sp, r7
20000fa6:	bc80      	pop	{r7}
20000fa8:	4770      	bx	lr
20000faa:	bf00      	nop

20000fac <map_n64_analog_to_servo_pwm>:


void map_n64_analog_to_servo_pwm(n64_state_t* state, n64_to_pwm_t* pwm_vals) {
20000fac:	b580      	push	{r7, lr}
20000fae:	b082      	sub	sp, #8
20000fb0:	af00      	add	r7, sp, #0
20000fb2:	6078      	str	r0, [r7, #4]
20000fb4:	6039      	str	r1, [r7, #0]

	pwm_vals->x_pwm = _map_n64_to_pwm_val(state->X_axis);
20000fb6:	687b      	ldr	r3, [r7, #4]
20000fb8:	789b      	ldrb	r3, [r3, #2]
20000fba:	b25b      	sxtb	r3, r3
20000fbc:	4618      	mov	r0, r3
20000fbe:	f7ff ffc1 	bl	20000f44 <_map_n64_to_pwm_val>
20000fc2:	4602      	mov	r2, r0
20000fc4:	683b      	ldr	r3, [r7, #0]
20000fc6:	601a      	str	r2, [r3, #0]
	pwm_vals->y_pwm = _map_n64_to_pwm_val(state->Y_axis);
20000fc8:	687b      	ldr	r3, [r7, #4]
20000fca:	78db      	ldrb	r3, [r3, #3]
20000fcc:	b25b      	sxtb	r3, r3
20000fce:	4618      	mov	r0, r3
20000fd0:	f7ff ffb8 	bl	20000f44 <_map_n64_to_pwm_val>
20000fd4:	4602      	mov	r2, r0
20000fd6:	683b      	ldr	r3, [r7, #0]
20000fd8:	605a      	str	r2, [r3, #4]
}
20000fda:	f107 0708 	add.w	r7, r7, #8
20000fde:	46bd      	mov	sp, r7
20000fe0:	bd80      	pop	{r7, pc}
20000fe2:	bf00      	nop

20000fe4 <set_x_servo_analog_pw>:

#include "servo_control.h"

//void servo_do(uint32_t* addr) {*addr = (uint32_t) 170000;}

void set_x_servo_analog_pw(uint32_t new_pw) {
20000fe4:	b580      	push	{r7, lr}
20000fe6:	b084      	sub	sp, #16
20000fe8:	af00      	add	r7, sp, #0
20000fea:	6078      	str	r0, [r7, #4]
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
20000fec:	f249 6308 	movw	r3, #38408	; 0x9608
20000ff0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ff4:	681b      	ldr	r3, [r3, #0]
20000ff6:	687a      	ldr	r2, [r7, #4]
20000ff8:	429a      	cmp	r2, r3
20000ffa:	d01a      	beq.n	20001032 <set_x_servo_analog_pw+0x4e>
        return;
    }

    volatile uint32_t* address = (volatile uint32_t*)X_SET_SERVO;
20000ffc:	f240 1300 	movw	r3, #256	; 0x100
20001000:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001004:	60fb      	str	r3, [r7, #12]
    *address = new_pw;
20001006:	68fb      	ldr	r3, [r7, #12]
20001008:	687a      	ldr	r2, [r7, #4]
2000100a:	601a      	str	r2, [r3, #0]

    current_pw = new_pw;
2000100c:	f249 6308 	movw	r3, #38408	; 0x9608
20001010:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001014:	687a      	ldr	r2, [r7, #4]
20001016:	601a      	str	r2, [r3, #0]
    printf("X servo set to: %d\r\n", current_pw);
20001018:	f249 6308 	movw	r3, #38408	; 0x9608
2000101c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001020:	681b      	ldr	r3, [r3, #0]
20001022:	f249 2048 	movw	r0, #37448	; 0x9248
20001026:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000102a:	4619      	mov	r1, r3
2000102c:	f002 fe12 	bl	20003c54 <printf>
20001030:	e000      	b.n	20001034 <set_x_servo_analog_pw+0x50>

void set_x_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
        return;
20001032:	bf00      	nop
    volatile uint32_t* address = (volatile uint32_t*)X_SET_SERVO;
    *address = new_pw;

    current_pw = new_pw;
    printf("X servo set to: %d\r\n", current_pw);
}
20001034:	f107 0710 	add.w	r7, r7, #16
20001038:	46bd      	mov	sp, r7
2000103a:	bd80      	pop	{r7, pc}

2000103c <set_y_servo_analog_pw>:

void set_y_servo_analog_pw(uint32_t new_pw) {
2000103c:	b580      	push	{r7, lr}
2000103e:	b084      	sub	sp, #16
20001040:	af00      	add	r7, sp, #0
20001042:	6078      	str	r0, [r7, #4]
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
20001044:	f249 6304 	movw	r3, #38404	; 0x9604
20001048:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000104c:	681b      	ldr	r3, [r3, #0]
2000104e:	687a      	ldr	r2, [r7, #4]
20001050:	429a      	cmp	r2, r3
20001052:	d01a      	beq.n	2000108a <set_y_servo_analog_pw+0x4e>
        return;
    }

    volatile uint32_t* address = (volatile uint32_t*)Y_SET_SERVO;
20001054:	f240 1340 	movw	r3, #320	; 0x140
20001058:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000105c:	60fb      	str	r3, [r7, #12]
    *address = new_pw;
2000105e:	68fb      	ldr	r3, [r7, #12]
20001060:	687a      	ldr	r2, [r7, #4]
20001062:	601a      	str	r2, [r3, #0]

    current_pw = new_pw;
20001064:	f249 6304 	movw	r3, #38404	; 0x9604
20001068:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000106c:	687a      	ldr	r2, [r7, #4]
2000106e:	601a      	str	r2, [r3, #0]
    printf("Y servo set to: %d\r\n", current_pw);
20001070:	f249 6304 	movw	r3, #38404	; 0x9604
20001074:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001078:	681b      	ldr	r3, [r3, #0]
2000107a:	f249 2060 	movw	r0, #37472	; 0x9260
2000107e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001082:	4619      	mov	r1, r3
20001084:	f002 fde6 	bl	20003c54 <printf>
20001088:	e000      	b.n	2000108c <set_y_servo_analog_pw+0x50>

void set_y_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
        return;
2000108a:	bf00      	nop
    volatile uint32_t* address = (volatile uint32_t*)Y_SET_SERVO;
    *address = new_pw;

    current_pw = new_pw;
    printf("Y servo set to: %d\r\n", current_pw);
}
2000108c:	f107 0710 	add.w	r7, r7, #16
20001090:	46bd      	mov	sp, r7
20001092:	bd80      	pop	{r7, pc}

20001094 <servos_print_counts>:

void servos_print_counts() {
20001094:	b580      	push	{r7, lr}
20001096:	b084      	sub	sp, #16
20001098:	af00      	add	r7, sp, #0
	volatile uint32_t* x_f_count = (volatile uint32_t*)X_READ_FORWARD;
2000109a:	f240 1318 	movw	r3, #280	; 0x118
2000109e:	f2c4 0305 	movt	r3, #16389	; 0x4005
200010a2:	603b      	str	r3, [r7, #0]
	volatile uint32_t* x_r_count = (volatile uint32_t*)X_READ_REVERSE;
200010a4:	f240 131c 	movw	r3, #284	; 0x11c
200010a8:	f2c4 0305 	movt	r3, #16389	; 0x4005
200010ac:	607b      	str	r3, [r7, #4]
	volatile uint32_t* y_f_count = (volatile uint32_t*)Y_READ_FORWARD;
200010ae:	f240 1358 	movw	r3, #344	; 0x158
200010b2:	f2c4 0305 	movt	r3, #16389	; 0x4005
200010b6:	60bb      	str	r3, [r7, #8]
	volatile uint32_t* y_r_count = (volatile uint32_t*)Y_READ_REVERSE;
200010b8:	f240 135c 	movw	r3, #348	; 0x15c
200010bc:	f2c4 0305 	movt	r3, #16389	; 0x4005
200010c0:	60fb      	str	r3, [r7, #12]

	printf("X Forward: %d,  X Reverse: %d\r\n", *x_f_count, *x_r_count);
200010c2:	683b      	ldr	r3, [r7, #0]
200010c4:	681a      	ldr	r2, [r3, #0]
200010c6:	687b      	ldr	r3, [r7, #4]
200010c8:	681b      	ldr	r3, [r3, #0]
200010ca:	f249 2078 	movw	r0, #37496	; 0x9278
200010ce:	f2c2 0000 	movt	r0, #8192	; 0x2000
200010d2:	4611      	mov	r1, r2
200010d4:	461a      	mov	r2, r3
200010d6:	f002 fdbd 	bl	20003c54 <printf>
	//printf("Y Forward: %d,  Y Reverse: %d\r\n", *y_f_count, *y_r_count);

}
200010da:	f107 0710 	add.w	r7, r7, #16
200010de:	46bd      	mov	sp, r7
200010e0:	bd80      	pop	{r7, pc}
200010e2:	bf00      	nop

200010e4 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
200010e4:	b480      	push	{r7}
200010e6:	b083      	sub	sp, #12
200010e8:	af00      	add	r7, sp, #0
200010ea:	6078      	str	r0, [r7, #4]
    return -1;
200010ec:	f04f 33ff 	mov.w	r3, #4294967295
}
200010f0:	4618      	mov	r0, r3
200010f2:	f107 070c 	add.w	r7, r7, #12
200010f6:	46bd      	mov	sp, r7
200010f8:	bc80      	pop	{r7}
200010fa:	4770      	bx	lr

200010fc <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
200010fc:	b480      	push	{r7}
200010fe:	b083      	sub	sp, #12
20001100:	af00      	add	r7, sp, #0
20001102:	6078      	str	r0, [r7, #4]
20001104:	e7fe      	b.n	20001104 <_exit+0x8>
20001106:	bf00      	nop

20001108 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
20001108:	b480      	push	{r7}
2000110a:	b083      	sub	sp, #12
2000110c:	af00      	add	r7, sp, #0
2000110e:	6078      	str	r0, [r7, #4]
20001110:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
20001112:	683b      	ldr	r3, [r7, #0]
20001114:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20001118:	605a      	str	r2, [r3, #4]
    return 0;
2000111a:	f04f 0300 	mov.w	r3, #0
}
2000111e:	4618      	mov	r0, r3
20001120:	f107 070c 	add.w	r7, r7, #12
20001124:	46bd      	mov	sp, r7
20001126:	bc80      	pop	{r7}
20001128:	4770      	bx	lr
2000112a:	bf00      	nop

2000112c <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
2000112c:	b480      	push	{r7}
2000112e:	b083      	sub	sp, #12
20001130:	af00      	add	r7, sp, #0
20001132:	6078      	str	r0, [r7, #4]
    return 1;
20001134:	f04f 0301 	mov.w	r3, #1
}
20001138:	4618      	mov	r0, r3
2000113a:	f107 070c 	add.w	r7, r7, #12
2000113e:	46bd      	mov	sp, r7
20001140:	bc80      	pop	{r7}
20001142:	4770      	bx	lr

20001144 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
20001144:	b480      	push	{r7}
20001146:	b085      	sub	sp, #20
20001148:	af00      	add	r7, sp, #0
2000114a:	60f8      	str	r0, [r7, #12]
2000114c:	60b9      	str	r1, [r7, #8]
2000114e:	607a      	str	r2, [r7, #4]
    return 0;
20001150:	f04f 0300 	mov.w	r3, #0
}
20001154:	4618      	mov	r0, r3
20001156:	f107 0714 	add.w	r7, r7, #20
2000115a:	46bd      	mov	sp, r7
2000115c:	bc80      	pop	{r7}
2000115e:	4770      	bx	lr

20001160 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
20001160:	b480      	push	{r7}
20001162:	b085      	sub	sp, #20
20001164:	af00      	add	r7, sp, #0
20001166:	60f8      	str	r0, [r7, #12]
20001168:	60b9      	str	r1, [r7, #8]
2000116a:	607a      	str	r2, [r7, #4]
    return 0;
2000116c:	f04f 0300 	mov.w	r3, #0
}
20001170:	4618      	mov	r0, r3
20001172:	f107 0714 	add.w	r7, r7, #20
20001176:	46bd      	mov	sp, r7
20001178:	bc80      	pop	{r7}
2000117a:	4770      	bx	lr

2000117c <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
2000117c:	b580      	push	{r7, lr}
2000117e:	b084      	sub	sp, #16
20001180:	af00      	add	r7, sp, #0
20001182:	60f8      	str	r0, [r7, #12]
20001184:	60b9      	str	r1, [r7, #8]
20001186:	607a      	str	r2, [r7, #4]
20001188:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
2000118a:	f649 337c 	movw	r3, #39804	; 0x9b7c
2000118e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001192:	681b      	ldr	r3, [r3, #0]
20001194:	2b00      	cmp	r3, #0
20001196:	d110      	bne.n	200011ba <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
20001198:	f649 30e8 	movw	r0, #39912	; 0x9be8
2000119c:	f2c2 0000 	movt	r0, #8192	; 0x2000
200011a0:	f44f 4161 	mov.w	r1, #57600	; 0xe100
200011a4:	f04f 0203 	mov.w	r2, #3
200011a8:	f000 f87e 	bl	200012a8 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
200011ac:	f649 337c 	movw	r3, #39804	; 0x9b7c
200011b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011b4:	f04f 0201 	mov.w	r2, #1
200011b8:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
200011ba:	683b      	ldr	r3, [r7, #0]
200011bc:	f649 30e8 	movw	r0, #39912	; 0x9be8
200011c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200011c4:	6879      	ldr	r1, [r7, #4]
200011c6:	461a      	mov	r2, r3
200011c8:	f000 f970 	bl	200014ac <MSS_UART_polled_tx>
    
    return len;
200011cc:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
200011ce:	4618      	mov	r0, r3
200011d0:	f107 0710 	add.w	r7, r7, #16
200011d4:	46bd      	mov	sp, r7
200011d6:	bd80      	pop	{r7, pc}

200011d8 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
200011d8:	b580      	push	{r7, lr}
200011da:	b084      	sub	sp, #16
200011dc:	af00      	add	r7, sp, #0
200011de:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
200011e0:	f649 3380 	movw	r3, #39808	; 0x9b80
200011e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011e8:	681b      	ldr	r3, [r3, #0]
200011ea:	2b00      	cmp	r3, #0
200011ec:	d108      	bne.n	20001200 <_sbrk+0x28>
    {
      heap_end = &_end;
200011ee:	f649 3380 	movw	r3, #39808	; 0x9b80
200011f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011f6:	f649 5220 	movw	r2, #40224	; 0x9d20
200011fa:	f2c2 0200 	movt	r2, #8192	; 0x2000
200011fe:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
20001200:	f649 3380 	movw	r3, #39808	; 0x9b80
20001204:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001208:	681b      	ldr	r3, [r3, #0]
2000120a:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
2000120c:	f3ef 8308 	mrs	r3, MSP
20001210:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
20001212:	f649 3380 	movw	r3, #39808	; 0x9b80
20001216:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000121a:	681a      	ldr	r2, [r3, #0]
2000121c:	687b      	ldr	r3, [r7, #4]
2000121e:	441a      	add	r2, r3
20001220:	68fb      	ldr	r3, [r7, #12]
20001222:	429a      	cmp	r2, r3
20001224:	d90f      	bls.n	20001246 <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20001226:	f04f 0000 	mov.w	r0, #0
2000122a:	f04f 0101 	mov.w	r1, #1
2000122e:	f249 2298 	movw	r2, #37528	; 0x9298
20001232:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001236:	f04f 0319 	mov.w	r3, #25
2000123a:	f7ff ff9f 	bl	2000117c <_write_r>
      _exit (1);
2000123e:	f04f 0001 	mov.w	r0, #1
20001242:	f7ff ff5b 	bl	200010fc <_exit>
    }
  
    heap_end += incr;
20001246:	f649 3380 	movw	r3, #39808	; 0x9b80
2000124a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000124e:	681a      	ldr	r2, [r3, #0]
20001250:	687b      	ldr	r3, [r7, #4]
20001252:	441a      	add	r2, r3
20001254:	f649 3380 	movw	r3, #39808	; 0x9b80
20001258:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000125c:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
2000125e:	68bb      	ldr	r3, [r7, #8]
}
20001260:	4618      	mov	r0, r3
20001262:	f107 0710 	add.w	r7, r7, #16
20001266:	46bd      	mov	sp, r7
20001268:	bd80      	pop	{r7, pc}
2000126a:	bf00      	nop

2000126c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
2000126c:	b480      	push	{r7}
2000126e:	b083      	sub	sp, #12
20001270:	af00      	add	r7, sp, #0
20001272:	4603      	mov	r3, r0
20001274:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001276:	f24e 1300 	movw	r3, #57600	; 0xe100
2000127a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000127e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001282:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001286:	88f9      	ldrh	r1, [r7, #6]
20001288:	f001 011f 	and.w	r1, r1, #31
2000128c:	f04f 0001 	mov.w	r0, #1
20001290:	fa00 f101 	lsl.w	r1, r0, r1
20001294:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001298:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
2000129c:	f107 070c 	add.w	r7, r7, #12
200012a0:	46bd      	mov	sp, r7
200012a2:	bc80      	pop	{r7}
200012a4:	4770      	bx	lr
200012a6:	bf00      	nop

200012a8 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
200012a8:	b580      	push	{r7, lr}
200012aa:	b088      	sub	sp, #32
200012ac:	af00      	add	r7, sp, #0
200012ae:	60f8      	str	r0, [r7, #12]
200012b0:	60b9      	str	r1, [r7, #8]
200012b2:	4613      	mov	r3, r2
200012b4:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
200012b6:	f04f 0301 	mov.w	r3, #1
200012ba:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
200012bc:	f04f 0300 	mov.w	r3, #0
200012c0:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200012c2:	68fa      	ldr	r2, [r7, #12]
200012c4:	f649 33e8 	movw	r3, #39912	; 0x9be8
200012c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012cc:	429a      	cmp	r2, r3
200012ce:	d007      	beq.n	200012e0 <MSS_UART_init+0x38>
200012d0:	68fa      	ldr	r2, [r7, #12]
200012d2:	f649 33c0 	movw	r3, #39872	; 0x9bc0
200012d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012da:	429a      	cmp	r2, r3
200012dc:	d000      	beq.n	200012e0 <MSS_UART_init+0x38>
200012de:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
200012e0:	68bb      	ldr	r3, [r7, #8]
200012e2:	2b00      	cmp	r3, #0
200012e4:	d100      	bne.n	200012e8 <MSS_UART_init+0x40>
200012e6:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
200012e8:	f001 f8e6 	bl	200024b8 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
200012ec:	68fa      	ldr	r2, [r7, #12]
200012ee:	f649 33e8 	movw	r3, #39912	; 0x9be8
200012f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012f6:	429a      	cmp	r2, r3
200012f8:	d12e      	bne.n	20001358 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
200012fa:	68fb      	ldr	r3, [r7, #12]
200012fc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20001300:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
20001302:	68fb      	ldr	r3, [r7, #12]
20001304:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20001308:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
2000130a:	68fb      	ldr	r3, [r7, #12]
2000130c:	f04f 020a 	mov.w	r2, #10
20001310:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
20001312:	f249 6314 	movw	r3, #38420	; 0x9614
20001316:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000131a:	681b      	ldr	r3, [r3, #0]
2000131c:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
2000131e:	f242 0300 	movw	r3, #8192	; 0x2000
20001322:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001326:	f242 0200 	movw	r2, #8192	; 0x2000
2000132a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000132e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001330:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20001334:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
20001336:	f04f 000a 	mov.w	r0, #10
2000133a:	f7ff ff97 	bl	2000126c <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
2000133e:	f242 0300 	movw	r3, #8192	; 0x2000
20001342:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001346:	f242 0200 	movw	r2, #8192	; 0x2000
2000134a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000134e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001350:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20001354:	631a      	str	r2, [r3, #48]	; 0x30
20001356:	e031      	b.n	200013bc <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20001358:	68fa      	ldr	r2, [r7, #12]
2000135a:	f240 0300 	movw	r3, #0
2000135e:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001362:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20001364:	68fa      	ldr	r2, [r7, #12]
20001366:	f240 0300 	movw	r3, #0
2000136a:	f2c4 2320 	movt	r3, #16928	; 0x4220
2000136e:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
20001370:	68fb      	ldr	r3, [r7, #12]
20001372:	f04f 020b 	mov.w	r2, #11
20001376:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
20001378:	f249 6318 	movw	r3, #38424	; 0x9618
2000137c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001380:	681b      	ldr	r3, [r3, #0]
20001382:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20001384:	f242 0300 	movw	r3, #8192	; 0x2000
20001388:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000138c:	f242 0200 	movw	r2, #8192	; 0x2000
20001390:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001394:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001396:	f442 7280 	orr.w	r2, r2, #256	; 0x100
2000139a:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
2000139c:	f04f 000b 	mov.w	r0, #11
200013a0:	f7ff ff64 	bl	2000126c <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
200013a4:	f242 0300 	movw	r3, #8192	; 0x2000
200013a8:	f2ce 0304 	movt	r3, #57348	; 0xe004
200013ac:	f242 0200 	movw	r2, #8192	; 0x2000
200013b0:	f2ce 0204 	movt	r2, #57348	; 0xe004
200013b4:	6b12      	ldr	r2, [r2, #48]	; 0x30
200013b6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
200013ba:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
200013bc:	68fb      	ldr	r3, [r7, #12]
200013be:	681b      	ldr	r3, [r3, #0]
200013c0:	f04f 0200 	mov.w	r2, #0
200013c4:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
200013c6:	68bb      	ldr	r3, [r7, #8]
200013c8:	2b00      	cmp	r3, #0
200013ca:	d021      	beq.n	20001410 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
200013cc:	69ba      	ldr	r2, [r7, #24]
200013ce:	68bb      	ldr	r3, [r7, #8]
200013d0:	fbb2 f3f3 	udiv	r3, r2, r3
200013d4:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
200013d6:	69fb      	ldr	r3, [r7, #28]
200013d8:	f003 0308 	and.w	r3, r3, #8
200013dc:	2b00      	cmp	r3, #0
200013de:	d006      	beq.n	200013ee <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
200013e0:	69fb      	ldr	r3, [r7, #28]
200013e2:	ea4f 1313 	mov.w	r3, r3, lsr #4
200013e6:	f103 0301 	add.w	r3, r3, #1
200013ea:	61fb      	str	r3, [r7, #28]
200013ec:	e003      	b.n	200013f6 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
200013ee:	69fb      	ldr	r3, [r7, #28]
200013f0:	ea4f 1313 	mov.w	r3, r3, lsr #4
200013f4:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
200013f6:	69fa      	ldr	r2, [r7, #28]
200013f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
200013fc:	429a      	cmp	r2, r3
200013fe:	d900      	bls.n	20001402 <MSS_UART_init+0x15a>
20001400:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
20001402:	69fa      	ldr	r2, [r7, #28]
20001404:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001408:	429a      	cmp	r2, r3
2000140a:	d801      	bhi.n	20001410 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
2000140c:	69fb      	ldr	r3, [r7, #28]
2000140e:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20001410:	68fb      	ldr	r3, [r7, #12]
20001412:	685b      	ldr	r3, [r3, #4]
20001414:	f04f 0201 	mov.w	r2, #1
20001418:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
2000141c:	68fb      	ldr	r3, [r7, #12]
2000141e:	681b      	ldr	r3, [r3, #0]
20001420:	8afa      	ldrh	r2, [r7, #22]
20001422:	ea4f 2212 	mov.w	r2, r2, lsr #8
20001426:	b292      	uxth	r2, r2
20001428:	b2d2      	uxtb	r2, r2
2000142a:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
2000142c:	68fb      	ldr	r3, [r7, #12]
2000142e:	681b      	ldr	r3, [r3, #0]
20001430:	8afa      	ldrh	r2, [r7, #22]
20001432:	b2d2      	uxtb	r2, r2
20001434:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20001436:	68fb      	ldr	r3, [r7, #12]
20001438:	685b      	ldr	r3, [r3, #4]
2000143a:	f04f 0200 	mov.w	r2, #0
2000143e:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20001442:	68fb      	ldr	r3, [r7, #12]
20001444:	681b      	ldr	r3, [r3, #0]
20001446:	79fa      	ldrb	r2, [r7, #7]
20001448:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
2000144a:	68fb      	ldr	r3, [r7, #12]
2000144c:	681b      	ldr	r3, [r3, #0]
2000144e:	f04f 020e 	mov.w	r2, #14
20001452:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20001454:	68fb      	ldr	r3, [r7, #12]
20001456:	685b      	ldr	r3, [r3, #4]
20001458:	f04f 0200 	mov.w	r2, #0
2000145c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20001460:	68fb      	ldr	r3, [r7, #12]
20001462:	f04f 0200 	mov.w	r2, #0
20001466:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20001468:	68fb      	ldr	r3, [r7, #12]
2000146a:	f04f 0200 	mov.w	r2, #0
2000146e:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
20001470:	68fb      	ldr	r3, [r7, #12]
20001472:	f04f 0200 	mov.w	r2, #0
20001476:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20001478:	68fb      	ldr	r3, [r7, #12]
2000147a:	f04f 0200 	mov.w	r2, #0
2000147e:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
20001480:	68fa      	ldr	r2, [r7, #12]
20001482:	f241 63ad 	movw	r3, #5805	; 0x16ad
20001486:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000148a:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
2000148c:	68fb      	ldr	r3, [r7, #12]
2000148e:	f04f 0200 	mov.w	r2, #0
20001492:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20001494:	68fb      	ldr	r3, [r7, #12]
20001496:	f04f 0200 	mov.w	r2, #0
2000149a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
2000149c:	68fb      	ldr	r3, [r7, #12]
2000149e:	f04f 0200 	mov.w	r2, #0
200014a2:	729a      	strb	r2, [r3, #10]
}
200014a4:	f107 0720 	add.w	r7, r7, #32
200014a8:	46bd      	mov	sp, r7
200014aa:	bd80      	pop	{r7, pc}

200014ac <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
200014ac:	b480      	push	{r7}
200014ae:	b089      	sub	sp, #36	; 0x24
200014b0:	af00      	add	r7, sp, #0
200014b2:	60f8      	str	r0, [r7, #12]
200014b4:	60b9      	str	r1, [r7, #8]
200014b6:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
200014b8:	f04f 0300 	mov.w	r3, #0
200014bc:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200014be:	68fa      	ldr	r2, [r7, #12]
200014c0:	f649 33e8 	movw	r3, #39912	; 0x9be8
200014c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014c8:	429a      	cmp	r2, r3
200014ca:	d007      	beq.n	200014dc <MSS_UART_polled_tx+0x30>
200014cc:	68fa      	ldr	r2, [r7, #12]
200014ce:	f649 33c0 	movw	r3, #39872	; 0x9bc0
200014d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014d6:	429a      	cmp	r2, r3
200014d8:	d000      	beq.n	200014dc <MSS_UART_polled_tx+0x30>
200014da:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
200014dc:	68bb      	ldr	r3, [r7, #8]
200014de:	2b00      	cmp	r3, #0
200014e0:	d100      	bne.n	200014e4 <MSS_UART_polled_tx+0x38>
200014e2:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
200014e4:	687b      	ldr	r3, [r7, #4]
200014e6:	2b00      	cmp	r3, #0
200014e8:	d100      	bne.n	200014ec <MSS_UART_polled_tx+0x40>
200014ea:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200014ec:	68fa      	ldr	r2, [r7, #12]
200014ee:	f649 33e8 	movw	r3, #39912	; 0x9be8
200014f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014f6:	429a      	cmp	r2, r3
200014f8:	d006      	beq.n	20001508 <MSS_UART_polled_tx+0x5c>
200014fa:	68fa      	ldr	r2, [r7, #12]
200014fc:	f649 33c0 	movw	r3, #39872	; 0x9bc0
20001500:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001504:	429a      	cmp	r2, r3
20001506:	d13d      	bne.n	20001584 <MSS_UART_polled_tx+0xd8>
20001508:	68bb      	ldr	r3, [r7, #8]
2000150a:	2b00      	cmp	r3, #0
2000150c:	d03a      	beq.n	20001584 <MSS_UART_polled_tx+0xd8>
2000150e:	687b      	ldr	r3, [r7, #4]
20001510:	2b00      	cmp	r3, #0
20001512:	d037      	beq.n	20001584 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20001514:	68fb      	ldr	r3, [r7, #12]
20001516:	681b      	ldr	r3, [r3, #0]
20001518:	7d1b      	ldrb	r3, [r3, #20]
2000151a:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
2000151c:	68fb      	ldr	r3, [r7, #12]
2000151e:	7a9a      	ldrb	r2, [r3, #10]
20001520:	7efb      	ldrb	r3, [r7, #27]
20001522:	ea42 0303 	orr.w	r3, r2, r3
20001526:	b2da      	uxtb	r2, r3
20001528:	68fb      	ldr	r3, [r7, #12]
2000152a:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
2000152c:	7efb      	ldrb	r3, [r7, #27]
2000152e:	f003 0320 	and.w	r3, r3, #32
20001532:	2b00      	cmp	r3, #0
20001534:	d023      	beq.n	2000157e <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
20001536:	f04f 0310 	mov.w	r3, #16
2000153a:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
2000153c:	687b      	ldr	r3, [r7, #4]
2000153e:	2b0f      	cmp	r3, #15
20001540:	d801      	bhi.n	20001546 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
20001542:	687b      	ldr	r3, [r7, #4]
20001544:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001546:	f04f 0300 	mov.w	r3, #0
2000154a:	617b      	str	r3, [r7, #20]
2000154c:	e00e      	b.n	2000156c <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
2000154e:	68fb      	ldr	r3, [r7, #12]
20001550:	681b      	ldr	r3, [r3, #0]
20001552:	68b9      	ldr	r1, [r7, #8]
20001554:	693a      	ldr	r2, [r7, #16]
20001556:	440a      	add	r2, r1
20001558:	7812      	ldrb	r2, [r2, #0]
2000155a:	701a      	strb	r2, [r3, #0]
2000155c:	693b      	ldr	r3, [r7, #16]
2000155e:	f103 0301 	add.w	r3, r3, #1
20001562:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001564:	697b      	ldr	r3, [r7, #20]
20001566:	f103 0301 	add.w	r3, r3, #1
2000156a:	617b      	str	r3, [r7, #20]
2000156c:	697a      	ldr	r2, [r7, #20]
2000156e:	69fb      	ldr	r3, [r7, #28]
20001570:	429a      	cmp	r2, r3
20001572:	d3ec      	bcc.n	2000154e <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20001574:	687a      	ldr	r2, [r7, #4]
20001576:	697b      	ldr	r3, [r7, #20]
20001578:	ebc3 0302 	rsb	r3, r3, r2
2000157c:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
2000157e:	687b      	ldr	r3, [r7, #4]
20001580:	2b00      	cmp	r3, #0
20001582:	d1c7      	bne.n	20001514 <MSS_UART_polled_tx+0x68>
    }
}
20001584:	f107 0724 	add.w	r7, r7, #36	; 0x24
20001588:	46bd      	mov	sp, r7
2000158a:	bc80      	pop	{r7}
2000158c:	4770      	bx	lr
2000158e:	bf00      	nop

20001590 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20001590:	b580      	push	{r7, lr}
20001592:	b084      	sub	sp, #16
20001594:	af00      	add	r7, sp, #0
20001596:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001598:	687a      	ldr	r2, [r7, #4]
2000159a:	f649 33e8 	movw	r3, #39912	; 0x9be8
2000159e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015a2:	429a      	cmp	r2, r3
200015a4:	d007      	beq.n	200015b6 <MSS_UART_isr+0x26>
200015a6:	687a      	ldr	r2, [r7, #4]
200015a8:	f649 33c0 	movw	r3, #39872	; 0x9bc0
200015ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015b0:	429a      	cmp	r2, r3
200015b2:	d000      	beq.n	200015b6 <MSS_UART_isr+0x26>
200015b4:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
200015b6:	687a      	ldr	r2, [r7, #4]
200015b8:	f649 33e8 	movw	r3, #39912	; 0x9be8
200015bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015c0:	429a      	cmp	r2, r3
200015c2:	d006      	beq.n	200015d2 <MSS_UART_isr+0x42>
200015c4:	687a      	ldr	r2, [r7, #4]
200015c6:	f649 33c0 	movw	r3, #39872	; 0x9bc0
200015ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015ce:	429a      	cmp	r2, r3
200015d0:	d167      	bne.n	200016a2 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
200015d2:	687b      	ldr	r3, [r7, #4]
200015d4:	681b      	ldr	r3, [r3, #0]
200015d6:	7a1b      	ldrb	r3, [r3, #8]
200015d8:	b2db      	uxtb	r3, r3
200015da:	f003 030f 	and.w	r3, r3, #15
200015de:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
200015e0:	7bfb      	ldrb	r3, [r7, #15]
200015e2:	2b0c      	cmp	r3, #12
200015e4:	d854      	bhi.n	20001690 <MSS_UART_isr+0x100>
200015e6:	a201      	add	r2, pc, #4	; (adr r2, 200015ec <MSS_UART_isr+0x5c>)
200015e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
200015ec:	20001621 	.word	0x20001621
200015f0:	20001691 	.word	0x20001691
200015f4:	2000163d 	.word	0x2000163d
200015f8:	20001691 	.word	0x20001691
200015fc:	20001659 	.word	0x20001659
20001600:	20001691 	.word	0x20001691
20001604:	20001675 	.word	0x20001675
20001608:	20001691 	.word	0x20001691
2000160c:	20001691 	.word	0x20001691
20001610:	20001691 	.word	0x20001691
20001614:	20001691 	.word	0x20001691
20001618:	20001691 	.word	0x20001691
2000161c:	20001659 	.word	0x20001659
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20001620:	687b      	ldr	r3, [r7, #4]
20001622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001624:	2b00      	cmp	r3, #0
20001626:	d100      	bne.n	2000162a <MSS_UART_isr+0x9a>
20001628:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
2000162a:	687b      	ldr	r3, [r7, #4]
2000162c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
2000162e:	2b00      	cmp	r3, #0
20001630:	d030      	beq.n	20001694 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20001632:	687b      	ldr	r3, [r7, #4]
20001634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001636:	6878      	ldr	r0, [r7, #4]
20001638:	4798      	blx	r3
                }
            }
            break;
2000163a:	e032      	b.n	200016a2 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
2000163c:	687b      	ldr	r3, [r7, #4]
2000163e:	6a1b      	ldr	r3, [r3, #32]
20001640:	2b00      	cmp	r3, #0
20001642:	d100      	bne.n	20001646 <MSS_UART_isr+0xb6>
20001644:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
20001646:	687b      	ldr	r3, [r7, #4]
20001648:	6a1b      	ldr	r3, [r3, #32]
2000164a:	2b00      	cmp	r3, #0
2000164c:	d024      	beq.n	20001698 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
2000164e:	687b      	ldr	r3, [r7, #4]
20001650:	6a1b      	ldr	r3, [r3, #32]
20001652:	6878      	ldr	r0, [r7, #4]
20001654:	4798      	blx	r3
                }
            }
            break;
20001656:	e024      	b.n	200016a2 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20001658:	687b      	ldr	r3, [r7, #4]
2000165a:	69db      	ldr	r3, [r3, #28]
2000165c:	2b00      	cmp	r3, #0
2000165e:	d100      	bne.n	20001662 <MSS_UART_isr+0xd2>
20001660:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
20001662:	687b      	ldr	r3, [r7, #4]
20001664:	69db      	ldr	r3, [r3, #28]
20001666:	2b00      	cmp	r3, #0
20001668:	d018      	beq.n	2000169c <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
2000166a:	687b      	ldr	r3, [r7, #4]
2000166c:	69db      	ldr	r3, [r3, #28]
2000166e:	6878      	ldr	r0, [r7, #4]
20001670:	4798      	blx	r3
                }
            }
            break;
20001672:	e016      	b.n	200016a2 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20001674:	687b      	ldr	r3, [r7, #4]
20001676:	699b      	ldr	r3, [r3, #24]
20001678:	2b00      	cmp	r3, #0
2000167a:	d100      	bne.n	2000167e <MSS_UART_isr+0xee>
2000167c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
2000167e:	687b      	ldr	r3, [r7, #4]
20001680:	699b      	ldr	r3, [r3, #24]
20001682:	2b00      	cmp	r3, #0
20001684:	d00c      	beq.n	200016a0 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
20001686:	687b      	ldr	r3, [r7, #4]
20001688:	699b      	ldr	r3, [r3, #24]
2000168a:	6878      	ldr	r0, [r7, #4]
2000168c:	4798      	blx	r3
                }
            }
            break;
2000168e:	e008      	b.n	200016a2 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20001690:	be00      	bkpt	0x0000
20001692:	e006      	b.n	200016a2 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
20001694:	bf00      	nop
20001696:	e004      	b.n	200016a2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
20001698:	bf00      	nop
2000169a:	e002      	b.n	200016a2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
2000169c:	bf00      	nop
2000169e:	e000      	b.n	200016a2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
200016a0:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
200016a2:	f107 0710 	add.w	r7, r7, #16
200016a6:	46bd      	mov	sp, r7
200016a8:	bd80      	pop	{r7, pc}
200016aa:	bf00      	nop

200016ac <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
200016ac:	b480      	push	{r7}
200016ae:	b087      	sub	sp, #28
200016b0:	af00      	add	r7, sp, #0
200016b2:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200016b4:	687a      	ldr	r2, [r7, #4]
200016b6:	f649 33e8 	movw	r3, #39912	; 0x9be8
200016ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016be:	429a      	cmp	r2, r3
200016c0:	d007      	beq.n	200016d2 <default_tx_handler+0x26>
200016c2:	687a      	ldr	r2, [r7, #4]
200016c4:	f649 33c0 	movw	r3, #39872	; 0x9bc0
200016c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016cc:	429a      	cmp	r2, r3
200016ce:	d000      	beq.n	200016d2 <default_tx_handler+0x26>
200016d0:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
200016d2:	687b      	ldr	r3, [r7, #4]
200016d4:	68db      	ldr	r3, [r3, #12]
200016d6:	2b00      	cmp	r3, #0
200016d8:	d100      	bne.n	200016dc <default_tx_handler+0x30>
200016da:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
200016dc:	687b      	ldr	r3, [r7, #4]
200016de:	691b      	ldr	r3, [r3, #16]
200016e0:	2b00      	cmp	r3, #0
200016e2:	d100      	bne.n	200016e6 <default_tx_handler+0x3a>
200016e4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200016e6:	687a      	ldr	r2, [r7, #4]
200016e8:	f649 33e8 	movw	r3, #39912	; 0x9be8
200016ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016f0:	429a      	cmp	r2, r3
200016f2:	d006      	beq.n	20001702 <default_tx_handler+0x56>
200016f4:	687a      	ldr	r2, [r7, #4]
200016f6:	f649 33c0 	movw	r3, #39872	; 0x9bc0
200016fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016fe:	429a      	cmp	r2, r3
20001700:	d152      	bne.n	200017a8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
20001702:	687b      	ldr	r3, [r7, #4]
20001704:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001706:	2b00      	cmp	r3, #0
20001708:	d04e      	beq.n	200017a8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
2000170a:	687b      	ldr	r3, [r7, #4]
2000170c:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000170e:	2b00      	cmp	r3, #0
20001710:	d04a      	beq.n	200017a8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20001712:	687b      	ldr	r3, [r7, #4]
20001714:	681b      	ldr	r3, [r3, #0]
20001716:	7d1b      	ldrb	r3, [r3, #20]
20001718:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
2000171a:	687b      	ldr	r3, [r7, #4]
2000171c:	7a9a      	ldrb	r2, [r3, #10]
2000171e:	7afb      	ldrb	r3, [r7, #11]
20001720:	ea42 0303 	orr.w	r3, r2, r3
20001724:	b2da      	uxtb	r2, r3
20001726:	687b      	ldr	r3, [r7, #4]
20001728:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
2000172a:	7afb      	ldrb	r3, [r7, #11]
2000172c:	f003 0320 	and.w	r3, r3, #32
20001730:	2b00      	cmp	r3, #0
20001732:	d029      	beq.n	20001788 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
20001734:	f04f 0310 	mov.w	r3, #16
20001738:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
2000173a:	687b      	ldr	r3, [r7, #4]
2000173c:	691a      	ldr	r2, [r3, #16]
2000173e:	687b      	ldr	r3, [r7, #4]
20001740:	695b      	ldr	r3, [r3, #20]
20001742:	ebc3 0302 	rsb	r3, r3, r2
20001746:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20001748:	697b      	ldr	r3, [r7, #20]
2000174a:	2b0f      	cmp	r3, #15
2000174c:	d801      	bhi.n	20001752 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
2000174e:	697b      	ldr	r3, [r7, #20]
20001750:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001752:	f04f 0300 	mov.w	r3, #0
20001756:	60fb      	str	r3, [r7, #12]
20001758:	e012      	b.n	20001780 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
2000175a:	687b      	ldr	r3, [r7, #4]
2000175c:	681b      	ldr	r3, [r3, #0]
2000175e:	687a      	ldr	r2, [r7, #4]
20001760:	68d1      	ldr	r1, [r2, #12]
20001762:	687a      	ldr	r2, [r7, #4]
20001764:	6952      	ldr	r2, [r2, #20]
20001766:	440a      	add	r2, r1
20001768:	7812      	ldrb	r2, [r2, #0]
2000176a:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
2000176c:	687b      	ldr	r3, [r7, #4]
2000176e:	695b      	ldr	r3, [r3, #20]
20001770:	f103 0201 	add.w	r2, r3, #1
20001774:	687b      	ldr	r3, [r7, #4]
20001776:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001778:	68fb      	ldr	r3, [r7, #12]
2000177a:	f103 0301 	add.w	r3, r3, #1
2000177e:	60fb      	str	r3, [r7, #12]
20001780:	68fa      	ldr	r2, [r7, #12]
20001782:	693b      	ldr	r3, [r7, #16]
20001784:	429a      	cmp	r2, r3
20001786:	d3e8      	bcc.n	2000175a <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20001788:	687b      	ldr	r3, [r7, #4]
2000178a:	695a      	ldr	r2, [r3, #20]
2000178c:	687b      	ldr	r3, [r7, #4]
2000178e:	691b      	ldr	r3, [r3, #16]
20001790:	429a      	cmp	r2, r3
20001792:	d109      	bne.n	200017a8 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20001794:	687b      	ldr	r3, [r7, #4]
20001796:	f04f 0200 	mov.w	r2, #0
2000179a:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
2000179c:	687b      	ldr	r3, [r7, #4]
2000179e:	685b      	ldr	r3, [r3, #4]
200017a0:	f04f 0200 	mov.w	r2, #0
200017a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
200017a8:	f107 071c 	add.w	r7, r7, #28
200017ac:	46bd      	mov	sp, r7
200017ae:	bc80      	pop	{r7}
200017b0:	4770      	bx	lr
200017b2:	bf00      	nop

200017b4 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
200017b4:	4668      	mov	r0, sp
200017b6:	f020 0107 	bic.w	r1, r0, #7
200017ba:	468d      	mov	sp, r1
200017bc:	b589      	push	{r0, r3, r7, lr}
200017be:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
200017c0:	f649 30e8 	movw	r0, #39912	; 0x9be8
200017c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200017c8:	f7ff fee2 	bl	20001590 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
200017cc:	f04f 000a 	mov.w	r0, #10
200017d0:	f7ff fd4c 	bl	2000126c <NVIC_ClearPendingIRQ>
}
200017d4:	46bd      	mov	sp, r7
200017d6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200017da:	4685      	mov	sp, r0
200017dc:	4770      	bx	lr
200017de:	bf00      	nop

200017e0 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
200017e0:	4668      	mov	r0, sp
200017e2:	f020 0107 	bic.w	r1, r0, #7
200017e6:	468d      	mov	sp, r1
200017e8:	b589      	push	{r0, r3, r7, lr}
200017ea:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
200017ec:	f649 30c0 	movw	r0, #39872	; 0x9bc0
200017f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200017f4:	f7ff fecc 	bl	20001590 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
200017f8:	f04f 000b 	mov.w	r0, #11
200017fc:	f7ff fd36 	bl	2000126c <NVIC_ClearPendingIRQ>
}
20001800:	46bd      	mov	sp, r7
20001802:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001806:	4685      	mov	sp, r0
20001808:	4770      	bx	lr
2000180a:	bf00      	nop

2000180c <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
2000180c:	b480      	push	{r7}
2000180e:	b083      	sub	sp, #12
20001810:	af00      	add	r7, sp, #0
20001812:	4603      	mov	r3, r0
20001814:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001816:	f24e 1300 	movw	r3, #57600	; 0xe100
2000181a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000181e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001822:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001826:	88f9      	ldrh	r1, [r7, #6]
20001828:	f001 011f 	and.w	r1, r1, #31
2000182c:	f04f 0001 	mov.w	r0, #1
20001830:	fa00 f101 	lsl.w	r1, r0, r1
20001834:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001838:	f107 070c 	add.w	r7, r7, #12
2000183c:	46bd      	mov	sp, r7
2000183e:	bc80      	pop	{r7}
20001840:	4770      	bx	lr
20001842:	bf00      	nop

20001844 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20001844:	b480      	push	{r7}
20001846:	b083      	sub	sp, #12
20001848:	af00      	add	r7, sp, #0
2000184a:	4603      	mov	r3, r0
2000184c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
2000184e:	f24e 1300 	movw	r3, #57600	; 0xe100
20001852:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001856:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000185a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000185e:	88f9      	ldrh	r1, [r7, #6]
20001860:	f001 011f 	and.w	r1, r1, #31
20001864:	f04f 0001 	mov.w	r0, #1
20001868:	fa00 f101 	lsl.w	r1, r0, r1
2000186c:	f102 0220 	add.w	r2, r2, #32
20001870:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001874:	f107 070c 	add.w	r7, r7, #12
20001878:	46bd      	mov	sp, r7
2000187a:	bc80      	pop	{r7}
2000187c:	4770      	bx	lr
2000187e:	bf00      	nop

20001880 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20001880:	b480      	push	{r7}
20001882:	b083      	sub	sp, #12
20001884:	af00      	add	r7, sp, #0
20001886:	4603      	mov	r3, r0
20001888:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000188a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000188e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001892:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001896:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000189a:	88f9      	ldrh	r1, [r7, #6]
2000189c:	f001 011f 	and.w	r1, r1, #31
200018a0:	f04f 0001 	mov.w	r0, #1
200018a4:	fa00 f101 	lsl.w	r1, r0, r1
200018a8:	f102 0260 	add.w	r2, r2, #96	; 0x60
200018ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200018b0:	f107 070c 	add.w	r7, r7, #12
200018b4:	46bd      	mov	sp, r7
200018b6:	bc80      	pop	{r7}
200018b8:	4770      	bx	lr
200018ba:	bf00      	nop

200018bc <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
200018bc:	b580      	push	{r7, lr}
200018be:	b084      	sub	sp, #16
200018c0:	af00      	add	r7, sp, #0
200018c2:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200018c4:	687a      	ldr	r2, [r7, #4]
200018c6:	f649 4394 	movw	r3, #40084	; 0x9c94
200018ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018ce:	429a      	cmp	r2, r3
200018d0:	d007      	beq.n	200018e2 <MSS_SPI_init+0x26>
200018d2:	687a      	ldr	r2, [r7, #4]
200018d4:	f649 4310 	movw	r3, #39952	; 0x9c10
200018d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018dc:	429a      	cmp	r2, r3
200018de:	d000      	beq.n	200018e2 <MSS_SPI_init+0x26>
200018e0:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200018e2:	687b      	ldr	r3, [r7, #4]
200018e4:	889b      	ldrh	r3, [r3, #4]
200018e6:	b21b      	sxth	r3, r3
200018e8:	4618      	mov	r0, r3
200018ea:	f7ff ffab 	bl	20001844 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
200018ee:	6878      	ldr	r0, [r7, #4]
200018f0:	f04f 0100 	mov.w	r1, #0
200018f4:	f04f 0284 	mov.w	r2, #132	; 0x84
200018f8:	f002 f93e 	bl	20003b78 <memset>
    
    this_spi->cmd_done = 1u;
200018fc:	687b      	ldr	r3, [r7, #4]
200018fe:	f04f 0201 	mov.w	r2, #1
20001902:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20001904:	f04f 0300 	mov.w	r3, #0
20001908:	81fb      	strh	r3, [r7, #14]
2000190a:	e00d      	b.n	20001928 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
2000190c:	89fb      	ldrh	r3, [r7, #14]
2000190e:	687a      	ldr	r2, [r7, #4]
20001910:	f103 0306 	add.w	r3, r3, #6
20001914:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001918:	4413      	add	r3, r2
2000191a:	f04f 32ff 	mov.w	r2, #4294967295
2000191e:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20001920:	89fb      	ldrh	r3, [r7, #14]
20001922:	f103 0301 	add.w	r3, r3, #1
20001926:	81fb      	strh	r3, [r7, #14]
20001928:	89fb      	ldrh	r3, [r7, #14]
2000192a:	2b07      	cmp	r3, #7
2000192c:	d9ee      	bls.n	2000190c <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
2000192e:	687a      	ldr	r2, [r7, #4]
20001930:	f649 4394 	movw	r3, #40084	; 0x9c94
20001934:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001938:	429a      	cmp	r2, r3
2000193a:	d126      	bne.n	2000198a <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
2000193c:	687a      	ldr	r2, [r7, #4]
2000193e:	f241 0300 	movw	r3, #4096	; 0x1000
20001942:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001946:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20001948:	687b      	ldr	r3, [r7, #4]
2000194a:	f04f 020c 	mov.w	r2, #12
2000194e:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20001950:	f242 0300 	movw	r3, #8192	; 0x2000
20001954:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001958:	f242 0200 	movw	r2, #8192	; 0x2000
2000195c:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001960:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001962:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20001966:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20001968:	f04f 000c 	mov.w	r0, #12
2000196c:	f7ff ff88 	bl	20001880 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20001970:	f242 0300 	movw	r3, #8192	; 0x2000
20001974:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001978:	f242 0200 	movw	r2, #8192	; 0x2000
2000197c:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001980:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001982:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20001986:	631a      	str	r2, [r3, #48]	; 0x30
20001988:	e025      	b.n	200019d6 <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
2000198a:	687a      	ldr	r2, [r7, #4]
2000198c:	f241 0300 	movw	r3, #4096	; 0x1000
20001990:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001994:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20001996:	687b      	ldr	r3, [r7, #4]
20001998:	f04f 020d 	mov.w	r2, #13
2000199c:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
2000199e:	f242 0300 	movw	r3, #8192	; 0x2000
200019a2:	f2ce 0304 	movt	r3, #57348	; 0xe004
200019a6:	f242 0200 	movw	r2, #8192	; 0x2000
200019aa:	f2ce 0204 	movt	r2, #57348	; 0xe004
200019ae:	6b12      	ldr	r2, [r2, #48]	; 0x30
200019b0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
200019b4:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
200019b6:	f04f 000d 	mov.w	r0, #13
200019ba:	f7ff ff61 	bl	20001880 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
200019be:	f242 0300 	movw	r3, #8192	; 0x2000
200019c2:	f2ce 0304 	movt	r3, #57348	; 0xe004
200019c6:	f242 0200 	movw	r2, #8192	; 0x2000
200019ca:	f2ce 0204 	movt	r2, #57348	; 0xe004
200019ce:	6b12      	ldr	r2, [r2, #48]	; 0x30
200019d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
200019d4:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
200019d6:	687b      	ldr	r3, [r7, #4]
200019d8:	681b      	ldr	r3, [r3, #0]
200019da:	687a      	ldr	r2, [r7, #4]
200019dc:	6812      	ldr	r2, [r2, #0]
200019de:	6812      	ldr	r2, [r2, #0]
200019e0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
200019e4:	601a      	str	r2, [r3, #0]
}
200019e6:	f107 0710 	add.w	r7, r7, #16
200019ea:	46bd      	mov	sp, r7
200019ec:	bd80      	pop	{r7, pc}
200019ee:	bf00      	nop

200019f0 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
200019f0:	b580      	push	{r7, lr}
200019f2:	b08a      	sub	sp, #40	; 0x28
200019f4:	af00      	add	r7, sp, #0
200019f6:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
200019f8:	687b      	ldr	r3, [r7, #4]
200019fa:	681b      	ldr	r3, [r3, #0]
200019fc:	681b      	ldr	r3, [r3, #0]
200019fe:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
20001a00:	687b      	ldr	r3, [r7, #4]
20001a02:	681b      	ldr	r3, [r3, #0]
20001a04:	699b      	ldr	r3, [r3, #24]
20001a06:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
20001a08:	687b      	ldr	r3, [r7, #4]
20001a0a:	681b      	ldr	r3, [r3, #0]
20001a0c:	685b      	ldr	r3, [r3, #4]
20001a0e:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
20001a10:	687b      	ldr	r3, [r7, #4]
20001a12:	681b      	ldr	r3, [r3, #0]
20001a14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
20001a16:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
20001a18:	687b      	ldr	r3, [r7, #4]
20001a1a:	681b      	ldr	r3, [r3, #0]
20001a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20001a1e:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
20001a20:	687b      	ldr	r3, [r7, #4]
20001a22:	681b      	ldr	r3, [r3, #0]
20001a24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20001a26:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
20001a28:	687b      	ldr	r3, [r7, #4]
20001a2a:	681b      	ldr	r3, [r3, #0]
20001a2c:	69db      	ldr	r3, [r3, #28]
20001a2e:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
20001a30:	687a      	ldr	r2, [r7, #4]
20001a32:	f649 4394 	movw	r3, #40084	; 0x9c94
20001a36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a3a:	429a      	cmp	r2, r3
20001a3c:	d12e      	bne.n	20001a9c <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20001a3e:	687a      	ldr	r2, [r7, #4]
20001a40:	f241 0300 	movw	r3, #4096	; 0x1000
20001a44:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001a48:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20001a4a:	687b      	ldr	r3, [r7, #4]
20001a4c:	f04f 020c 	mov.w	r2, #12
20001a50:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20001a52:	f242 0300 	movw	r3, #8192	; 0x2000
20001a56:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001a5a:	f242 0200 	movw	r2, #8192	; 0x2000
20001a5e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001a62:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001a64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20001a68:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20001a6a:	f04f 000c 	mov.w	r0, #12
20001a6e:	f7ff ff07 	bl	20001880 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20001a72:	f242 0300 	movw	r3, #8192	; 0x2000
20001a76:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001a7a:	f242 0200 	movw	r2, #8192	; 0x2000
20001a7e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001a82:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001a84:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20001a88:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20001a8a:	687b      	ldr	r3, [r7, #4]
20001a8c:	681b      	ldr	r3, [r3, #0]
20001a8e:	687a      	ldr	r2, [r7, #4]
20001a90:	6812      	ldr	r2, [r2, #0]
20001a92:	6812      	ldr	r2, [r2, #0]
20001a94:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20001a98:	601a      	str	r2, [r3, #0]
20001a9a:	e02d      	b.n	20001af8 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20001a9c:	687a      	ldr	r2, [r7, #4]
20001a9e:	f241 0300 	movw	r3, #4096	; 0x1000
20001aa2:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001aa6:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20001aa8:	687b      	ldr	r3, [r7, #4]
20001aaa:	f04f 020d 	mov.w	r2, #13
20001aae:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20001ab0:	f242 0300 	movw	r3, #8192	; 0x2000
20001ab4:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001ab8:	f242 0200 	movw	r2, #8192	; 0x2000
20001abc:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001ac0:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001ac2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20001ac6:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20001ac8:	f04f 000d 	mov.w	r0, #13
20001acc:	f7ff fed8 	bl	20001880 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20001ad0:	f242 0300 	movw	r3, #8192	; 0x2000
20001ad4:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001ad8:	f242 0200 	movw	r2, #8192	; 0x2000
20001adc:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001ae0:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001ae2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20001ae6:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20001ae8:	687b      	ldr	r3, [r7, #4]
20001aea:	681b      	ldr	r3, [r3, #0]
20001aec:	687a      	ldr	r2, [r7, #4]
20001aee:	6812      	ldr	r2, [r2, #0]
20001af0:	6812      	ldr	r2, [r2, #0]
20001af2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20001af6:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
20001af8:	68fb      	ldr	r3, [r7, #12]
20001afa:	f023 0301 	bic.w	r3, r3, #1
20001afe:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
20001b00:	687b      	ldr	r3, [r7, #4]
20001b02:	681b      	ldr	r3, [r3, #0]
20001b04:	68fa      	ldr	r2, [r7, #12]
20001b06:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
20001b08:	687b      	ldr	r3, [r7, #4]
20001b0a:	681b      	ldr	r3, [r3, #0]
20001b0c:	693a      	ldr	r2, [r7, #16]
20001b0e:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
20001b10:	687b      	ldr	r3, [r7, #4]
20001b12:	681b      	ldr	r3, [r3, #0]
20001b14:	697a      	ldr	r2, [r7, #20]
20001b16:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20001b18:	687b      	ldr	r3, [r7, #4]
20001b1a:	681b      	ldr	r3, [r3, #0]
20001b1c:	687a      	ldr	r2, [r7, #4]
20001b1e:	6812      	ldr	r2, [r2, #0]
20001b20:	6812      	ldr	r2, [r2, #0]
20001b22:	f042 0201 	orr.w	r2, r2, #1
20001b26:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
20001b28:	687b      	ldr	r3, [r7, #4]
20001b2a:	681b      	ldr	r3, [r3, #0]
20001b2c:	69ba      	ldr	r2, [r7, #24]
20001b2e:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
20001b30:	687b      	ldr	r3, [r7, #4]
20001b32:	681b      	ldr	r3, [r3, #0]
20001b34:	69fa      	ldr	r2, [r7, #28]
20001b36:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
20001b38:	687b      	ldr	r3, [r7, #4]
20001b3a:	681b      	ldr	r3, [r3, #0]
20001b3c:	6a3a      	ldr	r2, [r7, #32]
20001b3e:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
20001b40:	687b      	ldr	r3, [r7, #4]
20001b42:	681b      	ldr	r3, [r3, #0]
20001b44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
20001b46:	61da      	str	r2, [r3, #28]
}
20001b48:	f107 0728 	add.w	r7, r7, #40	; 0x28
20001b4c:	46bd      	mov	sp, r7
20001b4e:	bd80      	pop	{r7, pc}

20001b50 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
20001b50:	b580      	push	{r7, lr}
20001b52:	b084      	sub	sp, #16
20001b54:	af00      	add	r7, sp, #0
20001b56:	60f8      	str	r0, [r7, #12]
20001b58:	607a      	str	r2, [r7, #4]
20001b5a:	460a      	mov	r2, r1
20001b5c:	72fa      	strb	r2, [r7, #11]
20001b5e:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001b60:	68fa      	ldr	r2, [r7, #12]
20001b62:	f649 4394 	movw	r3, #40084	; 0x9c94
20001b66:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b6a:	429a      	cmp	r2, r3
20001b6c:	d007      	beq.n	20001b7e <MSS_SPI_configure_master_mode+0x2e>
20001b6e:	68fa      	ldr	r2, [r7, #12]
20001b70:	f649 4310 	movw	r3, #39952	; 0x9c10
20001b74:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b78:	429a      	cmp	r2, r3
20001b7a:	d000      	beq.n	20001b7e <MSS_SPI_configure_master_mode+0x2e>
20001b7c:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
20001b7e:	7afb      	ldrb	r3, [r7, #11]
20001b80:	2b07      	cmp	r3, #7
20001b82:	d900      	bls.n	20001b86 <MSS_SPI_configure_master_mode+0x36>
20001b84:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
20001b86:	7e3b      	ldrb	r3, [r7, #24]
20001b88:	2b20      	cmp	r3, #32
20001b8a:	d900      	bls.n	20001b8e <MSS_SPI_configure_master_mode+0x3e>
20001b8c:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20001b8e:	68fb      	ldr	r3, [r7, #12]
20001b90:	889b      	ldrh	r3, [r3, #4]
20001b92:	b21b      	sxth	r3, r3
20001b94:	4618      	mov	r0, r3
20001b96:	f7ff fe55 	bl	20001844 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
20001b9a:	68fb      	ldr	r3, [r7, #12]
20001b9c:	f04f 0200 	mov.w	r2, #0
20001ba0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20001ba4:	68fb      	ldr	r3, [r7, #12]
20001ba6:	681b      	ldr	r3, [r3, #0]
20001ba8:	68fa      	ldr	r2, [r7, #12]
20001baa:	6812      	ldr	r2, [r2, #0]
20001bac:	6812      	ldr	r2, [r2, #0]
20001bae:	f022 0201 	bic.w	r2, r2, #1
20001bb2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
20001bb4:	68fb      	ldr	r3, [r7, #12]
20001bb6:	681b      	ldr	r3, [r3, #0]
20001bb8:	68fa      	ldr	r2, [r7, #12]
20001bba:	6812      	ldr	r2, [r2, #0]
20001bbc:	6812      	ldr	r2, [r2, #0]
20001bbe:	f042 0202 	orr.w	r2, r2, #2
20001bc2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20001bc4:	68fb      	ldr	r3, [r7, #12]
20001bc6:	681b      	ldr	r3, [r3, #0]
20001bc8:	68fa      	ldr	r2, [r7, #12]
20001bca:	6812      	ldr	r2, [r2, #0]
20001bcc:	6812      	ldr	r2, [r2, #0]
20001bce:	f042 0201 	orr.w	r2, r2, #1
20001bd2:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
20001bd4:	7afb      	ldrb	r3, [r7, #11]
20001bd6:	2b07      	cmp	r3, #7
20001bd8:	d83f      	bhi.n	20001c5a <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20001bda:	687b      	ldr	r3, [r7, #4]
20001bdc:	2b00      	cmp	r3, #0
20001bde:	d00b      	beq.n	20001bf8 <MSS_SPI_configure_master_mode+0xa8>
20001be0:	687b      	ldr	r3, [r7, #4]
20001be2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
20001be6:	d007      	beq.n	20001bf8 <MSS_SPI_configure_master_mode+0xa8>
20001be8:	687b      	ldr	r3, [r7, #4]
20001bea:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
20001bee:	d003      	beq.n	20001bf8 <MSS_SPI_configure_master_mode+0xa8>
20001bf0:	687b      	ldr	r3, [r7, #4]
20001bf2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
20001bf6:	d10f      	bne.n	20001c18 <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
20001bf8:	7afa      	ldrb	r2, [r7, #11]
20001bfa:	6879      	ldr	r1, [r7, #4]
20001bfc:	f240 1302 	movw	r3, #258	; 0x102
20001c00:	f2c2 4300 	movt	r3, #9216	; 0x2400
20001c04:	ea41 0303 	orr.w	r3, r1, r3
20001c08:	68f9      	ldr	r1, [r7, #12]
20001c0a:	f102 0206 	add.w	r2, r2, #6
20001c0e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20001c12:	440a      	add	r2, r1
20001c14:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20001c16:	e00e      	b.n	20001c36 <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
20001c18:	7afa      	ldrb	r2, [r7, #11]
20001c1a:	6879      	ldr	r1, [r7, #4]
20001c1c:	f240 1302 	movw	r3, #258	; 0x102
20001c20:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c24:	ea41 0303 	orr.w	r3, r1, r3
20001c28:	68f9      	ldr	r1, [r7, #12]
20001c2a:	f102 0206 	add.w	r2, r2, #6
20001c2e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20001c32:	440a      	add	r2, r1
20001c34:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
20001c36:	7afb      	ldrb	r3, [r7, #11]
20001c38:	68fa      	ldr	r2, [r7, #12]
20001c3a:	f103 0306 	add.w	r3, r3, #6
20001c3e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001c42:	4413      	add	r3, r2
20001c44:	7e3a      	ldrb	r2, [r7, #24]
20001c46:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
20001c48:	7afb      	ldrb	r3, [r7, #11]
20001c4a:	68fa      	ldr	r2, [r7, #12]
20001c4c:	f103 0306 	add.w	r3, r3, #6
20001c50:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001c54:	4413      	add	r3, r2
20001c56:	78fa      	ldrb	r2, [r7, #3]
20001c58:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20001c5a:	68fb      	ldr	r3, [r7, #12]
20001c5c:	889b      	ldrh	r3, [r3, #4]
20001c5e:	b21b      	sxth	r3, r3
20001c60:	4618      	mov	r0, r3
20001c62:	f7ff fdd3 	bl	2000180c <NVIC_EnableIRQ>
}
20001c66:	f107 0710 	add.w	r7, r7, #16
20001c6a:	46bd      	mov	sp, r7
20001c6c:	bd80      	pop	{r7, pc}
20001c6e:	bf00      	nop

20001c70 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20001c70:	b580      	push	{r7, lr}
20001c72:	b084      	sub	sp, #16
20001c74:	af00      	add	r7, sp, #0
20001c76:	6078      	str	r0, [r7, #4]
20001c78:	460b      	mov	r3, r1
20001c7a:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001c7c:	687a      	ldr	r2, [r7, #4]
20001c7e:	f649 4394 	movw	r3, #40084	; 0x9c94
20001c82:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c86:	429a      	cmp	r2, r3
20001c88:	d007      	beq.n	20001c9a <MSS_SPI_set_slave_select+0x2a>
20001c8a:	687a      	ldr	r2, [r7, #4]
20001c8c:	f649 4310 	movw	r3, #39952	; 0x9c10
20001c90:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c94:	429a      	cmp	r2, r3
20001c96:	d000      	beq.n	20001c9a <MSS_SPI_set_slave_select+0x2a>
20001c98:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20001c9a:	687b      	ldr	r3, [r7, #4]
20001c9c:	681b      	ldr	r3, [r3, #0]
20001c9e:	681b      	ldr	r3, [r3, #0]
20001ca0:	f003 0302 	and.w	r3, r3, #2
20001ca4:	2b00      	cmp	r3, #0
20001ca6:	d100      	bne.n	20001caa <MSS_SPI_set_slave_select+0x3a>
20001ca8:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
20001caa:	78fb      	ldrb	r3, [r7, #3]
20001cac:	687a      	ldr	r2, [r7, #4]
20001cae:	f103 0306 	add.w	r3, r3, #6
20001cb2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001cb6:	4413      	add	r3, r2
20001cb8:	685b      	ldr	r3, [r3, #4]
20001cba:	f1b3 3fff 	cmp.w	r3, #4294967295
20001cbe:	d100      	bne.n	20001cc2 <MSS_SPI_set_slave_select+0x52>
20001cc0:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20001cc2:	687b      	ldr	r3, [r7, #4]
20001cc4:	889b      	ldrh	r3, [r3, #4]
20001cc6:	b21b      	sxth	r3, r3
20001cc8:	4618      	mov	r0, r3
20001cca:	f7ff fdbb 	bl	20001844 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20001cce:	687b      	ldr	r3, [r7, #4]
20001cd0:	681b      	ldr	r3, [r3, #0]
20001cd2:	689b      	ldr	r3, [r3, #8]
20001cd4:	f003 0304 	and.w	r3, r3, #4
20001cd8:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20001cda:	68fb      	ldr	r3, [r7, #12]
20001cdc:	2b00      	cmp	r3, #0
20001cde:	d002      	beq.n	20001ce6 <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
20001ce0:	6878      	ldr	r0, [r7, #4]
20001ce2:	f7ff fe85 	bl	200019f0 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20001ce6:	687b      	ldr	r3, [r7, #4]
20001ce8:	681b      	ldr	r3, [r3, #0]
20001cea:	687a      	ldr	r2, [r7, #4]
20001cec:	6812      	ldr	r2, [r2, #0]
20001cee:	6812      	ldr	r2, [r2, #0]
20001cf0:	f022 0201 	bic.w	r2, r2, #1
20001cf4:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
20001cf6:	687b      	ldr	r3, [r7, #4]
20001cf8:	681a      	ldr	r2, [r3, #0]
20001cfa:	78fb      	ldrb	r3, [r7, #3]
20001cfc:	6879      	ldr	r1, [r7, #4]
20001cfe:	f103 0306 	add.w	r3, r3, #6
20001d02:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001d06:	440b      	add	r3, r1
20001d08:	685b      	ldr	r3, [r3, #4]
20001d0a:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
20001d0c:	687b      	ldr	r3, [r7, #4]
20001d0e:	681a      	ldr	r2, [r3, #0]
20001d10:	78fb      	ldrb	r3, [r7, #3]
20001d12:	6879      	ldr	r1, [r7, #4]
20001d14:	f103 0306 	add.w	r3, r3, #6
20001d18:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001d1c:	440b      	add	r3, r1
20001d1e:	7a5b      	ldrb	r3, [r3, #9]
20001d20:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
20001d22:	687b      	ldr	r3, [r7, #4]
20001d24:	681a      	ldr	r2, [r3, #0]
20001d26:	78fb      	ldrb	r3, [r7, #3]
20001d28:	6879      	ldr	r1, [r7, #4]
20001d2a:	f103 0306 	add.w	r3, r3, #6
20001d2e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001d32:	440b      	add	r3, r1
20001d34:	7a1b      	ldrb	r3, [r3, #8]
20001d36:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20001d38:	687b      	ldr	r3, [r7, #4]
20001d3a:	681b      	ldr	r3, [r3, #0]
20001d3c:	687a      	ldr	r2, [r7, #4]
20001d3e:	6812      	ldr	r2, [r2, #0]
20001d40:	6812      	ldr	r2, [r2, #0]
20001d42:	f042 0201 	orr.w	r2, r2, #1
20001d46:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
20001d48:	687b      	ldr	r3, [r7, #4]
20001d4a:	681b      	ldr	r3, [r3, #0]
20001d4c:	687a      	ldr	r2, [r7, #4]
20001d4e:	6812      	ldr	r2, [r2, #0]
20001d50:	69d1      	ldr	r1, [r2, #28]
20001d52:	78fa      	ldrb	r2, [r7, #3]
20001d54:	f04f 0001 	mov.w	r0, #1
20001d58:	fa00 f202 	lsl.w	r2, r0, r2
20001d5c:	ea41 0202 	orr.w	r2, r1, r2
20001d60:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20001d62:	687b      	ldr	r3, [r7, #4]
20001d64:	889b      	ldrh	r3, [r3, #4]
20001d66:	b21b      	sxth	r3, r3
20001d68:	4618      	mov	r0, r3
20001d6a:	f7ff fd4f 	bl	2000180c <NVIC_EnableIRQ>
}
20001d6e:	f107 0710 	add.w	r7, r7, #16
20001d72:	46bd      	mov	sp, r7
20001d74:	bd80      	pop	{r7, pc}
20001d76:	bf00      	nop

20001d78 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20001d78:	b580      	push	{r7, lr}
20001d7a:	b084      	sub	sp, #16
20001d7c:	af00      	add	r7, sp, #0
20001d7e:	6078      	str	r0, [r7, #4]
20001d80:	460b      	mov	r3, r1
20001d82:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001d84:	687a      	ldr	r2, [r7, #4]
20001d86:	f649 4394 	movw	r3, #40084	; 0x9c94
20001d8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d8e:	429a      	cmp	r2, r3
20001d90:	d007      	beq.n	20001da2 <MSS_SPI_clear_slave_select+0x2a>
20001d92:	687a      	ldr	r2, [r7, #4]
20001d94:	f649 4310 	movw	r3, #39952	; 0x9c10
20001d98:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d9c:	429a      	cmp	r2, r3
20001d9e:	d000      	beq.n	20001da2 <MSS_SPI_clear_slave_select+0x2a>
20001da0:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20001da2:	687b      	ldr	r3, [r7, #4]
20001da4:	681b      	ldr	r3, [r3, #0]
20001da6:	681b      	ldr	r3, [r3, #0]
20001da8:	f003 0302 	and.w	r3, r3, #2
20001dac:	2b00      	cmp	r3, #0
20001dae:	d100      	bne.n	20001db2 <MSS_SPI_clear_slave_select+0x3a>
20001db0:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20001db2:	687b      	ldr	r3, [r7, #4]
20001db4:	889b      	ldrh	r3, [r3, #4]
20001db6:	b21b      	sxth	r3, r3
20001db8:	4618      	mov	r0, r3
20001dba:	f7ff fd43 	bl	20001844 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20001dbe:	687b      	ldr	r3, [r7, #4]
20001dc0:	681b      	ldr	r3, [r3, #0]
20001dc2:	689b      	ldr	r3, [r3, #8]
20001dc4:	f003 0304 	and.w	r3, r3, #4
20001dc8:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20001dca:	68fb      	ldr	r3, [r7, #12]
20001dcc:	2b00      	cmp	r3, #0
20001dce:	d002      	beq.n	20001dd6 <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
20001dd0:	6878      	ldr	r0, [r7, #4]
20001dd2:	f7ff fe0d 	bl	200019f0 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
20001dd6:	687b      	ldr	r3, [r7, #4]
20001dd8:	681b      	ldr	r3, [r3, #0]
20001dda:	687a      	ldr	r2, [r7, #4]
20001ddc:	6812      	ldr	r2, [r2, #0]
20001dde:	69d1      	ldr	r1, [r2, #28]
20001de0:	78fa      	ldrb	r2, [r7, #3]
20001de2:	f04f 0001 	mov.w	r0, #1
20001de6:	fa00 f202 	lsl.w	r2, r0, r2
20001dea:	ea6f 0202 	mvn.w	r2, r2
20001dee:	ea01 0202 	and.w	r2, r1, r2
20001df2:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20001df4:	687b      	ldr	r3, [r7, #4]
20001df6:	889b      	ldrh	r3, [r3, #4]
20001df8:	b21b      	sxth	r3, r3
20001dfa:	4618      	mov	r0, r3
20001dfc:	f7ff fd06 	bl	2000180c <NVIC_EnableIRQ>
}
20001e00:	f107 0710 	add.w	r7, r7, #16
20001e04:	46bd      	mov	sp, r7
20001e06:	bd80      	pop	{r7, pc}

20001e08 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
20001e08:	b480      	push	{r7}
20001e0a:	b087      	sub	sp, #28
20001e0c:	af00      	add	r7, sp, #0
20001e0e:	6078      	str	r0, [r7, #4]
20001e10:	6039      	str	r1, [r7, #0]
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001e12:	687a      	ldr	r2, [r7, #4]
20001e14:	f649 4394 	movw	r3, #40084	; 0x9c94
20001e18:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e1c:	429a      	cmp	r2, r3
20001e1e:	d007      	beq.n	20001e30 <MSS_SPI_transfer_frame+0x28>
20001e20:	687a      	ldr	r2, [r7, #4]
20001e22:	f649 4310 	movw	r3, #39952	; 0x9c10
20001e26:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e2a:	429a      	cmp	r2, r3
20001e2c:	d000      	beq.n	20001e30 <MSS_SPI_transfer_frame+0x28>
20001e2e:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20001e30:	687b      	ldr	r3, [r7, #4]
20001e32:	681b      	ldr	r3, [r3, #0]
20001e34:	681b      	ldr	r3, [r3, #0]
20001e36:	f003 0302 	and.w	r3, r3, #2
20001e3a:	2b00      	cmp	r3, #0
20001e3c:	d100      	bne.n	20001e40 <MSS_SPI_transfer_frame+0x38>
20001e3e:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20001e40:	687b      	ldr	r3, [r7, #4]
20001e42:	681a      	ldr	r2, [r3, #0]
20001e44:	687b      	ldr	r3, [r7, #4]
20001e46:	681b      	ldr	r3, [r3, #0]
20001e48:	6819      	ldr	r1, [r3, #0]
20001e4a:	f240 03ff 	movw	r3, #255	; 0xff
20001e4e:	f6cf 7300 	movt	r3, #65280	; 0xff00
20001e52:	ea01 0303 	and.w	r3, r1, r3
20001e56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20001e5a:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20001e5c:	687b      	ldr	r3, [r7, #4]
20001e5e:	681b      	ldr	r3, [r3, #0]
20001e60:	687a      	ldr	r2, [r7, #4]
20001e62:	6812      	ldr	r2, [r2, #0]
20001e64:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20001e66:	f042 020c 	orr.w	r2, r2, #12
20001e6a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20001e6c:	687b      	ldr	r3, [r7, #4]
20001e6e:	681b      	ldr	r3, [r3, #0]
20001e70:	689b      	ldr	r3, [r3, #8]
20001e72:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001e76:	60fb      	str	r3, [r7, #12]
    while(0u == rx_fifo_empty)
20001e78:	e00b      	b.n	20001e92 <MSS_SPI_transfer_frame+0x8a>
    {
        dummy = this_spi->hw_reg->RX_DATA;
20001e7a:	687b      	ldr	r3, [r7, #4]
20001e7c:	681b      	ldr	r3, [r3, #0]
20001e7e:	691b      	ldr	r3, [r3, #16]
20001e80:	60bb      	str	r3, [r7, #8]
        dummy = dummy;  /* Prevent Lint warning. */
20001e82:	68bb      	ldr	r3, [r7, #8]
20001e84:	60bb      	str	r3, [r7, #8]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20001e86:	687b      	ldr	r3, [r7, #4]
20001e88:	681b      	ldr	r3, [r3, #0]
20001e8a:	689b      	ldr	r3, [r3, #8]
20001e8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001e90:	60fb      	str	r3, [r7, #12]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
20001e92:	68fb      	ldr	r3, [r7, #12]
20001e94:	2b00      	cmp	r3, #0
20001e96:	d0f0      	beq.n	20001e7a <MSS_SPI_transfer_frame+0x72>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
20001e98:	687b      	ldr	r3, [r7, #4]
20001e9a:	681b      	ldr	r3, [r3, #0]
20001e9c:	683a      	ldr	r2, [r7, #0]
20001e9e:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20001ea0:	687b      	ldr	r3, [r7, #4]
20001ea2:	681b      	ldr	r3, [r3, #0]
20001ea4:	689b      	ldr	r3, [r3, #8]
20001ea6:	f003 0301 	and.w	r3, r3, #1
20001eaa:	617b      	str	r3, [r7, #20]
    while(0u == tx_done)
20001eac:	e005      	b.n	20001eba <MSS_SPI_transfer_frame+0xb2>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20001eae:	687b      	ldr	r3, [r7, #4]
20001eb0:	681b      	ldr	r3, [r3, #0]
20001eb2:	689b      	ldr	r3, [r3, #8]
20001eb4:	f003 0301 	and.w	r3, r3, #1
20001eb8:	617b      	str	r3, [r7, #20]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
20001eba:	697b      	ldr	r3, [r7, #20]
20001ebc:	2b00      	cmp	r3, #0
20001ebe:	d0f6      	beq.n	20001eae <MSS_SPI_transfer_frame+0xa6>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20001ec0:	687b      	ldr	r3, [r7, #4]
20001ec2:	681b      	ldr	r3, [r3, #0]
20001ec4:	689b      	ldr	r3, [r3, #8]
20001ec6:	f003 0302 	and.w	r3, r3, #2
20001eca:	613b      	str	r3, [r7, #16]
    while(0u == rx_ready)
20001ecc:	e005      	b.n	20001eda <MSS_SPI_transfer_frame+0xd2>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20001ece:	687b      	ldr	r3, [r7, #4]
20001ed0:	681b      	ldr	r3, [r3, #0]
20001ed2:	689b      	ldr	r3, [r3, #8]
20001ed4:	f003 0302 	and.w	r3, r3, #2
20001ed8:	613b      	str	r3, [r7, #16]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
20001eda:	693b      	ldr	r3, [r7, #16]
20001edc:	2b00      	cmp	r3, #0
20001ede:	d0f6      	beq.n	20001ece <MSS_SPI_transfer_frame+0xc6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
20001ee0:	687b      	ldr	r3, [r7, #4]
20001ee2:	681b      	ldr	r3, [r3, #0]
20001ee4:	691b      	ldr	r3, [r3, #16]
}
20001ee6:	4618      	mov	r0, r3
20001ee8:	f107 071c 	add.w	r7, r7, #28
20001eec:	46bd      	mov	sp, r7
20001eee:	bc80      	pop	{r7}
20001ef0:	4770      	bx	lr
20001ef2:	bf00      	nop

20001ef4 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20001ef4:	b480      	push	{r7}
20001ef6:	b085      	sub	sp, #20
20001ef8:	af00      	add	r7, sp, #0
20001efa:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
20001efc:	f04f 0300 	mov.w	r3, #0
20001f00:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001f02:	e00e      	b.n	20001f22 <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
20001f04:	687b      	ldr	r3, [r7, #4]
20001f06:	681b      	ldr	r3, [r3, #0]
20001f08:	687a      	ldr	r2, [r7, #4]
20001f0a:	6891      	ldr	r1, [r2, #8]
20001f0c:	687a      	ldr	r2, [r7, #4]
20001f0e:	6912      	ldr	r2, [r2, #16]
20001f10:	440a      	add	r2, r1
20001f12:	7812      	ldrb	r2, [r2, #0]
20001f14:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
20001f16:	687b      	ldr	r3, [r7, #4]
20001f18:	691b      	ldr	r3, [r3, #16]
20001f1a:	f103 0201 	add.w	r2, r3, #1
20001f1e:	687b      	ldr	r3, [r7, #4]
20001f20:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001f22:	687b      	ldr	r3, [r7, #4]
20001f24:	681b      	ldr	r3, [r3, #0]
20001f26:	689b      	ldr	r3, [r3, #8]
20001f28:	f403 7380 	and.w	r3, r3, #256	; 0x100
20001f2c:	2b00      	cmp	r3, #0
20001f2e:	d105      	bne.n	20001f3c <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
20001f30:	687b      	ldr	r3, [r7, #4]
20001f32:	691a      	ldr	r2, [r3, #16]
20001f34:	687b      	ldr	r3, [r7, #4]
20001f36:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001f38:	429a      	cmp	r2, r3
20001f3a:	d3e3      	bcc.n	20001f04 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
20001f3c:	687b      	ldr	r3, [r7, #4]
20001f3e:	691a      	ldr	r2, [r3, #16]
20001f40:	687b      	ldr	r3, [r7, #4]
20001f42:	68db      	ldr	r3, [r3, #12]
20001f44:	429a      	cmp	r2, r3
20001f46:	d31c      	bcc.n	20001f82 <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001f48:	e00e      	b.n	20001f68 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
20001f4a:	687b      	ldr	r3, [r7, #4]
20001f4c:	681b      	ldr	r3, [r3, #0]
20001f4e:	687a      	ldr	r2, [r7, #4]
20001f50:	6951      	ldr	r1, [r2, #20]
20001f52:	687a      	ldr	r2, [r7, #4]
20001f54:	69d2      	ldr	r2, [r2, #28]
20001f56:	440a      	add	r2, r1
20001f58:	7812      	ldrb	r2, [r2, #0]
20001f5a:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
20001f5c:	687b      	ldr	r3, [r7, #4]
20001f5e:	69db      	ldr	r3, [r3, #28]
20001f60:	f103 0201 	add.w	r2, r3, #1
20001f64:	687b      	ldr	r3, [r7, #4]
20001f66:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001f68:	687b      	ldr	r3, [r7, #4]
20001f6a:	681b      	ldr	r3, [r3, #0]
20001f6c:	689b      	ldr	r3, [r3, #8]
20001f6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
20001f72:	2b00      	cmp	r3, #0
20001f74:	d105      	bne.n	20001f82 <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
20001f76:	687b      	ldr	r3, [r7, #4]
20001f78:	69da      	ldr	r2, [r3, #28]
20001f7a:	687b      	ldr	r3, [r7, #4]
20001f7c:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001f7e:	429a      	cmp	r2, r3
20001f80:	d3e3      	bcc.n	20001f4a <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20001f82:	687b      	ldr	r3, [r7, #4]
20001f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001f86:	2b00      	cmp	r3, #0
20001f88:	d01f      	beq.n	20001fca <fill_slave_tx_fifo+0xd6>
20001f8a:	687b      	ldr	r3, [r7, #4]
20001f8c:	691a      	ldr	r2, [r3, #16]
20001f8e:	687b      	ldr	r3, [r7, #4]
20001f90:	68db      	ldr	r3, [r3, #12]
20001f92:	429a      	cmp	r2, r3
20001f94:	d319      	bcc.n	20001fca <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
20001f96:	687b      	ldr	r3, [r7, #4]
20001f98:	69da      	ldr	r2, [r3, #28]
20001f9a:	687b      	ldr	r3, [r7, #4]
20001f9c:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20001f9e:	429a      	cmp	r2, r3
20001fa0:	d313      	bcc.n	20001fca <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001fa2:	e008      	b.n	20001fb6 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
20001fa4:	687b      	ldr	r3, [r7, #4]
20001fa6:	681b      	ldr	r3, [r3, #0]
20001fa8:	f04f 0200 	mov.w	r2, #0
20001fac:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
20001fae:	68fb      	ldr	r3, [r7, #12]
20001fb0:	f103 0301 	add.w	r3, r3, #1
20001fb4:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001fb6:	687b      	ldr	r3, [r7, #4]
20001fb8:	681b      	ldr	r3, [r3, #0]
20001fba:	689b      	ldr	r3, [r3, #8]
20001fbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
20001fc0:	2b00      	cmp	r3, #0
20001fc2:	d102      	bne.n	20001fca <fill_slave_tx_fifo+0xd6>
20001fc4:	68fb      	ldr	r3, [r7, #12]
20001fc6:	2b1f      	cmp	r3, #31
20001fc8:	d9ec      	bls.n	20001fa4 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
20001fca:	f107 0714 	add.w	r7, r7, #20
20001fce:	46bd      	mov	sp, r7
20001fd0:	bc80      	pop	{r7}
20001fd2:	4770      	bx	lr

20001fd4 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20001fd4:	b580      	push	{r7, lr}
20001fd6:	b084      	sub	sp, #16
20001fd8:	af00      	add	r7, sp, #0
20001fda:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20001fdc:	687b      	ldr	r3, [r7, #4]
20001fde:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20001fe2:	2b02      	cmp	r3, #2
20001fe4:	d115      	bne.n	20002012 <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001fe6:	e00c      	b.n	20002002 <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
20001fe8:	687b      	ldr	r3, [r7, #4]
20001fea:	681b      	ldr	r3, [r3, #0]
20001fec:	691b      	ldr	r3, [r3, #16]
20001fee:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
20001ff0:	687b      	ldr	r3, [r7, #4]
20001ff2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20001ff4:	2b00      	cmp	r3, #0
20001ff6:	d004      	beq.n	20002002 <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
20001ff8:	687b      	ldr	r3, [r7, #4]
20001ffa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20001ffc:	68fa      	ldr	r2, [r7, #12]
20001ffe:	4610      	mov	r0, r2
20002000:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002002:	687b      	ldr	r3, [r7, #4]
20002004:	681b      	ldr	r3, [r3, #0]
20002006:	689b      	ldr	r3, [r3, #8]
20002008:	f003 0340 	and.w	r3, r3, #64	; 0x40
2000200c:	2b00      	cmp	r3, #0
2000200e:	d0eb      	beq.n	20001fe8 <read_slave_rx_fifo+0x14>
20002010:	e032      	b.n	20002078 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20002012:	687b      	ldr	r3, [r7, #4]
20002014:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002018:	2b01      	cmp	r3, #1
2000201a:	d125      	bne.n	20002068 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000201c:	e017      	b.n	2000204e <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
2000201e:	687b      	ldr	r3, [r7, #4]
20002020:	681b      	ldr	r3, [r3, #0]
20002022:	691b      	ldr	r3, [r3, #16]
20002024:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
20002026:	687b      	ldr	r3, [r7, #4]
20002028:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2000202a:	687b      	ldr	r3, [r7, #4]
2000202c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2000202e:	429a      	cmp	r2, r3
20002030:	d207      	bcs.n	20002042 <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20002032:	687b      	ldr	r3, [r7, #4]
20002034:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20002036:	687b      	ldr	r3, [r7, #4]
20002038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000203a:	4413      	add	r3, r2
2000203c:	68fa      	ldr	r2, [r7, #12]
2000203e:	b2d2      	uxtb	r2, r2
20002040:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
20002042:	687b      	ldr	r3, [r7, #4]
20002044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002046:	f103 0201 	add.w	r2, r3, #1
2000204a:	687b      	ldr	r3, [r7, #4]
2000204c:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000204e:	687b      	ldr	r3, [r7, #4]
20002050:	681b      	ldr	r3, [r3, #0]
20002052:	689b      	ldr	r3, [r3, #8]
20002054:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002058:	2b00      	cmp	r3, #0
2000205a:	d0e0      	beq.n	2000201e <read_slave_rx_fifo+0x4a>
2000205c:	e00c      	b.n	20002078 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
2000205e:	687b      	ldr	r3, [r7, #4]
20002060:	681b      	ldr	r3, [r3, #0]
20002062:	691b      	ldr	r3, [r3, #16]
20002064:	60fb      	str	r3, [r7, #12]
20002066:	e000      	b.n	2000206a <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002068:	bf00      	nop
2000206a:	687b      	ldr	r3, [r7, #4]
2000206c:	681b      	ldr	r3, [r3, #0]
2000206e:	689b      	ldr	r3, [r3, #8]
20002070:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002074:	2b00      	cmp	r3, #0
20002076:	d0f2      	beq.n	2000205e <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
20002078:	f107 0710 	add.w	r7, r7, #16
2000207c:	46bd      	mov	sp, r7
2000207e:	bd80      	pop	{r7, pc}

20002080 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
20002080:	b580      	push	{r7, lr}
20002082:	b086      	sub	sp, #24
20002084:	af00      	add	r7, sp, #0
20002086:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
20002088:	687b      	ldr	r3, [r7, #4]
2000208a:	681b      	ldr	r3, [r3, #0]
2000208c:	f103 0320 	add.w	r3, r3, #32
20002090:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002092:	687a      	ldr	r2, [r7, #4]
20002094:	f649 4394 	movw	r3, #40084	; 0x9c94
20002098:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000209c:	429a      	cmp	r2, r3
2000209e:	d007      	beq.n	200020b0 <mss_spi_isr+0x30>
200020a0:	687a      	ldr	r2, [r7, #4]
200020a2:	f649 4310 	movw	r3, #39952	; 0x9c10
200020a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020aa:	429a      	cmp	r2, r3
200020ac:	d000      	beq.n	200020b0 <mss_spi_isr+0x30>
200020ae:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
200020b0:	693b      	ldr	r3, [r7, #16]
200020b2:	681b      	ldr	r3, [r3, #0]
200020b4:	f003 0302 	and.w	r3, r3, #2
200020b8:	2b00      	cmp	r3, #0
200020ba:	d052      	beq.n	20002162 <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
200020bc:	687b      	ldr	r3, [r7, #4]
200020be:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200020c2:	2b02      	cmp	r3, #2
200020c4:	d115      	bne.n	200020f2 <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200020c6:	e00c      	b.n	200020e2 <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
200020c8:	687b      	ldr	r3, [r7, #4]
200020ca:	681b      	ldr	r3, [r3, #0]
200020cc:	691b      	ldr	r3, [r3, #16]
200020ce:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
200020d0:	687b      	ldr	r3, [r7, #4]
200020d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200020d4:	2b00      	cmp	r3, #0
200020d6:	d004      	beq.n	200020e2 <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
200020d8:	687b      	ldr	r3, [r7, #4]
200020da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200020dc:	68fa      	ldr	r2, [r7, #12]
200020de:	4610      	mov	r0, r2
200020e0:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200020e2:	687b      	ldr	r3, [r7, #4]
200020e4:	681b      	ldr	r3, [r3, #0]
200020e6:	689b      	ldr	r3, [r3, #8]
200020e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
200020ec:	2b00      	cmp	r3, #0
200020ee:	d0eb      	beq.n	200020c8 <mss_spi_isr+0x48>
200020f0:	e032      	b.n	20002158 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
200020f2:	687b      	ldr	r3, [r7, #4]
200020f4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200020f8:	2b01      	cmp	r3, #1
200020fa:	d125      	bne.n	20002148 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
200020fc:	e017      	b.n	2000212e <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
200020fe:	687b      	ldr	r3, [r7, #4]
20002100:	681b      	ldr	r3, [r3, #0]
20002102:	691b      	ldr	r3, [r3, #16]
20002104:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
20002106:	687b      	ldr	r3, [r7, #4]
20002108:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2000210a:	687b      	ldr	r3, [r7, #4]
2000210c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2000210e:	429a      	cmp	r2, r3
20002110:	d207      	bcs.n	20002122 <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20002112:	687b      	ldr	r3, [r7, #4]
20002114:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20002116:	687b      	ldr	r3, [r7, #4]
20002118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000211a:	4413      	add	r3, r2
2000211c:	68fa      	ldr	r2, [r7, #12]
2000211e:	b2d2      	uxtb	r2, r2
20002120:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
20002122:	687b      	ldr	r3, [r7, #4]
20002124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002126:	f103 0201 	add.w	r2, r3, #1
2000212a:	687b      	ldr	r3, [r7, #4]
2000212c:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000212e:	687b      	ldr	r3, [r7, #4]
20002130:	681b      	ldr	r3, [r3, #0]
20002132:	689b      	ldr	r3, [r3, #8]
20002134:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002138:	2b00      	cmp	r3, #0
2000213a:	d0e0      	beq.n	200020fe <mss_spi_isr+0x7e>
2000213c:	e00c      	b.n	20002158 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
2000213e:	687b      	ldr	r3, [r7, #4]
20002140:	681b      	ldr	r3, [r3, #0]
20002142:	691b      	ldr	r3, [r3, #16]
20002144:	60fb      	str	r3, [r7, #12]
20002146:	e000      	b.n	2000214a <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002148:	bf00      	nop
2000214a:	687b      	ldr	r3, [r7, #4]
2000214c:	681b      	ldr	r3, [r3, #0]
2000214e:	689b      	ldr	r3, [r3, #8]
20002150:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002154:	2b00      	cmp	r3, #0
20002156:	d0f2      	beq.n	2000213e <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
20002158:	687b      	ldr	r3, [r7, #4]
2000215a:	681b      	ldr	r3, [r3, #0]
2000215c:	f04f 0202 	mov.w	r2, #2
20002160:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
20002162:	693b      	ldr	r3, [r7, #16]
20002164:	681b      	ldr	r3, [r3, #0]
20002166:	f003 0301 	and.w	r3, r3, #1
2000216a:	b2db      	uxtb	r3, r3
2000216c:	2b00      	cmp	r3, #0
2000216e:	d012      	beq.n	20002196 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20002170:	687b      	ldr	r3, [r7, #4]
20002172:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002176:	2b02      	cmp	r3, #2
20002178:	d105      	bne.n	20002186 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
2000217a:	687b      	ldr	r3, [r7, #4]
2000217c:	681b      	ldr	r3, [r3, #0]
2000217e:	687a      	ldr	r2, [r7, #4]
20002180:	6f92      	ldr	r2, [r2, #120]	; 0x78
20002182:	615a      	str	r2, [r3, #20]
20002184:	e002      	b.n	2000218c <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
20002186:	6878      	ldr	r0, [r7, #4]
20002188:	f7ff feb4 	bl	20001ef4 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
2000218c:	687b      	ldr	r3, [r7, #4]
2000218e:	681b      	ldr	r3, [r3, #0]
20002190:	f04f 0201 	mov.w	r2, #1
20002194:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
20002196:	693b      	ldr	r3, [r7, #16]
20002198:	681b      	ldr	r3, [r3, #0]
2000219a:	f003 0310 	and.w	r3, r3, #16
2000219e:	2b00      	cmp	r3, #0
200021a0:	d023      	beq.n	200021ea <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
200021a2:	6878      	ldr	r0, [r7, #4]
200021a4:	f7ff ff16 	bl	20001fd4 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
200021a8:	687b      	ldr	r3, [r7, #4]
200021aa:	6a1b      	ldr	r3, [r3, #32]
200021ac:	2b00      	cmp	r3, #0
200021ae:	d00b      	beq.n	200021c8 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
200021b0:	687b      	ldr	r3, [r7, #4]
200021b2:	6a1b      	ldr	r3, [r3, #32]
200021b4:	687a      	ldr	r2, [r7, #4]
200021b6:	6a91      	ldr	r1, [r2, #40]	; 0x28
200021b8:	687a      	ldr	r2, [r7, #4]
200021ba:	6b12      	ldr	r2, [r2, #48]	; 0x30
200021bc:	4608      	mov	r0, r1
200021be:	4611      	mov	r1, r2
200021c0:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
200021c2:	6878      	ldr	r0, [r7, #4]
200021c4:	f7ff fe96 	bl	20001ef4 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
200021c8:	687b      	ldr	r3, [r7, #4]
200021ca:	f04f 0201 	mov.w	r2, #1
200021ce:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
200021d0:	687b      	ldr	r3, [r7, #4]
200021d2:	681b      	ldr	r3, [r3, #0]
200021d4:	687a      	ldr	r2, [r7, #4]
200021d6:	6812      	ldr	r2, [r2, #0]
200021d8:	6a92      	ldr	r2, [r2, #40]	; 0x28
200021da:	f022 0210 	bic.w	r2, r2, #16
200021de:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
200021e0:	687b      	ldr	r3, [r7, #4]
200021e2:	681b      	ldr	r3, [r3, #0]
200021e4:	f04f 0210 	mov.w	r2, #16
200021e8:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
200021ea:	693b      	ldr	r3, [r7, #16]
200021ec:	681b      	ldr	r3, [r3, #0]
200021ee:	f003 0304 	and.w	r3, r3, #4
200021f2:	2b00      	cmp	r3, #0
200021f4:	d00f      	beq.n	20002216 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
200021f6:	687b      	ldr	r3, [r7, #4]
200021f8:	681b      	ldr	r3, [r3, #0]
200021fa:	687a      	ldr	r2, [r7, #4]
200021fc:	6812      	ldr	r2, [r2, #0]
200021fe:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002200:	f042 0204 	orr.w	r2, r2, #4
20002204:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
20002206:	6878      	ldr	r0, [r7, #4]
20002208:	f7ff fbf2 	bl	200019f0 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
2000220c:	687b      	ldr	r3, [r7, #4]
2000220e:	681b      	ldr	r3, [r3, #0]
20002210:	f04f 0204 	mov.w	r2, #4
20002214:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
20002216:	693b      	ldr	r3, [r7, #16]
20002218:	681b      	ldr	r3, [r3, #0]
2000221a:	f003 0308 	and.w	r3, r3, #8
2000221e:	2b00      	cmp	r3, #0
20002220:	d031      	beq.n	20002286 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
20002222:	687b      	ldr	r3, [r7, #4]
20002224:	681b      	ldr	r3, [r3, #0]
20002226:	687a      	ldr	r2, [r7, #4]
20002228:	6812      	ldr	r2, [r2, #0]
2000222a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
2000222c:	f042 0208 	orr.w	r2, r2, #8
20002230:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20002232:	687b      	ldr	r3, [r7, #4]
20002234:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002238:	2b02      	cmp	r3, #2
2000223a:	d113      	bne.n	20002264 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
2000223c:	687b      	ldr	r3, [r7, #4]
2000223e:	681a      	ldr	r2, [r3, #0]
20002240:	687b      	ldr	r3, [r7, #4]
20002242:	681b      	ldr	r3, [r3, #0]
20002244:	6819      	ldr	r1, [r3, #0]
20002246:	f240 03ff 	movw	r3, #255	; 0xff
2000224a:	f6cf 7300 	movt	r3, #65280	; 0xff00
2000224e:	ea01 0303 	and.w	r3, r1, r3
20002252:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20002256:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20002258:	687b      	ldr	r3, [r7, #4]
2000225a:	681b      	ldr	r3, [r3, #0]
2000225c:	687a      	ldr	r2, [r7, #4]
2000225e:	6f92      	ldr	r2, [r2, #120]	; 0x78
20002260:	615a      	str	r2, [r3, #20]
20002262:	e00b      	b.n	2000227c <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
20002264:	687b      	ldr	r3, [r7, #4]
20002266:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
2000226a:	2b01      	cmp	r3, #1
2000226c:	d106      	bne.n	2000227c <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
2000226e:	687b      	ldr	r3, [r7, #4]
20002270:	f04f 0200 	mov.w	r2, #0
20002274:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
20002276:	6878      	ldr	r0, [r7, #4]
20002278:	f7ff fe3c 	bl	20001ef4 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
2000227c:	687b      	ldr	r3, [r7, #4]
2000227e:	681b      	ldr	r3, [r3, #0]
20002280:	f04f 0208 	mov.w	r2, #8
20002284:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
20002286:	693b      	ldr	r3, [r7, #16]
20002288:	681b      	ldr	r3, [r3, #0]
2000228a:	f003 0320 	and.w	r3, r3, #32
2000228e:	2b00      	cmp	r3, #0
20002290:	d049      	beq.n	20002326 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
20002292:	6878      	ldr	r0, [r7, #4]
20002294:	f7ff fe9e 	bl	20001fd4 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
20002298:	687b      	ldr	r3, [r7, #4]
2000229a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000229c:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
2000229e:	687b      	ldr	r3, [r7, #4]
200022a0:	6a1b      	ldr	r3, [r3, #32]
200022a2:	2b00      	cmp	r3, #0
200022a4:	d01c      	beq.n	200022e0 <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
200022a6:	687b      	ldr	r3, [r7, #4]
200022a8:	f04f 0200 	mov.w	r2, #0
200022ac:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
200022ae:	687b      	ldr	r3, [r7, #4]
200022b0:	f04f 0200 	mov.w	r2, #0
200022b4:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
200022b6:	687b      	ldr	r3, [r7, #4]
200022b8:	f04f 0200 	mov.w	r2, #0
200022bc:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
200022be:	687b      	ldr	r3, [r7, #4]
200022c0:	f04f 0200 	mov.w	r2, #0
200022c4:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
200022c6:	687b      	ldr	r3, [r7, #4]
200022c8:	681b      	ldr	r3, [r3, #0]
200022ca:	f04f 0210 	mov.w	r2, #16
200022ce:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
200022d0:	687b      	ldr	r3, [r7, #4]
200022d2:	681b      	ldr	r3, [r3, #0]
200022d4:	687a      	ldr	r2, [r7, #4]
200022d6:	6812      	ldr	r2, [r2, #0]
200022d8:	6a92      	ldr	r2, [r2, #40]	; 0x28
200022da:	f042 0210 	orr.w	r2, r2, #16
200022de:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
200022e0:	687b      	ldr	r3, [r7, #4]
200022e2:	f04f 0200 	mov.w	r2, #0
200022e6:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
200022e8:	687b      	ldr	r3, [r7, #4]
200022ea:	681b      	ldr	r3, [r3, #0]
200022ec:	687a      	ldr	r2, [r7, #4]
200022ee:	6812      	ldr	r2, [r2, #0]
200022f0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
200022f2:	f042 020c 	orr.w	r2, r2, #12
200022f6:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
200022f8:	6878      	ldr	r0, [r7, #4]
200022fa:	f7ff fdfb 	bl	20001ef4 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
200022fe:	687b      	ldr	r3, [r7, #4]
20002300:	f04f 0200 	mov.w	r2, #0
20002304:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
20002306:	687b      	ldr	r3, [r7, #4]
20002308:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
2000230a:	2b00      	cmp	r3, #0
2000230c:	d006      	beq.n	2000231c <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
2000230e:	687b      	ldr	r3, [r7, #4]
20002310:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20002312:	687a      	ldr	r2, [r7, #4]
20002314:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002316:	4610      	mov	r0, r2
20002318:	6979      	ldr	r1, [r7, #20]
2000231a:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
2000231c:	687b      	ldr	r3, [r7, #4]
2000231e:	681b      	ldr	r3, [r3, #0]
20002320:	f04f 0220 	mov.w	r2, #32
20002324:	60da      	str	r2, [r3, #12]
    }
}
20002326:	f107 0718 	add.w	r7, r7, #24
2000232a:	46bd      	mov	sp, r7
2000232c:	bd80      	pop	{r7, pc}
2000232e:	bf00      	nop

20002330 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
20002330:	4668      	mov	r0, sp
20002332:	f020 0107 	bic.w	r1, r0, #7
20002336:	468d      	mov	sp, r1
20002338:	b589      	push	{r0, r3, r7, lr}
2000233a:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
2000233c:	f649 4094 	movw	r0, #40084	; 0x9c94
20002340:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002344:	f7ff fe9c 	bl	20002080 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
20002348:	f04f 000c 	mov.w	r0, #12
2000234c:	f7ff fa98 	bl	20001880 <NVIC_ClearPendingIRQ>
}
20002350:	46bd      	mov	sp, r7
20002352:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002356:	4685      	mov	sp, r0
20002358:	4770      	bx	lr
2000235a:	bf00      	nop

2000235c <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
2000235c:	4668      	mov	r0, sp
2000235e:	f020 0107 	bic.w	r1, r0, #7
20002362:	468d      	mov	sp, r1
20002364:	b589      	push	{r0, r3, r7, lr}
20002366:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
20002368:	f649 4010 	movw	r0, #39952	; 0x9c10
2000236c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002370:	f7ff fe86 	bl	20002080 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
20002374:	f04f 000d 	mov.w	r0, #13
20002378:	f7ff fa82 	bl	20001880 <NVIC_ClearPendingIRQ>
}
2000237c:	46bd      	mov	sp, r7
2000237e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002382:	4685      	mov	sp, r0
20002384:	4770      	bx	lr
20002386:	bf00      	nop

20002388 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002388:	b480      	push	{r7}
2000238a:	b083      	sub	sp, #12
2000238c:	af00      	add	r7, sp, #0
2000238e:	4603      	mov	r3, r0
20002390:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002392:	f24e 1300 	movw	r3, #57600	; 0xe100
20002396:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000239a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000239e:	ea4f 1252 	mov.w	r2, r2, lsr #5
200023a2:	88f9      	ldrh	r1, [r7, #6]
200023a4:	f001 011f 	and.w	r1, r1, #31
200023a8:	f04f 0001 	mov.w	r0, #1
200023ac:	fa00 f101 	lsl.w	r1, r0, r1
200023b0:	f102 0260 	add.w	r2, r2, #96	; 0x60
200023b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200023b8:	f107 070c 	add.w	r7, r7, #12
200023bc:	46bd      	mov	sp, r7
200023be:	bc80      	pop	{r7}
200023c0:	4770      	bx	lr
200023c2:	bf00      	nop

200023c4 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
200023c4:	b580      	push	{r7, lr}
200023c6:	b082      	sub	sp, #8
200023c8:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
200023ca:	f242 0300 	movw	r3, #8192	; 0x2000
200023ce:	f2ce 0304 	movt	r3, #57348	; 0xe004
200023d2:	f242 0200 	movw	r2, #8192	; 0x2000
200023d6:	f2ce 0204 	movt	r2, #57348	; 0xe004
200023da:	6b12      	ldr	r2, [r2, #48]	; 0x30
200023dc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
200023e0:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
200023e2:	f04f 0300 	mov.w	r3, #0
200023e6:	607b      	str	r3, [r7, #4]
200023e8:	e00e      	b.n	20002408 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
200023ea:	687a      	ldr	r2, [r7, #4]
200023ec:	f249 3334 	movw	r3, #37684	; 0x9334
200023f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023f4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
200023f8:	b21b      	sxth	r3, r3
200023fa:	4618      	mov	r0, r3
200023fc:	f7ff ffc4 	bl	20002388 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
20002400:	687b      	ldr	r3, [r7, #4]
20002402:	f103 0301 	add.w	r3, r3, #1
20002406:	607b      	str	r3, [r7, #4]
20002408:	687b      	ldr	r3, [r7, #4]
2000240a:	2b1f      	cmp	r3, #31
2000240c:	d9ed      	bls.n	200023ea <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
2000240e:	f242 0300 	movw	r3, #8192	; 0x2000
20002412:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002416:	f242 0200 	movw	r2, #8192	; 0x2000
2000241a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000241e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002420:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
20002424:	631a      	str	r2, [r3, #48]	; 0x30
}
20002426:	f107 0708 	add.w	r7, r7, #8
2000242a:	46bd      	mov	sp, r7
2000242c:	bd80      	pop	{r7, pc}
2000242e:	bf00      	nop

20002430 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
20002430:	b480      	push	{r7}
20002432:	b085      	sub	sp, #20
20002434:	af00      	add	r7, sp, #0
20002436:	4603      	mov	r3, r0
20002438:	6039      	str	r1, [r7, #0]
2000243a:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
2000243c:	79fb      	ldrb	r3, [r7, #7]
2000243e:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002440:	68fb      	ldr	r3, [r7, #12]
20002442:	2b1f      	cmp	r3, #31
20002444:	d900      	bls.n	20002448 <MSS_GPIO_config+0x18>
20002446:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
20002448:	68fb      	ldr	r3, [r7, #12]
2000244a:	2b1f      	cmp	r3, #31
2000244c:	d808      	bhi.n	20002460 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
2000244e:	68fa      	ldr	r2, [r7, #12]
20002450:	f249 23b4 	movw	r3, #37556	; 0x92b4
20002454:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002458:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
2000245c:	683a      	ldr	r2, [r7, #0]
2000245e:	601a      	str	r2, [r3, #0]
    }
}
20002460:	f107 0714 	add.w	r7, r7, #20
20002464:	46bd      	mov	sp, r7
20002466:	bc80      	pop	{r7}
20002468:	4770      	bx	lr
2000246a:	bf00      	nop

2000246c <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
2000246c:	b480      	push	{r7}
2000246e:	b085      	sub	sp, #20
20002470:	af00      	add	r7, sp, #0
20002472:	4602      	mov	r2, r0
20002474:	460b      	mov	r3, r1
20002476:	71fa      	strb	r2, [r7, #7]
20002478:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
2000247a:	79fb      	ldrb	r3, [r7, #7]
2000247c:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
2000247e:	68fb      	ldr	r3, [r7, #12]
20002480:	2b1f      	cmp	r3, #31
20002482:	d900      	bls.n	20002486 <MSS_GPIO_set_output+0x1a>
20002484:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
20002486:	68fb      	ldr	r3, [r7, #12]
20002488:	2b1f      	cmp	r3, #31
2000248a:	d809      	bhi.n	200024a0 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
2000248c:	f240 0300 	movw	r3, #0
20002490:	f2c4 2326 	movt	r3, #16934	; 0x4226
20002494:	68fa      	ldr	r2, [r7, #12]
20002496:	79b9      	ldrb	r1, [r7, #6]
20002498:	f502 6288 	add.w	r2, r2, #1088	; 0x440
2000249c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
200024a0:	f107 0714 	add.w	r7, r7, #20
200024a4:	46bd      	mov	sp, r7
200024a6:	bc80      	pop	{r7}
200024a8:	4770      	bx	lr
200024aa:	bf00      	nop

200024ac <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
200024ac:	b480      	push	{r7}
200024ae:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
200024b0:	46bd      	mov	sp, r7
200024b2:	bc80      	pop	{r7}
200024b4:	4770      	bx	lr
200024b6:	bf00      	nop

200024b8 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
200024b8:	b580      	push	{r7, lr}
200024ba:	b08a      	sub	sp, #40	; 0x28
200024bc:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
200024be:	f249 3374 	movw	r3, #37748	; 0x9374
200024c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024c6:	46bc      	mov	ip, r7
200024c8:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
200024ca:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
200024ce:	f242 0300 	movw	r3, #8192	; 0x2000
200024d2:	f2ce 0304 	movt	r3, #57348	; 0xe004
200024d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200024d8:	ea4f 0393 	mov.w	r3, r3, lsr #2
200024dc:	f003 0303 	and.w	r3, r3, #3
200024e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
200024e4:	f107 0228 	add.w	r2, r7, #40	; 0x28
200024e8:	4413      	add	r3, r2
200024ea:	f853 3c28 	ldr.w	r3, [r3, #-40]
200024ee:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
200024f0:	f242 0300 	movw	r3, #8192	; 0x2000
200024f4:	f2ce 0304 	movt	r3, #57348	; 0xe004
200024f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200024fa:	ea4f 1313 	mov.w	r3, r3, lsr #4
200024fe:	f003 0303 	and.w	r3, r3, #3
20002502:	ea4f 0383 	mov.w	r3, r3, lsl #2
20002506:	f107 0228 	add.w	r2, r7, #40	; 0x28
2000250a:	4413      	add	r3, r2
2000250c:	f853 3c28 	ldr.w	r3, [r3, #-40]
20002510:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20002512:	f242 0300 	movw	r3, #8192	; 0x2000
20002516:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000251a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
2000251c:	ea4f 1393 	mov.w	r3, r3, lsr #6
20002520:	f003 0303 	and.w	r3, r3, #3
20002524:	ea4f 0383 	mov.w	r3, r3, lsl #2
20002528:	f107 0228 	add.w	r2, r7, #40	; 0x28
2000252c:	4413      	add	r3, r2
2000252e:	f853 3c28 	ldr.w	r3, [r3, #-40]
20002532:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20002534:	f242 0300 	movw	r3, #8192	; 0x2000
20002538:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000253c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
2000253e:	ea4f 2313 	mov.w	r3, r3, lsr #8
20002542:	f003 031f 	and.w	r3, r3, #31
20002546:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20002548:	f242 0300 	movw	r3, #8192	; 0x2000
2000254c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002550:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20002552:	ea4f 3353 	mov.w	r3, r3, lsr #13
20002556:	f003 0301 	and.w	r3, r3, #1
2000255a:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
2000255c:	6a3b      	ldr	r3, [r7, #32]
2000255e:	f103 0301 	add.w	r3, r3, #1
20002562:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
20002564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20002566:	2b00      	cmp	r3, #0
20002568:	d003      	beq.n	20002572 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
2000256a:	69fb      	ldr	r3, [r7, #28]
2000256c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20002570:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
20002572:	f000 f849 	bl	20002608 <GetSystemClock>
20002576:	4602      	mov	r2, r0
20002578:	f249 6310 	movw	r3, #38416	; 0x9610
2000257c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002580:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
20002582:	f249 6310 	movw	r3, #38416	; 0x9610
20002586:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000258a:	681a      	ldr	r2, [r3, #0]
2000258c:	693b      	ldr	r3, [r7, #16]
2000258e:	fbb2 f2f3 	udiv	r2, r2, r3
20002592:	f249 6314 	movw	r3, #38420	; 0x9614
20002596:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000259a:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
2000259c:	f249 6310 	movw	r3, #38416	; 0x9610
200025a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025a4:	681a      	ldr	r2, [r3, #0]
200025a6:	697b      	ldr	r3, [r7, #20]
200025a8:	fbb2 f2f3 	udiv	r2, r2, r3
200025ac:	f249 6318 	movw	r3, #38424	; 0x9618
200025b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025b4:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
200025b6:	f249 6310 	movw	r3, #38416	; 0x9610
200025ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025be:	681a      	ldr	r2, [r3, #0]
200025c0:	69bb      	ldr	r3, [r7, #24]
200025c2:	fbb2 f2f3 	udiv	r2, r2, r3
200025c6:	f249 631c 	movw	r3, #38428	; 0x961c
200025ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025ce:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
200025d0:	f249 6310 	movw	r3, #38416	; 0x9610
200025d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025d8:	681a      	ldr	r2, [r3, #0]
200025da:	69fb      	ldr	r3, [r7, #28]
200025dc:	fbb2 f2f3 	udiv	r2, r2, r3
200025e0:	f249 6320 	movw	r3, #38432	; 0x9620
200025e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025e8:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
200025ea:	f249 6310 	movw	r3, #38416	; 0x9610
200025ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025f2:	681a      	ldr	r2, [r3, #0]
200025f4:	f249 630c 	movw	r3, #38412	; 0x960c
200025f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025fc:	601a      	str	r2, [r3, #0]
}
200025fe:	f107 0728 	add.w	r7, r7, #40	; 0x28
20002602:	46bd      	mov	sp, r7
20002604:	bd80      	pop	{r7, pc}
20002606:	bf00      	nop

20002608 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
20002608:	b480      	push	{r7}
2000260a:	b08b      	sub	sp, #44	; 0x2c
2000260c:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
2000260e:	f04f 0300 	mov.w	r3, #0
20002612:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
20002614:	f640 031c 	movw	r3, #2076	; 0x81c
20002618:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000261c:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
2000261e:	f240 2330 	movw	r3, #560	; 0x230
20002622:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002626:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20002628:	68fb      	ldr	r3, [r7, #12]
2000262a:	681b      	ldr	r3, [r3, #0]
2000262c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
20002630:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
20002632:	693a      	ldr	r2, [r7, #16]
20002634:	f241 13cf 	movw	r3, #4559	; 0x11cf
20002638:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
2000263c:	429a      	cmp	r2, r3
2000263e:	d108      	bne.n	20002652 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
20002640:	f64e 732c 	movw	r3, #61228	; 0xef2c
20002644:	f2c6 0301 	movt	r3, #24577	; 0x6001
20002648:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
2000264a:	697b      	ldr	r3, [r7, #20]
2000264c:	681b      	ldr	r3, [r3, #0]
2000264e:	607b      	str	r3, [r7, #4]
20002650:	e03d      	b.n	200026ce <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
20002652:	68bb      	ldr	r3, [r7, #8]
20002654:	681a      	ldr	r2, [r3, #0]
20002656:	f244 3341 	movw	r3, #17217	; 0x4341
2000265a:	f6c4 4354 	movt	r3, #19540	; 0x4c54
2000265e:	429a      	cmp	r2, r3
20002660:	d135      	bne.n	200026ce <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
20002662:	f640 0340 	movw	r3, #2112	; 0x840
20002666:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000266a:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
2000266c:	69bb      	ldr	r3, [r7, #24]
2000266e:	681b      	ldr	r3, [r3, #0]
20002670:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
20002672:	69fb      	ldr	r3, [r7, #28]
20002674:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
20002678:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
2000267a:	69fa      	ldr	r2, [r7, #28]
2000267c:	f240 3300 	movw	r3, #768	; 0x300
20002680:	f2c0 0301 	movt	r3, #1
20002684:	429a      	cmp	r2, r3
20002686:	d922      	bls.n	200026ce <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20002688:	69fa      	ldr	r2, [r7, #28]
2000268a:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000268e:	f2c0 0301 	movt	r3, #1
20002692:	429a      	cmp	r2, r3
20002694:	d808      	bhi.n	200026a8 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
20002696:	f241 632c 	movw	r3, #5676	; 0x162c
2000269a:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000269e:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
200026a0:	6a3b      	ldr	r3, [r7, #32]
200026a2:	681b      	ldr	r3, [r3, #0]
200026a4:	607b      	str	r3, [r7, #4]
200026a6:	e012      	b.n	200026ce <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
200026a8:	69fa      	ldr	r2, [r7, #28]
200026aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
200026ae:	f2c0 0302 	movt	r3, #2
200026b2:	429a      	cmp	r2, r3
200026b4:	d808      	bhi.n	200026c8 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
200026b6:	f641 63ac 	movw	r3, #7852	; 0x1eac
200026ba:	f2c6 0308 	movt	r3, #24584	; 0x6008
200026be:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
200026c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200026c2:	681b      	ldr	r3, [r3, #0]
200026c4:	607b      	str	r3, [r7, #4]
200026c6:	e002      	b.n	200026ce <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
200026c8:	f04f 0300 	mov.w	r3, #0
200026cc:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
200026ce:	687b      	ldr	r3, [r7, #4]
200026d0:	2b00      	cmp	r3, #0
200026d2:	d105      	bne.n	200026e0 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
200026d4:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
200026d6:	f647 0340 	movw	r3, #30784	; 0x7840
200026da:	f2c0 137d 	movt	r3, #381	; 0x17d
200026de:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
200026e0:	687b      	ldr	r3, [r7, #4]
}
200026e2:	4618      	mov	r0, r3
200026e4:	f107 072c 	add.w	r7, r7, #44	; 0x2c
200026e8:	46bd      	mov	sp, r7
200026ea:	bc80      	pop	{r7}
200026ec:	4770      	bx	lr
200026ee:	bf00      	nop

200026f0 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200026f0:	b480      	push	{r7}
200026f2:	b083      	sub	sp, #12
200026f4:	af00      	add	r7, sp, #0
200026f6:	4603      	mov	r3, r0
200026f8:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200026fa:	f24e 1300 	movw	r3, #57600	; 0xe100
200026fe:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002702:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002706:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000270a:	88f9      	ldrh	r1, [r7, #6]
2000270c:	f001 011f 	and.w	r1, r1, #31
20002710:	f04f 0001 	mov.w	r0, #1
20002714:	fa00 f101 	lsl.w	r1, r0, r1
20002718:	f102 0260 	add.w	r2, r2, #96	; 0x60
2000271c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002720:	f107 070c 	add.w	r7, r7, #12
20002724:	46bd      	mov	sp, r7
20002726:	bc80      	pop	{r7}
20002728:	4770      	bx	lr
2000272a:	bf00      	nop

2000272c <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
2000272c:	b480      	push	{r7}
2000272e:	b083      	sub	sp, #12
20002730:	af00      	add	r7, sp, #0
20002732:	4603      	mov	r3, r0
20002734:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
20002736:	f107 070c 	add.w	r7, r7, #12
2000273a:	46bd      	mov	sp, r7
2000273c:	bc80      	pop	{r7}
2000273e:	4770      	bx	lr

20002740 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
20002740:	4668      	mov	r0, sp
20002742:	f020 0107 	bic.w	r1, r0, #7
20002746:	468d      	mov	sp, r1
20002748:	b589      	push	{r0, r3, r7, lr}
2000274a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
2000274c:	f04f 0000 	mov.w	r0, #0
20002750:	f7ff ffec 	bl	2000272c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
20002754:	f04f 0076 	mov.w	r0, #118	; 0x76
20002758:	f7ff ffca 	bl	200026f0 <NVIC_ClearPendingIRQ>
}
2000275c:	46bd      	mov	sp, r7
2000275e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002762:	4685      	mov	sp, r0
20002764:	4770      	bx	lr
20002766:	bf00      	nop

20002768 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
20002768:	4668      	mov	r0, sp
2000276a:	f020 0107 	bic.w	r1, r0, #7
2000276e:	468d      	mov	sp, r1
20002770:	b589      	push	{r0, r3, r7, lr}
20002772:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
20002774:	f04f 0001 	mov.w	r0, #1
20002778:	f7ff ffd8 	bl	2000272c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
2000277c:	f04f 0077 	mov.w	r0, #119	; 0x77
20002780:	f7ff ffb6 	bl	200026f0 <NVIC_ClearPendingIRQ>
}
20002784:	46bd      	mov	sp, r7
20002786:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000278a:	4685      	mov	sp, r0
2000278c:	4770      	bx	lr
2000278e:	bf00      	nop

20002790 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
20002790:	4668      	mov	r0, sp
20002792:	f020 0107 	bic.w	r1, r0, #7
20002796:	468d      	mov	sp, r1
20002798:	b589      	push	{r0, r3, r7, lr}
2000279a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
2000279c:	f04f 0002 	mov.w	r0, #2
200027a0:	f7ff ffc4 	bl	2000272c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
200027a4:	f04f 0078 	mov.w	r0, #120	; 0x78
200027a8:	f7ff ffa2 	bl	200026f0 <NVIC_ClearPendingIRQ>
}
200027ac:	46bd      	mov	sp, r7
200027ae:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200027b2:	4685      	mov	sp, r0
200027b4:	4770      	bx	lr
200027b6:	bf00      	nop

200027b8 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
200027b8:	4668      	mov	r0, sp
200027ba:	f020 0107 	bic.w	r1, r0, #7
200027be:	468d      	mov	sp, r1
200027c0:	b589      	push	{r0, r3, r7, lr}
200027c2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
200027c4:	f04f 0003 	mov.w	r0, #3
200027c8:	f7ff ffb0 	bl	2000272c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
200027cc:	f04f 0079 	mov.w	r0, #121	; 0x79
200027d0:	f7ff ff8e 	bl	200026f0 <NVIC_ClearPendingIRQ>
}
200027d4:	46bd      	mov	sp, r7
200027d6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200027da:	4685      	mov	sp, r0
200027dc:	4770      	bx	lr
200027de:	bf00      	nop

200027e0 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
200027e0:	4668      	mov	r0, sp
200027e2:	f020 0107 	bic.w	r1, r0, #7
200027e6:	468d      	mov	sp, r1
200027e8:	b589      	push	{r0, r3, r7, lr}
200027ea:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
200027ec:	f04f 0004 	mov.w	r0, #4
200027f0:	f7ff ff9c 	bl	2000272c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
200027f4:	f04f 007a 	mov.w	r0, #122	; 0x7a
200027f8:	f7ff ff7a 	bl	200026f0 <NVIC_ClearPendingIRQ>
}
200027fc:	46bd      	mov	sp, r7
200027fe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002802:	4685      	mov	sp, r0
20002804:	4770      	bx	lr
20002806:	bf00      	nop

20002808 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
20002808:	4668      	mov	r0, sp
2000280a:	f020 0107 	bic.w	r1, r0, #7
2000280e:	468d      	mov	sp, r1
20002810:	b589      	push	{r0, r3, r7, lr}
20002812:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
20002814:	f04f 0005 	mov.w	r0, #5
20002818:	f7ff ff88 	bl	2000272c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
2000281c:	f04f 007b 	mov.w	r0, #123	; 0x7b
20002820:	f7ff ff66 	bl	200026f0 <NVIC_ClearPendingIRQ>
}
20002824:	46bd      	mov	sp, r7
20002826:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000282a:	4685      	mov	sp, r0
2000282c:	4770      	bx	lr
2000282e:	bf00      	nop

20002830 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
20002830:	4668      	mov	r0, sp
20002832:	f020 0107 	bic.w	r1, r0, #7
20002836:	468d      	mov	sp, r1
20002838:	b589      	push	{r0, r3, r7, lr}
2000283a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
2000283c:	f04f 0006 	mov.w	r0, #6
20002840:	f7ff ff74 	bl	2000272c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
20002844:	f04f 007c 	mov.w	r0, #124	; 0x7c
20002848:	f7ff ff52 	bl	200026f0 <NVIC_ClearPendingIRQ>
}
2000284c:	46bd      	mov	sp, r7
2000284e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002852:	4685      	mov	sp, r0
20002854:	4770      	bx	lr
20002856:	bf00      	nop

20002858 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
20002858:	4668      	mov	r0, sp
2000285a:	f020 0107 	bic.w	r1, r0, #7
2000285e:	468d      	mov	sp, r1
20002860:	b589      	push	{r0, r3, r7, lr}
20002862:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
20002864:	f04f 0007 	mov.w	r0, #7
20002868:	f7ff ff60 	bl	2000272c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
2000286c:	f04f 007d 	mov.w	r0, #125	; 0x7d
20002870:	f7ff ff3e 	bl	200026f0 <NVIC_ClearPendingIRQ>
}
20002874:	46bd      	mov	sp, r7
20002876:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000287a:	4685      	mov	sp, r0
2000287c:	4770      	bx	lr
2000287e:	bf00      	nop

20002880 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
20002880:	4668      	mov	r0, sp
20002882:	f020 0107 	bic.w	r1, r0, #7
20002886:	468d      	mov	sp, r1
20002888:	b589      	push	{r0, r3, r7, lr}
2000288a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
2000288c:	f04f 0008 	mov.w	r0, #8
20002890:	f7ff ff4c 	bl	2000272c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
20002894:	f04f 007e 	mov.w	r0, #126	; 0x7e
20002898:	f7ff ff2a 	bl	200026f0 <NVIC_ClearPendingIRQ>
}
2000289c:	46bd      	mov	sp, r7
2000289e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200028a2:	4685      	mov	sp, r0
200028a4:	4770      	bx	lr
200028a6:	bf00      	nop

200028a8 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
200028a8:	4668      	mov	r0, sp
200028aa:	f020 0107 	bic.w	r1, r0, #7
200028ae:	468d      	mov	sp, r1
200028b0:	b589      	push	{r0, r3, r7, lr}
200028b2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
200028b4:	f04f 0009 	mov.w	r0, #9
200028b8:	f7ff ff38 	bl	2000272c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
200028bc:	f04f 007f 	mov.w	r0, #127	; 0x7f
200028c0:	f7ff ff16 	bl	200026f0 <NVIC_ClearPendingIRQ>
}
200028c4:	46bd      	mov	sp, r7
200028c6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200028ca:	4685      	mov	sp, r0
200028cc:	4770      	bx	lr
200028ce:	bf00      	nop

200028d0 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
200028d0:	4668      	mov	r0, sp
200028d2:	f020 0107 	bic.w	r1, r0, #7
200028d6:	468d      	mov	sp, r1
200028d8:	b589      	push	{r0, r3, r7, lr}
200028da:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
200028dc:	f04f 000a 	mov.w	r0, #10
200028e0:	f7ff ff24 	bl	2000272c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
200028e4:	f04f 0080 	mov.w	r0, #128	; 0x80
200028e8:	f7ff ff02 	bl	200026f0 <NVIC_ClearPendingIRQ>
}
200028ec:	46bd      	mov	sp, r7
200028ee:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200028f2:	4685      	mov	sp, r0
200028f4:	4770      	bx	lr
200028f6:	bf00      	nop

200028f8 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
200028f8:	4668      	mov	r0, sp
200028fa:	f020 0107 	bic.w	r1, r0, #7
200028fe:	468d      	mov	sp, r1
20002900:	b589      	push	{r0, r3, r7, lr}
20002902:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
20002904:	f04f 000b 	mov.w	r0, #11
20002908:	f7ff ff10 	bl	2000272c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
2000290c:	f04f 0081 	mov.w	r0, #129	; 0x81
20002910:	f7ff feee 	bl	200026f0 <NVIC_ClearPendingIRQ>
}
20002914:	46bd      	mov	sp, r7
20002916:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000291a:	4685      	mov	sp, r0
2000291c:	4770      	bx	lr
2000291e:	bf00      	nop

20002920 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
20002920:	4668      	mov	r0, sp
20002922:	f020 0107 	bic.w	r1, r0, #7
20002926:	468d      	mov	sp, r1
20002928:	b589      	push	{r0, r3, r7, lr}
2000292a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
2000292c:	f04f 000c 	mov.w	r0, #12
20002930:	f7ff fefc 	bl	2000272c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
20002934:	f04f 0082 	mov.w	r0, #130	; 0x82
20002938:	f7ff feda 	bl	200026f0 <NVIC_ClearPendingIRQ>
}
2000293c:	46bd      	mov	sp, r7
2000293e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002942:	4685      	mov	sp, r0
20002944:	4770      	bx	lr
20002946:	bf00      	nop

20002948 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
20002948:	4668      	mov	r0, sp
2000294a:	f020 0107 	bic.w	r1, r0, #7
2000294e:	468d      	mov	sp, r1
20002950:	b589      	push	{r0, r3, r7, lr}
20002952:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
20002954:	f04f 000d 	mov.w	r0, #13
20002958:	f7ff fee8 	bl	2000272c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
2000295c:	f04f 0083 	mov.w	r0, #131	; 0x83
20002960:	f7ff fec6 	bl	200026f0 <NVIC_ClearPendingIRQ>
}
20002964:	46bd      	mov	sp, r7
20002966:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000296a:	4685      	mov	sp, r0
2000296c:	4770      	bx	lr
2000296e:	bf00      	nop

20002970 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
20002970:	4668      	mov	r0, sp
20002972:	f020 0107 	bic.w	r1, r0, #7
20002976:	468d      	mov	sp, r1
20002978:	b589      	push	{r0, r3, r7, lr}
2000297a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
2000297c:	f04f 000e 	mov.w	r0, #14
20002980:	f7ff fed4 	bl	2000272c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
20002984:	f04f 0084 	mov.w	r0, #132	; 0x84
20002988:	f7ff feb2 	bl	200026f0 <NVIC_ClearPendingIRQ>
}
2000298c:	46bd      	mov	sp, r7
2000298e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002992:	4685      	mov	sp, r0
20002994:	4770      	bx	lr
20002996:	bf00      	nop

20002998 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
20002998:	4668      	mov	r0, sp
2000299a:	f020 0107 	bic.w	r1, r0, #7
2000299e:	468d      	mov	sp, r1
200029a0:	b589      	push	{r0, r3, r7, lr}
200029a2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
200029a4:	f04f 000f 	mov.w	r0, #15
200029a8:	f7ff fec0 	bl	2000272c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
200029ac:	f04f 0085 	mov.w	r0, #133	; 0x85
200029b0:	f7ff fe9e 	bl	200026f0 <NVIC_ClearPendingIRQ>
}
200029b4:	46bd      	mov	sp, r7
200029b6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200029ba:	4685      	mov	sp, r0
200029bc:	4770      	bx	lr
200029be:	bf00      	nop

200029c0 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
200029c0:	4668      	mov	r0, sp
200029c2:	f020 0107 	bic.w	r1, r0, #7
200029c6:	468d      	mov	sp, r1
200029c8:	b589      	push	{r0, r3, r7, lr}
200029ca:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
200029cc:	f04f 0010 	mov.w	r0, #16
200029d0:	f7ff feac 	bl	2000272c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
200029d4:	f04f 0086 	mov.w	r0, #134	; 0x86
200029d8:	f7ff fe8a 	bl	200026f0 <NVIC_ClearPendingIRQ>
}
200029dc:	46bd      	mov	sp, r7
200029de:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200029e2:	4685      	mov	sp, r0
200029e4:	4770      	bx	lr
200029e6:	bf00      	nop

200029e8 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
200029e8:	4668      	mov	r0, sp
200029ea:	f020 0107 	bic.w	r1, r0, #7
200029ee:	468d      	mov	sp, r1
200029f0:	b589      	push	{r0, r3, r7, lr}
200029f2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
200029f4:	f04f 0011 	mov.w	r0, #17
200029f8:	f7ff fe98 	bl	2000272c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
200029fc:	f04f 0087 	mov.w	r0, #135	; 0x87
20002a00:	f7ff fe76 	bl	200026f0 <NVIC_ClearPendingIRQ>
}
20002a04:	46bd      	mov	sp, r7
20002a06:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002a0a:	4685      	mov	sp, r0
20002a0c:	4770      	bx	lr
20002a0e:	bf00      	nop

20002a10 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
20002a10:	4668      	mov	r0, sp
20002a12:	f020 0107 	bic.w	r1, r0, #7
20002a16:	468d      	mov	sp, r1
20002a18:	b589      	push	{r0, r3, r7, lr}
20002a1a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
20002a1c:	f04f 0012 	mov.w	r0, #18
20002a20:	f7ff fe84 	bl	2000272c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
20002a24:	f04f 0088 	mov.w	r0, #136	; 0x88
20002a28:	f7ff fe62 	bl	200026f0 <NVIC_ClearPendingIRQ>
}
20002a2c:	46bd      	mov	sp, r7
20002a2e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002a32:	4685      	mov	sp, r0
20002a34:	4770      	bx	lr
20002a36:	bf00      	nop

20002a38 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
20002a38:	4668      	mov	r0, sp
20002a3a:	f020 0107 	bic.w	r1, r0, #7
20002a3e:	468d      	mov	sp, r1
20002a40:	b589      	push	{r0, r3, r7, lr}
20002a42:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
20002a44:	f04f 0013 	mov.w	r0, #19
20002a48:	f7ff fe70 	bl	2000272c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
20002a4c:	f04f 0089 	mov.w	r0, #137	; 0x89
20002a50:	f7ff fe4e 	bl	200026f0 <NVIC_ClearPendingIRQ>
}
20002a54:	46bd      	mov	sp, r7
20002a56:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002a5a:	4685      	mov	sp, r0
20002a5c:	4770      	bx	lr
20002a5e:	bf00      	nop

20002a60 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
20002a60:	4668      	mov	r0, sp
20002a62:	f020 0107 	bic.w	r1, r0, #7
20002a66:	468d      	mov	sp, r1
20002a68:	b589      	push	{r0, r3, r7, lr}
20002a6a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
20002a6c:	f04f 0014 	mov.w	r0, #20
20002a70:	f7ff fe5c 	bl	2000272c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
20002a74:	f04f 008a 	mov.w	r0, #138	; 0x8a
20002a78:	f7ff fe3a 	bl	200026f0 <NVIC_ClearPendingIRQ>
}
20002a7c:	46bd      	mov	sp, r7
20002a7e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002a82:	4685      	mov	sp, r0
20002a84:	4770      	bx	lr
20002a86:	bf00      	nop

20002a88 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
20002a88:	4668      	mov	r0, sp
20002a8a:	f020 0107 	bic.w	r1, r0, #7
20002a8e:	468d      	mov	sp, r1
20002a90:	b589      	push	{r0, r3, r7, lr}
20002a92:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
20002a94:	f04f 0015 	mov.w	r0, #21
20002a98:	f7ff fe48 	bl	2000272c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
20002a9c:	f04f 008b 	mov.w	r0, #139	; 0x8b
20002aa0:	f7ff fe26 	bl	200026f0 <NVIC_ClearPendingIRQ>
}
20002aa4:	46bd      	mov	sp, r7
20002aa6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002aaa:	4685      	mov	sp, r0
20002aac:	4770      	bx	lr
20002aae:	bf00      	nop

20002ab0 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
20002ab0:	4668      	mov	r0, sp
20002ab2:	f020 0107 	bic.w	r1, r0, #7
20002ab6:	468d      	mov	sp, r1
20002ab8:	b589      	push	{r0, r3, r7, lr}
20002aba:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
20002abc:	f04f 0016 	mov.w	r0, #22
20002ac0:	f7ff fe34 	bl	2000272c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
20002ac4:	f04f 008c 	mov.w	r0, #140	; 0x8c
20002ac8:	f7ff fe12 	bl	200026f0 <NVIC_ClearPendingIRQ>
}
20002acc:	46bd      	mov	sp, r7
20002ace:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002ad2:	4685      	mov	sp, r0
20002ad4:	4770      	bx	lr
20002ad6:	bf00      	nop

20002ad8 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
20002ad8:	4668      	mov	r0, sp
20002ada:	f020 0107 	bic.w	r1, r0, #7
20002ade:	468d      	mov	sp, r1
20002ae0:	b589      	push	{r0, r3, r7, lr}
20002ae2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
20002ae4:	f04f 0017 	mov.w	r0, #23
20002ae8:	f7ff fe20 	bl	2000272c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
20002aec:	f04f 008d 	mov.w	r0, #141	; 0x8d
20002af0:	f7ff fdfe 	bl	200026f0 <NVIC_ClearPendingIRQ>
}
20002af4:	46bd      	mov	sp, r7
20002af6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002afa:	4685      	mov	sp, r0
20002afc:	4770      	bx	lr
20002afe:	bf00      	nop

20002b00 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
20002b00:	4668      	mov	r0, sp
20002b02:	f020 0107 	bic.w	r1, r0, #7
20002b06:	468d      	mov	sp, r1
20002b08:	b589      	push	{r0, r3, r7, lr}
20002b0a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
20002b0c:	f04f 0018 	mov.w	r0, #24
20002b10:	f7ff fe0c 	bl	2000272c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
20002b14:	f04f 008e 	mov.w	r0, #142	; 0x8e
20002b18:	f7ff fdea 	bl	200026f0 <NVIC_ClearPendingIRQ>
}
20002b1c:	46bd      	mov	sp, r7
20002b1e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002b22:	4685      	mov	sp, r0
20002b24:	4770      	bx	lr
20002b26:	bf00      	nop

20002b28 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
20002b28:	4668      	mov	r0, sp
20002b2a:	f020 0107 	bic.w	r1, r0, #7
20002b2e:	468d      	mov	sp, r1
20002b30:	b589      	push	{r0, r3, r7, lr}
20002b32:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
20002b34:	f04f 0019 	mov.w	r0, #25
20002b38:	f7ff fdf8 	bl	2000272c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
20002b3c:	f04f 008f 	mov.w	r0, #143	; 0x8f
20002b40:	f7ff fdd6 	bl	200026f0 <NVIC_ClearPendingIRQ>
}
20002b44:	46bd      	mov	sp, r7
20002b46:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002b4a:	4685      	mov	sp, r0
20002b4c:	4770      	bx	lr
20002b4e:	bf00      	nop

20002b50 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
20002b50:	4668      	mov	r0, sp
20002b52:	f020 0107 	bic.w	r1, r0, #7
20002b56:	468d      	mov	sp, r1
20002b58:	b589      	push	{r0, r3, r7, lr}
20002b5a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
20002b5c:	f04f 001a 	mov.w	r0, #26
20002b60:	f7ff fde4 	bl	2000272c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
20002b64:	f04f 0090 	mov.w	r0, #144	; 0x90
20002b68:	f7ff fdc2 	bl	200026f0 <NVIC_ClearPendingIRQ>
}
20002b6c:	46bd      	mov	sp, r7
20002b6e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002b72:	4685      	mov	sp, r0
20002b74:	4770      	bx	lr
20002b76:	bf00      	nop

20002b78 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
20002b78:	4668      	mov	r0, sp
20002b7a:	f020 0107 	bic.w	r1, r0, #7
20002b7e:	468d      	mov	sp, r1
20002b80:	b589      	push	{r0, r3, r7, lr}
20002b82:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
20002b84:	f04f 001b 	mov.w	r0, #27
20002b88:	f7ff fdd0 	bl	2000272c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
20002b8c:	f04f 0091 	mov.w	r0, #145	; 0x91
20002b90:	f7ff fdae 	bl	200026f0 <NVIC_ClearPendingIRQ>
}
20002b94:	46bd      	mov	sp, r7
20002b96:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002b9a:	4685      	mov	sp, r0
20002b9c:	4770      	bx	lr
20002b9e:	bf00      	nop

20002ba0 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
20002ba0:	4668      	mov	r0, sp
20002ba2:	f020 0107 	bic.w	r1, r0, #7
20002ba6:	468d      	mov	sp, r1
20002ba8:	b589      	push	{r0, r3, r7, lr}
20002baa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
20002bac:	f04f 001c 	mov.w	r0, #28
20002bb0:	f7ff fdbc 	bl	2000272c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
20002bb4:	f04f 0092 	mov.w	r0, #146	; 0x92
20002bb8:	f7ff fd9a 	bl	200026f0 <NVIC_ClearPendingIRQ>
}
20002bbc:	46bd      	mov	sp, r7
20002bbe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002bc2:	4685      	mov	sp, r0
20002bc4:	4770      	bx	lr
20002bc6:	bf00      	nop

20002bc8 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
20002bc8:	4668      	mov	r0, sp
20002bca:	f020 0107 	bic.w	r1, r0, #7
20002bce:	468d      	mov	sp, r1
20002bd0:	b589      	push	{r0, r3, r7, lr}
20002bd2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
20002bd4:	f04f 001d 	mov.w	r0, #29
20002bd8:	f7ff fda8 	bl	2000272c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
20002bdc:	f04f 0093 	mov.w	r0, #147	; 0x93
20002be0:	f7ff fd86 	bl	200026f0 <NVIC_ClearPendingIRQ>
}
20002be4:	46bd      	mov	sp, r7
20002be6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002bea:	4685      	mov	sp, r0
20002bec:	4770      	bx	lr
20002bee:	bf00      	nop

20002bf0 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
20002bf0:	4668      	mov	r0, sp
20002bf2:	f020 0107 	bic.w	r1, r0, #7
20002bf6:	468d      	mov	sp, r1
20002bf8:	b589      	push	{r0, r3, r7, lr}
20002bfa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
20002bfc:	f04f 001e 	mov.w	r0, #30
20002c00:	f7ff fd94 	bl	2000272c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
20002c04:	f04f 0094 	mov.w	r0, #148	; 0x94
20002c08:	f7ff fd72 	bl	200026f0 <NVIC_ClearPendingIRQ>
}
20002c0c:	46bd      	mov	sp, r7
20002c0e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002c12:	4685      	mov	sp, r0
20002c14:	4770      	bx	lr
20002c16:	bf00      	nop

20002c18 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
20002c18:	4668      	mov	r0, sp
20002c1a:	f020 0107 	bic.w	r1, r0, #7
20002c1e:	468d      	mov	sp, r1
20002c20:	b589      	push	{r0, r3, r7, lr}
20002c22:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
20002c24:	f04f 001f 	mov.w	r0, #31
20002c28:	f7ff fd80 	bl	2000272c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
20002c2c:	f04f 0095 	mov.w	r0, #149	; 0x95
20002c30:	f7ff fd5e 	bl	200026f0 <NVIC_ClearPendingIRQ>
}
20002c34:	46bd      	mov	sp, r7
20002c36:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002c3a:	4685      	mov	sp, r0
20002c3c:	4770      	bx	lr
20002c3e:	bf00      	nop

20002c40 <__aeabi_drsub>:
20002c40:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20002c44:	e002      	b.n	20002c4c <__adddf3>
20002c46:	bf00      	nop

20002c48 <__aeabi_dsub>:
20002c48:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20002c4c <__adddf3>:
20002c4c:	b530      	push	{r4, r5, lr}
20002c4e:	ea4f 0441 	mov.w	r4, r1, lsl #1
20002c52:	ea4f 0543 	mov.w	r5, r3, lsl #1
20002c56:	ea94 0f05 	teq	r4, r5
20002c5a:	bf08      	it	eq
20002c5c:	ea90 0f02 	teqeq	r0, r2
20002c60:	bf1f      	itttt	ne
20002c62:	ea54 0c00 	orrsne.w	ip, r4, r0
20002c66:	ea55 0c02 	orrsne.w	ip, r5, r2
20002c6a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
20002c6e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20002c72:	f000 80e2 	beq.w	20002e3a <__adddf3+0x1ee>
20002c76:	ea4f 5454 	mov.w	r4, r4, lsr #21
20002c7a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
20002c7e:	bfb8      	it	lt
20002c80:	426d      	neglt	r5, r5
20002c82:	dd0c      	ble.n	20002c9e <__adddf3+0x52>
20002c84:	442c      	add	r4, r5
20002c86:	ea80 0202 	eor.w	r2, r0, r2
20002c8a:	ea81 0303 	eor.w	r3, r1, r3
20002c8e:	ea82 0000 	eor.w	r0, r2, r0
20002c92:	ea83 0101 	eor.w	r1, r3, r1
20002c96:	ea80 0202 	eor.w	r2, r0, r2
20002c9a:	ea81 0303 	eor.w	r3, r1, r3
20002c9e:	2d36      	cmp	r5, #54	; 0x36
20002ca0:	bf88      	it	hi
20002ca2:	bd30      	pophi	{r4, r5, pc}
20002ca4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20002ca8:	ea4f 3101 	mov.w	r1, r1, lsl #12
20002cac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
20002cb0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20002cb4:	d002      	beq.n	20002cbc <__adddf3+0x70>
20002cb6:	4240      	negs	r0, r0
20002cb8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20002cbc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
20002cc0:	ea4f 3303 	mov.w	r3, r3, lsl #12
20002cc4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
20002cc8:	d002      	beq.n	20002cd0 <__adddf3+0x84>
20002cca:	4252      	negs	r2, r2
20002ccc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20002cd0:	ea94 0f05 	teq	r4, r5
20002cd4:	f000 80a7 	beq.w	20002e26 <__adddf3+0x1da>
20002cd8:	f1a4 0401 	sub.w	r4, r4, #1
20002cdc:	f1d5 0e20 	rsbs	lr, r5, #32
20002ce0:	db0d      	blt.n	20002cfe <__adddf3+0xb2>
20002ce2:	fa02 fc0e 	lsl.w	ip, r2, lr
20002ce6:	fa22 f205 	lsr.w	r2, r2, r5
20002cea:	1880      	adds	r0, r0, r2
20002cec:	f141 0100 	adc.w	r1, r1, #0
20002cf0:	fa03 f20e 	lsl.w	r2, r3, lr
20002cf4:	1880      	adds	r0, r0, r2
20002cf6:	fa43 f305 	asr.w	r3, r3, r5
20002cfa:	4159      	adcs	r1, r3
20002cfc:	e00e      	b.n	20002d1c <__adddf3+0xd0>
20002cfe:	f1a5 0520 	sub.w	r5, r5, #32
20002d02:	f10e 0e20 	add.w	lr, lr, #32
20002d06:	2a01      	cmp	r2, #1
20002d08:	fa03 fc0e 	lsl.w	ip, r3, lr
20002d0c:	bf28      	it	cs
20002d0e:	f04c 0c02 	orrcs.w	ip, ip, #2
20002d12:	fa43 f305 	asr.w	r3, r3, r5
20002d16:	18c0      	adds	r0, r0, r3
20002d18:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
20002d1c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20002d20:	d507      	bpl.n	20002d32 <__adddf3+0xe6>
20002d22:	f04f 0e00 	mov.w	lr, #0
20002d26:	f1dc 0c00 	rsbs	ip, ip, #0
20002d2a:	eb7e 0000 	sbcs.w	r0, lr, r0
20002d2e:	eb6e 0101 	sbc.w	r1, lr, r1
20002d32:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
20002d36:	d31b      	bcc.n	20002d70 <__adddf3+0x124>
20002d38:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
20002d3c:	d30c      	bcc.n	20002d58 <__adddf3+0x10c>
20002d3e:	0849      	lsrs	r1, r1, #1
20002d40:	ea5f 0030 	movs.w	r0, r0, rrx
20002d44:	ea4f 0c3c 	mov.w	ip, ip, rrx
20002d48:	f104 0401 	add.w	r4, r4, #1
20002d4c:	ea4f 5244 	mov.w	r2, r4, lsl #21
20002d50:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20002d54:	f080 809a 	bcs.w	20002e8c <__adddf3+0x240>
20002d58:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20002d5c:	bf08      	it	eq
20002d5e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20002d62:	f150 0000 	adcs.w	r0, r0, #0
20002d66:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20002d6a:	ea41 0105 	orr.w	r1, r1, r5
20002d6e:	bd30      	pop	{r4, r5, pc}
20002d70:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20002d74:	4140      	adcs	r0, r0
20002d76:	eb41 0101 	adc.w	r1, r1, r1
20002d7a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20002d7e:	f1a4 0401 	sub.w	r4, r4, #1
20002d82:	d1e9      	bne.n	20002d58 <__adddf3+0x10c>
20002d84:	f091 0f00 	teq	r1, #0
20002d88:	bf04      	itt	eq
20002d8a:	4601      	moveq	r1, r0
20002d8c:	2000      	moveq	r0, #0
20002d8e:	fab1 f381 	clz	r3, r1
20002d92:	bf08      	it	eq
20002d94:	3320      	addeq	r3, #32
20002d96:	f1a3 030b 	sub.w	r3, r3, #11
20002d9a:	f1b3 0220 	subs.w	r2, r3, #32
20002d9e:	da0c      	bge.n	20002dba <__adddf3+0x16e>
20002da0:	320c      	adds	r2, #12
20002da2:	dd08      	ble.n	20002db6 <__adddf3+0x16a>
20002da4:	f102 0c14 	add.w	ip, r2, #20
20002da8:	f1c2 020c 	rsb	r2, r2, #12
20002dac:	fa01 f00c 	lsl.w	r0, r1, ip
20002db0:	fa21 f102 	lsr.w	r1, r1, r2
20002db4:	e00c      	b.n	20002dd0 <__adddf3+0x184>
20002db6:	f102 0214 	add.w	r2, r2, #20
20002dba:	bfd8      	it	le
20002dbc:	f1c2 0c20 	rsble	ip, r2, #32
20002dc0:	fa01 f102 	lsl.w	r1, r1, r2
20002dc4:	fa20 fc0c 	lsr.w	ip, r0, ip
20002dc8:	bfdc      	itt	le
20002dca:	ea41 010c 	orrle.w	r1, r1, ip
20002dce:	4090      	lslle	r0, r2
20002dd0:	1ae4      	subs	r4, r4, r3
20002dd2:	bfa2      	ittt	ge
20002dd4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
20002dd8:	4329      	orrge	r1, r5
20002dda:	bd30      	popge	{r4, r5, pc}
20002ddc:	ea6f 0404 	mvn.w	r4, r4
20002de0:	3c1f      	subs	r4, #31
20002de2:	da1c      	bge.n	20002e1e <__adddf3+0x1d2>
20002de4:	340c      	adds	r4, #12
20002de6:	dc0e      	bgt.n	20002e06 <__adddf3+0x1ba>
20002de8:	f104 0414 	add.w	r4, r4, #20
20002dec:	f1c4 0220 	rsb	r2, r4, #32
20002df0:	fa20 f004 	lsr.w	r0, r0, r4
20002df4:	fa01 f302 	lsl.w	r3, r1, r2
20002df8:	ea40 0003 	orr.w	r0, r0, r3
20002dfc:	fa21 f304 	lsr.w	r3, r1, r4
20002e00:	ea45 0103 	orr.w	r1, r5, r3
20002e04:	bd30      	pop	{r4, r5, pc}
20002e06:	f1c4 040c 	rsb	r4, r4, #12
20002e0a:	f1c4 0220 	rsb	r2, r4, #32
20002e0e:	fa20 f002 	lsr.w	r0, r0, r2
20002e12:	fa01 f304 	lsl.w	r3, r1, r4
20002e16:	ea40 0003 	orr.w	r0, r0, r3
20002e1a:	4629      	mov	r1, r5
20002e1c:	bd30      	pop	{r4, r5, pc}
20002e1e:	fa21 f004 	lsr.w	r0, r1, r4
20002e22:	4629      	mov	r1, r5
20002e24:	bd30      	pop	{r4, r5, pc}
20002e26:	f094 0f00 	teq	r4, #0
20002e2a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
20002e2e:	bf06      	itte	eq
20002e30:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
20002e34:	3401      	addeq	r4, #1
20002e36:	3d01      	subne	r5, #1
20002e38:	e74e      	b.n	20002cd8 <__adddf3+0x8c>
20002e3a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20002e3e:	bf18      	it	ne
20002e40:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20002e44:	d029      	beq.n	20002e9a <__adddf3+0x24e>
20002e46:	ea94 0f05 	teq	r4, r5
20002e4a:	bf08      	it	eq
20002e4c:	ea90 0f02 	teqeq	r0, r2
20002e50:	d005      	beq.n	20002e5e <__adddf3+0x212>
20002e52:	ea54 0c00 	orrs.w	ip, r4, r0
20002e56:	bf04      	itt	eq
20002e58:	4619      	moveq	r1, r3
20002e5a:	4610      	moveq	r0, r2
20002e5c:	bd30      	pop	{r4, r5, pc}
20002e5e:	ea91 0f03 	teq	r1, r3
20002e62:	bf1e      	ittt	ne
20002e64:	2100      	movne	r1, #0
20002e66:	2000      	movne	r0, #0
20002e68:	bd30      	popne	{r4, r5, pc}
20002e6a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
20002e6e:	d105      	bne.n	20002e7c <__adddf3+0x230>
20002e70:	0040      	lsls	r0, r0, #1
20002e72:	4149      	adcs	r1, r1
20002e74:	bf28      	it	cs
20002e76:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
20002e7a:	bd30      	pop	{r4, r5, pc}
20002e7c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
20002e80:	bf3c      	itt	cc
20002e82:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
20002e86:	bd30      	popcc	{r4, r5, pc}
20002e88:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20002e8c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20002e90:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20002e94:	f04f 0000 	mov.w	r0, #0
20002e98:	bd30      	pop	{r4, r5, pc}
20002e9a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20002e9e:	bf1a      	itte	ne
20002ea0:	4619      	movne	r1, r3
20002ea2:	4610      	movne	r0, r2
20002ea4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
20002ea8:	bf1c      	itt	ne
20002eaa:	460b      	movne	r3, r1
20002eac:	4602      	movne	r2, r0
20002eae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20002eb2:	bf06      	itte	eq
20002eb4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
20002eb8:	ea91 0f03 	teqeq	r1, r3
20002ebc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
20002ec0:	bd30      	pop	{r4, r5, pc}
20002ec2:	bf00      	nop

20002ec4 <__aeabi_ui2d>:
20002ec4:	f090 0f00 	teq	r0, #0
20002ec8:	bf04      	itt	eq
20002eca:	2100      	moveq	r1, #0
20002ecc:	4770      	bxeq	lr
20002ece:	b530      	push	{r4, r5, lr}
20002ed0:	f44f 6480 	mov.w	r4, #1024	; 0x400
20002ed4:	f104 0432 	add.w	r4, r4, #50	; 0x32
20002ed8:	f04f 0500 	mov.w	r5, #0
20002edc:	f04f 0100 	mov.w	r1, #0
20002ee0:	e750      	b.n	20002d84 <__adddf3+0x138>
20002ee2:	bf00      	nop

20002ee4 <__aeabi_i2d>:
20002ee4:	f090 0f00 	teq	r0, #0
20002ee8:	bf04      	itt	eq
20002eea:	2100      	moveq	r1, #0
20002eec:	4770      	bxeq	lr
20002eee:	b530      	push	{r4, r5, lr}
20002ef0:	f44f 6480 	mov.w	r4, #1024	; 0x400
20002ef4:	f104 0432 	add.w	r4, r4, #50	; 0x32
20002ef8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
20002efc:	bf48      	it	mi
20002efe:	4240      	negmi	r0, r0
20002f00:	f04f 0100 	mov.w	r1, #0
20002f04:	e73e      	b.n	20002d84 <__adddf3+0x138>
20002f06:	bf00      	nop

20002f08 <__aeabi_f2d>:
20002f08:	0042      	lsls	r2, r0, #1
20002f0a:	ea4f 01e2 	mov.w	r1, r2, asr #3
20002f0e:	ea4f 0131 	mov.w	r1, r1, rrx
20002f12:	ea4f 7002 	mov.w	r0, r2, lsl #28
20002f16:	bf1f      	itttt	ne
20002f18:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
20002f1c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20002f20:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
20002f24:	4770      	bxne	lr
20002f26:	f092 0f00 	teq	r2, #0
20002f2a:	bf14      	ite	ne
20002f2c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20002f30:	4770      	bxeq	lr
20002f32:	b530      	push	{r4, r5, lr}
20002f34:	f44f 7460 	mov.w	r4, #896	; 0x380
20002f38:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20002f3c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20002f40:	e720      	b.n	20002d84 <__adddf3+0x138>
20002f42:	bf00      	nop

20002f44 <__aeabi_ul2d>:
20002f44:	ea50 0201 	orrs.w	r2, r0, r1
20002f48:	bf08      	it	eq
20002f4a:	4770      	bxeq	lr
20002f4c:	b530      	push	{r4, r5, lr}
20002f4e:	f04f 0500 	mov.w	r5, #0
20002f52:	e00a      	b.n	20002f6a <__aeabi_l2d+0x16>

20002f54 <__aeabi_l2d>:
20002f54:	ea50 0201 	orrs.w	r2, r0, r1
20002f58:	bf08      	it	eq
20002f5a:	4770      	bxeq	lr
20002f5c:	b530      	push	{r4, r5, lr}
20002f5e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
20002f62:	d502      	bpl.n	20002f6a <__aeabi_l2d+0x16>
20002f64:	4240      	negs	r0, r0
20002f66:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20002f6a:	f44f 6480 	mov.w	r4, #1024	; 0x400
20002f6e:	f104 0432 	add.w	r4, r4, #50	; 0x32
20002f72:	ea5f 5c91 	movs.w	ip, r1, lsr #22
20002f76:	f43f aedc 	beq.w	20002d32 <__adddf3+0xe6>
20002f7a:	f04f 0203 	mov.w	r2, #3
20002f7e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20002f82:	bf18      	it	ne
20002f84:	3203      	addne	r2, #3
20002f86:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20002f8a:	bf18      	it	ne
20002f8c:	3203      	addne	r2, #3
20002f8e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
20002f92:	f1c2 0320 	rsb	r3, r2, #32
20002f96:	fa00 fc03 	lsl.w	ip, r0, r3
20002f9a:	fa20 f002 	lsr.w	r0, r0, r2
20002f9e:	fa01 fe03 	lsl.w	lr, r1, r3
20002fa2:	ea40 000e 	orr.w	r0, r0, lr
20002fa6:	fa21 f102 	lsr.w	r1, r1, r2
20002faa:	4414      	add	r4, r2
20002fac:	e6c1      	b.n	20002d32 <__adddf3+0xe6>
20002fae:	bf00      	nop

20002fb0 <__aeabi_dmul>:
20002fb0:	b570      	push	{r4, r5, r6, lr}
20002fb2:	f04f 0cff 	mov.w	ip, #255	; 0xff
20002fb6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20002fba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20002fbe:	bf1d      	ittte	ne
20002fc0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20002fc4:	ea94 0f0c 	teqne	r4, ip
20002fc8:	ea95 0f0c 	teqne	r5, ip
20002fcc:	f000 f8de 	bleq	2000318c <__aeabi_dmul+0x1dc>
20002fd0:	442c      	add	r4, r5
20002fd2:	ea81 0603 	eor.w	r6, r1, r3
20002fd6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
20002fda:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
20002fde:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
20002fe2:	bf18      	it	ne
20002fe4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
20002fe8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20002fec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
20002ff0:	d038      	beq.n	20003064 <__aeabi_dmul+0xb4>
20002ff2:	fba0 ce02 	umull	ip, lr, r0, r2
20002ff6:	f04f 0500 	mov.w	r5, #0
20002ffa:	fbe1 e502 	umlal	lr, r5, r1, r2
20002ffe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
20003002:	fbe0 e503 	umlal	lr, r5, r0, r3
20003006:	f04f 0600 	mov.w	r6, #0
2000300a:	fbe1 5603 	umlal	r5, r6, r1, r3
2000300e:	f09c 0f00 	teq	ip, #0
20003012:	bf18      	it	ne
20003014:	f04e 0e01 	orrne.w	lr, lr, #1
20003018:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
2000301c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
20003020:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
20003024:	d204      	bcs.n	20003030 <__aeabi_dmul+0x80>
20003026:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
2000302a:	416d      	adcs	r5, r5
2000302c:	eb46 0606 	adc.w	r6, r6, r6
20003030:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
20003034:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
20003038:	ea4f 20c5 	mov.w	r0, r5, lsl #11
2000303c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
20003040:	ea4f 2ece 	mov.w	lr, lr, lsl #11
20003044:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20003048:	bf88      	it	hi
2000304a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
2000304e:	d81e      	bhi.n	2000308e <__aeabi_dmul+0xde>
20003050:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20003054:	bf08      	it	eq
20003056:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
2000305a:	f150 0000 	adcs.w	r0, r0, #0
2000305e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20003062:	bd70      	pop	{r4, r5, r6, pc}
20003064:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
20003068:	ea46 0101 	orr.w	r1, r6, r1
2000306c:	ea40 0002 	orr.w	r0, r0, r2
20003070:	ea81 0103 	eor.w	r1, r1, r3
20003074:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
20003078:	bfc2      	ittt	gt
2000307a:	ebd4 050c 	rsbsgt	r5, r4, ip
2000307e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20003082:	bd70      	popgt	{r4, r5, r6, pc}
20003084:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20003088:	f04f 0e00 	mov.w	lr, #0
2000308c:	3c01      	subs	r4, #1
2000308e:	f300 80ab 	bgt.w	200031e8 <__aeabi_dmul+0x238>
20003092:	f114 0f36 	cmn.w	r4, #54	; 0x36
20003096:	bfde      	ittt	le
20003098:	2000      	movle	r0, #0
2000309a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
2000309e:	bd70      	pople	{r4, r5, r6, pc}
200030a0:	f1c4 0400 	rsb	r4, r4, #0
200030a4:	3c20      	subs	r4, #32
200030a6:	da35      	bge.n	20003114 <__aeabi_dmul+0x164>
200030a8:	340c      	adds	r4, #12
200030aa:	dc1b      	bgt.n	200030e4 <__aeabi_dmul+0x134>
200030ac:	f104 0414 	add.w	r4, r4, #20
200030b0:	f1c4 0520 	rsb	r5, r4, #32
200030b4:	fa00 f305 	lsl.w	r3, r0, r5
200030b8:	fa20 f004 	lsr.w	r0, r0, r4
200030bc:	fa01 f205 	lsl.w	r2, r1, r5
200030c0:	ea40 0002 	orr.w	r0, r0, r2
200030c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
200030c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200030cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
200030d0:	fa21 f604 	lsr.w	r6, r1, r4
200030d4:	eb42 0106 	adc.w	r1, r2, r6
200030d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200030dc:	bf08      	it	eq
200030de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200030e2:	bd70      	pop	{r4, r5, r6, pc}
200030e4:	f1c4 040c 	rsb	r4, r4, #12
200030e8:	f1c4 0520 	rsb	r5, r4, #32
200030ec:	fa00 f304 	lsl.w	r3, r0, r4
200030f0:	fa20 f005 	lsr.w	r0, r0, r5
200030f4:	fa01 f204 	lsl.w	r2, r1, r4
200030f8:	ea40 0002 	orr.w	r0, r0, r2
200030fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003100:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20003104:	f141 0100 	adc.w	r1, r1, #0
20003108:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
2000310c:	bf08      	it	eq
2000310e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20003112:	bd70      	pop	{r4, r5, r6, pc}
20003114:	f1c4 0520 	rsb	r5, r4, #32
20003118:	fa00 f205 	lsl.w	r2, r0, r5
2000311c:	ea4e 0e02 	orr.w	lr, lr, r2
20003120:	fa20 f304 	lsr.w	r3, r0, r4
20003124:	fa01 f205 	lsl.w	r2, r1, r5
20003128:	ea43 0302 	orr.w	r3, r3, r2
2000312c:	fa21 f004 	lsr.w	r0, r1, r4
20003130:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003134:	fa21 f204 	lsr.w	r2, r1, r4
20003138:	ea20 0002 	bic.w	r0, r0, r2
2000313c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
20003140:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20003144:	bf08      	it	eq
20003146:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
2000314a:	bd70      	pop	{r4, r5, r6, pc}
2000314c:	f094 0f00 	teq	r4, #0
20003150:	d10f      	bne.n	20003172 <__aeabi_dmul+0x1c2>
20003152:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
20003156:	0040      	lsls	r0, r0, #1
20003158:	eb41 0101 	adc.w	r1, r1, r1
2000315c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003160:	bf08      	it	eq
20003162:	3c01      	subeq	r4, #1
20003164:	d0f7      	beq.n	20003156 <__aeabi_dmul+0x1a6>
20003166:	ea41 0106 	orr.w	r1, r1, r6
2000316a:	f095 0f00 	teq	r5, #0
2000316e:	bf18      	it	ne
20003170:	4770      	bxne	lr
20003172:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
20003176:	0052      	lsls	r2, r2, #1
20003178:	eb43 0303 	adc.w	r3, r3, r3
2000317c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
20003180:	bf08      	it	eq
20003182:	3d01      	subeq	r5, #1
20003184:	d0f7      	beq.n	20003176 <__aeabi_dmul+0x1c6>
20003186:	ea43 0306 	orr.w	r3, r3, r6
2000318a:	4770      	bx	lr
2000318c:	ea94 0f0c 	teq	r4, ip
20003190:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20003194:	bf18      	it	ne
20003196:	ea95 0f0c 	teqne	r5, ip
2000319a:	d00c      	beq.n	200031b6 <__aeabi_dmul+0x206>
2000319c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200031a0:	bf18      	it	ne
200031a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200031a6:	d1d1      	bne.n	2000314c <__aeabi_dmul+0x19c>
200031a8:	ea81 0103 	eor.w	r1, r1, r3
200031ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200031b0:	f04f 0000 	mov.w	r0, #0
200031b4:	bd70      	pop	{r4, r5, r6, pc}
200031b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200031ba:	bf06      	itte	eq
200031bc:	4610      	moveq	r0, r2
200031be:	4619      	moveq	r1, r3
200031c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200031c4:	d019      	beq.n	200031fa <__aeabi_dmul+0x24a>
200031c6:	ea94 0f0c 	teq	r4, ip
200031ca:	d102      	bne.n	200031d2 <__aeabi_dmul+0x222>
200031cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
200031d0:	d113      	bne.n	200031fa <__aeabi_dmul+0x24a>
200031d2:	ea95 0f0c 	teq	r5, ip
200031d6:	d105      	bne.n	200031e4 <__aeabi_dmul+0x234>
200031d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
200031dc:	bf1c      	itt	ne
200031de:	4610      	movne	r0, r2
200031e0:	4619      	movne	r1, r3
200031e2:	d10a      	bne.n	200031fa <__aeabi_dmul+0x24a>
200031e4:	ea81 0103 	eor.w	r1, r1, r3
200031e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200031ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200031f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
200031f4:	f04f 0000 	mov.w	r0, #0
200031f8:	bd70      	pop	{r4, r5, r6, pc}
200031fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200031fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
20003202:	bd70      	pop	{r4, r5, r6, pc}

20003204 <__aeabi_ddiv>:
20003204:	b570      	push	{r4, r5, r6, lr}
20003206:	f04f 0cff 	mov.w	ip, #255	; 0xff
2000320a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
2000320e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20003212:	bf1d      	ittte	ne
20003214:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20003218:	ea94 0f0c 	teqne	r4, ip
2000321c:	ea95 0f0c 	teqne	r5, ip
20003220:	f000 f8a7 	bleq	20003372 <__aeabi_ddiv+0x16e>
20003224:	eba4 0405 	sub.w	r4, r4, r5
20003228:	ea81 0e03 	eor.w	lr, r1, r3
2000322c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20003230:	ea4f 3101 	mov.w	r1, r1, lsl #12
20003234:	f000 8088 	beq.w	20003348 <__aeabi_ddiv+0x144>
20003238:	ea4f 3303 	mov.w	r3, r3, lsl #12
2000323c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
20003240:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
20003244:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
20003248:	ea4f 2202 	mov.w	r2, r2, lsl #8
2000324c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
20003250:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20003254:	ea4f 2600 	mov.w	r6, r0, lsl #8
20003258:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
2000325c:	429d      	cmp	r5, r3
2000325e:	bf08      	it	eq
20003260:	4296      	cmpeq	r6, r2
20003262:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
20003266:	f504 7440 	add.w	r4, r4, #768	; 0x300
2000326a:	d202      	bcs.n	20003272 <__aeabi_ddiv+0x6e>
2000326c:	085b      	lsrs	r3, r3, #1
2000326e:	ea4f 0232 	mov.w	r2, r2, rrx
20003272:	1ab6      	subs	r6, r6, r2
20003274:	eb65 0503 	sbc.w	r5, r5, r3
20003278:	085b      	lsrs	r3, r3, #1
2000327a:	ea4f 0232 	mov.w	r2, r2, rrx
2000327e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
20003282:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
20003286:	ebb6 0e02 	subs.w	lr, r6, r2
2000328a:	eb75 0e03 	sbcs.w	lr, r5, r3
2000328e:	bf22      	ittt	cs
20003290:	1ab6      	subcs	r6, r6, r2
20003292:	4675      	movcs	r5, lr
20003294:	ea40 000c 	orrcs.w	r0, r0, ip
20003298:	085b      	lsrs	r3, r3, #1
2000329a:	ea4f 0232 	mov.w	r2, r2, rrx
2000329e:	ebb6 0e02 	subs.w	lr, r6, r2
200032a2:	eb75 0e03 	sbcs.w	lr, r5, r3
200032a6:	bf22      	ittt	cs
200032a8:	1ab6      	subcs	r6, r6, r2
200032aa:	4675      	movcs	r5, lr
200032ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
200032b0:	085b      	lsrs	r3, r3, #1
200032b2:	ea4f 0232 	mov.w	r2, r2, rrx
200032b6:	ebb6 0e02 	subs.w	lr, r6, r2
200032ba:	eb75 0e03 	sbcs.w	lr, r5, r3
200032be:	bf22      	ittt	cs
200032c0:	1ab6      	subcs	r6, r6, r2
200032c2:	4675      	movcs	r5, lr
200032c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
200032c8:	085b      	lsrs	r3, r3, #1
200032ca:	ea4f 0232 	mov.w	r2, r2, rrx
200032ce:	ebb6 0e02 	subs.w	lr, r6, r2
200032d2:	eb75 0e03 	sbcs.w	lr, r5, r3
200032d6:	bf22      	ittt	cs
200032d8:	1ab6      	subcs	r6, r6, r2
200032da:	4675      	movcs	r5, lr
200032dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
200032e0:	ea55 0e06 	orrs.w	lr, r5, r6
200032e4:	d018      	beq.n	20003318 <__aeabi_ddiv+0x114>
200032e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
200032ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
200032ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
200032f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200032f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
200032fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200032fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
20003302:	d1c0      	bne.n	20003286 <__aeabi_ddiv+0x82>
20003304:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003308:	d10b      	bne.n	20003322 <__aeabi_ddiv+0x11e>
2000330a:	ea41 0100 	orr.w	r1, r1, r0
2000330e:	f04f 0000 	mov.w	r0, #0
20003312:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
20003316:	e7b6      	b.n	20003286 <__aeabi_ddiv+0x82>
20003318:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
2000331c:	bf04      	itt	eq
2000331e:	4301      	orreq	r1, r0
20003320:	2000      	moveq	r0, #0
20003322:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20003326:	bf88      	it	hi
20003328:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
2000332c:	f63f aeaf 	bhi.w	2000308e <__aeabi_dmul+0xde>
20003330:	ebb5 0c03 	subs.w	ip, r5, r3
20003334:	bf04      	itt	eq
20003336:	ebb6 0c02 	subseq.w	ip, r6, r2
2000333a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
2000333e:	f150 0000 	adcs.w	r0, r0, #0
20003342:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20003346:	bd70      	pop	{r4, r5, r6, pc}
20003348:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
2000334c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
20003350:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20003354:	bfc2      	ittt	gt
20003356:	ebd4 050c 	rsbsgt	r5, r4, ip
2000335a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
2000335e:	bd70      	popgt	{r4, r5, r6, pc}
20003360:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20003364:	f04f 0e00 	mov.w	lr, #0
20003368:	3c01      	subs	r4, #1
2000336a:	e690      	b.n	2000308e <__aeabi_dmul+0xde>
2000336c:	ea45 0e06 	orr.w	lr, r5, r6
20003370:	e68d      	b.n	2000308e <__aeabi_dmul+0xde>
20003372:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20003376:	ea94 0f0c 	teq	r4, ip
2000337a:	bf08      	it	eq
2000337c:	ea95 0f0c 	teqeq	r5, ip
20003380:	f43f af3b 	beq.w	200031fa <__aeabi_dmul+0x24a>
20003384:	ea94 0f0c 	teq	r4, ip
20003388:	d10a      	bne.n	200033a0 <__aeabi_ddiv+0x19c>
2000338a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
2000338e:	f47f af34 	bne.w	200031fa <__aeabi_dmul+0x24a>
20003392:	ea95 0f0c 	teq	r5, ip
20003396:	f47f af25 	bne.w	200031e4 <__aeabi_dmul+0x234>
2000339a:	4610      	mov	r0, r2
2000339c:	4619      	mov	r1, r3
2000339e:	e72c      	b.n	200031fa <__aeabi_dmul+0x24a>
200033a0:	ea95 0f0c 	teq	r5, ip
200033a4:	d106      	bne.n	200033b4 <__aeabi_ddiv+0x1b0>
200033a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
200033aa:	f43f aefd 	beq.w	200031a8 <__aeabi_dmul+0x1f8>
200033ae:	4610      	mov	r0, r2
200033b0:	4619      	mov	r1, r3
200033b2:	e722      	b.n	200031fa <__aeabi_dmul+0x24a>
200033b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200033b8:	bf18      	it	ne
200033ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200033be:	f47f aec5 	bne.w	2000314c <__aeabi_dmul+0x19c>
200033c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
200033c6:	f47f af0d 	bne.w	200031e4 <__aeabi_dmul+0x234>
200033ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
200033ce:	f47f aeeb 	bne.w	200031a8 <__aeabi_dmul+0x1f8>
200033d2:	e712      	b.n	200031fa <__aeabi_dmul+0x24a>

200033d4 <__libc_init_array>:
200033d4:	b570      	push	{r4, r5, r6, lr}
200033d6:	f249 56e8 	movw	r6, #38376	; 0x95e8
200033da:	f249 55e8 	movw	r5, #38376	; 0x95e8
200033de:	f2c2 0600 	movt	r6, #8192	; 0x2000
200033e2:	f2c2 0500 	movt	r5, #8192	; 0x2000
200033e6:	1b76      	subs	r6, r6, r5
200033e8:	10b6      	asrs	r6, r6, #2
200033ea:	d006      	beq.n	200033fa <__libc_init_array+0x26>
200033ec:	2400      	movs	r4, #0
200033ee:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
200033f2:	3401      	adds	r4, #1
200033f4:	4798      	blx	r3
200033f6:	42a6      	cmp	r6, r4
200033f8:	d8f9      	bhi.n	200033ee <__libc_init_array+0x1a>
200033fa:	f249 55e8 	movw	r5, #38376	; 0x95e8
200033fe:	f249 56ec 	movw	r6, #38380	; 0x95ec
20003402:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003406:	f2c2 0600 	movt	r6, #8192	; 0x2000
2000340a:	1b76      	subs	r6, r6, r5
2000340c:	f006 f8e0 	bl	200095d0 <_init>
20003410:	10b6      	asrs	r6, r6, #2
20003412:	d006      	beq.n	20003422 <__libc_init_array+0x4e>
20003414:	2400      	movs	r4, #0
20003416:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
2000341a:	3401      	adds	r4, #1
2000341c:	4798      	blx	r3
2000341e:	42a6      	cmp	r6, r4
20003420:	d8f9      	bhi.n	20003416 <__libc_init_array+0x42>
20003422:	bd70      	pop	{r4, r5, r6, pc}

20003424 <free>:
20003424:	f249 6324 	movw	r3, #38436	; 0x9624
20003428:	4601      	mov	r1, r0
2000342a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000342e:	6818      	ldr	r0, [r3, #0]
20003430:	f003 bbbe 	b.w	20006bb0 <_free_r>

20003434 <malloc>:
20003434:	f249 6324 	movw	r3, #38436	; 0x9624
20003438:	4601      	mov	r1, r0
2000343a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000343e:	6818      	ldr	r0, [r3, #0]
20003440:	f000 b800 	b.w	20003444 <_malloc_r>

20003444 <_malloc_r>:
20003444:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20003448:	f101 040b 	add.w	r4, r1, #11
2000344c:	2c16      	cmp	r4, #22
2000344e:	b083      	sub	sp, #12
20003450:	4606      	mov	r6, r0
20003452:	d82f      	bhi.n	200034b4 <_malloc_r+0x70>
20003454:	2300      	movs	r3, #0
20003456:	2410      	movs	r4, #16
20003458:	428c      	cmp	r4, r1
2000345a:	bf2c      	ite	cs
2000345c:	4619      	movcs	r1, r3
2000345e:	f043 0101 	orrcc.w	r1, r3, #1
20003462:	2900      	cmp	r1, #0
20003464:	d130      	bne.n	200034c8 <_malloc_r+0x84>
20003466:	4630      	mov	r0, r6
20003468:	f000 fbf0 	bl	20003c4c <__malloc_lock>
2000346c:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20003470:	d22e      	bcs.n	200034d0 <_malloc_r+0x8c>
20003472:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
20003476:	f249 7518 	movw	r5, #38680	; 0x9718
2000347a:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000347e:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
20003482:	68d3      	ldr	r3, [r2, #12]
20003484:	4293      	cmp	r3, r2
20003486:	f000 8206 	beq.w	20003896 <_malloc_r+0x452>
2000348a:	685a      	ldr	r2, [r3, #4]
2000348c:	f103 0508 	add.w	r5, r3, #8
20003490:	68d9      	ldr	r1, [r3, #12]
20003492:	4630      	mov	r0, r6
20003494:	f022 0c03 	bic.w	ip, r2, #3
20003498:	689a      	ldr	r2, [r3, #8]
2000349a:	4463      	add	r3, ip
2000349c:	685c      	ldr	r4, [r3, #4]
2000349e:	608a      	str	r2, [r1, #8]
200034a0:	f044 0401 	orr.w	r4, r4, #1
200034a4:	60d1      	str	r1, [r2, #12]
200034a6:	605c      	str	r4, [r3, #4]
200034a8:	f000 fbd2 	bl	20003c50 <__malloc_unlock>
200034ac:	4628      	mov	r0, r5
200034ae:	b003      	add	sp, #12
200034b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200034b4:	f024 0407 	bic.w	r4, r4, #7
200034b8:	0fe3      	lsrs	r3, r4, #31
200034ba:	428c      	cmp	r4, r1
200034bc:	bf2c      	ite	cs
200034be:	4619      	movcs	r1, r3
200034c0:	f043 0101 	orrcc.w	r1, r3, #1
200034c4:	2900      	cmp	r1, #0
200034c6:	d0ce      	beq.n	20003466 <_malloc_r+0x22>
200034c8:	230c      	movs	r3, #12
200034ca:	2500      	movs	r5, #0
200034cc:	6033      	str	r3, [r6, #0]
200034ce:	e7ed      	b.n	200034ac <_malloc_r+0x68>
200034d0:	ea5f 2e54 	movs.w	lr, r4, lsr #9
200034d4:	bf04      	itt	eq
200034d6:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
200034da:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
200034de:	f040 8090 	bne.w	20003602 <_malloc_r+0x1be>
200034e2:	f249 7518 	movw	r5, #38680	; 0x9718
200034e6:	f2c2 0500 	movt	r5, #8192	; 0x2000
200034ea:	1828      	adds	r0, r5, r0
200034ec:	68c3      	ldr	r3, [r0, #12]
200034ee:	4298      	cmp	r0, r3
200034f0:	d106      	bne.n	20003500 <_malloc_r+0xbc>
200034f2:	e00d      	b.n	20003510 <_malloc_r+0xcc>
200034f4:	2a00      	cmp	r2, #0
200034f6:	f280 816f 	bge.w	200037d8 <_malloc_r+0x394>
200034fa:	68db      	ldr	r3, [r3, #12]
200034fc:	4298      	cmp	r0, r3
200034fe:	d007      	beq.n	20003510 <_malloc_r+0xcc>
20003500:	6859      	ldr	r1, [r3, #4]
20003502:	f021 0103 	bic.w	r1, r1, #3
20003506:	1b0a      	subs	r2, r1, r4
20003508:	2a0f      	cmp	r2, #15
2000350a:	ddf3      	ble.n	200034f4 <_malloc_r+0xb0>
2000350c:	f10e 3eff 	add.w	lr, lr, #4294967295
20003510:	f10e 0e01 	add.w	lr, lr, #1
20003514:	f249 7718 	movw	r7, #38680	; 0x9718
20003518:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000351c:	f107 0108 	add.w	r1, r7, #8
20003520:	688b      	ldr	r3, [r1, #8]
20003522:	4299      	cmp	r1, r3
20003524:	bf08      	it	eq
20003526:	687a      	ldreq	r2, [r7, #4]
20003528:	d026      	beq.n	20003578 <_malloc_r+0x134>
2000352a:	685a      	ldr	r2, [r3, #4]
2000352c:	f022 0c03 	bic.w	ip, r2, #3
20003530:	ebc4 020c 	rsb	r2, r4, ip
20003534:	2a0f      	cmp	r2, #15
20003536:	f300 8194 	bgt.w	20003862 <_malloc_r+0x41e>
2000353a:	2a00      	cmp	r2, #0
2000353c:	60c9      	str	r1, [r1, #12]
2000353e:	6089      	str	r1, [r1, #8]
20003540:	f280 8099 	bge.w	20003676 <_malloc_r+0x232>
20003544:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20003548:	f080 8165 	bcs.w	20003816 <_malloc_r+0x3d2>
2000354c:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20003550:	f04f 0a01 	mov.w	sl, #1
20003554:	687a      	ldr	r2, [r7, #4]
20003556:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
2000355a:	ea4f 0cac 	mov.w	ip, ip, asr #2
2000355e:	fa0a fc0c 	lsl.w	ip, sl, ip
20003562:	60d8      	str	r0, [r3, #12]
20003564:	f8d0 8008 	ldr.w	r8, [r0, #8]
20003568:	ea4c 0202 	orr.w	r2, ip, r2
2000356c:	607a      	str	r2, [r7, #4]
2000356e:	f8c3 8008 	str.w	r8, [r3, #8]
20003572:	f8c8 300c 	str.w	r3, [r8, #12]
20003576:	6083      	str	r3, [r0, #8]
20003578:	f04f 0c01 	mov.w	ip, #1
2000357c:	ea4f 03ae 	mov.w	r3, lr, asr #2
20003580:	fa0c fc03 	lsl.w	ip, ip, r3
20003584:	4594      	cmp	ip, r2
20003586:	f200 8082 	bhi.w	2000368e <_malloc_r+0x24a>
2000358a:	ea12 0f0c 	tst.w	r2, ip
2000358e:	d108      	bne.n	200035a2 <_malloc_r+0x15e>
20003590:	f02e 0e03 	bic.w	lr, lr, #3
20003594:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20003598:	f10e 0e04 	add.w	lr, lr, #4
2000359c:	ea12 0f0c 	tst.w	r2, ip
200035a0:	d0f8      	beq.n	20003594 <_malloc_r+0x150>
200035a2:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
200035a6:	46f2      	mov	sl, lr
200035a8:	46c8      	mov	r8, r9
200035aa:	f8d8 300c 	ldr.w	r3, [r8, #12]
200035ae:	4598      	cmp	r8, r3
200035b0:	d107      	bne.n	200035c2 <_malloc_r+0x17e>
200035b2:	e168      	b.n	20003886 <_malloc_r+0x442>
200035b4:	2a00      	cmp	r2, #0
200035b6:	f280 8178 	bge.w	200038aa <_malloc_r+0x466>
200035ba:	68db      	ldr	r3, [r3, #12]
200035bc:	4598      	cmp	r8, r3
200035be:	f000 8162 	beq.w	20003886 <_malloc_r+0x442>
200035c2:	6858      	ldr	r0, [r3, #4]
200035c4:	f020 0003 	bic.w	r0, r0, #3
200035c8:	1b02      	subs	r2, r0, r4
200035ca:	2a0f      	cmp	r2, #15
200035cc:	ddf2      	ble.n	200035b4 <_malloc_r+0x170>
200035ce:	461d      	mov	r5, r3
200035d0:	191f      	adds	r7, r3, r4
200035d2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
200035d6:	f044 0e01 	orr.w	lr, r4, #1
200035da:	f855 4f08 	ldr.w	r4, [r5, #8]!
200035de:	4630      	mov	r0, r6
200035e0:	50ba      	str	r2, [r7, r2]
200035e2:	f042 0201 	orr.w	r2, r2, #1
200035e6:	f8c3 e004 	str.w	lr, [r3, #4]
200035ea:	f8cc 4008 	str.w	r4, [ip, #8]
200035ee:	f8c4 c00c 	str.w	ip, [r4, #12]
200035f2:	608f      	str	r7, [r1, #8]
200035f4:	60cf      	str	r7, [r1, #12]
200035f6:	607a      	str	r2, [r7, #4]
200035f8:	60b9      	str	r1, [r7, #8]
200035fa:	60f9      	str	r1, [r7, #12]
200035fc:	f000 fb28 	bl	20003c50 <__malloc_unlock>
20003600:	e754      	b.n	200034ac <_malloc_r+0x68>
20003602:	f1be 0f04 	cmp.w	lr, #4
20003606:	bf9e      	ittt	ls
20003608:	ea4f 1e94 	movls.w	lr, r4, lsr #6
2000360c:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20003610:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20003614:	f67f af65 	bls.w	200034e2 <_malloc_r+0x9e>
20003618:	f1be 0f14 	cmp.w	lr, #20
2000361c:	bf9c      	itt	ls
2000361e:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
20003622:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20003626:	f67f af5c 	bls.w	200034e2 <_malloc_r+0x9e>
2000362a:	f1be 0f54 	cmp.w	lr, #84	; 0x54
2000362e:	bf9e      	ittt	ls
20003630:	ea4f 3e14 	movls.w	lr, r4, lsr #12
20003634:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20003638:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000363c:	f67f af51 	bls.w	200034e2 <_malloc_r+0x9e>
20003640:	f5be 7faa 	cmp.w	lr, #340	; 0x154
20003644:	bf9e      	ittt	ls
20003646:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
2000364a:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
2000364e:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20003652:	f67f af46 	bls.w	200034e2 <_malloc_r+0x9e>
20003656:	f240 5354 	movw	r3, #1364	; 0x554
2000365a:	459e      	cmp	lr, r3
2000365c:	bf95      	itete	ls
2000365e:	ea4f 4e94 	movls.w	lr, r4, lsr #18
20003662:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
20003666:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
2000366a:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
2000366e:	bf98      	it	ls
20003670:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20003674:	e735      	b.n	200034e2 <_malloc_r+0x9e>
20003676:	eb03 020c 	add.w	r2, r3, ip
2000367a:	f103 0508 	add.w	r5, r3, #8
2000367e:	4630      	mov	r0, r6
20003680:	6853      	ldr	r3, [r2, #4]
20003682:	f043 0301 	orr.w	r3, r3, #1
20003686:	6053      	str	r3, [r2, #4]
20003688:	f000 fae2 	bl	20003c50 <__malloc_unlock>
2000368c:	e70e      	b.n	200034ac <_malloc_r+0x68>
2000368e:	f8d7 8008 	ldr.w	r8, [r7, #8]
20003692:	f8d8 3004 	ldr.w	r3, [r8, #4]
20003696:	f023 0903 	bic.w	r9, r3, #3
2000369a:	ebc4 0209 	rsb	r2, r4, r9
2000369e:	454c      	cmp	r4, r9
200036a0:	bf94      	ite	ls
200036a2:	2300      	movls	r3, #0
200036a4:	2301      	movhi	r3, #1
200036a6:	2a0f      	cmp	r2, #15
200036a8:	bfd8      	it	le
200036aa:	f043 0301 	orrle.w	r3, r3, #1
200036ae:	2b00      	cmp	r3, #0
200036b0:	f000 80a1 	beq.w	200037f6 <_malloc_r+0x3b2>
200036b4:	f649 3b84 	movw	fp, #39812	; 0x9b84
200036b8:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
200036bc:	f2c2 0b00 	movt	fp, #8192	; 0x2000
200036c0:	f8db 3000 	ldr.w	r3, [fp]
200036c4:	3310      	adds	r3, #16
200036c6:	191b      	adds	r3, r3, r4
200036c8:	f1b2 3fff 	cmp.w	r2, #4294967295
200036cc:	d006      	beq.n	200036dc <_malloc_r+0x298>
200036ce:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
200036d2:	331f      	adds	r3, #31
200036d4:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
200036d8:	f023 031f 	bic.w	r3, r3, #31
200036dc:	4619      	mov	r1, r3
200036de:	4630      	mov	r0, r6
200036e0:	9301      	str	r3, [sp, #4]
200036e2:	f000 fb2d 	bl	20003d40 <_sbrk_r>
200036e6:	9b01      	ldr	r3, [sp, #4]
200036e8:	f1b0 3fff 	cmp.w	r0, #4294967295
200036ec:	4682      	mov	sl, r0
200036ee:	f000 80f4 	beq.w	200038da <_malloc_r+0x496>
200036f2:	eb08 0109 	add.w	r1, r8, r9
200036f6:	4281      	cmp	r1, r0
200036f8:	f200 80ec 	bhi.w	200038d4 <_malloc_r+0x490>
200036fc:	f8db 2004 	ldr.w	r2, [fp, #4]
20003700:	189a      	adds	r2, r3, r2
20003702:	4551      	cmp	r1, sl
20003704:	f8cb 2004 	str.w	r2, [fp, #4]
20003708:	f000 8145 	beq.w	20003996 <_malloc_r+0x552>
2000370c:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20003710:	f249 7018 	movw	r0, #38680	; 0x9718
20003714:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003718:	f1b5 3fff 	cmp.w	r5, #4294967295
2000371c:	bf08      	it	eq
2000371e:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
20003722:	d003      	beq.n	2000372c <_malloc_r+0x2e8>
20003724:	4452      	add	r2, sl
20003726:	1a51      	subs	r1, r2, r1
20003728:	f8cb 1004 	str.w	r1, [fp, #4]
2000372c:	f01a 0507 	ands.w	r5, sl, #7
20003730:	4630      	mov	r0, r6
20003732:	bf17      	itett	ne
20003734:	f1c5 0508 	rsbne	r5, r5, #8
20003738:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
2000373c:	44aa      	addne	sl, r5
2000373e:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
20003742:	4453      	add	r3, sl
20003744:	051b      	lsls	r3, r3, #20
20003746:	0d1b      	lsrs	r3, r3, #20
20003748:	1aed      	subs	r5, r5, r3
2000374a:	4629      	mov	r1, r5
2000374c:	f000 faf8 	bl	20003d40 <_sbrk_r>
20003750:	f1b0 3fff 	cmp.w	r0, #4294967295
20003754:	f000 812c 	beq.w	200039b0 <_malloc_r+0x56c>
20003758:	ebca 0100 	rsb	r1, sl, r0
2000375c:	1949      	adds	r1, r1, r5
2000375e:	f041 0101 	orr.w	r1, r1, #1
20003762:	f8db 2004 	ldr.w	r2, [fp, #4]
20003766:	f649 3384 	movw	r3, #39812	; 0x9b84
2000376a:	f8c7 a008 	str.w	sl, [r7, #8]
2000376e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003772:	18aa      	adds	r2, r5, r2
20003774:	45b8      	cmp	r8, r7
20003776:	f8cb 2004 	str.w	r2, [fp, #4]
2000377a:	f8ca 1004 	str.w	r1, [sl, #4]
2000377e:	d017      	beq.n	200037b0 <_malloc_r+0x36c>
20003780:	f1b9 0f0f 	cmp.w	r9, #15
20003784:	f240 80df 	bls.w	20003946 <_malloc_r+0x502>
20003788:	f1a9 010c 	sub.w	r1, r9, #12
2000378c:	2505      	movs	r5, #5
2000378e:	f021 0107 	bic.w	r1, r1, #7
20003792:	eb08 0001 	add.w	r0, r8, r1
20003796:	290f      	cmp	r1, #15
20003798:	6085      	str	r5, [r0, #8]
2000379a:	6045      	str	r5, [r0, #4]
2000379c:	f8d8 0004 	ldr.w	r0, [r8, #4]
200037a0:	f000 0001 	and.w	r0, r0, #1
200037a4:	ea41 0000 	orr.w	r0, r1, r0
200037a8:	f8c8 0004 	str.w	r0, [r8, #4]
200037ac:	f200 80ac 	bhi.w	20003908 <_malloc_r+0x4c4>
200037b0:	46d0      	mov	r8, sl
200037b2:	f649 3384 	movw	r3, #39812	; 0x9b84
200037b6:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
200037ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200037be:	428a      	cmp	r2, r1
200037c0:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
200037c4:	bf88      	it	hi
200037c6:	62da      	strhi	r2, [r3, #44]	; 0x2c
200037c8:	f649 3384 	movw	r3, #39812	; 0x9b84
200037cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200037d0:	428a      	cmp	r2, r1
200037d2:	bf88      	it	hi
200037d4:	631a      	strhi	r2, [r3, #48]	; 0x30
200037d6:	e082      	b.n	200038de <_malloc_r+0x49a>
200037d8:	185c      	adds	r4, r3, r1
200037da:	689a      	ldr	r2, [r3, #8]
200037dc:	68d9      	ldr	r1, [r3, #12]
200037de:	4630      	mov	r0, r6
200037e0:	6866      	ldr	r6, [r4, #4]
200037e2:	f103 0508 	add.w	r5, r3, #8
200037e6:	608a      	str	r2, [r1, #8]
200037e8:	f046 0301 	orr.w	r3, r6, #1
200037ec:	60d1      	str	r1, [r2, #12]
200037ee:	6063      	str	r3, [r4, #4]
200037f0:	f000 fa2e 	bl	20003c50 <__malloc_unlock>
200037f4:	e65a      	b.n	200034ac <_malloc_r+0x68>
200037f6:	eb08 0304 	add.w	r3, r8, r4
200037fa:	f042 0201 	orr.w	r2, r2, #1
200037fe:	f044 0401 	orr.w	r4, r4, #1
20003802:	4630      	mov	r0, r6
20003804:	f8c8 4004 	str.w	r4, [r8, #4]
20003808:	f108 0508 	add.w	r5, r8, #8
2000380c:	605a      	str	r2, [r3, #4]
2000380e:	60bb      	str	r3, [r7, #8]
20003810:	f000 fa1e 	bl	20003c50 <__malloc_unlock>
20003814:	e64a      	b.n	200034ac <_malloc_r+0x68>
20003816:	ea4f 225c 	mov.w	r2, ip, lsr #9
2000381a:	2a04      	cmp	r2, #4
2000381c:	d954      	bls.n	200038c8 <_malloc_r+0x484>
2000381e:	2a14      	cmp	r2, #20
20003820:	f200 8089 	bhi.w	20003936 <_malloc_r+0x4f2>
20003824:	325b      	adds	r2, #91	; 0x5b
20003826:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000382a:	44a8      	add	r8, r5
2000382c:	f249 7718 	movw	r7, #38680	; 0x9718
20003830:	f2c2 0700 	movt	r7, #8192	; 0x2000
20003834:	f8d8 0008 	ldr.w	r0, [r8, #8]
20003838:	4540      	cmp	r0, r8
2000383a:	d103      	bne.n	20003844 <_malloc_r+0x400>
2000383c:	e06f      	b.n	2000391e <_malloc_r+0x4da>
2000383e:	6880      	ldr	r0, [r0, #8]
20003840:	4580      	cmp	r8, r0
20003842:	d004      	beq.n	2000384e <_malloc_r+0x40a>
20003844:	6842      	ldr	r2, [r0, #4]
20003846:	f022 0203 	bic.w	r2, r2, #3
2000384a:	4594      	cmp	ip, r2
2000384c:	d3f7      	bcc.n	2000383e <_malloc_r+0x3fa>
2000384e:	f8d0 c00c 	ldr.w	ip, [r0, #12]
20003852:	f8c3 c00c 	str.w	ip, [r3, #12]
20003856:	6098      	str	r0, [r3, #8]
20003858:	687a      	ldr	r2, [r7, #4]
2000385a:	60c3      	str	r3, [r0, #12]
2000385c:	f8cc 3008 	str.w	r3, [ip, #8]
20003860:	e68a      	b.n	20003578 <_malloc_r+0x134>
20003862:	191f      	adds	r7, r3, r4
20003864:	4630      	mov	r0, r6
20003866:	f044 0401 	orr.w	r4, r4, #1
2000386a:	60cf      	str	r7, [r1, #12]
2000386c:	605c      	str	r4, [r3, #4]
2000386e:	f103 0508 	add.w	r5, r3, #8
20003872:	50ba      	str	r2, [r7, r2]
20003874:	f042 0201 	orr.w	r2, r2, #1
20003878:	608f      	str	r7, [r1, #8]
2000387a:	607a      	str	r2, [r7, #4]
2000387c:	60b9      	str	r1, [r7, #8]
2000387e:	60f9      	str	r1, [r7, #12]
20003880:	f000 f9e6 	bl	20003c50 <__malloc_unlock>
20003884:	e612      	b.n	200034ac <_malloc_r+0x68>
20003886:	f10a 0a01 	add.w	sl, sl, #1
2000388a:	f01a 0f03 	tst.w	sl, #3
2000388e:	d05f      	beq.n	20003950 <_malloc_r+0x50c>
20003890:	f103 0808 	add.w	r8, r3, #8
20003894:	e689      	b.n	200035aa <_malloc_r+0x166>
20003896:	f103 0208 	add.w	r2, r3, #8
2000389a:	68d3      	ldr	r3, [r2, #12]
2000389c:	429a      	cmp	r2, r3
2000389e:	bf08      	it	eq
200038a0:	f10e 0e02 	addeq.w	lr, lr, #2
200038a4:	f43f ae36 	beq.w	20003514 <_malloc_r+0xd0>
200038a8:	e5ef      	b.n	2000348a <_malloc_r+0x46>
200038aa:	461d      	mov	r5, r3
200038ac:	1819      	adds	r1, r3, r0
200038ae:	68da      	ldr	r2, [r3, #12]
200038b0:	4630      	mov	r0, r6
200038b2:	f855 3f08 	ldr.w	r3, [r5, #8]!
200038b6:	684c      	ldr	r4, [r1, #4]
200038b8:	6093      	str	r3, [r2, #8]
200038ba:	f044 0401 	orr.w	r4, r4, #1
200038be:	60da      	str	r2, [r3, #12]
200038c0:	604c      	str	r4, [r1, #4]
200038c2:	f000 f9c5 	bl	20003c50 <__malloc_unlock>
200038c6:	e5f1      	b.n	200034ac <_malloc_r+0x68>
200038c8:	ea4f 129c 	mov.w	r2, ip, lsr #6
200038cc:	3238      	adds	r2, #56	; 0x38
200038ce:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200038d2:	e7aa      	b.n	2000382a <_malloc_r+0x3e6>
200038d4:	45b8      	cmp	r8, r7
200038d6:	f43f af11 	beq.w	200036fc <_malloc_r+0x2b8>
200038da:	f8d7 8008 	ldr.w	r8, [r7, #8]
200038de:	f8d8 2004 	ldr.w	r2, [r8, #4]
200038e2:	f022 0203 	bic.w	r2, r2, #3
200038e6:	4294      	cmp	r4, r2
200038e8:	bf94      	ite	ls
200038ea:	2300      	movls	r3, #0
200038ec:	2301      	movhi	r3, #1
200038ee:	1b12      	subs	r2, r2, r4
200038f0:	2a0f      	cmp	r2, #15
200038f2:	bfd8      	it	le
200038f4:	f043 0301 	orrle.w	r3, r3, #1
200038f8:	2b00      	cmp	r3, #0
200038fa:	f43f af7c 	beq.w	200037f6 <_malloc_r+0x3b2>
200038fe:	4630      	mov	r0, r6
20003900:	2500      	movs	r5, #0
20003902:	f000 f9a5 	bl	20003c50 <__malloc_unlock>
20003906:	e5d1      	b.n	200034ac <_malloc_r+0x68>
20003908:	f108 0108 	add.w	r1, r8, #8
2000390c:	4630      	mov	r0, r6
2000390e:	9301      	str	r3, [sp, #4]
20003910:	f003 f94e 	bl	20006bb0 <_free_r>
20003914:	9b01      	ldr	r3, [sp, #4]
20003916:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000391a:	685a      	ldr	r2, [r3, #4]
2000391c:	e749      	b.n	200037b2 <_malloc_r+0x36e>
2000391e:	f04f 0a01 	mov.w	sl, #1
20003922:	f8d7 8004 	ldr.w	r8, [r7, #4]
20003926:	1092      	asrs	r2, r2, #2
20003928:	4684      	mov	ip, r0
2000392a:	fa0a f202 	lsl.w	r2, sl, r2
2000392e:	ea48 0202 	orr.w	r2, r8, r2
20003932:	607a      	str	r2, [r7, #4]
20003934:	e78d      	b.n	20003852 <_malloc_r+0x40e>
20003936:	2a54      	cmp	r2, #84	; 0x54
20003938:	d824      	bhi.n	20003984 <_malloc_r+0x540>
2000393a:	ea4f 321c 	mov.w	r2, ip, lsr #12
2000393e:	326e      	adds	r2, #110	; 0x6e
20003940:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20003944:	e771      	b.n	2000382a <_malloc_r+0x3e6>
20003946:	2301      	movs	r3, #1
20003948:	46d0      	mov	r8, sl
2000394a:	f8ca 3004 	str.w	r3, [sl, #4]
2000394e:	e7c6      	b.n	200038de <_malloc_r+0x49a>
20003950:	464a      	mov	r2, r9
20003952:	f01e 0f03 	tst.w	lr, #3
20003956:	4613      	mov	r3, r2
20003958:	f10e 3eff 	add.w	lr, lr, #4294967295
2000395c:	d033      	beq.n	200039c6 <_malloc_r+0x582>
2000395e:	f853 2908 	ldr.w	r2, [r3], #-8
20003962:	429a      	cmp	r2, r3
20003964:	d0f5      	beq.n	20003952 <_malloc_r+0x50e>
20003966:	687b      	ldr	r3, [r7, #4]
20003968:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
2000396c:	459c      	cmp	ip, r3
2000396e:	f63f ae8e 	bhi.w	2000368e <_malloc_r+0x24a>
20003972:	f1bc 0f00 	cmp.w	ip, #0
20003976:	f43f ae8a 	beq.w	2000368e <_malloc_r+0x24a>
2000397a:	ea1c 0f03 	tst.w	ip, r3
2000397e:	d027      	beq.n	200039d0 <_malloc_r+0x58c>
20003980:	46d6      	mov	lr, sl
20003982:	e60e      	b.n	200035a2 <_malloc_r+0x15e>
20003984:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20003988:	d815      	bhi.n	200039b6 <_malloc_r+0x572>
2000398a:	ea4f 32dc 	mov.w	r2, ip, lsr #15
2000398e:	3277      	adds	r2, #119	; 0x77
20003990:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20003994:	e749      	b.n	2000382a <_malloc_r+0x3e6>
20003996:	0508      	lsls	r0, r1, #20
20003998:	0d00      	lsrs	r0, r0, #20
2000399a:	2800      	cmp	r0, #0
2000399c:	f47f aeb6 	bne.w	2000370c <_malloc_r+0x2c8>
200039a0:	f8d7 8008 	ldr.w	r8, [r7, #8]
200039a4:	444b      	add	r3, r9
200039a6:	f043 0301 	orr.w	r3, r3, #1
200039aa:	f8c8 3004 	str.w	r3, [r8, #4]
200039ae:	e700      	b.n	200037b2 <_malloc_r+0x36e>
200039b0:	2101      	movs	r1, #1
200039b2:	2500      	movs	r5, #0
200039b4:	e6d5      	b.n	20003762 <_malloc_r+0x31e>
200039b6:	f240 5054 	movw	r0, #1364	; 0x554
200039ba:	4282      	cmp	r2, r0
200039bc:	d90d      	bls.n	200039da <_malloc_r+0x596>
200039be:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
200039c2:	227e      	movs	r2, #126	; 0x7e
200039c4:	e731      	b.n	2000382a <_malloc_r+0x3e6>
200039c6:	687b      	ldr	r3, [r7, #4]
200039c8:	ea23 030c 	bic.w	r3, r3, ip
200039cc:	607b      	str	r3, [r7, #4]
200039ce:	e7cb      	b.n	20003968 <_malloc_r+0x524>
200039d0:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200039d4:	f10a 0a04 	add.w	sl, sl, #4
200039d8:	e7cf      	b.n	2000397a <_malloc_r+0x536>
200039da:	ea4f 429c 	mov.w	r2, ip, lsr #18
200039de:	327c      	adds	r2, #124	; 0x7c
200039e0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200039e4:	e721      	b.n	2000382a <_malloc_r+0x3e6>
200039e6:	bf00      	nop

200039e8 <memcpy>:
200039e8:	2a03      	cmp	r2, #3
200039ea:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
200039ee:	d80b      	bhi.n	20003a08 <memcpy+0x20>
200039f0:	b13a      	cbz	r2, 20003a02 <memcpy+0x1a>
200039f2:	2300      	movs	r3, #0
200039f4:	f811 c003 	ldrb.w	ip, [r1, r3]
200039f8:	f800 c003 	strb.w	ip, [r0, r3]
200039fc:	3301      	adds	r3, #1
200039fe:	4293      	cmp	r3, r2
20003a00:	d1f8      	bne.n	200039f4 <memcpy+0xc>
20003a02:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20003a06:	4770      	bx	lr
20003a08:	1882      	adds	r2, r0, r2
20003a0a:	460c      	mov	r4, r1
20003a0c:	4603      	mov	r3, r0
20003a0e:	e003      	b.n	20003a18 <memcpy+0x30>
20003a10:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20003a14:	f803 1c01 	strb.w	r1, [r3, #-1]
20003a18:	f003 0603 	and.w	r6, r3, #3
20003a1c:	4619      	mov	r1, r3
20003a1e:	46a4      	mov	ip, r4
20003a20:	3301      	adds	r3, #1
20003a22:	3401      	adds	r4, #1
20003a24:	2e00      	cmp	r6, #0
20003a26:	d1f3      	bne.n	20003a10 <memcpy+0x28>
20003a28:	f01c 0403 	ands.w	r4, ip, #3
20003a2c:	4663      	mov	r3, ip
20003a2e:	bf08      	it	eq
20003a30:	ebc1 0c02 	rsbeq	ip, r1, r2
20003a34:	d068      	beq.n	20003b08 <memcpy+0x120>
20003a36:	4265      	negs	r5, r4
20003a38:	f1c4 0a04 	rsb	sl, r4, #4
20003a3c:	eb0c 0705 	add.w	r7, ip, r5
20003a40:	4633      	mov	r3, r6
20003a42:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20003a46:	f85c 6005 	ldr.w	r6, [ip, r5]
20003a4a:	ea4f 08c4 	mov.w	r8, r4, lsl #3
20003a4e:	1a55      	subs	r5, r2, r1
20003a50:	e008      	b.n	20003a64 <memcpy+0x7c>
20003a52:	f857 4f04 	ldr.w	r4, [r7, #4]!
20003a56:	4626      	mov	r6, r4
20003a58:	fa04 f40a 	lsl.w	r4, r4, sl
20003a5c:	ea49 0404 	orr.w	r4, r9, r4
20003a60:	50cc      	str	r4, [r1, r3]
20003a62:	3304      	adds	r3, #4
20003a64:	185c      	adds	r4, r3, r1
20003a66:	2d03      	cmp	r5, #3
20003a68:	fa26 f908 	lsr.w	r9, r6, r8
20003a6c:	f1a5 0504 	sub.w	r5, r5, #4
20003a70:	eb0c 0603 	add.w	r6, ip, r3
20003a74:	dced      	bgt.n	20003a52 <memcpy+0x6a>
20003a76:	2300      	movs	r3, #0
20003a78:	e002      	b.n	20003a80 <memcpy+0x98>
20003a7a:	5cf1      	ldrb	r1, [r6, r3]
20003a7c:	54e1      	strb	r1, [r4, r3]
20003a7e:	3301      	adds	r3, #1
20003a80:	1919      	adds	r1, r3, r4
20003a82:	4291      	cmp	r1, r2
20003a84:	d3f9      	bcc.n	20003a7a <memcpy+0x92>
20003a86:	e7bc      	b.n	20003a02 <memcpy+0x1a>
20003a88:	f853 4c40 	ldr.w	r4, [r3, #-64]
20003a8c:	f841 4c40 	str.w	r4, [r1, #-64]
20003a90:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20003a94:	f841 4c3c 	str.w	r4, [r1, #-60]
20003a98:	f853 4c38 	ldr.w	r4, [r3, #-56]
20003a9c:	f841 4c38 	str.w	r4, [r1, #-56]
20003aa0:	f853 4c34 	ldr.w	r4, [r3, #-52]
20003aa4:	f841 4c34 	str.w	r4, [r1, #-52]
20003aa8:	f853 4c30 	ldr.w	r4, [r3, #-48]
20003aac:	f841 4c30 	str.w	r4, [r1, #-48]
20003ab0:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20003ab4:	f841 4c2c 	str.w	r4, [r1, #-44]
20003ab8:	f853 4c28 	ldr.w	r4, [r3, #-40]
20003abc:	f841 4c28 	str.w	r4, [r1, #-40]
20003ac0:	f853 4c24 	ldr.w	r4, [r3, #-36]
20003ac4:	f841 4c24 	str.w	r4, [r1, #-36]
20003ac8:	f853 4c20 	ldr.w	r4, [r3, #-32]
20003acc:	f841 4c20 	str.w	r4, [r1, #-32]
20003ad0:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20003ad4:	f841 4c1c 	str.w	r4, [r1, #-28]
20003ad8:	f853 4c18 	ldr.w	r4, [r3, #-24]
20003adc:	f841 4c18 	str.w	r4, [r1, #-24]
20003ae0:	f853 4c14 	ldr.w	r4, [r3, #-20]
20003ae4:	f841 4c14 	str.w	r4, [r1, #-20]
20003ae8:	f853 4c10 	ldr.w	r4, [r3, #-16]
20003aec:	f841 4c10 	str.w	r4, [r1, #-16]
20003af0:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20003af4:	f841 4c0c 	str.w	r4, [r1, #-12]
20003af8:	f853 4c08 	ldr.w	r4, [r3, #-8]
20003afc:	f841 4c08 	str.w	r4, [r1, #-8]
20003b00:	f853 4c04 	ldr.w	r4, [r3, #-4]
20003b04:	f841 4c04 	str.w	r4, [r1, #-4]
20003b08:	461c      	mov	r4, r3
20003b0a:	460d      	mov	r5, r1
20003b0c:	3340      	adds	r3, #64	; 0x40
20003b0e:	3140      	adds	r1, #64	; 0x40
20003b10:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20003b14:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20003b18:	dcb6      	bgt.n	20003a88 <memcpy+0xa0>
20003b1a:	4621      	mov	r1, r4
20003b1c:	462b      	mov	r3, r5
20003b1e:	1b54      	subs	r4, r2, r5
20003b20:	e00f      	b.n	20003b42 <memcpy+0x15a>
20003b22:	f851 5c10 	ldr.w	r5, [r1, #-16]
20003b26:	f843 5c10 	str.w	r5, [r3, #-16]
20003b2a:	f851 5c0c 	ldr.w	r5, [r1, #-12]
20003b2e:	f843 5c0c 	str.w	r5, [r3, #-12]
20003b32:	f851 5c08 	ldr.w	r5, [r1, #-8]
20003b36:	f843 5c08 	str.w	r5, [r3, #-8]
20003b3a:	f851 5c04 	ldr.w	r5, [r1, #-4]
20003b3e:	f843 5c04 	str.w	r5, [r3, #-4]
20003b42:	2c0f      	cmp	r4, #15
20003b44:	460d      	mov	r5, r1
20003b46:	469c      	mov	ip, r3
20003b48:	f101 0110 	add.w	r1, r1, #16
20003b4c:	f103 0310 	add.w	r3, r3, #16
20003b50:	f1a4 0410 	sub.w	r4, r4, #16
20003b54:	dce5      	bgt.n	20003b22 <memcpy+0x13a>
20003b56:	ebcc 0102 	rsb	r1, ip, r2
20003b5a:	2300      	movs	r3, #0
20003b5c:	e003      	b.n	20003b66 <memcpy+0x17e>
20003b5e:	58ec      	ldr	r4, [r5, r3]
20003b60:	f84c 4003 	str.w	r4, [ip, r3]
20003b64:	3304      	adds	r3, #4
20003b66:	195e      	adds	r6, r3, r5
20003b68:	2903      	cmp	r1, #3
20003b6a:	eb03 040c 	add.w	r4, r3, ip
20003b6e:	f1a1 0104 	sub.w	r1, r1, #4
20003b72:	dcf4      	bgt.n	20003b5e <memcpy+0x176>
20003b74:	e77f      	b.n	20003a76 <memcpy+0x8e>
20003b76:	bf00      	nop

20003b78 <memset>:
20003b78:	2a03      	cmp	r2, #3
20003b7a:	b2c9      	uxtb	r1, r1
20003b7c:	b430      	push	{r4, r5}
20003b7e:	d807      	bhi.n	20003b90 <memset+0x18>
20003b80:	b122      	cbz	r2, 20003b8c <memset+0x14>
20003b82:	2300      	movs	r3, #0
20003b84:	54c1      	strb	r1, [r0, r3]
20003b86:	3301      	adds	r3, #1
20003b88:	4293      	cmp	r3, r2
20003b8a:	d1fb      	bne.n	20003b84 <memset+0xc>
20003b8c:	bc30      	pop	{r4, r5}
20003b8e:	4770      	bx	lr
20003b90:	eb00 0c02 	add.w	ip, r0, r2
20003b94:	4603      	mov	r3, r0
20003b96:	e001      	b.n	20003b9c <memset+0x24>
20003b98:	f803 1c01 	strb.w	r1, [r3, #-1]
20003b9c:	f003 0403 	and.w	r4, r3, #3
20003ba0:	461a      	mov	r2, r3
20003ba2:	3301      	adds	r3, #1
20003ba4:	2c00      	cmp	r4, #0
20003ba6:	d1f7      	bne.n	20003b98 <memset+0x20>
20003ba8:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20003bac:	ebc2 040c 	rsb	r4, r2, ip
20003bb0:	fb03 f301 	mul.w	r3, r3, r1
20003bb4:	e01f      	b.n	20003bf6 <memset+0x7e>
20003bb6:	f842 3c40 	str.w	r3, [r2, #-64]
20003bba:	f842 3c3c 	str.w	r3, [r2, #-60]
20003bbe:	f842 3c38 	str.w	r3, [r2, #-56]
20003bc2:	f842 3c34 	str.w	r3, [r2, #-52]
20003bc6:	f842 3c30 	str.w	r3, [r2, #-48]
20003bca:	f842 3c2c 	str.w	r3, [r2, #-44]
20003bce:	f842 3c28 	str.w	r3, [r2, #-40]
20003bd2:	f842 3c24 	str.w	r3, [r2, #-36]
20003bd6:	f842 3c20 	str.w	r3, [r2, #-32]
20003bda:	f842 3c1c 	str.w	r3, [r2, #-28]
20003bde:	f842 3c18 	str.w	r3, [r2, #-24]
20003be2:	f842 3c14 	str.w	r3, [r2, #-20]
20003be6:	f842 3c10 	str.w	r3, [r2, #-16]
20003bea:	f842 3c0c 	str.w	r3, [r2, #-12]
20003bee:	f842 3c08 	str.w	r3, [r2, #-8]
20003bf2:	f842 3c04 	str.w	r3, [r2, #-4]
20003bf6:	4615      	mov	r5, r2
20003bf8:	3240      	adds	r2, #64	; 0x40
20003bfa:	2c3f      	cmp	r4, #63	; 0x3f
20003bfc:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20003c00:	dcd9      	bgt.n	20003bb6 <memset+0x3e>
20003c02:	462a      	mov	r2, r5
20003c04:	ebc5 040c 	rsb	r4, r5, ip
20003c08:	e007      	b.n	20003c1a <memset+0xa2>
20003c0a:	f842 3c10 	str.w	r3, [r2, #-16]
20003c0e:	f842 3c0c 	str.w	r3, [r2, #-12]
20003c12:	f842 3c08 	str.w	r3, [r2, #-8]
20003c16:	f842 3c04 	str.w	r3, [r2, #-4]
20003c1a:	4615      	mov	r5, r2
20003c1c:	3210      	adds	r2, #16
20003c1e:	2c0f      	cmp	r4, #15
20003c20:	f1a4 0410 	sub.w	r4, r4, #16
20003c24:	dcf1      	bgt.n	20003c0a <memset+0x92>
20003c26:	462a      	mov	r2, r5
20003c28:	ebc5 050c 	rsb	r5, r5, ip
20003c2c:	e001      	b.n	20003c32 <memset+0xba>
20003c2e:	f842 3c04 	str.w	r3, [r2, #-4]
20003c32:	4614      	mov	r4, r2
20003c34:	3204      	adds	r2, #4
20003c36:	2d03      	cmp	r5, #3
20003c38:	f1a5 0504 	sub.w	r5, r5, #4
20003c3c:	dcf7      	bgt.n	20003c2e <memset+0xb6>
20003c3e:	e001      	b.n	20003c44 <memset+0xcc>
20003c40:	f804 1b01 	strb.w	r1, [r4], #1
20003c44:	4564      	cmp	r4, ip
20003c46:	d3fb      	bcc.n	20003c40 <memset+0xc8>
20003c48:	e7a0      	b.n	20003b8c <memset+0x14>
20003c4a:	bf00      	nop

20003c4c <__malloc_lock>:
20003c4c:	4770      	bx	lr
20003c4e:	bf00      	nop

20003c50 <__malloc_unlock>:
20003c50:	4770      	bx	lr
20003c52:	bf00      	nop

20003c54 <printf>:
20003c54:	b40f      	push	{r0, r1, r2, r3}
20003c56:	f249 6324 	movw	r3, #38436	; 0x9624
20003c5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003c5e:	b510      	push	{r4, lr}
20003c60:	681c      	ldr	r4, [r3, #0]
20003c62:	b082      	sub	sp, #8
20003c64:	b124      	cbz	r4, 20003c70 <printf+0x1c>
20003c66:	69a3      	ldr	r3, [r4, #24]
20003c68:	b913      	cbnz	r3, 20003c70 <printf+0x1c>
20003c6a:	4620      	mov	r0, r4
20003c6c:	f002 ff1c 	bl	20006aa8 <__sinit>
20003c70:	4620      	mov	r0, r4
20003c72:	ac05      	add	r4, sp, #20
20003c74:	9a04      	ldr	r2, [sp, #16]
20003c76:	4623      	mov	r3, r4
20003c78:	6881      	ldr	r1, [r0, #8]
20003c7a:	9401      	str	r4, [sp, #4]
20003c7c:	f000 f8b2 	bl	20003de4 <_vfprintf_r>
20003c80:	b002      	add	sp, #8
20003c82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20003c86:	b004      	add	sp, #16
20003c88:	4770      	bx	lr
20003c8a:	bf00      	nop

20003c8c <_printf_r>:
20003c8c:	b40e      	push	{r1, r2, r3}
20003c8e:	b510      	push	{r4, lr}
20003c90:	4604      	mov	r4, r0
20003c92:	b083      	sub	sp, #12
20003c94:	b118      	cbz	r0, 20003c9e <_printf_r+0x12>
20003c96:	6983      	ldr	r3, [r0, #24]
20003c98:	b90b      	cbnz	r3, 20003c9e <_printf_r+0x12>
20003c9a:	f002 ff05 	bl	20006aa8 <__sinit>
20003c9e:	4620      	mov	r0, r4
20003ca0:	ac06      	add	r4, sp, #24
20003ca2:	9a05      	ldr	r2, [sp, #20]
20003ca4:	4623      	mov	r3, r4
20003ca6:	6881      	ldr	r1, [r0, #8]
20003ca8:	9401      	str	r4, [sp, #4]
20003caa:	f000 f89b 	bl	20003de4 <_vfprintf_r>
20003cae:	b003      	add	sp, #12
20003cb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20003cb4:	b003      	add	sp, #12
20003cb6:	4770      	bx	lr

20003cb8 <_puts_r>:
20003cb8:	b530      	push	{r4, r5, lr}
20003cba:	4604      	mov	r4, r0
20003cbc:	b089      	sub	sp, #36	; 0x24
20003cbe:	4608      	mov	r0, r1
20003cc0:	460d      	mov	r5, r1
20003cc2:	f000 f851 	bl	20003d68 <strlen>
20003cc6:	f249 338c 	movw	r3, #37772	; 0x938c
20003cca:	9501      	str	r5, [sp, #4]
20003ccc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003cd0:	9303      	str	r3, [sp, #12]
20003cd2:	9002      	str	r0, [sp, #8]
20003cd4:	1c43      	adds	r3, r0, #1
20003cd6:	9307      	str	r3, [sp, #28]
20003cd8:	2301      	movs	r3, #1
20003cda:	9304      	str	r3, [sp, #16]
20003cdc:	ab01      	add	r3, sp, #4
20003cde:	9305      	str	r3, [sp, #20]
20003ce0:	2302      	movs	r3, #2
20003ce2:	9306      	str	r3, [sp, #24]
20003ce4:	b10c      	cbz	r4, 20003cea <_puts_r+0x32>
20003ce6:	69a3      	ldr	r3, [r4, #24]
20003ce8:	b1eb      	cbz	r3, 20003d26 <_puts_r+0x6e>
20003cea:	f249 6324 	movw	r3, #38436	; 0x9624
20003cee:	4620      	mov	r0, r4
20003cf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003cf4:	681b      	ldr	r3, [r3, #0]
20003cf6:	689b      	ldr	r3, [r3, #8]
20003cf8:	899a      	ldrh	r2, [r3, #12]
20003cfa:	f412 5f00 	tst.w	r2, #8192	; 0x2000
20003cfe:	bf01      	itttt	eq
20003d00:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
20003d04:	819a      	strheq	r2, [r3, #12]
20003d06:	6e59      	ldreq	r1, [r3, #100]	; 0x64
20003d08:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
20003d0c:	68a1      	ldr	r1, [r4, #8]
20003d0e:	bf08      	it	eq
20003d10:	665a      	streq	r2, [r3, #100]	; 0x64
20003d12:	aa05      	add	r2, sp, #20
20003d14:	f003 f82c 	bl	20006d70 <__sfvwrite_r>
20003d18:	2800      	cmp	r0, #0
20003d1a:	bf14      	ite	ne
20003d1c:	f04f 30ff 	movne.w	r0, #4294967295
20003d20:	200a      	moveq	r0, #10
20003d22:	b009      	add	sp, #36	; 0x24
20003d24:	bd30      	pop	{r4, r5, pc}
20003d26:	4620      	mov	r0, r4
20003d28:	f002 febe 	bl	20006aa8 <__sinit>
20003d2c:	e7dd      	b.n	20003cea <_puts_r+0x32>
20003d2e:	bf00      	nop

20003d30 <puts>:
20003d30:	f249 6324 	movw	r3, #38436	; 0x9624
20003d34:	4601      	mov	r1, r0
20003d36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003d3a:	6818      	ldr	r0, [r3, #0]
20003d3c:	e7bc      	b.n	20003cb8 <_puts_r>
20003d3e:	bf00      	nop

20003d40 <_sbrk_r>:
20003d40:	b538      	push	{r3, r4, r5, lr}
20003d42:	f649 5418 	movw	r4, #40216	; 0x9d18
20003d46:	f2c2 0400 	movt	r4, #8192	; 0x2000
20003d4a:	4605      	mov	r5, r0
20003d4c:	4608      	mov	r0, r1
20003d4e:	2300      	movs	r3, #0
20003d50:	6023      	str	r3, [r4, #0]
20003d52:	f7fd fa41 	bl	200011d8 <_sbrk>
20003d56:	f1b0 3fff 	cmp.w	r0, #4294967295
20003d5a:	d000      	beq.n	20003d5e <_sbrk_r+0x1e>
20003d5c:	bd38      	pop	{r3, r4, r5, pc}
20003d5e:	6823      	ldr	r3, [r4, #0]
20003d60:	2b00      	cmp	r3, #0
20003d62:	d0fb      	beq.n	20003d5c <_sbrk_r+0x1c>
20003d64:	602b      	str	r3, [r5, #0]
20003d66:	bd38      	pop	{r3, r4, r5, pc}

20003d68 <strlen>:
20003d68:	f020 0103 	bic.w	r1, r0, #3
20003d6c:	f010 0003 	ands.w	r0, r0, #3
20003d70:	f1c0 0000 	rsb	r0, r0, #0
20003d74:	f851 3b04 	ldr.w	r3, [r1], #4
20003d78:	f100 0c04 	add.w	ip, r0, #4
20003d7c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20003d80:	f06f 0200 	mvn.w	r2, #0
20003d84:	bf1c      	itt	ne
20003d86:	fa22 f20c 	lsrne.w	r2, r2, ip
20003d8a:	4313      	orrne	r3, r2
20003d8c:	f04f 0c01 	mov.w	ip, #1
20003d90:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20003d94:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20003d98:	eba3 020c 	sub.w	r2, r3, ip
20003d9c:	ea22 0203 	bic.w	r2, r2, r3
20003da0:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20003da4:	bf04      	itt	eq
20003da6:	f851 3b04 	ldreq.w	r3, [r1], #4
20003daa:	3004      	addeq	r0, #4
20003dac:	d0f4      	beq.n	20003d98 <strlen+0x30>
20003dae:	f013 0fff 	tst.w	r3, #255	; 0xff
20003db2:	bf1f      	itttt	ne
20003db4:	3001      	addne	r0, #1
20003db6:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
20003dba:	3001      	addne	r0, #1
20003dbc:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20003dc0:	bf18      	it	ne
20003dc2:	3001      	addne	r0, #1
20003dc4:	4770      	bx	lr
20003dc6:	bf00      	nop

20003dc8 <__sprint_r>:
20003dc8:	6893      	ldr	r3, [r2, #8]
20003dca:	b510      	push	{r4, lr}
20003dcc:	4614      	mov	r4, r2
20003dce:	b913      	cbnz	r3, 20003dd6 <__sprint_r+0xe>
20003dd0:	6053      	str	r3, [r2, #4]
20003dd2:	4618      	mov	r0, r3
20003dd4:	bd10      	pop	{r4, pc}
20003dd6:	f002 ffcb 	bl	20006d70 <__sfvwrite_r>
20003dda:	2300      	movs	r3, #0
20003ddc:	6063      	str	r3, [r4, #4]
20003dde:	60a3      	str	r3, [r4, #8]
20003de0:	bd10      	pop	{r4, pc}
20003de2:	bf00      	nop

20003de4 <_vfprintf_r>:
20003de4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20003de8:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
20003dec:	b083      	sub	sp, #12
20003dee:	460e      	mov	r6, r1
20003df0:	4615      	mov	r5, r2
20003df2:	469a      	mov	sl, r3
20003df4:	4681      	mov	r9, r0
20003df6:	f003 f9ab 	bl	20007150 <_localeconv_r>
20003dfa:	6800      	ldr	r0, [r0, #0]
20003dfc:	901d      	str	r0, [sp, #116]	; 0x74
20003dfe:	f1b9 0f00 	cmp.w	r9, #0
20003e02:	d004      	beq.n	20003e0e <_vfprintf_r+0x2a>
20003e04:	f8d9 3018 	ldr.w	r3, [r9, #24]
20003e08:	2b00      	cmp	r3, #0
20003e0a:	f000 815a 	beq.w	200040c2 <_vfprintf_r+0x2de>
20003e0e:	f249 4304 	movw	r3, #37892	; 0x9404
20003e12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003e16:	429e      	cmp	r6, r3
20003e18:	bf08      	it	eq
20003e1a:	f8d9 6004 	ldreq.w	r6, [r9, #4]
20003e1e:	d010      	beq.n	20003e42 <_vfprintf_r+0x5e>
20003e20:	f249 4324 	movw	r3, #37924	; 0x9424
20003e24:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003e28:	429e      	cmp	r6, r3
20003e2a:	bf08      	it	eq
20003e2c:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20003e30:	d007      	beq.n	20003e42 <_vfprintf_r+0x5e>
20003e32:	f249 4344 	movw	r3, #37956	; 0x9444
20003e36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003e3a:	429e      	cmp	r6, r3
20003e3c:	bf08      	it	eq
20003e3e:	f8d9 600c 	ldreq.w	r6, [r9, #12]
20003e42:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20003e46:	fa1f f38c 	uxth.w	r3, ip
20003e4a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
20003e4e:	d109      	bne.n	20003e64 <_vfprintf_r+0x80>
20003e50:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20003e54:	6e72      	ldr	r2, [r6, #100]	; 0x64
20003e56:	f8a6 c00c 	strh.w	ip, [r6, #12]
20003e5a:	fa1f f38c 	uxth.w	r3, ip
20003e5e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
20003e62:	6672      	str	r2, [r6, #100]	; 0x64
20003e64:	f013 0f08 	tst.w	r3, #8
20003e68:	f001 8301 	beq.w	2000546e <_vfprintf_r+0x168a>
20003e6c:	6932      	ldr	r2, [r6, #16]
20003e6e:	2a00      	cmp	r2, #0
20003e70:	f001 82fd 	beq.w	2000546e <_vfprintf_r+0x168a>
20003e74:	f003 031a 	and.w	r3, r3, #26
20003e78:	2b0a      	cmp	r3, #10
20003e7a:	f000 80e0 	beq.w	2000403e <_vfprintf_r+0x25a>
20003e7e:	2200      	movs	r2, #0
20003e80:	9212      	str	r2, [sp, #72]	; 0x48
20003e82:	921a      	str	r2, [sp, #104]	; 0x68
20003e84:	2300      	movs	r3, #0
20003e86:	921c      	str	r2, [sp, #112]	; 0x70
20003e88:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003e8c:	9211      	str	r2, [sp, #68]	; 0x44
20003e8e:	3404      	adds	r4, #4
20003e90:	9219      	str	r2, [sp, #100]	; 0x64
20003e92:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20003e96:	931b      	str	r3, [sp, #108]	; 0x6c
20003e98:	3204      	adds	r2, #4
20003e9a:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
20003e9e:	3228      	adds	r2, #40	; 0x28
20003ea0:	3303      	adds	r3, #3
20003ea2:	9218      	str	r2, [sp, #96]	; 0x60
20003ea4:	9307      	str	r3, [sp, #28]
20003ea6:	2300      	movs	r3, #0
20003ea8:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
20003eac:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003eb0:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20003eb4:	782b      	ldrb	r3, [r5, #0]
20003eb6:	1e1a      	subs	r2, r3, #0
20003eb8:	bf18      	it	ne
20003eba:	2201      	movne	r2, #1
20003ebc:	2b25      	cmp	r3, #37	; 0x25
20003ebe:	bf0c      	ite	eq
20003ec0:	2200      	moveq	r2, #0
20003ec2:	f002 0201 	andne.w	r2, r2, #1
20003ec6:	b332      	cbz	r2, 20003f16 <_vfprintf_r+0x132>
20003ec8:	462f      	mov	r7, r5
20003eca:	f817 3f01 	ldrb.w	r3, [r7, #1]!
20003ece:	1e1a      	subs	r2, r3, #0
20003ed0:	bf18      	it	ne
20003ed2:	2201      	movne	r2, #1
20003ed4:	2b25      	cmp	r3, #37	; 0x25
20003ed6:	bf0c      	ite	eq
20003ed8:	2200      	moveq	r2, #0
20003eda:	f002 0201 	andne.w	r2, r2, #1
20003ede:	2a00      	cmp	r2, #0
20003ee0:	d1f3      	bne.n	20003eca <_vfprintf_r+0xe6>
20003ee2:	ebb7 0805 	subs.w	r8, r7, r5
20003ee6:	bf08      	it	eq
20003ee8:	463d      	moveq	r5, r7
20003eea:	d014      	beq.n	20003f16 <_vfprintf_r+0x132>
20003eec:	f8c4 8004 	str.w	r8, [r4, #4]
20003ef0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003ef4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003ef8:	3301      	adds	r3, #1
20003efa:	6025      	str	r5, [r4, #0]
20003efc:	2b07      	cmp	r3, #7
20003efe:	4442      	add	r2, r8
20003f00:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003f04:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003f08:	dc78      	bgt.n	20003ffc <_vfprintf_r+0x218>
20003f0a:	3408      	adds	r4, #8
20003f0c:	9811      	ldr	r0, [sp, #68]	; 0x44
20003f0e:	463d      	mov	r5, r7
20003f10:	4440      	add	r0, r8
20003f12:	9011      	str	r0, [sp, #68]	; 0x44
20003f14:	783b      	ldrb	r3, [r7, #0]
20003f16:	2b00      	cmp	r3, #0
20003f18:	d07c      	beq.n	20004014 <_vfprintf_r+0x230>
20003f1a:	1c6b      	adds	r3, r5, #1
20003f1c:	f04f 37ff 	mov.w	r7, #4294967295
20003f20:	202b      	movs	r0, #43	; 0x2b
20003f22:	f04f 0c20 	mov.w	ip, #32
20003f26:	2100      	movs	r1, #0
20003f28:	f04f 0200 	mov.w	r2, #0
20003f2c:	910f      	str	r1, [sp, #60]	; 0x3c
20003f2e:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20003f32:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
20003f36:	786a      	ldrb	r2, [r5, #1]
20003f38:	910a      	str	r1, [sp, #40]	; 0x28
20003f3a:	1c5d      	adds	r5, r3, #1
20003f3c:	f1a2 0320 	sub.w	r3, r2, #32
20003f40:	2b58      	cmp	r3, #88	; 0x58
20003f42:	f200 8286 	bhi.w	20004452 <_vfprintf_r+0x66e>
20003f46:	e8df f013 	tbh	[pc, r3, lsl #1]
20003f4a:	0298      	.short	0x0298
20003f4c:	02840284 	.word	0x02840284
20003f50:	028402a4 	.word	0x028402a4
20003f54:	02840284 	.word	0x02840284
20003f58:	02840284 	.word	0x02840284
20003f5c:	02ad0284 	.word	0x02ad0284
20003f60:	028402ba 	.word	0x028402ba
20003f64:	02ca02c1 	.word	0x02ca02c1
20003f68:	02e70284 	.word	0x02e70284
20003f6c:	02f002f0 	.word	0x02f002f0
20003f70:	02f002f0 	.word	0x02f002f0
20003f74:	02f002f0 	.word	0x02f002f0
20003f78:	02f002f0 	.word	0x02f002f0
20003f7c:	028402f0 	.word	0x028402f0
20003f80:	02840284 	.word	0x02840284
20003f84:	02840284 	.word	0x02840284
20003f88:	02840284 	.word	0x02840284
20003f8c:	02840284 	.word	0x02840284
20003f90:	03040284 	.word	0x03040284
20003f94:	02840326 	.word	0x02840326
20003f98:	02840326 	.word	0x02840326
20003f9c:	02840284 	.word	0x02840284
20003fa0:	036a0284 	.word	0x036a0284
20003fa4:	02840284 	.word	0x02840284
20003fa8:	02840481 	.word	0x02840481
20003fac:	02840284 	.word	0x02840284
20003fb0:	02840284 	.word	0x02840284
20003fb4:	02840414 	.word	0x02840414
20003fb8:	042f0284 	.word	0x042f0284
20003fbc:	02840284 	.word	0x02840284
20003fc0:	02840284 	.word	0x02840284
20003fc4:	02840284 	.word	0x02840284
20003fc8:	02840284 	.word	0x02840284
20003fcc:	02840284 	.word	0x02840284
20003fd0:	0465044f 	.word	0x0465044f
20003fd4:	03260326 	.word	0x03260326
20003fd8:	03730326 	.word	0x03730326
20003fdc:	02840465 	.word	0x02840465
20003fe0:	03790284 	.word	0x03790284
20003fe4:	03850284 	.word	0x03850284
20003fe8:	03ad0396 	.word	0x03ad0396
20003fec:	0284040a 	.word	0x0284040a
20003ff0:	028403cc 	.word	0x028403cc
20003ff4:	028403f4 	.word	0x028403f4
20003ff8:	00c00284 	.word	0x00c00284
20003ffc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004000:	4648      	mov	r0, r9
20004002:	4631      	mov	r1, r6
20004004:	320c      	adds	r2, #12
20004006:	f7ff fedf 	bl	20003dc8 <__sprint_r>
2000400a:	b958      	cbnz	r0, 20004024 <_vfprintf_r+0x240>
2000400c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004010:	3404      	adds	r4, #4
20004012:	e77b      	b.n	20003f0c <_vfprintf_r+0x128>
20004014:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004018:	2b00      	cmp	r3, #0
2000401a:	f041 8192 	bne.w	20005342 <_vfprintf_r+0x155e>
2000401e:	2300      	movs	r3, #0
20004020:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004024:	89b3      	ldrh	r3, [r6, #12]
20004026:	f013 0f40 	tst.w	r3, #64	; 0x40
2000402a:	d002      	beq.n	20004032 <_vfprintf_r+0x24e>
2000402c:	f04f 30ff 	mov.w	r0, #4294967295
20004030:	9011      	str	r0, [sp, #68]	; 0x44
20004032:	9811      	ldr	r0, [sp, #68]	; 0x44
20004034:	b05f      	add	sp, #380	; 0x17c
20004036:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
2000403a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000403e:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
20004042:	2b00      	cmp	r3, #0
20004044:	f6ff af1b 	blt.w	20003e7e <_vfprintf_r+0x9a>
20004048:	6a37      	ldr	r7, [r6, #32]
2000404a:	f02c 0c02 	bic.w	ip, ip, #2
2000404e:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
20004052:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
20004056:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
2000405a:	340c      	adds	r4, #12
2000405c:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
20004060:	462a      	mov	r2, r5
20004062:	4653      	mov	r3, sl
20004064:	4648      	mov	r0, r9
20004066:	4621      	mov	r1, r4
20004068:	ad1f      	add	r5, sp, #124	; 0x7c
2000406a:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
2000406e:	2700      	movs	r7, #0
20004070:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
20004074:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
20004078:	f44f 6580 	mov.w	r5, #1024	; 0x400
2000407c:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
20004080:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
20004084:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
20004088:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
2000408c:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
20004090:	f7ff fea8 	bl	20003de4 <_vfprintf_r>
20004094:	2800      	cmp	r0, #0
20004096:	9011      	str	r0, [sp, #68]	; 0x44
20004098:	db09      	blt.n	200040ae <_vfprintf_r+0x2ca>
2000409a:	4621      	mov	r1, r4
2000409c:	4648      	mov	r0, r9
2000409e:	f002 fb93 	bl	200067c8 <_fflush_r>
200040a2:	9911      	ldr	r1, [sp, #68]	; 0x44
200040a4:	42b8      	cmp	r0, r7
200040a6:	bf18      	it	ne
200040a8:	f04f 31ff 	movne.w	r1, #4294967295
200040ac:	9111      	str	r1, [sp, #68]	; 0x44
200040ae:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
200040b2:	f013 0f40 	tst.w	r3, #64	; 0x40
200040b6:	d0bc      	beq.n	20004032 <_vfprintf_r+0x24e>
200040b8:	89b3      	ldrh	r3, [r6, #12]
200040ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200040be:	81b3      	strh	r3, [r6, #12]
200040c0:	e7b7      	b.n	20004032 <_vfprintf_r+0x24e>
200040c2:	4648      	mov	r0, r9
200040c4:	f002 fcf0 	bl	20006aa8 <__sinit>
200040c8:	e6a1      	b.n	20003e0e <_vfprintf_r+0x2a>
200040ca:	980a      	ldr	r0, [sp, #40]	; 0x28
200040cc:	f249 3cd4 	movw	ip, #37844	; 0x93d4
200040d0:	f2c2 0c00 	movt	ip, #8192	; 0x2000
200040d4:	9216      	str	r2, [sp, #88]	; 0x58
200040d6:	f010 0f20 	tst.w	r0, #32
200040da:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
200040de:	f000 836e 	beq.w	200047be <_vfprintf_r+0x9da>
200040e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200040e4:	1dcb      	adds	r3, r1, #7
200040e6:	f023 0307 	bic.w	r3, r3, #7
200040ea:	f103 0208 	add.w	r2, r3, #8
200040ee:	920b      	str	r2, [sp, #44]	; 0x2c
200040f0:	e9d3 ab00 	ldrd	sl, fp, [r3]
200040f4:	ea5a 020b 	orrs.w	r2, sl, fp
200040f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200040fa:	bf0c      	ite	eq
200040fc:	2200      	moveq	r2, #0
200040fe:	2201      	movne	r2, #1
20004100:	4213      	tst	r3, r2
20004102:	f040 866b 	bne.w	20004ddc <_vfprintf_r+0xff8>
20004106:	2302      	movs	r3, #2
20004108:	f04f 0100 	mov.w	r1, #0
2000410c:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
20004110:	2f00      	cmp	r7, #0
20004112:	bfa2      	ittt	ge
20004114:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
20004118:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
2000411c:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
20004120:	2f00      	cmp	r7, #0
20004122:	bf18      	it	ne
20004124:	f042 0201 	orrne.w	r2, r2, #1
20004128:	2a00      	cmp	r2, #0
2000412a:	f000 841e 	beq.w	2000496a <_vfprintf_r+0xb86>
2000412e:	2b01      	cmp	r3, #1
20004130:	f000 85de 	beq.w	20004cf0 <_vfprintf_r+0xf0c>
20004134:	2b02      	cmp	r3, #2
20004136:	f000 85c1 	beq.w	20004cbc <_vfprintf_r+0xed8>
2000413a:	9918      	ldr	r1, [sp, #96]	; 0x60
2000413c:	9113      	str	r1, [sp, #76]	; 0x4c
2000413e:	ea4f 08da 	mov.w	r8, sl, lsr #3
20004142:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
20004146:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
2000414a:	f00a 0007 	and.w	r0, sl, #7
2000414e:	46e3      	mov	fp, ip
20004150:	46c2      	mov	sl, r8
20004152:	3030      	adds	r0, #48	; 0x30
20004154:	ea5a 020b 	orrs.w	r2, sl, fp
20004158:	f801 0d01 	strb.w	r0, [r1, #-1]!
2000415c:	d1ef      	bne.n	2000413e <_vfprintf_r+0x35a>
2000415e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004162:	9113      	str	r1, [sp, #76]	; 0x4c
20004164:	f01c 0f01 	tst.w	ip, #1
20004168:	f040 868c 	bne.w	20004e84 <_vfprintf_r+0x10a0>
2000416c:	9818      	ldr	r0, [sp, #96]	; 0x60
2000416e:	1a40      	subs	r0, r0, r1
20004170:	9010      	str	r0, [sp, #64]	; 0x40
20004172:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004176:	9a10      	ldr	r2, [sp, #64]	; 0x40
20004178:	9717      	str	r7, [sp, #92]	; 0x5c
2000417a:	42ba      	cmp	r2, r7
2000417c:	bfb8      	it	lt
2000417e:	463a      	movlt	r2, r7
20004180:	920c      	str	r2, [sp, #48]	; 0x30
20004182:	b113      	cbz	r3, 2000418a <_vfprintf_r+0x3a6>
20004184:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20004186:	3201      	adds	r2, #1
20004188:	920c      	str	r2, [sp, #48]	; 0x30
2000418a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000418c:	980a      	ldr	r0, [sp, #40]	; 0x28
2000418e:	f013 0302 	ands.w	r3, r3, #2
20004192:	9315      	str	r3, [sp, #84]	; 0x54
20004194:	bf1e      	ittt	ne
20004196:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
2000419a:	f10c 0c02 	addne.w	ip, ip, #2
2000419e:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
200041a2:	f010 0084 	ands.w	r0, r0, #132	; 0x84
200041a6:	9014      	str	r0, [sp, #80]	; 0x50
200041a8:	d14d      	bne.n	20004246 <_vfprintf_r+0x462>
200041aa:	990f      	ldr	r1, [sp, #60]	; 0x3c
200041ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200041ae:	1a8f      	subs	r7, r1, r2
200041b0:	2f00      	cmp	r7, #0
200041b2:	dd48      	ble.n	20004246 <_vfprintf_r+0x462>
200041b4:	2f10      	cmp	r7, #16
200041b6:	f249 3890 	movw	r8, #37776	; 0x9390
200041ba:	bfd8      	it	le
200041bc:	f2c2 0800 	movtle	r8, #8192	; 0x2000
200041c0:	dd30      	ble.n	20004224 <_vfprintf_r+0x440>
200041c2:	f2c2 0800 	movt	r8, #8192	; 0x2000
200041c6:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200041ca:	4643      	mov	r3, r8
200041cc:	f04f 0a10 	mov.w	sl, #16
200041d0:	46a8      	mov	r8, r5
200041d2:	f10b 0b0c 	add.w	fp, fp, #12
200041d6:	461d      	mov	r5, r3
200041d8:	e002      	b.n	200041e0 <_vfprintf_r+0x3fc>
200041da:	3f10      	subs	r7, #16
200041dc:	2f10      	cmp	r7, #16
200041de:	dd1e      	ble.n	2000421e <_vfprintf_r+0x43a>
200041e0:	f8c4 a004 	str.w	sl, [r4, #4]
200041e4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200041e8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200041ec:	3301      	adds	r3, #1
200041ee:	6025      	str	r5, [r4, #0]
200041f0:	3210      	adds	r2, #16
200041f2:	2b07      	cmp	r3, #7
200041f4:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200041f8:	f104 0408 	add.w	r4, r4, #8
200041fc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004200:	ddeb      	ble.n	200041da <_vfprintf_r+0x3f6>
20004202:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004206:	4648      	mov	r0, r9
20004208:	4631      	mov	r1, r6
2000420a:	465a      	mov	r2, fp
2000420c:	3404      	adds	r4, #4
2000420e:	f7ff fddb 	bl	20003dc8 <__sprint_r>
20004212:	2800      	cmp	r0, #0
20004214:	f47f af06 	bne.w	20004024 <_vfprintf_r+0x240>
20004218:	3f10      	subs	r7, #16
2000421a:	2f10      	cmp	r7, #16
2000421c:	dce0      	bgt.n	200041e0 <_vfprintf_r+0x3fc>
2000421e:	462b      	mov	r3, r5
20004220:	4645      	mov	r5, r8
20004222:	4698      	mov	r8, r3
20004224:	6067      	str	r7, [r4, #4]
20004226:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000422a:	f8c4 8000 	str.w	r8, [r4]
2000422e:	1c5a      	adds	r2, r3, #1
20004230:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004234:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004238:	19db      	adds	r3, r3, r7
2000423a:	2a07      	cmp	r2, #7
2000423c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004240:	f300 858a 	bgt.w	20004d58 <_vfprintf_r+0xf74>
20004244:	3408      	adds	r4, #8
20004246:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000424a:	b19b      	cbz	r3, 20004274 <_vfprintf_r+0x490>
2000424c:	2301      	movs	r3, #1
2000424e:	6063      	str	r3, [r4, #4]
20004250:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004254:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20004258:	3207      	adds	r2, #7
2000425a:	6022      	str	r2, [r4, #0]
2000425c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004260:	3301      	adds	r3, #1
20004262:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004266:	3201      	adds	r2, #1
20004268:	2b07      	cmp	r3, #7
2000426a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000426e:	f300 84b6 	bgt.w	20004bde <_vfprintf_r+0xdfa>
20004272:	3408      	adds	r4, #8
20004274:	9b15      	ldr	r3, [sp, #84]	; 0x54
20004276:	b19b      	cbz	r3, 200042a0 <_vfprintf_r+0x4bc>
20004278:	2302      	movs	r3, #2
2000427a:	6063      	str	r3, [r4, #4]
2000427c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004280:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20004284:	3204      	adds	r2, #4
20004286:	6022      	str	r2, [r4, #0]
20004288:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000428c:	3301      	adds	r3, #1
2000428e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004292:	3202      	adds	r2, #2
20004294:	2b07      	cmp	r3, #7
20004296:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000429a:	f300 84af 	bgt.w	20004bfc <_vfprintf_r+0xe18>
2000429e:	3408      	adds	r4, #8
200042a0:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
200042a4:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
200042a8:	f000 8376 	beq.w	20004998 <_vfprintf_r+0xbb4>
200042ac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
200042ae:	9a10      	ldr	r2, [sp, #64]	; 0x40
200042b0:	1a9f      	subs	r7, r3, r2
200042b2:	2f00      	cmp	r7, #0
200042b4:	dd43      	ble.n	2000433e <_vfprintf_r+0x55a>
200042b6:	2f10      	cmp	r7, #16
200042b8:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 20004e48 <_vfprintf_r+0x1064>
200042bc:	dd2e      	ble.n	2000431c <_vfprintf_r+0x538>
200042be:	4643      	mov	r3, r8
200042c0:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200042c4:	46a8      	mov	r8, r5
200042c6:	f04f 0a10 	mov.w	sl, #16
200042ca:	f10b 0b0c 	add.w	fp, fp, #12
200042ce:	461d      	mov	r5, r3
200042d0:	e002      	b.n	200042d8 <_vfprintf_r+0x4f4>
200042d2:	3f10      	subs	r7, #16
200042d4:	2f10      	cmp	r7, #16
200042d6:	dd1e      	ble.n	20004316 <_vfprintf_r+0x532>
200042d8:	f8c4 a004 	str.w	sl, [r4, #4]
200042dc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200042e0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200042e4:	3301      	adds	r3, #1
200042e6:	6025      	str	r5, [r4, #0]
200042e8:	3210      	adds	r2, #16
200042ea:	2b07      	cmp	r3, #7
200042ec:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200042f0:	f104 0408 	add.w	r4, r4, #8
200042f4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200042f8:	ddeb      	ble.n	200042d2 <_vfprintf_r+0x4ee>
200042fa:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200042fe:	4648      	mov	r0, r9
20004300:	4631      	mov	r1, r6
20004302:	465a      	mov	r2, fp
20004304:	3404      	adds	r4, #4
20004306:	f7ff fd5f 	bl	20003dc8 <__sprint_r>
2000430a:	2800      	cmp	r0, #0
2000430c:	f47f ae8a 	bne.w	20004024 <_vfprintf_r+0x240>
20004310:	3f10      	subs	r7, #16
20004312:	2f10      	cmp	r7, #16
20004314:	dce0      	bgt.n	200042d8 <_vfprintf_r+0x4f4>
20004316:	462b      	mov	r3, r5
20004318:	4645      	mov	r5, r8
2000431a:	4698      	mov	r8, r3
2000431c:	6067      	str	r7, [r4, #4]
2000431e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004322:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004326:	3301      	adds	r3, #1
20004328:	f8c4 8000 	str.w	r8, [r4]
2000432c:	19d2      	adds	r2, r2, r7
2000432e:	2b07      	cmp	r3, #7
20004330:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004334:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004338:	f300 8442 	bgt.w	20004bc0 <_vfprintf_r+0xddc>
2000433c:	3408      	adds	r4, #8
2000433e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004342:	f41c 7f80 	tst.w	ip, #256	; 0x100
20004346:	f040 829d 	bne.w	20004884 <_vfprintf_r+0xaa0>
2000434a:	9810      	ldr	r0, [sp, #64]	; 0x40
2000434c:	9913      	ldr	r1, [sp, #76]	; 0x4c
2000434e:	6060      	str	r0, [r4, #4]
20004350:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004354:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004358:	3301      	adds	r3, #1
2000435a:	6021      	str	r1, [r4, #0]
2000435c:	1812      	adds	r2, r2, r0
2000435e:	2b07      	cmp	r3, #7
20004360:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004364:	bfd8      	it	le
20004366:	f104 0308 	addle.w	r3, r4, #8
2000436a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000436e:	f300 839b 	bgt.w	20004aa8 <_vfprintf_r+0xcc4>
20004372:	990a      	ldr	r1, [sp, #40]	; 0x28
20004374:	f011 0f04 	tst.w	r1, #4
20004378:	d055      	beq.n	20004426 <_vfprintf_r+0x642>
2000437a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
2000437c:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
20004380:	ebcc 0702 	rsb	r7, ip, r2
20004384:	2f00      	cmp	r7, #0
20004386:	dd4e      	ble.n	20004426 <_vfprintf_r+0x642>
20004388:	2f10      	cmp	r7, #16
2000438a:	f249 3890 	movw	r8, #37776	; 0x9390
2000438e:	bfd8      	it	le
20004390:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20004394:	dd2e      	ble.n	200043f4 <_vfprintf_r+0x610>
20004396:	f2c2 0800 	movt	r8, #8192	; 0x2000
2000439a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
2000439e:	4642      	mov	r2, r8
200043a0:	2410      	movs	r4, #16
200043a2:	46a8      	mov	r8, r5
200043a4:	f10a 0a0c 	add.w	sl, sl, #12
200043a8:	4615      	mov	r5, r2
200043aa:	e002      	b.n	200043b2 <_vfprintf_r+0x5ce>
200043ac:	3f10      	subs	r7, #16
200043ae:	2f10      	cmp	r7, #16
200043b0:	dd1d      	ble.n	200043ee <_vfprintf_r+0x60a>
200043b2:	605c      	str	r4, [r3, #4]
200043b4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200043b8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200043bc:	3201      	adds	r2, #1
200043be:	601d      	str	r5, [r3, #0]
200043c0:	3110      	adds	r1, #16
200043c2:	2a07      	cmp	r2, #7
200043c4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200043c8:	f103 0308 	add.w	r3, r3, #8
200043cc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200043d0:	ddec      	ble.n	200043ac <_vfprintf_r+0x5c8>
200043d2:	4648      	mov	r0, r9
200043d4:	4631      	mov	r1, r6
200043d6:	4652      	mov	r2, sl
200043d8:	f7ff fcf6 	bl	20003dc8 <__sprint_r>
200043dc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200043e0:	3304      	adds	r3, #4
200043e2:	2800      	cmp	r0, #0
200043e4:	f47f ae1e 	bne.w	20004024 <_vfprintf_r+0x240>
200043e8:	3f10      	subs	r7, #16
200043ea:	2f10      	cmp	r7, #16
200043ec:	dce1      	bgt.n	200043b2 <_vfprintf_r+0x5ce>
200043ee:	462a      	mov	r2, r5
200043f0:	4645      	mov	r5, r8
200043f2:	4690      	mov	r8, r2
200043f4:	605f      	str	r7, [r3, #4]
200043f6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200043fa:	f8c3 8000 	str.w	r8, [r3]
200043fe:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004402:	3201      	adds	r2, #1
20004404:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004408:	18fb      	adds	r3, r7, r3
2000440a:	2a07      	cmp	r2, #7
2000440c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004410:	dd0b      	ble.n	2000442a <_vfprintf_r+0x646>
20004412:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004416:	4648      	mov	r0, r9
20004418:	4631      	mov	r1, r6
2000441a:	320c      	adds	r2, #12
2000441c:	f7ff fcd4 	bl	20003dc8 <__sprint_r>
20004420:	2800      	cmp	r0, #0
20004422:	f47f adff 	bne.w	20004024 <_vfprintf_r+0x240>
20004426:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000442a:	9811      	ldr	r0, [sp, #68]	; 0x44
2000442c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
2000442e:	990f      	ldr	r1, [sp, #60]	; 0x3c
20004430:	428a      	cmp	r2, r1
20004432:	bfac      	ite	ge
20004434:	1880      	addge	r0, r0, r2
20004436:	1840      	addlt	r0, r0, r1
20004438:	9011      	str	r0, [sp, #68]	; 0x44
2000443a:	2b00      	cmp	r3, #0
2000443c:	f040 8342 	bne.w	20004ac4 <_vfprintf_r+0xce0>
20004440:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004444:	2300      	movs	r3, #0
20004446:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
2000444a:	3404      	adds	r4, #4
2000444c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004450:	e530      	b.n	20003eb4 <_vfprintf_r+0xd0>
20004452:	9216      	str	r2, [sp, #88]	; 0x58
20004454:	2a00      	cmp	r2, #0
20004456:	f43f addd 	beq.w	20004014 <_vfprintf_r+0x230>
2000445a:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
2000445e:	2301      	movs	r3, #1
20004460:	f04f 0c00 	mov.w	ip, #0
20004464:	3004      	adds	r0, #4
20004466:	930c      	str	r3, [sp, #48]	; 0x30
20004468:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
2000446c:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20004470:	9013      	str	r0, [sp, #76]	; 0x4c
20004472:	9310      	str	r3, [sp, #64]	; 0x40
20004474:	2100      	movs	r1, #0
20004476:	9117      	str	r1, [sp, #92]	; 0x5c
20004478:	e687      	b.n	2000418a <_vfprintf_r+0x3a6>
2000447a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000447e:	2b00      	cmp	r3, #0
20004480:	f040 852b 	bne.w	20004eda <_vfprintf_r+0x10f6>
20004484:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004486:	462b      	mov	r3, r5
20004488:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
2000448c:	782a      	ldrb	r2, [r5, #0]
2000448e:	910b      	str	r1, [sp, #44]	; 0x2c
20004490:	e553      	b.n	20003f3a <_vfprintf_r+0x156>
20004492:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004494:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004496:	f043 0301 	orr.w	r3, r3, #1
2000449a:	930a      	str	r3, [sp, #40]	; 0x28
2000449c:	462b      	mov	r3, r5
2000449e:	782a      	ldrb	r2, [r5, #0]
200044a0:	910b      	str	r1, [sp, #44]	; 0x2c
200044a2:	e54a      	b.n	20003f3a <_vfprintf_r+0x156>
200044a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
200044a6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200044a8:	6809      	ldr	r1, [r1, #0]
200044aa:	910f      	str	r1, [sp, #60]	; 0x3c
200044ac:	1d11      	adds	r1, r2, #4
200044ae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
200044b0:	2b00      	cmp	r3, #0
200044b2:	f2c0 8780 	blt.w	200053b6 <_vfprintf_r+0x15d2>
200044b6:	782a      	ldrb	r2, [r5, #0]
200044b8:	462b      	mov	r3, r5
200044ba:	910b      	str	r1, [sp, #44]	; 0x2c
200044bc:	e53d      	b.n	20003f3a <_vfprintf_r+0x156>
200044be:	990b      	ldr	r1, [sp, #44]	; 0x2c
200044c0:	462b      	mov	r3, r5
200044c2:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
200044c6:	782a      	ldrb	r2, [r5, #0]
200044c8:	910b      	str	r1, [sp, #44]	; 0x2c
200044ca:	e536      	b.n	20003f3a <_vfprintf_r+0x156>
200044cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
200044ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200044d0:	f043 0304 	orr.w	r3, r3, #4
200044d4:	930a      	str	r3, [sp, #40]	; 0x28
200044d6:	462b      	mov	r3, r5
200044d8:	782a      	ldrb	r2, [r5, #0]
200044da:	910b      	str	r1, [sp, #44]	; 0x2c
200044dc:	e52d      	b.n	20003f3a <_vfprintf_r+0x156>
200044de:	462b      	mov	r3, r5
200044e0:	f813 2b01 	ldrb.w	r2, [r3], #1
200044e4:	2a2a      	cmp	r2, #42	; 0x2a
200044e6:	f001 80cd 	beq.w	20005684 <_vfprintf_r+0x18a0>
200044ea:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200044ee:	2909      	cmp	r1, #9
200044f0:	f201 8037 	bhi.w	20005562 <_vfprintf_r+0x177e>
200044f4:	3502      	adds	r5, #2
200044f6:	2700      	movs	r7, #0
200044f8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
200044fc:	eb07 0787 	add.w	r7, r7, r7, lsl #2
20004500:	462b      	mov	r3, r5
20004502:	3501      	adds	r5, #1
20004504:	eb01 0747 	add.w	r7, r1, r7, lsl #1
20004508:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000450c:	2909      	cmp	r1, #9
2000450e:	d9f3      	bls.n	200044f8 <_vfprintf_r+0x714>
20004510:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
20004514:	461d      	mov	r5, r3
20004516:	e511      	b.n	20003f3c <_vfprintf_r+0x158>
20004518:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000451a:	462b      	mov	r3, r5
2000451c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000451e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20004522:	920a      	str	r2, [sp, #40]	; 0x28
20004524:	782a      	ldrb	r2, [r5, #0]
20004526:	910b      	str	r1, [sp, #44]	; 0x2c
20004528:	e507      	b.n	20003f3a <_vfprintf_r+0x156>
2000452a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000452e:	f04f 0800 	mov.w	r8, #0
20004532:	462b      	mov	r3, r5
20004534:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20004538:	f813 2b01 	ldrb.w	r2, [r3], #1
2000453c:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20004540:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004544:	461d      	mov	r5, r3
20004546:	2909      	cmp	r1, #9
20004548:	d9f3      	bls.n	20004532 <_vfprintf_r+0x74e>
2000454a:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
2000454e:	461d      	mov	r5, r3
20004550:	e4f4      	b.n	20003f3c <_vfprintf_r+0x158>
20004552:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004554:	9216      	str	r2, [sp, #88]	; 0x58
20004556:	f043 0310 	orr.w	r3, r3, #16
2000455a:	930a      	str	r3, [sp, #40]	; 0x28
2000455c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004560:	f01c 0f20 	tst.w	ip, #32
20004564:	f000 815d 	beq.w	20004822 <_vfprintf_r+0xa3e>
20004568:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000456a:	1dc3      	adds	r3, r0, #7
2000456c:	f023 0307 	bic.w	r3, r3, #7
20004570:	f103 0108 	add.w	r1, r3, #8
20004574:	910b      	str	r1, [sp, #44]	; 0x2c
20004576:	e9d3 ab00 	ldrd	sl, fp, [r3]
2000457a:	f1ba 0f00 	cmp.w	sl, #0
2000457e:	f17b 0200 	sbcs.w	r2, fp, #0
20004582:	f2c0 849b 	blt.w	20004ebc <_vfprintf_r+0x10d8>
20004586:	ea5a 030b 	orrs.w	r3, sl, fp
2000458a:	f04f 0301 	mov.w	r3, #1
2000458e:	bf0c      	ite	eq
20004590:	2200      	moveq	r2, #0
20004592:	2201      	movne	r2, #1
20004594:	e5bc      	b.n	20004110 <_vfprintf_r+0x32c>
20004596:	980a      	ldr	r0, [sp, #40]	; 0x28
20004598:	9216      	str	r2, [sp, #88]	; 0x58
2000459a:	f010 0f08 	tst.w	r0, #8
2000459e:	f000 84ed 	beq.w	20004f7c <_vfprintf_r+0x1198>
200045a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200045a4:	1dcb      	adds	r3, r1, #7
200045a6:	f023 0307 	bic.w	r3, r3, #7
200045aa:	f103 0208 	add.w	r2, r3, #8
200045ae:	920b      	str	r2, [sp, #44]	; 0x2c
200045b0:	f8d3 8004 	ldr.w	r8, [r3, #4]
200045b4:	f8d3 a000 	ldr.w	sl, [r3]
200045b8:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
200045bc:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
200045c0:	4650      	mov	r0, sl
200045c2:	4641      	mov	r1, r8
200045c4:	f003 fd82 	bl	200080cc <__isinfd>
200045c8:	4683      	mov	fp, r0
200045ca:	2800      	cmp	r0, #0
200045cc:	f000 8599 	beq.w	20005102 <_vfprintf_r+0x131e>
200045d0:	4650      	mov	r0, sl
200045d2:	2200      	movs	r2, #0
200045d4:	2300      	movs	r3, #0
200045d6:	4641      	mov	r1, r8
200045d8:	f004 f96c 	bl	200088b4 <__aeabi_dcmplt>
200045dc:	2800      	cmp	r0, #0
200045de:	f040 850b 	bne.w	20004ff8 <_vfprintf_r+0x1214>
200045e2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200045e6:	f249 31c8 	movw	r1, #37832	; 0x93c8
200045ea:	f249 32c4 	movw	r2, #37828	; 0x93c4
200045ee:	9816      	ldr	r0, [sp, #88]	; 0x58
200045f0:	f2c2 0100 	movt	r1, #8192	; 0x2000
200045f4:	f2c2 0200 	movt	r2, #8192	; 0x2000
200045f8:	f04f 0c03 	mov.w	ip, #3
200045fc:	2847      	cmp	r0, #71	; 0x47
200045fe:	bfd8      	it	le
20004600:	4611      	movle	r1, r2
20004602:	9113      	str	r1, [sp, #76]	; 0x4c
20004604:	990a      	ldr	r1, [sp, #40]	; 0x28
20004606:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
2000460a:	f021 0180 	bic.w	r1, r1, #128	; 0x80
2000460e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20004612:	910a      	str	r1, [sp, #40]	; 0x28
20004614:	f04f 0c00 	mov.w	ip, #0
20004618:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
2000461c:	e5b1      	b.n	20004182 <_vfprintf_r+0x39e>
2000461e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004620:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004622:	f043 0308 	orr.w	r3, r3, #8
20004626:	930a      	str	r3, [sp, #40]	; 0x28
20004628:	462b      	mov	r3, r5
2000462a:	782a      	ldrb	r2, [r5, #0]
2000462c:	910b      	str	r1, [sp, #44]	; 0x2c
2000462e:	e484      	b.n	20003f3a <_vfprintf_r+0x156>
20004630:	990a      	ldr	r1, [sp, #40]	; 0x28
20004632:	f041 0140 	orr.w	r1, r1, #64	; 0x40
20004636:	910a      	str	r1, [sp, #40]	; 0x28
20004638:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000463a:	e73c      	b.n	200044b6 <_vfprintf_r+0x6d2>
2000463c:	782a      	ldrb	r2, [r5, #0]
2000463e:	2a6c      	cmp	r2, #108	; 0x6c
20004640:	f000 8555 	beq.w	200050ee <_vfprintf_r+0x130a>
20004644:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004646:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004648:	910b      	str	r1, [sp, #44]	; 0x2c
2000464a:	f043 0310 	orr.w	r3, r3, #16
2000464e:	930a      	str	r3, [sp, #40]	; 0x28
20004650:	462b      	mov	r3, r5
20004652:	e472      	b.n	20003f3a <_vfprintf_r+0x156>
20004654:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004656:	f012 0f20 	tst.w	r2, #32
2000465a:	f000 8482 	beq.w	20004f62 <_vfprintf_r+0x117e>
2000465e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004660:	9a11      	ldr	r2, [sp, #68]	; 0x44
20004662:	6803      	ldr	r3, [r0, #0]
20004664:	4610      	mov	r0, r2
20004666:	ea4f 71e0 	mov.w	r1, r0, asr #31
2000466a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000466c:	e9c3 0100 	strd	r0, r1, [r3]
20004670:	f102 0a04 	add.w	sl, r2, #4
20004674:	e41e      	b.n	20003eb4 <_vfprintf_r+0xd0>
20004676:	9216      	str	r2, [sp, #88]	; 0x58
20004678:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000467a:	f012 0320 	ands.w	r3, r2, #32
2000467e:	f000 80ef 	beq.w	20004860 <_vfprintf_r+0xa7c>
20004682:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20004684:	1dda      	adds	r2, r3, #7
20004686:	2300      	movs	r3, #0
20004688:	f022 0207 	bic.w	r2, r2, #7
2000468c:	f102 0c08 	add.w	ip, r2, #8
20004690:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20004694:	e9d2 ab00 	ldrd	sl, fp, [r2]
20004698:	ea5a 000b 	orrs.w	r0, sl, fp
2000469c:	bf0c      	ite	eq
2000469e:	2200      	moveq	r2, #0
200046a0:	2201      	movne	r2, #1
200046a2:	e531      	b.n	20004108 <_vfprintf_r+0x324>
200046a4:	980b      	ldr	r0, [sp, #44]	; 0x2c
200046a6:	2178      	movs	r1, #120	; 0x78
200046a8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200046ac:	9116      	str	r1, [sp, #88]	; 0x58
200046ae:	6803      	ldr	r3, [r0, #0]
200046b0:	f249 30d4 	movw	r0, #37844	; 0x93d4
200046b4:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
200046b8:	2130      	movs	r1, #48	; 0x30
200046ba:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
200046be:	f04c 0c02 	orr.w	ip, ip, #2
200046c2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200046c4:	1e1a      	subs	r2, r3, #0
200046c6:	bf18      	it	ne
200046c8:	2201      	movne	r2, #1
200046ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
200046ce:	469a      	mov	sl, r3
200046d0:	f04f 0b00 	mov.w	fp, #0
200046d4:	3104      	adds	r1, #4
200046d6:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
200046da:	9019      	str	r0, [sp, #100]	; 0x64
200046dc:	2302      	movs	r3, #2
200046de:	910b      	str	r1, [sp, #44]	; 0x2c
200046e0:	e512      	b.n	20004108 <_vfprintf_r+0x324>
200046e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200046e4:	9216      	str	r2, [sp, #88]	; 0x58
200046e6:	f04f 0200 	mov.w	r2, #0
200046ea:	1d18      	adds	r0, r3, #4
200046ec:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
200046f0:	681b      	ldr	r3, [r3, #0]
200046f2:	900b      	str	r0, [sp, #44]	; 0x2c
200046f4:	9313      	str	r3, [sp, #76]	; 0x4c
200046f6:	2b00      	cmp	r3, #0
200046f8:	f000 86c6 	beq.w	20005488 <_vfprintf_r+0x16a4>
200046fc:	2f00      	cmp	r7, #0
200046fe:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004700:	f2c0 868f 	blt.w	20005422 <_vfprintf_r+0x163e>
20004704:	2100      	movs	r1, #0
20004706:	463a      	mov	r2, r7
20004708:	f002 fdc4 	bl	20007294 <memchr>
2000470c:	4603      	mov	r3, r0
2000470e:	2800      	cmp	r0, #0
20004710:	f000 86f5 	beq.w	200054fe <_vfprintf_r+0x171a>
20004714:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004716:	1a1b      	subs	r3, r3, r0
20004718:	9310      	str	r3, [sp, #64]	; 0x40
2000471a:	42bb      	cmp	r3, r7
2000471c:	f340 85be 	ble.w	2000529c <_vfprintf_r+0x14b8>
20004720:	9710      	str	r7, [sp, #64]	; 0x40
20004722:	2100      	movs	r1, #0
20004724:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20004728:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000472c:	970c      	str	r7, [sp, #48]	; 0x30
2000472e:	9117      	str	r1, [sp, #92]	; 0x5c
20004730:	e527      	b.n	20004182 <_vfprintf_r+0x39e>
20004732:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004736:	9216      	str	r2, [sp, #88]	; 0x58
20004738:	f01c 0f20 	tst.w	ip, #32
2000473c:	d023      	beq.n	20004786 <_vfprintf_r+0x9a2>
2000473e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004740:	2301      	movs	r3, #1
20004742:	1dc2      	adds	r2, r0, #7
20004744:	f022 0207 	bic.w	r2, r2, #7
20004748:	f102 0108 	add.w	r1, r2, #8
2000474c:	910b      	str	r1, [sp, #44]	; 0x2c
2000474e:	e9d2 ab00 	ldrd	sl, fp, [r2]
20004752:	ea5a 020b 	orrs.w	r2, sl, fp
20004756:	bf0c      	ite	eq
20004758:	2200      	moveq	r2, #0
2000475a:	2201      	movne	r2, #1
2000475c:	e4d4      	b.n	20004108 <_vfprintf_r+0x324>
2000475e:	990a      	ldr	r1, [sp, #40]	; 0x28
20004760:	462b      	mov	r3, r5
20004762:	f041 0120 	orr.w	r1, r1, #32
20004766:	910a      	str	r1, [sp, #40]	; 0x28
20004768:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000476a:	782a      	ldrb	r2, [r5, #0]
2000476c:	910b      	str	r1, [sp, #44]	; 0x2c
2000476e:	f7ff bbe4 	b.w	20003f3a <_vfprintf_r+0x156>
20004772:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004774:	9216      	str	r2, [sp, #88]	; 0x58
20004776:	f043 0310 	orr.w	r3, r3, #16
2000477a:	930a      	str	r3, [sp, #40]	; 0x28
2000477c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004780:	f01c 0f20 	tst.w	ip, #32
20004784:	d1db      	bne.n	2000473e <_vfprintf_r+0x95a>
20004786:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004788:	f013 0f10 	tst.w	r3, #16
2000478c:	f000 83d5 	beq.w	20004f3a <_vfprintf_r+0x1156>
20004790:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004792:	2301      	movs	r3, #1
20004794:	1d02      	adds	r2, r0, #4
20004796:	920b      	str	r2, [sp, #44]	; 0x2c
20004798:	6801      	ldr	r1, [r0, #0]
2000479a:	1e0a      	subs	r2, r1, #0
2000479c:	bf18      	it	ne
2000479e:	2201      	movne	r2, #1
200047a0:	468a      	mov	sl, r1
200047a2:	f04f 0b00 	mov.w	fp, #0
200047a6:	e4af      	b.n	20004108 <_vfprintf_r+0x324>
200047a8:	980a      	ldr	r0, [sp, #40]	; 0x28
200047aa:	9216      	str	r2, [sp, #88]	; 0x58
200047ac:	f249 32b0 	movw	r2, #37808	; 0x93b0
200047b0:	f010 0f20 	tst.w	r0, #32
200047b4:	f2c2 0200 	movt	r2, #8192	; 0x2000
200047b8:	9219      	str	r2, [sp, #100]	; 0x64
200047ba:	f47f ac92 	bne.w	200040e2 <_vfprintf_r+0x2fe>
200047be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200047c0:	f013 0f10 	tst.w	r3, #16
200047c4:	f040 831a 	bne.w	20004dfc <_vfprintf_r+0x1018>
200047c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200047ca:	f012 0f40 	tst.w	r2, #64	; 0x40
200047ce:	f000 8315 	beq.w	20004dfc <_vfprintf_r+0x1018>
200047d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200047d4:	f103 0c04 	add.w	ip, r3, #4
200047d8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200047dc:	f8b3 a000 	ldrh.w	sl, [r3]
200047e0:	46d2      	mov	sl, sl
200047e2:	f04f 0b00 	mov.w	fp, #0
200047e6:	e485      	b.n	200040f4 <_vfprintf_r+0x310>
200047e8:	9216      	str	r2, [sp, #88]	; 0x58
200047ea:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
200047ee:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200047f0:	f04f 0c01 	mov.w	ip, #1
200047f4:	f04f 0000 	mov.w	r0, #0
200047f8:	3104      	adds	r1, #4
200047fa:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
200047fe:	6813      	ldr	r3, [r2, #0]
20004800:	3204      	adds	r2, #4
20004802:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20004806:	920b      	str	r2, [sp, #44]	; 0x2c
20004808:	9113      	str	r1, [sp, #76]	; 0x4c
2000480a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
2000480e:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
20004812:	e62f      	b.n	20004474 <_vfprintf_r+0x690>
20004814:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004818:	9216      	str	r2, [sp, #88]	; 0x58
2000481a:	f01c 0f20 	tst.w	ip, #32
2000481e:	f47f aea3 	bne.w	20004568 <_vfprintf_r+0x784>
20004822:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004824:	f012 0f10 	tst.w	r2, #16
20004828:	f040 82f1 	bne.w	20004e0e <_vfprintf_r+0x102a>
2000482c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000482e:	f012 0f40 	tst.w	r2, #64	; 0x40
20004832:	f000 82ec 	beq.w	20004e0e <_vfprintf_r+0x102a>
20004836:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20004838:	f103 0c04 	add.w	ip, r3, #4
2000483c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20004840:	f9b3 a000 	ldrsh.w	sl, [r3]
20004844:	46d2      	mov	sl, sl
20004846:	ea4f 7bea 	mov.w	fp, sl, asr #31
2000484a:	e696      	b.n	2000457a <_vfprintf_r+0x796>
2000484c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000484e:	9216      	str	r2, [sp, #88]	; 0x58
20004850:	f041 0110 	orr.w	r1, r1, #16
20004854:	910a      	str	r1, [sp, #40]	; 0x28
20004856:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004858:	f012 0320 	ands.w	r3, r2, #32
2000485c:	f47f af11 	bne.w	20004682 <_vfprintf_r+0x89e>
20004860:	990a      	ldr	r1, [sp, #40]	; 0x28
20004862:	f011 0210 	ands.w	r2, r1, #16
20004866:	f000 8354 	beq.w	20004f12 <_vfprintf_r+0x112e>
2000486a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000486c:	f102 0c04 	add.w	ip, r2, #4
20004870:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20004874:	6811      	ldr	r1, [r2, #0]
20004876:	1e0a      	subs	r2, r1, #0
20004878:	bf18      	it	ne
2000487a:	2201      	movne	r2, #1
2000487c:	468a      	mov	sl, r1
2000487e:	f04f 0b00 	mov.w	fp, #0
20004882:	e441      	b.n	20004108 <_vfprintf_r+0x324>
20004884:	9a16      	ldr	r2, [sp, #88]	; 0x58
20004886:	2a65      	cmp	r2, #101	; 0x65
20004888:	f340 8128 	ble.w	20004adc <_vfprintf_r+0xcf8>
2000488c:	9812      	ldr	r0, [sp, #72]	; 0x48
2000488e:	2200      	movs	r2, #0
20004890:	2300      	movs	r3, #0
20004892:	991b      	ldr	r1, [sp, #108]	; 0x6c
20004894:	f004 f804 	bl	200088a0 <__aeabi_dcmpeq>
20004898:	2800      	cmp	r0, #0
2000489a:	f000 81be 	beq.w	20004c1a <_vfprintf_r+0xe36>
2000489e:	2301      	movs	r3, #1
200048a0:	6063      	str	r3, [r4, #4]
200048a2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200048a6:	f249 33f0 	movw	r3, #37872	; 0x93f0
200048aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200048ae:	6023      	str	r3, [r4, #0]
200048b0:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200048b4:	3201      	adds	r2, #1
200048b6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200048ba:	3301      	adds	r3, #1
200048bc:	2a07      	cmp	r2, #7
200048be:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200048c2:	bfd8      	it	le
200048c4:	f104 0308 	addle.w	r3, r4, #8
200048c8:	f300 839b 	bgt.w	20005002 <_vfprintf_r+0x121e>
200048cc:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
200048d0:	981a      	ldr	r0, [sp, #104]	; 0x68
200048d2:	4282      	cmp	r2, r0
200048d4:	db04      	blt.n	200048e0 <_vfprintf_r+0xafc>
200048d6:	990a      	ldr	r1, [sp, #40]	; 0x28
200048d8:	f011 0f01 	tst.w	r1, #1
200048dc:	f43f ad49 	beq.w	20004372 <_vfprintf_r+0x58e>
200048e0:	2201      	movs	r2, #1
200048e2:	605a      	str	r2, [r3, #4]
200048e4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200048e8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200048ec:	3201      	adds	r2, #1
200048ee:	981d      	ldr	r0, [sp, #116]	; 0x74
200048f0:	3101      	adds	r1, #1
200048f2:	2a07      	cmp	r2, #7
200048f4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200048f8:	6018      	str	r0, [r3, #0]
200048fa:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200048fe:	f300 855f 	bgt.w	200053c0 <_vfprintf_r+0x15dc>
20004902:	3308      	adds	r3, #8
20004904:	991a      	ldr	r1, [sp, #104]	; 0x68
20004906:	1e4f      	subs	r7, r1, #1
20004908:	2f00      	cmp	r7, #0
2000490a:	f77f ad32 	ble.w	20004372 <_vfprintf_r+0x58e>
2000490e:	2f10      	cmp	r7, #16
20004910:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 20004e48 <_vfprintf_r+0x1064>
20004914:	f340 82ea 	ble.w	20004eec <_vfprintf_r+0x1108>
20004918:	4642      	mov	r2, r8
2000491a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
2000491e:	46a8      	mov	r8, r5
20004920:	2410      	movs	r4, #16
20004922:	f10a 0a0c 	add.w	sl, sl, #12
20004926:	4615      	mov	r5, r2
20004928:	e003      	b.n	20004932 <_vfprintf_r+0xb4e>
2000492a:	3f10      	subs	r7, #16
2000492c:	2f10      	cmp	r7, #16
2000492e:	f340 82da 	ble.w	20004ee6 <_vfprintf_r+0x1102>
20004932:	605c      	str	r4, [r3, #4]
20004934:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004938:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000493c:	3201      	adds	r2, #1
2000493e:	601d      	str	r5, [r3, #0]
20004940:	3110      	adds	r1, #16
20004942:	2a07      	cmp	r2, #7
20004944:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004948:	f103 0308 	add.w	r3, r3, #8
2000494c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004950:	ddeb      	ble.n	2000492a <_vfprintf_r+0xb46>
20004952:	4648      	mov	r0, r9
20004954:	4631      	mov	r1, r6
20004956:	4652      	mov	r2, sl
20004958:	f7ff fa36 	bl	20003dc8 <__sprint_r>
2000495c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004960:	3304      	adds	r3, #4
20004962:	2800      	cmp	r0, #0
20004964:	d0e1      	beq.n	2000492a <_vfprintf_r+0xb46>
20004966:	f7ff bb5d 	b.w	20004024 <_vfprintf_r+0x240>
2000496a:	b97b      	cbnz	r3, 2000498c <_vfprintf_r+0xba8>
2000496c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000496e:	f011 0f01 	tst.w	r1, #1
20004972:	d00b      	beq.n	2000498c <_vfprintf_r+0xba8>
20004974:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20004978:	2330      	movs	r3, #48	; 0x30
2000497a:	3204      	adds	r2, #4
2000497c:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
20004980:	3227      	adds	r2, #39	; 0x27
20004982:	2301      	movs	r3, #1
20004984:	9213      	str	r2, [sp, #76]	; 0x4c
20004986:	9310      	str	r3, [sp, #64]	; 0x40
20004988:	f7ff bbf3 	b.w	20004172 <_vfprintf_r+0x38e>
2000498c:	9818      	ldr	r0, [sp, #96]	; 0x60
2000498e:	2100      	movs	r1, #0
20004990:	9110      	str	r1, [sp, #64]	; 0x40
20004992:	9013      	str	r0, [sp, #76]	; 0x4c
20004994:	f7ff bbed 	b.w	20004172 <_vfprintf_r+0x38e>
20004998:	980f      	ldr	r0, [sp, #60]	; 0x3c
2000499a:	990c      	ldr	r1, [sp, #48]	; 0x30
2000499c:	1a47      	subs	r7, r0, r1
2000499e:	2f00      	cmp	r7, #0
200049a0:	f77f ac84 	ble.w	200042ac <_vfprintf_r+0x4c8>
200049a4:	2f10      	cmp	r7, #16
200049a6:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 20004e48 <_vfprintf_r+0x1064>
200049aa:	dd2e      	ble.n	20004a0a <_vfprintf_r+0xc26>
200049ac:	4643      	mov	r3, r8
200049ae:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200049b2:	46a8      	mov	r8, r5
200049b4:	f04f 0a10 	mov.w	sl, #16
200049b8:	f10b 0b0c 	add.w	fp, fp, #12
200049bc:	461d      	mov	r5, r3
200049be:	e002      	b.n	200049c6 <_vfprintf_r+0xbe2>
200049c0:	3f10      	subs	r7, #16
200049c2:	2f10      	cmp	r7, #16
200049c4:	dd1e      	ble.n	20004a04 <_vfprintf_r+0xc20>
200049c6:	f8c4 a004 	str.w	sl, [r4, #4]
200049ca:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200049ce:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200049d2:	3301      	adds	r3, #1
200049d4:	6025      	str	r5, [r4, #0]
200049d6:	3210      	adds	r2, #16
200049d8:	2b07      	cmp	r3, #7
200049da:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200049de:	f104 0408 	add.w	r4, r4, #8
200049e2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200049e6:	ddeb      	ble.n	200049c0 <_vfprintf_r+0xbdc>
200049e8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200049ec:	4648      	mov	r0, r9
200049ee:	4631      	mov	r1, r6
200049f0:	465a      	mov	r2, fp
200049f2:	3404      	adds	r4, #4
200049f4:	f7ff f9e8 	bl	20003dc8 <__sprint_r>
200049f8:	2800      	cmp	r0, #0
200049fa:	f47f ab13 	bne.w	20004024 <_vfprintf_r+0x240>
200049fe:	3f10      	subs	r7, #16
20004a00:	2f10      	cmp	r7, #16
20004a02:	dce0      	bgt.n	200049c6 <_vfprintf_r+0xbe2>
20004a04:	462b      	mov	r3, r5
20004a06:	4645      	mov	r5, r8
20004a08:	4698      	mov	r8, r3
20004a0a:	6067      	str	r7, [r4, #4]
20004a0c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004a10:	f8c4 8000 	str.w	r8, [r4]
20004a14:	1c5a      	adds	r2, r3, #1
20004a16:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004a1a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004a1e:	19db      	adds	r3, r3, r7
20004a20:	2a07      	cmp	r2, #7
20004a22:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004a26:	f300 823a 	bgt.w	20004e9e <_vfprintf_r+0x10ba>
20004a2a:	3408      	adds	r4, #8
20004a2c:	e43e      	b.n	200042ac <_vfprintf_r+0x4c8>
20004a2e:	9913      	ldr	r1, [sp, #76]	; 0x4c
20004a30:	6063      	str	r3, [r4, #4]
20004a32:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004a36:	6021      	str	r1, [r4, #0]
20004a38:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004a3c:	3201      	adds	r2, #1
20004a3e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004a42:	18cb      	adds	r3, r1, r3
20004a44:	2a07      	cmp	r2, #7
20004a46:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004a4a:	f300 8549 	bgt.w	200054e0 <_vfprintf_r+0x16fc>
20004a4e:	3408      	adds	r4, #8
20004a50:	9a1d      	ldr	r2, [sp, #116]	; 0x74
20004a52:	2301      	movs	r3, #1
20004a54:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20004a58:	6063      	str	r3, [r4, #4]
20004a5a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004a5e:	6022      	str	r2, [r4, #0]
20004a60:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004a64:	3301      	adds	r3, #1
20004a66:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004a6a:	3201      	adds	r2, #1
20004a6c:	2b07      	cmp	r3, #7
20004a6e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004a72:	bfd8      	it	le
20004a74:	f104 0308 	addle.w	r3, r4, #8
20004a78:	f300 8523 	bgt.w	200054c2 <_vfprintf_r+0x16de>
20004a7c:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004a7e:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20004a82:	19c7      	adds	r7, r0, r7
20004a84:	981a      	ldr	r0, [sp, #104]	; 0x68
20004a86:	601f      	str	r7, [r3, #0]
20004a88:	1a81      	subs	r1, r0, r2
20004a8a:	6059      	str	r1, [r3, #4]
20004a8c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004a90:	1a8a      	subs	r2, r1, r2
20004a92:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
20004a96:	1812      	adds	r2, r2, r0
20004a98:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004a9c:	3101      	adds	r1, #1
20004a9e:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
20004aa2:	2907      	cmp	r1, #7
20004aa4:	f340 8232 	ble.w	20004f0c <_vfprintf_r+0x1128>
20004aa8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004aac:	4648      	mov	r0, r9
20004aae:	4631      	mov	r1, r6
20004ab0:	320c      	adds	r2, #12
20004ab2:	f7ff f989 	bl	20003dc8 <__sprint_r>
20004ab6:	2800      	cmp	r0, #0
20004ab8:	f47f aab4 	bne.w	20004024 <_vfprintf_r+0x240>
20004abc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004ac0:	3304      	adds	r3, #4
20004ac2:	e456      	b.n	20004372 <_vfprintf_r+0x58e>
20004ac4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004ac8:	4648      	mov	r0, r9
20004aca:	4631      	mov	r1, r6
20004acc:	320c      	adds	r2, #12
20004ace:	f7ff f97b 	bl	20003dc8 <__sprint_r>
20004ad2:	2800      	cmp	r0, #0
20004ad4:	f43f acb4 	beq.w	20004440 <_vfprintf_r+0x65c>
20004ad8:	f7ff baa4 	b.w	20004024 <_vfprintf_r+0x240>
20004adc:	991a      	ldr	r1, [sp, #104]	; 0x68
20004ade:	2901      	cmp	r1, #1
20004ae0:	dd4c      	ble.n	20004b7c <_vfprintf_r+0xd98>
20004ae2:	2301      	movs	r3, #1
20004ae4:	6063      	str	r3, [r4, #4]
20004ae6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004aea:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004aee:	3301      	adds	r3, #1
20004af0:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004af2:	3201      	adds	r2, #1
20004af4:	2b07      	cmp	r3, #7
20004af6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004afa:	6020      	str	r0, [r4, #0]
20004afc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004b00:	f300 81b2 	bgt.w	20004e68 <_vfprintf_r+0x1084>
20004b04:	3408      	adds	r4, #8
20004b06:	2301      	movs	r3, #1
20004b08:	6063      	str	r3, [r4, #4]
20004b0a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004b0e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004b12:	3301      	adds	r3, #1
20004b14:	991d      	ldr	r1, [sp, #116]	; 0x74
20004b16:	3201      	adds	r2, #1
20004b18:	2b07      	cmp	r3, #7
20004b1a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004b1e:	6021      	str	r1, [r4, #0]
20004b20:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004b24:	f300 8192 	bgt.w	20004e4c <_vfprintf_r+0x1068>
20004b28:	3408      	adds	r4, #8
20004b2a:	9812      	ldr	r0, [sp, #72]	; 0x48
20004b2c:	2200      	movs	r2, #0
20004b2e:	2300      	movs	r3, #0
20004b30:	991b      	ldr	r1, [sp, #108]	; 0x6c
20004b32:	f003 feb5 	bl	200088a0 <__aeabi_dcmpeq>
20004b36:	2800      	cmp	r0, #0
20004b38:	f040 811d 	bne.w	20004d76 <_vfprintf_r+0xf92>
20004b3c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20004b3e:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004b40:	1e5a      	subs	r2, r3, #1
20004b42:	6062      	str	r2, [r4, #4]
20004b44:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004b48:	1c41      	adds	r1, r0, #1
20004b4a:	6021      	str	r1, [r4, #0]
20004b4c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004b50:	3301      	adds	r3, #1
20004b52:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004b56:	188a      	adds	r2, r1, r2
20004b58:	2b07      	cmp	r3, #7
20004b5a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004b5e:	dc21      	bgt.n	20004ba4 <_vfprintf_r+0xdc0>
20004b60:	3408      	adds	r4, #8
20004b62:	9b1c      	ldr	r3, [sp, #112]	; 0x70
20004b64:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20004b68:	981c      	ldr	r0, [sp, #112]	; 0x70
20004b6a:	6022      	str	r2, [r4, #0]
20004b6c:	6063      	str	r3, [r4, #4]
20004b6e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004b72:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004b76:	3301      	adds	r3, #1
20004b78:	f7ff bbf0 	b.w	2000435c <_vfprintf_r+0x578>
20004b7c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004b7e:	f012 0f01 	tst.w	r2, #1
20004b82:	d1ae      	bne.n	20004ae2 <_vfprintf_r+0xcfe>
20004b84:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20004b86:	2301      	movs	r3, #1
20004b88:	6063      	str	r3, [r4, #4]
20004b8a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004b8e:	6022      	str	r2, [r4, #0]
20004b90:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004b94:	3301      	adds	r3, #1
20004b96:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004b9a:	3201      	adds	r2, #1
20004b9c:	2b07      	cmp	r3, #7
20004b9e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004ba2:	dddd      	ble.n	20004b60 <_vfprintf_r+0xd7c>
20004ba4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004ba8:	4648      	mov	r0, r9
20004baa:	4631      	mov	r1, r6
20004bac:	320c      	adds	r2, #12
20004bae:	f7ff f90b 	bl	20003dc8 <__sprint_r>
20004bb2:	2800      	cmp	r0, #0
20004bb4:	f47f aa36 	bne.w	20004024 <_vfprintf_r+0x240>
20004bb8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004bbc:	3404      	adds	r4, #4
20004bbe:	e7d0      	b.n	20004b62 <_vfprintf_r+0xd7e>
20004bc0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004bc4:	4648      	mov	r0, r9
20004bc6:	4631      	mov	r1, r6
20004bc8:	320c      	adds	r2, #12
20004bca:	f7ff f8fd 	bl	20003dc8 <__sprint_r>
20004bce:	2800      	cmp	r0, #0
20004bd0:	f47f aa28 	bne.w	20004024 <_vfprintf_r+0x240>
20004bd4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004bd8:	3404      	adds	r4, #4
20004bda:	f7ff bbb0 	b.w	2000433e <_vfprintf_r+0x55a>
20004bde:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004be2:	4648      	mov	r0, r9
20004be4:	4631      	mov	r1, r6
20004be6:	320c      	adds	r2, #12
20004be8:	f7ff f8ee 	bl	20003dc8 <__sprint_r>
20004bec:	2800      	cmp	r0, #0
20004bee:	f47f aa19 	bne.w	20004024 <_vfprintf_r+0x240>
20004bf2:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004bf6:	3404      	adds	r4, #4
20004bf8:	f7ff bb3c 	b.w	20004274 <_vfprintf_r+0x490>
20004bfc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004c00:	4648      	mov	r0, r9
20004c02:	4631      	mov	r1, r6
20004c04:	320c      	adds	r2, #12
20004c06:	f7ff f8df 	bl	20003dc8 <__sprint_r>
20004c0a:	2800      	cmp	r0, #0
20004c0c:	f47f aa0a 	bne.w	20004024 <_vfprintf_r+0x240>
20004c10:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004c14:	3404      	adds	r4, #4
20004c16:	f7ff bb43 	b.w	200042a0 <_vfprintf_r+0x4bc>
20004c1a:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20004c1e:	2b00      	cmp	r3, #0
20004c20:	f340 81fd 	ble.w	2000501e <_vfprintf_r+0x123a>
20004c24:	991a      	ldr	r1, [sp, #104]	; 0x68
20004c26:	428b      	cmp	r3, r1
20004c28:	f6ff af01 	blt.w	20004a2e <_vfprintf_r+0xc4a>
20004c2c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20004c2e:	6061      	str	r1, [r4, #4]
20004c30:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004c34:	6022      	str	r2, [r4, #0]
20004c36:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004c3a:	3301      	adds	r3, #1
20004c3c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004c40:	1852      	adds	r2, r2, r1
20004c42:	2b07      	cmp	r3, #7
20004c44:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004c48:	bfd8      	it	le
20004c4a:	f104 0308 	addle.w	r3, r4, #8
20004c4e:	f300 8429 	bgt.w	200054a4 <_vfprintf_r+0x16c0>
20004c52:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
20004c56:	981a      	ldr	r0, [sp, #104]	; 0x68
20004c58:	1a24      	subs	r4, r4, r0
20004c5a:	2c00      	cmp	r4, #0
20004c5c:	f340 81b3 	ble.w	20004fc6 <_vfprintf_r+0x11e2>
20004c60:	2c10      	cmp	r4, #16
20004c62:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 20004e48 <_vfprintf_r+0x1064>
20004c66:	f340 819d 	ble.w	20004fa4 <_vfprintf_r+0x11c0>
20004c6a:	4642      	mov	r2, r8
20004c6c:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004c70:	46a8      	mov	r8, r5
20004c72:	2710      	movs	r7, #16
20004c74:	f10a 0a0c 	add.w	sl, sl, #12
20004c78:	4615      	mov	r5, r2
20004c7a:	e003      	b.n	20004c84 <_vfprintf_r+0xea0>
20004c7c:	3c10      	subs	r4, #16
20004c7e:	2c10      	cmp	r4, #16
20004c80:	f340 818d 	ble.w	20004f9e <_vfprintf_r+0x11ba>
20004c84:	605f      	str	r7, [r3, #4]
20004c86:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004c8a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004c8e:	3201      	adds	r2, #1
20004c90:	601d      	str	r5, [r3, #0]
20004c92:	3110      	adds	r1, #16
20004c94:	2a07      	cmp	r2, #7
20004c96:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004c9a:	f103 0308 	add.w	r3, r3, #8
20004c9e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004ca2:	ddeb      	ble.n	20004c7c <_vfprintf_r+0xe98>
20004ca4:	4648      	mov	r0, r9
20004ca6:	4631      	mov	r1, r6
20004ca8:	4652      	mov	r2, sl
20004caa:	f7ff f88d 	bl	20003dc8 <__sprint_r>
20004cae:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004cb2:	3304      	adds	r3, #4
20004cb4:	2800      	cmp	r0, #0
20004cb6:	d0e1      	beq.n	20004c7c <_vfprintf_r+0xe98>
20004cb8:	f7ff b9b4 	b.w	20004024 <_vfprintf_r+0x240>
20004cbc:	9a18      	ldr	r2, [sp, #96]	; 0x60
20004cbe:	9819      	ldr	r0, [sp, #100]	; 0x64
20004cc0:	4613      	mov	r3, r2
20004cc2:	9213      	str	r2, [sp, #76]	; 0x4c
20004cc4:	f00a 020f 	and.w	r2, sl, #15
20004cc8:	ea4f 111a 	mov.w	r1, sl, lsr #4
20004ccc:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
20004cd0:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
20004cd4:	5c82      	ldrb	r2, [r0, r2]
20004cd6:	468a      	mov	sl, r1
20004cd8:	46e3      	mov	fp, ip
20004cda:	ea5a 0c0b 	orrs.w	ip, sl, fp
20004cde:	f803 2d01 	strb.w	r2, [r3, #-1]!
20004ce2:	d1ef      	bne.n	20004cc4 <_vfprintf_r+0xee0>
20004ce4:	9818      	ldr	r0, [sp, #96]	; 0x60
20004ce6:	9313      	str	r3, [sp, #76]	; 0x4c
20004ce8:	1ac0      	subs	r0, r0, r3
20004cea:	9010      	str	r0, [sp, #64]	; 0x40
20004cec:	f7ff ba41 	b.w	20004172 <_vfprintf_r+0x38e>
20004cf0:	2209      	movs	r2, #9
20004cf2:	2300      	movs	r3, #0
20004cf4:	4552      	cmp	r2, sl
20004cf6:	eb73 000b 	sbcs.w	r0, r3, fp
20004cfa:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
20004cfe:	d21f      	bcs.n	20004d40 <_vfprintf_r+0xf5c>
20004d00:	4623      	mov	r3, r4
20004d02:	4644      	mov	r4, r8
20004d04:	46b8      	mov	r8, r7
20004d06:	461f      	mov	r7, r3
20004d08:	4650      	mov	r0, sl
20004d0a:	4659      	mov	r1, fp
20004d0c:	220a      	movs	r2, #10
20004d0e:	2300      	movs	r3, #0
20004d10:	f003 fe20 	bl	20008954 <__aeabi_uldivmod>
20004d14:	2300      	movs	r3, #0
20004d16:	4650      	mov	r0, sl
20004d18:	4659      	mov	r1, fp
20004d1a:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20004d1e:	220a      	movs	r2, #10
20004d20:	f804 cd01 	strb.w	ip, [r4, #-1]!
20004d24:	f003 fe16 	bl	20008954 <__aeabi_uldivmod>
20004d28:	2209      	movs	r2, #9
20004d2a:	2300      	movs	r3, #0
20004d2c:	4682      	mov	sl, r0
20004d2e:	468b      	mov	fp, r1
20004d30:	4552      	cmp	r2, sl
20004d32:	eb73 030b 	sbcs.w	r3, r3, fp
20004d36:	d3e7      	bcc.n	20004d08 <_vfprintf_r+0xf24>
20004d38:	463b      	mov	r3, r7
20004d3a:	4647      	mov	r7, r8
20004d3c:	46a0      	mov	r8, r4
20004d3e:	461c      	mov	r4, r3
20004d40:	f108 30ff 	add.w	r0, r8, #4294967295
20004d44:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
20004d48:	9013      	str	r0, [sp, #76]	; 0x4c
20004d4a:	f808 ac01 	strb.w	sl, [r8, #-1]
20004d4e:	9918      	ldr	r1, [sp, #96]	; 0x60
20004d50:	1a09      	subs	r1, r1, r0
20004d52:	9110      	str	r1, [sp, #64]	; 0x40
20004d54:	f7ff ba0d 	b.w	20004172 <_vfprintf_r+0x38e>
20004d58:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004d5c:	4648      	mov	r0, r9
20004d5e:	4631      	mov	r1, r6
20004d60:	320c      	adds	r2, #12
20004d62:	f7ff f831 	bl	20003dc8 <__sprint_r>
20004d66:	2800      	cmp	r0, #0
20004d68:	f47f a95c 	bne.w	20004024 <_vfprintf_r+0x240>
20004d6c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004d70:	3404      	adds	r4, #4
20004d72:	f7ff ba68 	b.w	20004246 <_vfprintf_r+0x462>
20004d76:	991a      	ldr	r1, [sp, #104]	; 0x68
20004d78:	1e4f      	subs	r7, r1, #1
20004d7a:	2f00      	cmp	r7, #0
20004d7c:	f77f aef1 	ble.w	20004b62 <_vfprintf_r+0xd7e>
20004d80:	2f10      	cmp	r7, #16
20004d82:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 20004e48 <_vfprintf_r+0x1064>
20004d86:	dd4e      	ble.n	20004e26 <_vfprintf_r+0x1042>
20004d88:	4643      	mov	r3, r8
20004d8a:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004d8e:	46a8      	mov	r8, r5
20004d90:	f04f 0a10 	mov.w	sl, #16
20004d94:	f10b 0b0c 	add.w	fp, fp, #12
20004d98:	461d      	mov	r5, r3
20004d9a:	e002      	b.n	20004da2 <_vfprintf_r+0xfbe>
20004d9c:	3f10      	subs	r7, #16
20004d9e:	2f10      	cmp	r7, #16
20004da0:	dd3e      	ble.n	20004e20 <_vfprintf_r+0x103c>
20004da2:	f8c4 a004 	str.w	sl, [r4, #4]
20004da6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004daa:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004dae:	3301      	adds	r3, #1
20004db0:	6025      	str	r5, [r4, #0]
20004db2:	3210      	adds	r2, #16
20004db4:	2b07      	cmp	r3, #7
20004db6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004dba:	f104 0408 	add.w	r4, r4, #8
20004dbe:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004dc2:	ddeb      	ble.n	20004d9c <_vfprintf_r+0xfb8>
20004dc4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004dc8:	4648      	mov	r0, r9
20004dca:	4631      	mov	r1, r6
20004dcc:	465a      	mov	r2, fp
20004dce:	3404      	adds	r4, #4
20004dd0:	f7fe fffa 	bl	20003dc8 <__sprint_r>
20004dd4:	2800      	cmp	r0, #0
20004dd6:	d0e1      	beq.n	20004d9c <_vfprintf_r+0xfb8>
20004dd8:	f7ff b924 	b.w	20004024 <_vfprintf_r+0x240>
20004ddc:	9816      	ldr	r0, [sp, #88]	; 0x58
20004dde:	2130      	movs	r1, #48	; 0x30
20004de0:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004de4:	2201      	movs	r2, #1
20004de6:	2302      	movs	r3, #2
20004de8:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20004dec:	f04c 0c02 	orr.w	ip, ip, #2
20004df0:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
20004df4:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20004df8:	f7ff b986 	b.w	20004108 <_vfprintf_r+0x324>
20004dfc:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004dfe:	1d01      	adds	r1, r0, #4
20004e00:	6803      	ldr	r3, [r0, #0]
20004e02:	910b      	str	r1, [sp, #44]	; 0x2c
20004e04:	469a      	mov	sl, r3
20004e06:	f04f 0b00 	mov.w	fp, #0
20004e0a:	f7ff b973 	b.w	200040f4 <_vfprintf_r+0x310>
20004e0e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004e10:	1d01      	adds	r1, r0, #4
20004e12:	6803      	ldr	r3, [r0, #0]
20004e14:	910b      	str	r1, [sp, #44]	; 0x2c
20004e16:	469a      	mov	sl, r3
20004e18:	ea4f 7bea 	mov.w	fp, sl, asr #31
20004e1c:	f7ff bbad 	b.w	2000457a <_vfprintf_r+0x796>
20004e20:	462b      	mov	r3, r5
20004e22:	4645      	mov	r5, r8
20004e24:	4698      	mov	r8, r3
20004e26:	6067      	str	r7, [r4, #4]
20004e28:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004e2c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004e30:	3301      	adds	r3, #1
20004e32:	f8c4 8000 	str.w	r8, [r4]
20004e36:	19d2      	adds	r2, r2, r7
20004e38:	2b07      	cmp	r3, #7
20004e3a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004e3e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004e42:	f77f ae8d 	ble.w	20004b60 <_vfprintf_r+0xd7c>
20004e46:	e6ad      	b.n	20004ba4 <_vfprintf_r+0xdc0>
20004e48:	200093a0 	.word	0x200093a0
20004e4c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004e50:	4648      	mov	r0, r9
20004e52:	4631      	mov	r1, r6
20004e54:	320c      	adds	r2, #12
20004e56:	f7fe ffb7 	bl	20003dc8 <__sprint_r>
20004e5a:	2800      	cmp	r0, #0
20004e5c:	f47f a8e2 	bne.w	20004024 <_vfprintf_r+0x240>
20004e60:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004e64:	3404      	adds	r4, #4
20004e66:	e660      	b.n	20004b2a <_vfprintf_r+0xd46>
20004e68:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004e6c:	4648      	mov	r0, r9
20004e6e:	4631      	mov	r1, r6
20004e70:	320c      	adds	r2, #12
20004e72:	f7fe ffa9 	bl	20003dc8 <__sprint_r>
20004e76:	2800      	cmp	r0, #0
20004e78:	f47f a8d4 	bne.w	20004024 <_vfprintf_r+0x240>
20004e7c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004e80:	3404      	adds	r4, #4
20004e82:	e640      	b.n	20004b06 <_vfprintf_r+0xd22>
20004e84:	2830      	cmp	r0, #48	; 0x30
20004e86:	f000 82ec 	beq.w	20005462 <_vfprintf_r+0x167e>
20004e8a:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004e8c:	2330      	movs	r3, #48	; 0x30
20004e8e:	f800 3d01 	strb.w	r3, [r0, #-1]!
20004e92:	9918      	ldr	r1, [sp, #96]	; 0x60
20004e94:	9013      	str	r0, [sp, #76]	; 0x4c
20004e96:	1a09      	subs	r1, r1, r0
20004e98:	9110      	str	r1, [sp, #64]	; 0x40
20004e9a:	f7ff b96a 	b.w	20004172 <_vfprintf_r+0x38e>
20004e9e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004ea2:	4648      	mov	r0, r9
20004ea4:	4631      	mov	r1, r6
20004ea6:	320c      	adds	r2, #12
20004ea8:	f7fe ff8e 	bl	20003dc8 <__sprint_r>
20004eac:	2800      	cmp	r0, #0
20004eae:	f47f a8b9 	bne.w	20004024 <_vfprintf_r+0x240>
20004eb2:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004eb6:	3404      	adds	r4, #4
20004eb8:	f7ff b9f8 	b.w	200042ac <_vfprintf_r+0x4c8>
20004ebc:	f1da 0a00 	rsbs	sl, sl, #0
20004ec0:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
20004ec4:	232d      	movs	r3, #45	; 0x2d
20004ec6:	ea5a 0c0b 	orrs.w	ip, sl, fp
20004eca:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20004ece:	bf0c      	ite	eq
20004ed0:	2200      	moveq	r2, #0
20004ed2:	2201      	movne	r2, #1
20004ed4:	2301      	movs	r3, #1
20004ed6:	f7ff b91b 	b.w	20004110 <_vfprintf_r+0x32c>
20004eda:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004edc:	462b      	mov	r3, r5
20004ede:	782a      	ldrb	r2, [r5, #0]
20004ee0:	910b      	str	r1, [sp, #44]	; 0x2c
20004ee2:	f7ff b82a 	b.w	20003f3a <_vfprintf_r+0x156>
20004ee6:	462a      	mov	r2, r5
20004ee8:	4645      	mov	r5, r8
20004eea:	4690      	mov	r8, r2
20004eec:	605f      	str	r7, [r3, #4]
20004eee:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004ef2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004ef6:	3201      	adds	r2, #1
20004ef8:	f8c3 8000 	str.w	r8, [r3]
20004efc:	19c9      	adds	r1, r1, r7
20004efe:	2a07      	cmp	r2, #7
20004f00:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004f04:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004f08:	f73f adce 	bgt.w	20004aa8 <_vfprintf_r+0xcc4>
20004f0c:	3308      	adds	r3, #8
20004f0e:	f7ff ba30 	b.w	20004372 <_vfprintf_r+0x58e>
20004f12:	980a      	ldr	r0, [sp, #40]	; 0x28
20004f14:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20004f18:	f000 81ed 	beq.w	200052f6 <_vfprintf_r+0x1512>
20004f1c:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004f1e:	4613      	mov	r3, r2
20004f20:	1d0a      	adds	r2, r1, #4
20004f22:	920b      	str	r2, [sp, #44]	; 0x2c
20004f24:	f8b1 a000 	ldrh.w	sl, [r1]
20004f28:	f1ba 0200 	subs.w	r2, sl, #0
20004f2c:	bf18      	it	ne
20004f2e:	2201      	movne	r2, #1
20004f30:	46d2      	mov	sl, sl
20004f32:	f04f 0b00 	mov.w	fp, #0
20004f36:	f7ff b8e7 	b.w	20004108 <_vfprintf_r+0x324>
20004f3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004f3c:	f013 0f40 	tst.w	r3, #64	; 0x40
20004f40:	f000 81cc 	beq.w	200052dc <_vfprintf_r+0x14f8>
20004f44:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004f46:	2301      	movs	r3, #1
20004f48:	1d01      	adds	r1, r0, #4
20004f4a:	910b      	str	r1, [sp, #44]	; 0x2c
20004f4c:	f8b0 a000 	ldrh.w	sl, [r0]
20004f50:	f1ba 0200 	subs.w	r2, sl, #0
20004f54:	bf18      	it	ne
20004f56:	2201      	movne	r2, #1
20004f58:	46d2      	mov	sl, sl
20004f5a:	f04f 0b00 	mov.w	fp, #0
20004f5e:	f7ff b8d3 	b.w	20004108 <_vfprintf_r+0x324>
20004f62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004f64:	f013 0f10 	tst.w	r3, #16
20004f68:	f000 81a4 	beq.w	200052b4 <_vfprintf_r+0x14d0>
20004f6c:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004f6e:	9911      	ldr	r1, [sp, #68]	; 0x44
20004f70:	f100 0a04 	add.w	sl, r0, #4
20004f74:	6803      	ldr	r3, [r0, #0]
20004f76:	6019      	str	r1, [r3, #0]
20004f78:	f7fe bf9c 	b.w	20003eb4 <_vfprintf_r+0xd0>
20004f7c:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004f7e:	1dc3      	adds	r3, r0, #7
20004f80:	f023 0307 	bic.w	r3, r3, #7
20004f84:	f103 0108 	add.w	r1, r3, #8
20004f88:	910b      	str	r1, [sp, #44]	; 0x2c
20004f8a:	f8d3 8004 	ldr.w	r8, [r3, #4]
20004f8e:	f8d3 a000 	ldr.w	sl, [r3]
20004f92:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20004f96:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20004f9a:	f7ff bb11 	b.w	200045c0 <_vfprintf_r+0x7dc>
20004f9e:	462a      	mov	r2, r5
20004fa0:	4645      	mov	r5, r8
20004fa2:	4690      	mov	r8, r2
20004fa4:	605c      	str	r4, [r3, #4]
20004fa6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004faa:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004fae:	3201      	adds	r2, #1
20004fb0:	f8c3 8000 	str.w	r8, [r3]
20004fb4:	1909      	adds	r1, r1, r4
20004fb6:	2a07      	cmp	r2, #7
20004fb8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004fbc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004fc0:	f300 82ea 	bgt.w	20005598 <_vfprintf_r+0x17b4>
20004fc4:	3308      	adds	r3, #8
20004fc6:	990a      	ldr	r1, [sp, #40]	; 0x28
20004fc8:	f011 0f01 	tst.w	r1, #1
20004fcc:	f43f a9d1 	beq.w	20004372 <_vfprintf_r+0x58e>
20004fd0:	2201      	movs	r2, #1
20004fd2:	605a      	str	r2, [r3, #4]
20004fd4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004fd8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004fdc:	3201      	adds	r2, #1
20004fde:	981d      	ldr	r0, [sp, #116]	; 0x74
20004fe0:	3101      	adds	r1, #1
20004fe2:	2a07      	cmp	r2, #7
20004fe4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004fe8:	6018      	str	r0, [r3, #0]
20004fea:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004fee:	f73f ad5b 	bgt.w	20004aa8 <_vfprintf_r+0xcc4>
20004ff2:	3308      	adds	r3, #8
20004ff4:	f7ff b9bd 	b.w	20004372 <_vfprintf_r+0x58e>
20004ff8:	232d      	movs	r3, #45	; 0x2d
20004ffa:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20004ffe:	f7ff baf2 	b.w	200045e6 <_vfprintf_r+0x802>
20005002:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005006:	4648      	mov	r0, r9
20005008:	4631      	mov	r1, r6
2000500a:	320c      	adds	r2, #12
2000500c:	f7fe fedc 	bl	20003dc8 <__sprint_r>
20005010:	2800      	cmp	r0, #0
20005012:	f47f a807 	bne.w	20004024 <_vfprintf_r+0x240>
20005016:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000501a:	3304      	adds	r3, #4
2000501c:	e456      	b.n	200048cc <_vfprintf_r+0xae8>
2000501e:	2301      	movs	r3, #1
20005020:	6063      	str	r3, [r4, #4]
20005022:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005026:	f249 33f0 	movw	r3, #37872	; 0x93f0
2000502a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000502e:	6023      	str	r3, [r4, #0]
20005030:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20005034:	3201      	adds	r2, #1
20005036:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000503a:	3301      	adds	r3, #1
2000503c:	2a07      	cmp	r2, #7
2000503e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20005042:	bfd8      	it	le
20005044:	f104 0308 	addle.w	r3, r4, #8
20005048:	f300 8187 	bgt.w	2000535a <_vfprintf_r+0x1576>
2000504c:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20005050:	b93a      	cbnz	r2, 20005062 <_vfprintf_r+0x127e>
20005052:	9a1a      	ldr	r2, [sp, #104]	; 0x68
20005054:	b92a      	cbnz	r2, 20005062 <_vfprintf_r+0x127e>
20005056:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000505a:	f01c 0f01 	tst.w	ip, #1
2000505e:	f43f a988 	beq.w	20004372 <_vfprintf_r+0x58e>
20005062:	2201      	movs	r2, #1
20005064:	605a      	str	r2, [r3, #4]
20005066:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000506a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000506e:	3201      	adds	r2, #1
20005070:	981d      	ldr	r0, [sp, #116]	; 0x74
20005072:	3101      	adds	r1, #1
20005074:	2a07      	cmp	r2, #7
20005076:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000507a:	6018      	str	r0, [r3, #0]
2000507c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005080:	f300 8179 	bgt.w	20005376 <_vfprintf_r+0x1592>
20005084:	3308      	adds	r3, #8
20005086:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
2000508a:	427f      	negs	r7, r7
2000508c:	2f00      	cmp	r7, #0
2000508e:	f340 81b3 	ble.w	200053f8 <_vfprintf_r+0x1614>
20005092:	2f10      	cmp	r7, #16
20005094:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 200056e8 <_vfprintf_r+0x1904>
20005098:	f340 81d2 	ble.w	20005440 <_vfprintf_r+0x165c>
2000509c:	4642      	mov	r2, r8
2000509e:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200050a2:	46a8      	mov	r8, r5
200050a4:	2410      	movs	r4, #16
200050a6:	f10a 0a0c 	add.w	sl, sl, #12
200050aa:	4615      	mov	r5, r2
200050ac:	e003      	b.n	200050b6 <_vfprintf_r+0x12d2>
200050ae:	3f10      	subs	r7, #16
200050b0:	2f10      	cmp	r7, #16
200050b2:	f340 81c2 	ble.w	2000543a <_vfprintf_r+0x1656>
200050b6:	605c      	str	r4, [r3, #4]
200050b8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200050bc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200050c0:	3201      	adds	r2, #1
200050c2:	601d      	str	r5, [r3, #0]
200050c4:	3110      	adds	r1, #16
200050c6:	2a07      	cmp	r2, #7
200050c8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200050cc:	f103 0308 	add.w	r3, r3, #8
200050d0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200050d4:	ddeb      	ble.n	200050ae <_vfprintf_r+0x12ca>
200050d6:	4648      	mov	r0, r9
200050d8:	4631      	mov	r1, r6
200050da:	4652      	mov	r2, sl
200050dc:	f7fe fe74 	bl	20003dc8 <__sprint_r>
200050e0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200050e4:	3304      	adds	r3, #4
200050e6:	2800      	cmp	r0, #0
200050e8:	d0e1      	beq.n	200050ae <_vfprintf_r+0x12ca>
200050ea:	f7fe bf9b 	b.w	20004024 <_vfprintf_r+0x240>
200050ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
200050f0:	1c6b      	adds	r3, r5, #1
200050f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200050f4:	f042 0220 	orr.w	r2, r2, #32
200050f8:	920a      	str	r2, [sp, #40]	; 0x28
200050fa:	786a      	ldrb	r2, [r5, #1]
200050fc:	910b      	str	r1, [sp, #44]	; 0x2c
200050fe:	f7fe bf1c 	b.w	20003f3a <_vfprintf_r+0x156>
20005102:	4650      	mov	r0, sl
20005104:	4641      	mov	r1, r8
20005106:	f002 fff3 	bl	200080f0 <__isnand>
2000510a:	2800      	cmp	r0, #0
2000510c:	f040 80ff 	bne.w	2000530e <_vfprintf_r+0x152a>
20005110:	f1b7 3fff 	cmp.w	r7, #4294967295
20005114:	f000 8251 	beq.w	200055ba <_vfprintf_r+0x17d6>
20005118:	9816      	ldr	r0, [sp, #88]	; 0x58
2000511a:	2867      	cmp	r0, #103	; 0x67
2000511c:	bf14      	ite	ne
2000511e:	2300      	movne	r3, #0
20005120:	2301      	moveq	r3, #1
20005122:	2847      	cmp	r0, #71	; 0x47
20005124:	bf08      	it	eq
20005126:	f043 0301 	orreq.w	r3, r3, #1
2000512a:	b113      	cbz	r3, 20005132 <_vfprintf_r+0x134e>
2000512c:	2f00      	cmp	r7, #0
2000512e:	bf08      	it	eq
20005130:	2701      	moveq	r7, #1
20005132:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
20005136:	4643      	mov	r3, r8
20005138:	4652      	mov	r2, sl
2000513a:	990a      	ldr	r1, [sp, #40]	; 0x28
2000513c:	e9c0 2300 	strd	r2, r3, [r0]
20005140:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
20005144:	f441 7180 	orr.w	r1, r1, #256	; 0x100
20005148:	910a      	str	r1, [sp, #40]	; 0x28
2000514a:	2b00      	cmp	r3, #0
2000514c:	f2c0 8264 	blt.w	20005618 <_vfprintf_r+0x1834>
20005150:	2100      	movs	r1, #0
20005152:	9117      	str	r1, [sp, #92]	; 0x5c
20005154:	9816      	ldr	r0, [sp, #88]	; 0x58
20005156:	2866      	cmp	r0, #102	; 0x66
20005158:	bf14      	ite	ne
2000515a:	2300      	movne	r3, #0
2000515c:	2301      	moveq	r3, #1
2000515e:	2846      	cmp	r0, #70	; 0x46
20005160:	bf08      	it	eq
20005162:	f043 0301 	orreq.w	r3, r3, #1
20005166:	9310      	str	r3, [sp, #64]	; 0x40
20005168:	2b00      	cmp	r3, #0
2000516a:	f000 81d1 	beq.w	20005510 <_vfprintf_r+0x172c>
2000516e:	46bc      	mov	ip, r7
20005170:	2303      	movs	r3, #3
20005172:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
20005176:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
2000517a:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
2000517e:	4648      	mov	r0, r9
20005180:	9300      	str	r3, [sp, #0]
20005182:	9102      	str	r1, [sp, #8]
20005184:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
20005188:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000518c:	310c      	adds	r1, #12
2000518e:	f8cd c004 	str.w	ip, [sp, #4]
20005192:	9103      	str	r1, [sp, #12]
20005194:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
20005198:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
2000519c:	9104      	str	r1, [sp, #16]
2000519e:	f000 fbc7 	bl	20005930 <_dtoa_r>
200051a2:	9a16      	ldr	r2, [sp, #88]	; 0x58
200051a4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
200051a8:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
200051ac:	bf18      	it	ne
200051ae:	2301      	movne	r3, #1
200051b0:	2a47      	cmp	r2, #71	; 0x47
200051b2:	bf0c      	ite	eq
200051b4:	2300      	moveq	r3, #0
200051b6:	f003 0301 	andne.w	r3, r3, #1
200051ba:	9013      	str	r0, [sp, #76]	; 0x4c
200051bc:	b933      	cbnz	r3, 200051cc <_vfprintf_r+0x13e8>
200051be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200051c0:	f013 0f01 	tst.w	r3, #1
200051c4:	bf08      	it	eq
200051c6:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
200051ca:	d016      	beq.n	200051fa <_vfprintf_r+0x1416>
200051cc:	9813      	ldr	r0, [sp, #76]	; 0x4c
200051ce:	9910      	ldr	r1, [sp, #64]	; 0x40
200051d0:	eb00 0b0c 	add.w	fp, r0, ip
200051d4:	b131      	cbz	r1, 200051e4 <_vfprintf_r+0x1400>
200051d6:	7803      	ldrb	r3, [r0, #0]
200051d8:	2b30      	cmp	r3, #48	; 0x30
200051da:	f000 80da 	beq.w	20005392 <_vfprintf_r+0x15ae>
200051de:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
200051e2:	449b      	add	fp, r3
200051e4:	4650      	mov	r0, sl
200051e6:	2200      	movs	r2, #0
200051e8:	2300      	movs	r3, #0
200051ea:	4641      	mov	r1, r8
200051ec:	f003 fb58 	bl	200088a0 <__aeabi_dcmpeq>
200051f0:	2800      	cmp	r0, #0
200051f2:	f000 81c2 	beq.w	2000557a <_vfprintf_r+0x1796>
200051f6:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
200051fa:	9a16      	ldr	r2, [sp, #88]	; 0x58
200051fc:	9813      	ldr	r0, [sp, #76]	; 0x4c
200051fe:	2a67      	cmp	r2, #103	; 0x67
20005200:	bf14      	ite	ne
20005202:	2300      	movne	r3, #0
20005204:	2301      	moveq	r3, #1
20005206:	2a47      	cmp	r2, #71	; 0x47
20005208:	bf08      	it	eq
2000520a:	f043 0301 	orreq.w	r3, r3, #1
2000520e:	ebc0 000b 	rsb	r0, r0, fp
20005212:	901a      	str	r0, [sp, #104]	; 0x68
20005214:	2b00      	cmp	r3, #0
20005216:	f000 818a 	beq.w	2000552e <_vfprintf_r+0x174a>
2000521a:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
2000521e:	f111 0f03 	cmn.w	r1, #3
20005222:	9110      	str	r1, [sp, #64]	; 0x40
20005224:	db02      	blt.n	2000522c <_vfprintf_r+0x1448>
20005226:	428f      	cmp	r7, r1
20005228:	f280 818c 	bge.w	20005544 <_vfprintf_r+0x1760>
2000522c:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000522e:	3a02      	subs	r2, #2
20005230:	9216      	str	r2, [sp, #88]	; 0x58
20005232:	9910      	ldr	r1, [sp, #64]	; 0x40
20005234:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005236:	1e4b      	subs	r3, r1, #1
20005238:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
2000523c:	2b00      	cmp	r3, #0
2000523e:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
20005242:	f2c0 8234 	blt.w	200056ae <_vfprintf_r+0x18ca>
20005246:	222b      	movs	r2, #43	; 0x2b
20005248:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
2000524c:	2b09      	cmp	r3, #9
2000524e:	f300 81b6 	bgt.w	200055be <_vfprintf_r+0x17da>
20005252:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20005256:	3330      	adds	r3, #48	; 0x30
20005258:	3204      	adds	r2, #4
2000525a:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
2000525e:	2330      	movs	r3, #48	; 0x30
20005260:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
20005264:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20005268:	981a      	ldr	r0, [sp, #104]	; 0x68
2000526a:	991a      	ldr	r1, [sp, #104]	; 0x68
2000526c:	1ad3      	subs	r3, r2, r3
2000526e:	1818      	adds	r0, r3, r0
20005270:	931c      	str	r3, [sp, #112]	; 0x70
20005272:	2901      	cmp	r1, #1
20005274:	9010      	str	r0, [sp, #64]	; 0x40
20005276:	f340 8210 	ble.w	2000569a <_vfprintf_r+0x18b6>
2000527a:	9810      	ldr	r0, [sp, #64]	; 0x40
2000527c:	3001      	adds	r0, #1
2000527e:	9010      	str	r0, [sp, #64]	; 0x40
20005280:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
20005284:	910c      	str	r1, [sp, #48]	; 0x30
20005286:	9817      	ldr	r0, [sp, #92]	; 0x5c
20005288:	2800      	cmp	r0, #0
2000528a:	f000 816e 	beq.w	2000556a <_vfprintf_r+0x1786>
2000528e:	232d      	movs	r3, #45	; 0x2d
20005290:	2100      	movs	r1, #0
20005292:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20005296:	9117      	str	r1, [sp, #92]	; 0x5c
20005298:	f7fe bf74 	b.w	20004184 <_vfprintf_r+0x3a0>
2000529c:	9a10      	ldr	r2, [sp, #64]	; 0x40
2000529e:	f04f 0c00 	mov.w	ip, #0
200052a2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200052a6:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
200052aa:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
200052ae:	920c      	str	r2, [sp, #48]	; 0x30
200052b0:	f7fe bf67 	b.w	20004182 <_vfprintf_r+0x39e>
200052b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200052b6:	f012 0f40 	tst.w	r2, #64	; 0x40
200052ba:	bf17      	itett	ne
200052bc:	980b      	ldrne	r0, [sp, #44]	; 0x2c
200052be:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
200052c0:	9911      	ldrne	r1, [sp, #68]	; 0x44
200052c2:	f100 0a04 	addne.w	sl, r0, #4
200052c6:	bf11      	iteee	ne
200052c8:	6803      	ldrne	r3, [r0, #0]
200052ca:	f102 0a04 	addeq.w	sl, r2, #4
200052ce:	6813      	ldreq	r3, [r2, #0]
200052d0:	9811      	ldreq	r0, [sp, #68]	; 0x44
200052d2:	bf14      	ite	ne
200052d4:	8019      	strhne	r1, [r3, #0]
200052d6:	6018      	streq	r0, [r3, #0]
200052d8:	f7fe bdec 	b.w	20003eb4 <_vfprintf_r+0xd0>
200052dc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200052de:	1d13      	adds	r3, r2, #4
200052e0:	930b      	str	r3, [sp, #44]	; 0x2c
200052e2:	6811      	ldr	r1, [r2, #0]
200052e4:	2301      	movs	r3, #1
200052e6:	1e0a      	subs	r2, r1, #0
200052e8:	bf18      	it	ne
200052ea:	2201      	movne	r2, #1
200052ec:	468a      	mov	sl, r1
200052ee:	f04f 0b00 	mov.w	fp, #0
200052f2:	f7fe bf09 	b.w	20004108 <_vfprintf_r+0x324>
200052f6:	980b      	ldr	r0, [sp, #44]	; 0x2c
200052f8:	1d02      	adds	r2, r0, #4
200052fa:	920b      	str	r2, [sp, #44]	; 0x2c
200052fc:	6801      	ldr	r1, [r0, #0]
200052fe:	1e0a      	subs	r2, r1, #0
20005300:	bf18      	it	ne
20005302:	2201      	movne	r2, #1
20005304:	468a      	mov	sl, r1
20005306:	f04f 0b00 	mov.w	fp, #0
2000530a:	f7fe befd 	b.w	20004108 <_vfprintf_r+0x324>
2000530e:	f249 32d0 	movw	r2, #37840	; 0x93d0
20005312:	f249 33cc 	movw	r3, #37836	; 0x93cc
20005316:	9916      	ldr	r1, [sp, #88]	; 0x58
20005318:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000531c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005320:	2003      	movs	r0, #3
20005322:	2947      	cmp	r1, #71	; 0x47
20005324:	bfd8      	it	le
20005326:	461a      	movle	r2, r3
20005328:	9213      	str	r2, [sp, #76]	; 0x4c
2000532a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000532c:	900c      	str	r0, [sp, #48]	; 0x30
2000532e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20005332:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
20005336:	920a      	str	r2, [sp, #40]	; 0x28
20005338:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000533c:	9010      	str	r0, [sp, #64]	; 0x40
2000533e:	f7fe bf20 	b.w	20004182 <_vfprintf_r+0x39e>
20005342:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005346:	4648      	mov	r0, r9
20005348:	4631      	mov	r1, r6
2000534a:	320c      	adds	r2, #12
2000534c:	f7fe fd3c 	bl	20003dc8 <__sprint_r>
20005350:	2800      	cmp	r0, #0
20005352:	f47e ae67 	bne.w	20004024 <_vfprintf_r+0x240>
20005356:	f7fe be62 	b.w	2000401e <_vfprintf_r+0x23a>
2000535a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000535e:	4648      	mov	r0, r9
20005360:	4631      	mov	r1, r6
20005362:	320c      	adds	r2, #12
20005364:	f7fe fd30 	bl	20003dc8 <__sprint_r>
20005368:	2800      	cmp	r0, #0
2000536a:	f47e ae5b 	bne.w	20004024 <_vfprintf_r+0x240>
2000536e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005372:	3304      	adds	r3, #4
20005374:	e66a      	b.n	2000504c <_vfprintf_r+0x1268>
20005376:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000537a:	4648      	mov	r0, r9
2000537c:	4631      	mov	r1, r6
2000537e:	320c      	adds	r2, #12
20005380:	f7fe fd22 	bl	20003dc8 <__sprint_r>
20005384:	2800      	cmp	r0, #0
20005386:	f47e ae4d 	bne.w	20004024 <_vfprintf_r+0x240>
2000538a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000538e:	3304      	adds	r3, #4
20005390:	e679      	b.n	20005086 <_vfprintf_r+0x12a2>
20005392:	4650      	mov	r0, sl
20005394:	2200      	movs	r2, #0
20005396:	2300      	movs	r3, #0
20005398:	4641      	mov	r1, r8
2000539a:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
2000539e:	f003 fa7f 	bl	200088a0 <__aeabi_dcmpeq>
200053a2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
200053a6:	2800      	cmp	r0, #0
200053a8:	f47f af19 	bne.w	200051de <_vfprintf_r+0x13fa>
200053ac:	f1cc 0301 	rsb	r3, ip, #1
200053b0:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
200053b4:	e715      	b.n	200051e2 <_vfprintf_r+0x13fe>
200053b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200053b8:	4252      	negs	r2, r2
200053ba:	920f      	str	r2, [sp, #60]	; 0x3c
200053bc:	f7ff b887 	b.w	200044ce <_vfprintf_r+0x6ea>
200053c0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200053c4:	4648      	mov	r0, r9
200053c6:	4631      	mov	r1, r6
200053c8:	320c      	adds	r2, #12
200053ca:	f7fe fcfd 	bl	20003dc8 <__sprint_r>
200053ce:	2800      	cmp	r0, #0
200053d0:	f47e ae28 	bne.w	20004024 <_vfprintf_r+0x240>
200053d4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200053d8:	3304      	adds	r3, #4
200053da:	f7ff ba93 	b.w	20004904 <_vfprintf_r+0xb20>
200053de:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200053e2:	4648      	mov	r0, r9
200053e4:	4631      	mov	r1, r6
200053e6:	320c      	adds	r2, #12
200053e8:	f7fe fcee 	bl	20003dc8 <__sprint_r>
200053ec:	2800      	cmp	r0, #0
200053ee:	f47e ae19 	bne.w	20004024 <_vfprintf_r+0x240>
200053f2:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200053f6:	3304      	adds	r3, #4
200053f8:	991a      	ldr	r1, [sp, #104]	; 0x68
200053fa:	9813      	ldr	r0, [sp, #76]	; 0x4c
200053fc:	6059      	str	r1, [r3, #4]
200053fe:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005402:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005406:	6018      	str	r0, [r3, #0]
20005408:	3201      	adds	r2, #1
2000540a:	981a      	ldr	r0, [sp, #104]	; 0x68
2000540c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005410:	1809      	adds	r1, r1, r0
20005412:	2a07      	cmp	r2, #7
20005414:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005418:	f73f ab46 	bgt.w	20004aa8 <_vfprintf_r+0xcc4>
2000541c:	3308      	adds	r3, #8
2000541e:	f7fe bfa8 	b.w	20004372 <_vfprintf_r+0x58e>
20005422:	2100      	movs	r1, #0
20005424:	9117      	str	r1, [sp, #92]	; 0x5c
20005426:	f7fe fc9f 	bl	20003d68 <strlen>
2000542a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000542e:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20005432:	9010      	str	r0, [sp, #64]	; 0x40
20005434:	920c      	str	r2, [sp, #48]	; 0x30
20005436:	f7fe bea4 	b.w	20004182 <_vfprintf_r+0x39e>
2000543a:	462a      	mov	r2, r5
2000543c:	4645      	mov	r5, r8
2000543e:	4690      	mov	r8, r2
20005440:	605f      	str	r7, [r3, #4]
20005442:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005446:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000544a:	3201      	adds	r2, #1
2000544c:	f8c3 8000 	str.w	r8, [r3]
20005450:	19c9      	adds	r1, r1, r7
20005452:	2a07      	cmp	r2, #7
20005454:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005458:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000545c:	dcbf      	bgt.n	200053de <_vfprintf_r+0x15fa>
2000545e:	3308      	adds	r3, #8
20005460:	e7ca      	b.n	200053f8 <_vfprintf_r+0x1614>
20005462:	9a18      	ldr	r2, [sp, #96]	; 0x60
20005464:	9913      	ldr	r1, [sp, #76]	; 0x4c
20005466:	1a51      	subs	r1, r2, r1
20005468:	9110      	str	r1, [sp, #64]	; 0x40
2000546a:	f7fe be82 	b.w	20004172 <_vfprintf_r+0x38e>
2000546e:	4648      	mov	r0, r9
20005470:	4631      	mov	r1, r6
20005472:	f000 f949 	bl	20005708 <__swsetup_r>
20005476:	2800      	cmp	r0, #0
20005478:	f47e add8 	bne.w	2000402c <_vfprintf_r+0x248>
2000547c:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20005480:	fa1f f38c 	uxth.w	r3, ip
20005484:	f7fe bcf6 	b.w	20003e74 <_vfprintf_r+0x90>
20005488:	2f06      	cmp	r7, #6
2000548a:	bf28      	it	cs
2000548c:	2706      	movcs	r7, #6
2000548e:	f249 31e8 	movw	r1, #37864	; 0x93e8
20005492:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005496:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
2000549a:	9710      	str	r7, [sp, #64]	; 0x40
2000549c:	9113      	str	r1, [sp, #76]	; 0x4c
2000549e:	920c      	str	r2, [sp, #48]	; 0x30
200054a0:	f7fe bfe8 	b.w	20004474 <_vfprintf_r+0x690>
200054a4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200054a8:	4648      	mov	r0, r9
200054aa:	4631      	mov	r1, r6
200054ac:	320c      	adds	r2, #12
200054ae:	f7fe fc8b 	bl	20003dc8 <__sprint_r>
200054b2:	2800      	cmp	r0, #0
200054b4:	f47e adb6 	bne.w	20004024 <_vfprintf_r+0x240>
200054b8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200054bc:	3304      	adds	r3, #4
200054be:	f7ff bbc8 	b.w	20004c52 <_vfprintf_r+0xe6e>
200054c2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200054c6:	4648      	mov	r0, r9
200054c8:	4631      	mov	r1, r6
200054ca:	320c      	adds	r2, #12
200054cc:	f7fe fc7c 	bl	20003dc8 <__sprint_r>
200054d0:	2800      	cmp	r0, #0
200054d2:	f47e ada7 	bne.w	20004024 <_vfprintf_r+0x240>
200054d6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200054da:	3304      	adds	r3, #4
200054dc:	f7ff bace 	b.w	20004a7c <_vfprintf_r+0xc98>
200054e0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200054e4:	4648      	mov	r0, r9
200054e6:	4631      	mov	r1, r6
200054e8:	320c      	adds	r2, #12
200054ea:	f7fe fc6d 	bl	20003dc8 <__sprint_r>
200054ee:	2800      	cmp	r0, #0
200054f0:	f47e ad98 	bne.w	20004024 <_vfprintf_r+0x240>
200054f4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200054f8:	3404      	adds	r4, #4
200054fa:	f7ff baa9 	b.w	20004a50 <_vfprintf_r+0xc6c>
200054fe:	9710      	str	r7, [sp, #64]	; 0x40
20005500:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20005504:	9017      	str	r0, [sp, #92]	; 0x5c
20005506:	970c      	str	r7, [sp, #48]	; 0x30
20005508:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000550c:	f7fe be39 	b.w	20004182 <_vfprintf_r+0x39e>
20005510:	9916      	ldr	r1, [sp, #88]	; 0x58
20005512:	2965      	cmp	r1, #101	; 0x65
20005514:	bf14      	ite	ne
20005516:	2300      	movne	r3, #0
20005518:	2301      	moveq	r3, #1
2000551a:	2945      	cmp	r1, #69	; 0x45
2000551c:	bf08      	it	eq
2000551e:	f043 0301 	orreq.w	r3, r3, #1
20005522:	2b00      	cmp	r3, #0
20005524:	d046      	beq.n	200055b4 <_vfprintf_r+0x17d0>
20005526:	f107 0c01 	add.w	ip, r7, #1
2000552a:	2302      	movs	r3, #2
2000552c:	e621      	b.n	20005172 <_vfprintf_r+0x138e>
2000552e:	9b16      	ldr	r3, [sp, #88]	; 0x58
20005530:	2b65      	cmp	r3, #101	; 0x65
20005532:	dd76      	ble.n	20005622 <_vfprintf_r+0x183e>
20005534:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005536:	2a66      	cmp	r2, #102	; 0x66
20005538:	bf1c      	itt	ne
2000553a:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
2000553e:	9310      	strne	r3, [sp, #64]	; 0x40
20005540:	f000 8083 	beq.w	2000564a <_vfprintf_r+0x1866>
20005544:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20005546:	9810      	ldr	r0, [sp, #64]	; 0x40
20005548:	4283      	cmp	r3, r0
2000554a:	dc6e      	bgt.n	2000562a <_vfprintf_r+0x1846>
2000554c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000554e:	f011 0f01 	tst.w	r1, #1
20005552:	f040 808e 	bne.w	20005672 <_vfprintf_r+0x188e>
20005556:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
2000555a:	2367      	movs	r3, #103	; 0x67
2000555c:	920c      	str	r2, [sp, #48]	; 0x30
2000555e:	9316      	str	r3, [sp, #88]	; 0x58
20005560:	e691      	b.n	20005286 <_vfprintf_r+0x14a2>
20005562:	2700      	movs	r7, #0
20005564:	461d      	mov	r5, r3
20005566:	f7fe bce9 	b.w	20003f3c <_vfprintf_r+0x158>
2000556a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000556c:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005570:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
20005574:	910c      	str	r1, [sp, #48]	; 0x30
20005576:	f7fe be04 	b.w	20004182 <_vfprintf_r+0x39e>
2000557a:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
2000557e:	459b      	cmp	fp, r3
20005580:	bf98      	it	ls
20005582:	469b      	movls	fp, r3
20005584:	f67f ae39 	bls.w	200051fa <_vfprintf_r+0x1416>
20005588:	2230      	movs	r2, #48	; 0x30
2000558a:	f803 2b01 	strb.w	r2, [r3], #1
2000558e:	459b      	cmp	fp, r3
20005590:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
20005594:	d8f9      	bhi.n	2000558a <_vfprintf_r+0x17a6>
20005596:	e630      	b.n	200051fa <_vfprintf_r+0x1416>
20005598:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000559c:	4648      	mov	r0, r9
2000559e:	4631      	mov	r1, r6
200055a0:	320c      	adds	r2, #12
200055a2:	f7fe fc11 	bl	20003dc8 <__sprint_r>
200055a6:	2800      	cmp	r0, #0
200055a8:	f47e ad3c 	bne.w	20004024 <_vfprintf_r+0x240>
200055ac:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200055b0:	3304      	adds	r3, #4
200055b2:	e508      	b.n	20004fc6 <_vfprintf_r+0x11e2>
200055b4:	46bc      	mov	ip, r7
200055b6:	3302      	adds	r3, #2
200055b8:	e5db      	b.n	20005172 <_vfprintf_r+0x138e>
200055ba:	3707      	adds	r7, #7
200055bc:	e5b9      	b.n	20005132 <_vfprintf_r+0x134e>
200055be:	f246 6c67 	movw	ip, #26215	; 0x6667
200055c2:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
200055c6:	3103      	adds	r1, #3
200055c8:	f2c6 6c66 	movt	ip, #26214	; 0x6666
200055cc:	fb8c 2003 	smull	r2, r0, ip, r3
200055d0:	17da      	asrs	r2, r3, #31
200055d2:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
200055d6:	eb02 0082 	add.w	r0, r2, r2, lsl #2
200055da:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
200055de:	4613      	mov	r3, r2
200055e0:	3030      	adds	r0, #48	; 0x30
200055e2:	2a09      	cmp	r2, #9
200055e4:	f801 0d01 	strb.w	r0, [r1, #-1]!
200055e8:	dcf0      	bgt.n	200055cc <_vfprintf_r+0x17e8>
200055ea:	3330      	adds	r3, #48	; 0x30
200055ec:	1e48      	subs	r0, r1, #1
200055ee:	b2da      	uxtb	r2, r3
200055f0:	f801 2c01 	strb.w	r2, [r1, #-1]
200055f4:	9b07      	ldr	r3, [sp, #28]
200055f6:	4283      	cmp	r3, r0
200055f8:	d96a      	bls.n	200056d0 <_vfprintf_r+0x18ec>
200055fa:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
200055fe:	3303      	adds	r3, #3
20005600:	e001      	b.n	20005606 <_vfprintf_r+0x1822>
20005602:	f811 2b01 	ldrb.w	r2, [r1], #1
20005606:	f803 2c01 	strb.w	r2, [r3, #-1]
2000560a:	461a      	mov	r2, r3
2000560c:	f8dd c01c 	ldr.w	ip, [sp, #28]
20005610:	3301      	adds	r3, #1
20005612:	458c      	cmp	ip, r1
20005614:	d8f5      	bhi.n	20005602 <_vfprintf_r+0x181e>
20005616:	e625      	b.n	20005264 <_vfprintf_r+0x1480>
20005618:	222d      	movs	r2, #45	; 0x2d
2000561a:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
2000561e:	9217      	str	r2, [sp, #92]	; 0x5c
20005620:	e598      	b.n	20005154 <_vfprintf_r+0x1370>
20005622:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20005626:	9010      	str	r0, [sp, #64]	; 0x40
20005628:	e603      	b.n	20005232 <_vfprintf_r+0x144e>
2000562a:	9b10      	ldr	r3, [sp, #64]	; 0x40
2000562c:	991a      	ldr	r1, [sp, #104]	; 0x68
2000562e:	2b00      	cmp	r3, #0
20005630:	bfda      	itte	le
20005632:	9810      	ldrle	r0, [sp, #64]	; 0x40
20005634:	f1c0 0302 	rsble	r3, r0, #2
20005638:	2301      	movgt	r3, #1
2000563a:	185b      	adds	r3, r3, r1
2000563c:	2267      	movs	r2, #103	; 0x67
2000563e:	9310      	str	r3, [sp, #64]	; 0x40
20005640:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
20005644:	9216      	str	r2, [sp, #88]	; 0x58
20005646:	930c      	str	r3, [sp, #48]	; 0x30
20005648:	e61d      	b.n	20005286 <_vfprintf_r+0x14a2>
2000564a:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
2000564e:	2800      	cmp	r0, #0
20005650:	9010      	str	r0, [sp, #64]	; 0x40
20005652:	dd31      	ble.n	200056b8 <_vfprintf_r+0x18d4>
20005654:	b91f      	cbnz	r7, 2000565e <_vfprintf_r+0x187a>
20005656:	990a      	ldr	r1, [sp, #40]	; 0x28
20005658:	f011 0f01 	tst.w	r1, #1
2000565c:	d00e      	beq.n	2000567c <_vfprintf_r+0x1898>
2000565e:	9810      	ldr	r0, [sp, #64]	; 0x40
20005660:	2166      	movs	r1, #102	; 0x66
20005662:	9116      	str	r1, [sp, #88]	; 0x58
20005664:	1c43      	adds	r3, r0, #1
20005666:	19db      	adds	r3, r3, r7
20005668:	9310      	str	r3, [sp, #64]	; 0x40
2000566a:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
2000566e:	920c      	str	r2, [sp, #48]	; 0x30
20005670:	e609      	b.n	20005286 <_vfprintf_r+0x14a2>
20005672:	9810      	ldr	r0, [sp, #64]	; 0x40
20005674:	2167      	movs	r1, #103	; 0x67
20005676:	9116      	str	r1, [sp, #88]	; 0x58
20005678:	3001      	adds	r0, #1
2000567a:	9010      	str	r0, [sp, #64]	; 0x40
2000567c:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20005680:	920c      	str	r2, [sp, #48]	; 0x30
20005682:	e600      	b.n	20005286 <_vfprintf_r+0x14a2>
20005684:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005686:	781a      	ldrb	r2, [r3, #0]
20005688:	680f      	ldr	r7, [r1, #0]
2000568a:	3104      	adds	r1, #4
2000568c:	910b      	str	r1, [sp, #44]	; 0x2c
2000568e:	2f00      	cmp	r7, #0
20005690:	bfb8      	it	lt
20005692:	f04f 37ff 	movlt.w	r7, #4294967295
20005696:	f7fe bc50 	b.w	20003f3a <_vfprintf_r+0x156>
2000569a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000569c:	f012 0f01 	tst.w	r2, #1
200056a0:	bf04      	itt	eq
200056a2:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
200056a6:	930c      	streq	r3, [sp, #48]	; 0x30
200056a8:	f43f aded 	beq.w	20005286 <_vfprintf_r+0x14a2>
200056ac:	e5e5      	b.n	2000527a <_vfprintf_r+0x1496>
200056ae:	222d      	movs	r2, #45	; 0x2d
200056b0:	425b      	negs	r3, r3
200056b2:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
200056b6:	e5c9      	b.n	2000524c <_vfprintf_r+0x1468>
200056b8:	b977      	cbnz	r7, 200056d8 <_vfprintf_r+0x18f4>
200056ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200056bc:	f013 0f01 	tst.w	r3, #1
200056c0:	d10a      	bne.n	200056d8 <_vfprintf_r+0x18f4>
200056c2:	f04f 0c01 	mov.w	ip, #1
200056c6:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
200056ca:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
200056ce:	e5da      	b.n	20005286 <_vfprintf_r+0x14a2>
200056d0:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
200056d4:	3202      	adds	r2, #2
200056d6:	e5c5      	b.n	20005264 <_vfprintf_r+0x1480>
200056d8:	3702      	adds	r7, #2
200056da:	2166      	movs	r1, #102	; 0x66
200056dc:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
200056e0:	9710      	str	r7, [sp, #64]	; 0x40
200056e2:	9116      	str	r1, [sp, #88]	; 0x58
200056e4:	920c      	str	r2, [sp, #48]	; 0x30
200056e6:	e5ce      	b.n	20005286 <_vfprintf_r+0x14a2>
200056e8:	200093a0 	.word	0x200093a0

200056ec <vfprintf>:
200056ec:	b410      	push	{r4}
200056ee:	f249 6424 	movw	r4, #38436	; 0x9624
200056f2:	f2c2 0400 	movt	r4, #8192	; 0x2000
200056f6:	468c      	mov	ip, r1
200056f8:	4613      	mov	r3, r2
200056fa:	4601      	mov	r1, r0
200056fc:	4662      	mov	r2, ip
200056fe:	6820      	ldr	r0, [r4, #0]
20005700:	bc10      	pop	{r4}
20005702:	f7fe bb6f 	b.w	20003de4 <_vfprintf_r>
20005706:	bf00      	nop

20005708 <__swsetup_r>:
20005708:	b570      	push	{r4, r5, r6, lr}
2000570a:	f249 6524 	movw	r5, #38436	; 0x9624
2000570e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20005712:	4606      	mov	r6, r0
20005714:	460c      	mov	r4, r1
20005716:	6828      	ldr	r0, [r5, #0]
20005718:	b110      	cbz	r0, 20005720 <__swsetup_r+0x18>
2000571a:	6983      	ldr	r3, [r0, #24]
2000571c:	2b00      	cmp	r3, #0
2000571e:	d036      	beq.n	2000578e <__swsetup_r+0x86>
20005720:	f249 4304 	movw	r3, #37892	; 0x9404
20005724:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005728:	429c      	cmp	r4, r3
2000572a:	d038      	beq.n	2000579e <__swsetup_r+0x96>
2000572c:	f249 4324 	movw	r3, #37924	; 0x9424
20005730:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005734:	429c      	cmp	r4, r3
20005736:	d041      	beq.n	200057bc <__swsetup_r+0xb4>
20005738:	f249 4344 	movw	r3, #37956	; 0x9444
2000573c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005740:	429c      	cmp	r4, r3
20005742:	bf04      	itt	eq
20005744:	682b      	ldreq	r3, [r5, #0]
20005746:	68dc      	ldreq	r4, [r3, #12]
20005748:	89a2      	ldrh	r2, [r4, #12]
2000574a:	4611      	mov	r1, r2
2000574c:	b293      	uxth	r3, r2
2000574e:	f013 0f08 	tst.w	r3, #8
20005752:	4618      	mov	r0, r3
20005754:	bf18      	it	ne
20005756:	6922      	ldrne	r2, [r4, #16]
20005758:	d033      	beq.n	200057c2 <__swsetup_r+0xba>
2000575a:	b31a      	cbz	r2, 200057a4 <__swsetup_r+0x9c>
2000575c:	f013 0101 	ands.w	r1, r3, #1
20005760:	d007      	beq.n	20005772 <__swsetup_r+0x6a>
20005762:	6963      	ldr	r3, [r4, #20]
20005764:	2100      	movs	r1, #0
20005766:	60a1      	str	r1, [r4, #8]
20005768:	425b      	negs	r3, r3
2000576a:	61a3      	str	r3, [r4, #24]
2000576c:	b142      	cbz	r2, 20005780 <__swsetup_r+0x78>
2000576e:	2000      	movs	r0, #0
20005770:	bd70      	pop	{r4, r5, r6, pc}
20005772:	f013 0f02 	tst.w	r3, #2
20005776:	bf08      	it	eq
20005778:	6961      	ldreq	r1, [r4, #20]
2000577a:	60a1      	str	r1, [r4, #8]
2000577c:	2a00      	cmp	r2, #0
2000577e:	d1f6      	bne.n	2000576e <__swsetup_r+0x66>
20005780:	89a3      	ldrh	r3, [r4, #12]
20005782:	f013 0f80 	tst.w	r3, #128	; 0x80
20005786:	d0f2      	beq.n	2000576e <__swsetup_r+0x66>
20005788:	f04f 30ff 	mov.w	r0, #4294967295
2000578c:	bd70      	pop	{r4, r5, r6, pc}
2000578e:	f001 f98b 	bl	20006aa8 <__sinit>
20005792:	f249 4304 	movw	r3, #37892	; 0x9404
20005796:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000579a:	429c      	cmp	r4, r3
2000579c:	d1c6      	bne.n	2000572c <__swsetup_r+0x24>
2000579e:	682b      	ldr	r3, [r5, #0]
200057a0:	685c      	ldr	r4, [r3, #4]
200057a2:	e7d1      	b.n	20005748 <__swsetup_r+0x40>
200057a4:	f403 7120 	and.w	r1, r3, #640	; 0x280
200057a8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
200057ac:	d0d6      	beq.n	2000575c <__swsetup_r+0x54>
200057ae:	4630      	mov	r0, r6
200057b0:	4621      	mov	r1, r4
200057b2:	f001 fd01 	bl	200071b8 <__smakebuf_r>
200057b6:	89a3      	ldrh	r3, [r4, #12]
200057b8:	6922      	ldr	r2, [r4, #16]
200057ba:	e7cf      	b.n	2000575c <__swsetup_r+0x54>
200057bc:	682b      	ldr	r3, [r5, #0]
200057be:	689c      	ldr	r4, [r3, #8]
200057c0:	e7c2      	b.n	20005748 <__swsetup_r+0x40>
200057c2:	f013 0f10 	tst.w	r3, #16
200057c6:	d0df      	beq.n	20005788 <__swsetup_r+0x80>
200057c8:	f013 0f04 	tst.w	r3, #4
200057cc:	bf08      	it	eq
200057ce:	6922      	ldreq	r2, [r4, #16]
200057d0:	d017      	beq.n	20005802 <__swsetup_r+0xfa>
200057d2:	6b61      	ldr	r1, [r4, #52]	; 0x34
200057d4:	b151      	cbz	r1, 200057ec <__swsetup_r+0xe4>
200057d6:	f104 0344 	add.w	r3, r4, #68	; 0x44
200057da:	4299      	cmp	r1, r3
200057dc:	d003      	beq.n	200057e6 <__swsetup_r+0xde>
200057de:	4630      	mov	r0, r6
200057e0:	f001 f9e6 	bl	20006bb0 <_free_r>
200057e4:	89a2      	ldrh	r2, [r4, #12]
200057e6:	b290      	uxth	r0, r2
200057e8:	2300      	movs	r3, #0
200057ea:	6363      	str	r3, [r4, #52]	; 0x34
200057ec:	6922      	ldr	r2, [r4, #16]
200057ee:	f64f 71db 	movw	r1, #65499	; 0xffdb
200057f2:	f2c0 0100 	movt	r1, #0
200057f6:	2300      	movs	r3, #0
200057f8:	ea00 0101 	and.w	r1, r0, r1
200057fc:	6063      	str	r3, [r4, #4]
200057fe:	81a1      	strh	r1, [r4, #12]
20005800:	6022      	str	r2, [r4, #0]
20005802:	f041 0308 	orr.w	r3, r1, #8
20005806:	81a3      	strh	r3, [r4, #12]
20005808:	b29b      	uxth	r3, r3
2000580a:	e7a6      	b.n	2000575a <__swsetup_r+0x52>
2000580c:	0000      	lsls	r0, r0, #0
	...

20005810 <quorem>:
20005810:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20005814:	6903      	ldr	r3, [r0, #16]
20005816:	690e      	ldr	r6, [r1, #16]
20005818:	4682      	mov	sl, r0
2000581a:	4689      	mov	r9, r1
2000581c:	429e      	cmp	r6, r3
2000581e:	f300 8083 	bgt.w	20005928 <quorem+0x118>
20005822:	1cf2      	adds	r2, r6, #3
20005824:	f101 0514 	add.w	r5, r1, #20
20005828:	f100 0414 	add.w	r4, r0, #20
2000582c:	3e01      	subs	r6, #1
2000582e:	0092      	lsls	r2, r2, #2
20005830:	188b      	adds	r3, r1, r2
20005832:	1812      	adds	r2, r2, r0
20005834:	f103 0804 	add.w	r8, r3, #4
20005838:	6859      	ldr	r1, [r3, #4]
2000583a:	6850      	ldr	r0, [r2, #4]
2000583c:	3101      	adds	r1, #1
2000583e:	f002 fe9b 	bl	20008578 <__aeabi_uidiv>
20005842:	4607      	mov	r7, r0
20005844:	2800      	cmp	r0, #0
20005846:	d039      	beq.n	200058bc <quorem+0xac>
20005848:	2300      	movs	r3, #0
2000584a:	469c      	mov	ip, r3
2000584c:	461a      	mov	r2, r3
2000584e:	58e9      	ldr	r1, [r5, r3]
20005850:	58e0      	ldr	r0, [r4, r3]
20005852:	fa1f fe81 	uxth.w	lr, r1
20005856:	ea4f 4b11 	mov.w	fp, r1, lsr #16
2000585a:	b281      	uxth	r1, r0
2000585c:	fb0e ce07 	mla	lr, lr, r7, ip
20005860:	1851      	adds	r1, r2, r1
20005862:	fb0b fc07 	mul.w	ip, fp, r7
20005866:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
2000586a:	fa1f fe8e 	uxth.w	lr, lr
2000586e:	ebce 0101 	rsb	r1, lr, r1
20005872:	fa1f f28c 	uxth.w	r2, ip
20005876:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
2000587a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
2000587e:	fa1f fe81 	uxth.w	lr, r1
20005882:	eb02 4221 	add.w	r2, r2, r1, asr #16
20005886:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
2000588a:	50e1      	str	r1, [r4, r3]
2000588c:	3304      	adds	r3, #4
2000588e:	1412      	asrs	r2, r2, #16
20005890:	1959      	adds	r1, r3, r5
20005892:	4588      	cmp	r8, r1
20005894:	d2db      	bcs.n	2000584e <quorem+0x3e>
20005896:	1d32      	adds	r2, r6, #4
20005898:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
2000589c:	6859      	ldr	r1, [r3, #4]
2000589e:	b969      	cbnz	r1, 200058bc <quorem+0xac>
200058a0:	429c      	cmp	r4, r3
200058a2:	d209      	bcs.n	200058b8 <quorem+0xa8>
200058a4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
200058a8:	b112      	cbz	r2, 200058b0 <quorem+0xa0>
200058aa:	e005      	b.n	200058b8 <quorem+0xa8>
200058ac:	681a      	ldr	r2, [r3, #0]
200058ae:	b91a      	cbnz	r2, 200058b8 <quorem+0xa8>
200058b0:	3b04      	subs	r3, #4
200058b2:	3e01      	subs	r6, #1
200058b4:	429c      	cmp	r4, r3
200058b6:	d3f9      	bcc.n	200058ac <quorem+0x9c>
200058b8:	f8ca 6010 	str.w	r6, [sl, #16]
200058bc:	4649      	mov	r1, r9
200058be:	4650      	mov	r0, sl
200058c0:	f001 fdd0 	bl	20007464 <__mcmp>
200058c4:	2800      	cmp	r0, #0
200058c6:	db2c      	blt.n	20005922 <quorem+0x112>
200058c8:	2300      	movs	r3, #0
200058ca:	3701      	adds	r7, #1
200058cc:	469c      	mov	ip, r3
200058ce:	58ea      	ldr	r2, [r5, r3]
200058d0:	58e0      	ldr	r0, [r4, r3]
200058d2:	b291      	uxth	r1, r2
200058d4:	0c12      	lsrs	r2, r2, #16
200058d6:	fa1f f980 	uxth.w	r9, r0
200058da:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
200058de:	ebc1 0109 	rsb	r1, r1, r9
200058e2:	4461      	add	r1, ip
200058e4:	eb02 4221 	add.w	r2, r2, r1, asr #16
200058e8:	b289      	uxth	r1, r1
200058ea:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
200058ee:	50e1      	str	r1, [r4, r3]
200058f0:	3304      	adds	r3, #4
200058f2:	ea4f 4c22 	mov.w	ip, r2, asr #16
200058f6:	195a      	adds	r2, r3, r5
200058f8:	4590      	cmp	r8, r2
200058fa:	d2e8      	bcs.n	200058ce <quorem+0xbe>
200058fc:	1d32      	adds	r2, r6, #4
200058fe:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20005902:	6859      	ldr	r1, [r3, #4]
20005904:	b969      	cbnz	r1, 20005922 <quorem+0x112>
20005906:	429c      	cmp	r4, r3
20005908:	d209      	bcs.n	2000591e <quorem+0x10e>
2000590a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
2000590e:	b112      	cbz	r2, 20005916 <quorem+0x106>
20005910:	e005      	b.n	2000591e <quorem+0x10e>
20005912:	681a      	ldr	r2, [r3, #0]
20005914:	b91a      	cbnz	r2, 2000591e <quorem+0x10e>
20005916:	3b04      	subs	r3, #4
20005918:	3e01      	subs	r6, #1
2000591a:	429c      	cmp	r4, r3
2000591c:	d3f9      	bcc.n	20005912 <quorem+0x102>
2000591e:	f8ca 6010 	str.w	r6, [sl, #16]
20005922:	4638      	mov	r0, r7
20005924:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005928:	2000      	movs	r0, #0
2000592a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000592e:	bf00      	nop

20005930 <_dtoa_r>:
20005930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20005934:	6a46      	ldr	r6, [r0, #36]	; 0x24
20005936:	b0a1      	sub	sp, #132	; 0x84
20005938:	4604      	mov	r4, r0
2000593a:	4690      	mov	r8, r2
2000593c:	4699      	mov	r9, r3
2000593e:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
20005940:	2e00      	cmp	r6, #0
20005942:	f000 8423 	beq.w	2000618c <_dtoa_r+0x85c>
20005946:	6832      	ldr	r2, [r6, #0]
20005948:	b182      	cbz	r2, 2000596c <_dtoa_r+0x3c>
2000594a:	6a61      	ldr	r1, [r4, #36]	; 0x24
2000594c:	f04f 0c01 	mov.w	ip, #1
20005950:	6876      	ldr	r6, [r6, #4]
20005952:	4620      	mov	r0, r4
20005954:	680b      	ldr	r3, [r1, #0]
20005956:	6056      	str	r6, [r2, #4]
20005958:	684a      	ldr	r2, [r1, #4]
2000595a:	4619      	mov	r1, r3
2000595c:	fa0c f202 	lsl.w	r2, ip, r2
20005960:	609a      	str	r2, [r3, #8]
20005962:	f001 feb9 	bl	200076d8 <_Bfree>
20005966:	6a63      	ldr	r3, [r4, #36]	; 0x24
20005968:	2200      	movs	r2, #0
2000596a:	601a      	str	r2, [r3, #0]
2000596c:	f1b9 0600 	subs.w	r6, r9, #0
20005970:	db38      	blt.n	200059e4 <_dtoa_r+0xb4>
20005972:	2300      	movs	r3, #0
20005974:	602b      	str	r3, [r5, #0]
20005976:	f240 0300 	movw	r3, #0
2000597a:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
2000597e:	461a      	mov	r2, r3
20005980:	ea06 0303 	and.w	r3, r6, r3
20005984:	4293      	cmp	r3, r2
20005986:	d017      	beq.n	200059b8 <_dtoa_r+0x88>
20005988:	2200      	movs	r2, #0
2000598a:	2300      	movs	r3, #0
2000598c:	4640      	mov	r0, r8
2000598e:	4649      	mov	r1, r9
20005990:	e9cd 8906 	strd	r8, r9, [sp, #24]
20005994:	f002 ff84 	bl	200088a0 <__aeabi_dcmpeq>
20005998:	2800      	cmp	r0, #0
2000599a:	d029      	beq.n	200059f0 <_dtoa_r+0xc0>
2000599c:	982c      	ldr	r0, [sp, #176]	; 0xb0
2000599e:	2301      	movs	r3, #1
200059a0:	992e      	ldr	r1, [sp, #184]	; 0xb8
200059a2:	6003      	str	r3, [r0, #0]
200059a4:	2900      	cmp	r1, #0
200059a6:	f000 80d0 	beq.w	20005b4a <_dtoa_r+0x21a>
200059aa:	4b79      	ldr	r3, [pc, #484]	; (20005b90 <_dtoa_r+0x260>)
200059ac:	1e58      	subs	r0, r3, #1
200059ae:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
200059b0:	6013      	str	r3, [r2, #0]
200059b2:	b021      	add	sp, #132	; 0x84
200059b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200059b8:	982c      	ldr	r0, [sp, #176]	; 0xb0
200059ba:	f242 730f 	movw	r3, #9999	; 0x270f
200059be:	6003      	str	r3, [r0, #0]
200059c0:	f1b8 0f00 	cmp.w	r8, #0
200059c4:	f000 8095 	beq.w	20005af2 <_dtoa_r+0x1c2>
200059c8:	f249 4000 	movw	r0, #37888	; 0x9400
200059cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200059d0:	992e      	ldr	r1, [sp, #184]	; 0xb8
200059d2:	2900      	cmp	r1, #0
200059d4:	d0ed      	beq.n	200059b2 <_dtoa_r+0x82>
200059d6:	78c2      	ldrb	r2, [r0, #3]
200059d8:	1cc3      	adds	r3, r0, #3
200059da:	2a00      	cmp	r2, #0
200059dc:	d0e7      	beq.n	200059ae <_dtoa_r+0x7e>
200059de:	f100 0308 	add.w	r3, r0, #8
200059e2:	e7e4      	b.n	200059ae <_dtoa_r+0x7e>
200059e4:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
200059e8:	2301      	movs	r3, #1
200059ea:	46b1      	mov	r9, r6
200059ec:	602b      	str	r3, [r5, #0]
200059ee:	e7c2      	b.n	20005976 <_dtoa_r+0x46>
200059f0:	4620      	mov	r0, r4
200059f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
200059f6:	a91e      	add	r1, sp, #120	; 0x78
200059f8:	9100      	str	r1, [sp, #0]
200059fa:	a91f      	add	r1, sp, #124	; 0x7c
200059fc:	9101      	str	r1, [sp, #4]
200059fe:	f001 febd 	bl	2000777c <__d2b>
20005a02:	f3c6 550a 	ubfx	r5, r6, #20, #11
20005a06:	4683      	mov	fp, r0
20005a08:	2d00      	cmp	r5, #0
20005a0a:	d07e      	beq.n	20005b0a <_dtoa_r+0x1da>
20005a0c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005a10:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
20005a14:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20005a16:	3d07      	subs	r5, #7
20005a18:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
20005a1c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20005a20:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
20005a24:	2300      	movs	r3, #0
20005a26:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
20005a2a:	9319      	str	r3, [sp, #100]	; 0x64
20005a2c:	f240 0300 	movw	r3, #0
20005a30:	2200      	movs	r2, #0
20005a32:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
20005a36:	f7fd f907 	bl	20002c48 <__aeabi_dsub>
20005a3a:	a34f      	add	r3, pc, #316	; (adr r3, 20005b78 <_dtoa_r+0x248>)
20005a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
20005a40:	f7fd fab6 	bl	20002fb0 <__aeabi_dmul>
20005a44:	a34e      	add	r3, pc, #312	; (adr r3, 20005b80 <_dtoa_r+0x250>)
20005a46:	e9d3 2300 	ldrd	r2, r3, [r3]
20005a4a:	f7fd f8ff 	bl	20002c4c <__adddf3>
20005a4e:	e9cd 0108 	strd	r0, r1, [sp, #32]
20005a52:	4628      	mov	r0, r5
20005a54:	f7fd fa46 	bl	20002ee4 <__aeabi_i2d>
20005a58:	a34b      	add	r3, pc, #300	; (adr r3, 20005b88 <_dtoa_r+0x258>)
20005a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
20005a5e:	f7fd faa7 	bl	20002fb0 <__aeabi_dmul>
20005a62:	4602      	mov	r2, r0
20005a64:	460b      	mov	r3, r1
20005a66:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20005a6a:	f7fd f8ef 	bl	20002c4c <__adddf3>
20005a6e:	e9cd 0108 	strd	r0, r1, [sp, #32]
20005a72:	f002 ff47 	bl	20008904 <__aeabi_d2iz>
20005a76:	2200      	movs	r2, #0
20005a78:	2300      	movs	r3, #0
20005a7a:	4606      	mov	r6, r0
20005a7c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20005a80:	f002 ff18 	bl	200088b4 <__aeabi_dcmplt>
20005a84:	b140      	cbz	r0, 20005a98 <_dtoa_r+0x168>
20005a86:	4630      	mov	r0, r6
20005a88:	f7fd fa2c 	bl	20002ee4 <__aeabi_i2d>
20005a8c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
20005a90:	f002 ff06 	bl	200088a0 <__aeabi_dcmpeq>
20005a94:	b900      	cbnz	r0, 20005a98 <_dtoa_r+0x168>
20005a96:	3e01      	subs	r6, #1
20005a98:	2e16      	cmp	r6, #22
20005a9a:	d95b      	bls.n	20005b54 <_dtoa_r+0x224>
20005a9c:	2301      	movs	r3, #1
20005a9e:	9318      	str	r3, [sp, #96]	; 0x60
20005aa0:	3f01      	subs	r7, #1
20005aa2:	ebb7 0a05 	subs.w	sl, r7, r5
20005aa6:	bf42      	ittt	mi
20005aa8:	f1ca 0a00 	rsbmi	sl, sl, #0
20005aac:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
20005ab0:	f04f 0a00 	movmi.w	sl, #0
20005ab4:	d401      	bmi.n	20005aba <_dtoa_r+0x18a>
20005ab6:	2200      	movs	r2, #0
20005ab8:	920f      	str	r2, [sp, #60]	; 0x3c
20005aba:	2e00      	cmp	r6, #0
20005abc:	f2c0 8371 	blt.w	200061a2 <_dtoa_r+0x872>
20005ac0:	44b2      	add	sl, r6
20005ac2:	2300      	movs	r3, #0
20005ac4:	9617      	str	r6, [sp, #92]	; 0x5c
20005ac6:	9315      	str	r3, [sp, #84]	; 0x54
20005ac8:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
20005aca:	2b09      	cmp	r3, #9
20005acc:	d862      	bhi.n	20005b94 <_dtoa_r+0x264>
20005ace:	2b05      	cmp	r3, #5
20005ad0:	f340 8677 	ble.w	200067c2 <_dtoa_r+0xe92>
20005ad4:	982a      	ldr	r0, [sp, #168]	; 0xa8
20005ad6:	2700      	movs	r7, #0
20005ad8:	3804      	subs	r0, #4
20005ada:	902a      	str	r0, [sp, #168]	; 0xa8
20005adc:	992a      	ldr	r1, [sp, #168]	; 0xa8
20005ade:	1e8b      	subs	r3, r1, #2
20005ae0:	2b03      	cmp	r3, #3
20005ae2:	f200 83dd 	bhi.w	200062a0 <_dtoa_r+0x970>
20005ae6:	e8df f013 	tbh	[pc, r3, lsl #1]
20005aea:	03a5      	.short	0x03a5
20005aec:	03d503d8 	.word	0x03d503d8
20005af0:	03c4      	.short	0x03c4
20005af2:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
20005af6:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
20005afa:	2e00      	cmp	r6, #0
20005afc:	f47f af64 	bne.w	200059c8 <_dtoa_r+0x98>
20005b00:	f249 30f4 	movw	r0, #37876	; 0x93f4
20005b04:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005b08:	e762      	b.n	200059d0 <_dtoa_r+0xa0>
20005b0a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20005b0c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20005b0e:	18fb      	adds	r3, r7, r3
20005b10:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20005b14:	1c9d      	adds	r5, r3, #2
20005b16:	2d20      	cmp	r5, #32
20005b18:	bfdc      	itt	le
20005b1a:	f1c5 0020 	rsble	r0, r5, #32
20005b1e:	fa08 f000 	lslle.w	r0, r8, r0
20005b22:	dd08      	ble.n	20005b36 <_dtoa_r+0x206>
20005b24:	3b1e      	subs	r3, #30
20005b26:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
20005b2a:	fa16 f202 	lsls.w	r2, r6, r2
20005b2e:	fa28 f303 	lsr.w	r3, r8, r3
20005b32:	ea42 0003 	orr.w	r0, r2, r3
20005b36:	f7fd f9c5 	bl	20002ec4 <__aeabi_ui2d>
20005b3a:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
20005b3e:	2201      	movs	r2, #1
20005b40:	3d03      	subs	r5, #3
20005b42:	9219      	str	r2, [sp, #100]	; 0x64
20005b44:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
20005b48:	e770      	b.n	20005a2c <_dtoa_r+0xfc>
20005b4a:	f249 30f0 	movw	r0, #37872	; 0x93f0
20005b4e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005b52:	e72e      	b.n	200059b2 <_dtoa_r+0x82>
20005b54:	f249 43a8 	movw	r3, #38056	; 0x94a8
20005b58:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005b5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005b60:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20005b64:	e9d3 2300 	ldrd	r2, r3, [r3]
20005b68:	f002 fea4 	bl	200088b4 <__aeabi_dcmplt>
20005b6c:	2800      	cmp	r0, #0
20005b6e:	f040 8320 	bne.w	200061b2 <_dtoa_r+0x882>
20005b72:	9018      	str	r0, [sp, #96]	; 0x60
20005b74:	e794      	b.n	20005aa0 <_dtoa_r+0x170>
20005b76:	bf00      	nop
20005b78:	636f4361 	.word	0x636f4361
20005b7c:	3fd287a7 	.word	0x3fd287a7
20005b80:	8b60c8b3 	.word	0x8b60c8b3
20005b84:	3fc68a28 	.word	0x3fc68a28
20005b88:	509f79fb 	.word	0x509f79fb
20005b8c:	3fd34413 	.word	0x3fd34413
20005b90:	200093f1 	.word	0x200093f1
20005b94:	2300      	movs	r3, #0
20005b96:	f04f 30ff 	mov.w	r0, #4294967295
20005b9a:	461f      	mov	r7, r3
20005b9c:	2101      	movs	r1, #1
20005b9e:	932a      	str	r3, [sp, #168]	; 0xa8
20005ba0:	9011      	str	r0, [sp, #68]	; 0x44
20005ba2:	9116      	str	r1, [sp, #88]	; 0x58
20005ba4:	9008      	str	r0, [sp, #32]
20005ba6:	932b      	str	r3, [sp, #172]	; 0xac
20005ba8:	6a65      	ldr	r5, [r4, #36]	; 0x24
20005baa:	2300      	movs	r3, #0
20005bac:	606b      	str	r3, [r5, #4]
20005bae:	4620      	mov	r0, r4
20005bb0:	6869      	ldr	r1, [r5, #4]
20005bb2:	f001 fdad 	bl	20007710 <_Balloc>
20005bb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
20005bb8:	6028      	str	r0, [r5, #0]
20005bba:	681b      	ldr	r3, [r3, #0]
20005bbc:	9310      	str	r3, [sp, #64]	; 0x40
20005bbe:	2f00      	cmp	r7, #0
20005bc0:	f000 815b 	beq.w	20005e7a <_dtoa_r+0x54a>
20005bc4:	2e00      	cmp	r6, #0
20005bc6:	f340 842a 	ble.w	2000641e <_dtoa_r+0xaee>
20005bca:	f249 43a8 	movw	r3, #38056	; 0x94a8
20005bce:	f006 020f 	and.w	r2, r6, #15
20005bd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005bd6:	1135      	asrs	r5, r6, #4
20005bd8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
20005bdc:	f015 0f10 	tst.w	r5, #16
20005be0:	e9d3 0100 	ldrd	r0, r1, [r3]
20005be4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005be8:	f000 82e7 	beq.w	200061ba <_dtoa_r+0x88a>
20005bec:	f249 5380 	movw	r3, #38272	; 0x9580
20005bf0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005bf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005bf8:	f005 050f 	and.w	r5, r5, #15
20005bfc:	f04f 0803 	mov.w	r8, #3
20005c00:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
20005c04:	f7fd fafe 	bl	20003204 <__aeabi_ddiv>
20005c08:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
20005c0c:	b1bd      	cbz	r5, 20005c3e <_dtoa_r+0x30e>
20005c0e:	f249 5780 	movw	r7, #38272	; 0x9580
20005c12:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005c16:	f2c2 0700 	movt	r7, #8192	; 0x2000
20005c1a:	f015 0f01 	tst.w	r5, #1
20005c1e:	4610      	mov	r0, r2
20005c20:	4619      	mov	r1, r3
20005c22:	d007      	beq.n	20005c34 <_dtoa_r+0x304>
20005c24:	e9d7 2300 	ldrd	r2, r3, [r7]
20005c28:	f108 0801 	add.w	r8, r8, #1
20005c2c:	f7fd f9c0 	bl	20002fb0 <__aeabi_dmul>
20005c30:	4602      	mov	r2, r0
20005c32:	460b      	mov	r3, r1
20005c34:	3708      	adds	r7, #8
20005c36:	106d      	asrs	r5, r5, #1
20005c38:	d1ef      	bne.n	20005c1a <_dtoa_r+0x2ea>
20005c3a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20005c3e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005c42:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
20005c46:	f7fd fadd 	bl	20003204 <__aeabi_ddiv>
20005c4a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005c4e:	9918      	ldr	r1, [sp, #96]	; 0x60
20005c50:	2900      	cmp	r1, #0
20005c52:	f000 80de 	beq.w	20005e12 <_dtoa_r+0x4e2>
20005c56:	f240 0300 	movw	r3, #0
20005c5a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005c5e:	2200      	movs	r2, #0
20005c60:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
20005c64:	f04f 0500 	mov.w	r5, #0
20005c68:	f002 fe24 	bl	200088b4 <__aeabi_dcmplt>
20005c6c:	b108      	cbz	r0, 20005c72 <_dtoa_r+0x342>
20005c6e:	f04f 0501 	mov.w	r5, #1
20005c72:	9a08      	ldr	r2, [sp, #32]
20005c74:	2a00      	cmp	r2, #0
20005c76:	bfd4      	ite	le
20005c78:	2500      	movle	r5, #0
20005c7a:	f005 0501 	andgt.w	r5, r5, #1
20005c7e:	2d00      	cmp	r5, #0
20005c80:	f000 80c7 	beq.w	20005e12 <_dtoa_r+0x4e2>
20005c84:	9b11      	ldr	r3, [sp, #68]	; 0x44
20005c86:	2b00      	cmp	r3, #0
20005c88:	f340 80f5 	ble.w	20005e76 <_dtoa_r+0x546>
20005c8c:	f240 0300 	movw	r3, #0
20005c90:	2200      	movs	r2, #0
20005c92:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005c96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005c9a:	f7fd f989 	bl	20002fb0 <__aeabi_dmul>
20005c9e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005ca2:	f108 0001 	add.w	r0, r8, #1
20005ca6:	1e71      	subs	r1, r6, #1
20005ca8:	9112      	str	r1, [sp, #72]	; 0x48
20005caa:	f7fd f91b 	bl	20002ee4 <__aeabi_i2d>
20005cae:	4602      	mov	r2, r0
20005cb0:	460b      	mov	r3, r1
20005cb2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005cb6:	f7fd f97b 	bl	20002fb0 <__aeabi_dmul>
20005cba:	f240 0300 	movw	r3, #0
20005cbe:	2200      	movs	r2, #0
20005cc0:	f2c4 031c 	movt	r3, #16412	; 0x401c
20005cc4:	f7fc ffc2 	bl	20002c4c <__adddf3>
20005cc8:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
20005ccc:	4680      	mov	r8, r0
20005cce:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
20005cd2:	9b16      	ldr	r3, [sp, #88]	; 0x58
20005cd4:	2b00      	cmp	r3, #0
20005cd6:	f000 83ad 	beq.w	20006434 <_dtoa_r+0xb04>
20005cda:	f249 43a8 	movw	r3, #38056	; 0x94a8
20005cde:	f240 0100 	movw	r1, #0
20005ce2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005ce6:	2000      	movs	r0, #0
20005ce8:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
20005cec:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20005cf0:	f8cd c00c 	str.w	ip, [sp, #12]
20005cf4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20005cf8:	f7fd fa84 	bl	20003204 <__aeabi_ddiv>
20005cfc:	4642      	mov	r2, r8
20005cfe:	464b      	mov	r3, r9
20005d00:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005d02:	f7fc ffa1 	bl	20002c48 <__aeabi_dsub>
20005d06:	4680      	mov	r8, r0
20005d08:	4689      	mov	r9, r1
20005d0a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005d0e:	f002 fdf9 	bl	20008904 <__aeabi_d2iz>
20005d12:	4607      	mov	r7, r0
20005d14:	f7fd f8e6 	bl	20002ee4 <__aeabi_i2d>
20005d18:	4602      	mov	r2, r0
20005d1a:	460b      	mov	r3, r1
20005d1c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005d20:	f7fc ff92 	bl	20002c48 <__aeabi_dsub>
20005d24:	f107 0330 	add.w	r3, r7, #48	; 0x30
20005d28:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005d2c:	4640      	mov	r0, r8
20005d2e:	f805 3b01 	strb.w	r3, [r5], #1
20005d32:	4649      	mov	r1, r9
20005d34:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005d38:	f002 fdda 	bl	200088f0 <__aeabi_dcmpgt>
20005d3c:	2800      	cmp	r0, #0
20005d3e:	f040 8213 	bne.w	20006168 <_dtoa_r+0x838>
20005d42:	f240 0100 	movw	r1, #0
20005d46:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005d4a:	2000      	movs	r0, #0
20005d4c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20005d50:	f7fc ff7a 	bl	20002c48 <__aeabi_dsub>
20005d54:	4602      	mov	r2, r0
20005d56:	460b      	mov	r3, r1
20005d58:	4640      	mov	r0, r8
20005d5a:	4649      	mov	r1, r9
20005d5c:	f002 fdc8 	bl	200088f0 <__aeabi_dcmpgt>
20005d60:	f8dd c00c 	ldr.w	ip, [sp, #12]
20005d64:	2800      	cmp	r0, #0
20005d66:	f040 83e7 	bne.w	20006538 <_dtoa_r+0xc08>
20005d6a:	f1bc 0f01 	cmp.w	ip, #1
20005d6e:	f340 8082 	ble.w	20005e76 <_dtoa_r+0x546>
20005d72:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
20005d76:	2701      	movs	r7, #1
20005d78:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
20005d7c:	961d      	str	r6, [sp, #116]	; 0x74
20005d7e:	4666      	mov	r6, ip
20005d80:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
20005d84:	940c      	str	r4, [sp, #48]	; 0x30
20005d86:	e010      	b.n	20005daa <_dtoa_r+0x47a>
20005d88:	f240 0100 	movw	r1, #0
20005d8c:	2000      	movs	r0, #0
20005d8e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20005d92:	f7fc ff59 	bl	20002c48 <__aeabi_dsub>
20005d96:	4642      	mov	r2, r8
20005d98:	464b      	mov	r3, r9
20005d9a:	f002 fd8b 	bl	200088b4 <__aeabi_dcmplt>
20005d9e:	2800      	cmp	r0, #0
20005da0:	f040 83c7 	bne.w	20006532 <_dtoa_r+0xc02>
20005da4:	42b7      	cmp	r7, r6
20005da6:	f280 848b 	bge.w	200066c0 <_dtoa_r+0xd90>
20005daa:	f240 0300 	movw	r3, #0
20005dae:	4640      	mov	r0, r8
20005db0:	4649      	mov	r1, r9
20005db2:	2200      	movs	r2, #0
20005db4:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005db8:	3501      	adds	r5, #1
20005dba:	f7fd f8f9 	bl	20002fb0 <__aeabi_dmul>
20005dbe:	f240 0300 	movw	r3, #0
20005dc2:	2200      	movs	r2, #0
20005dc4:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005dc8:	4680      	mov	r8, r0
20005dca:	4689      	mov	r9, r1
20005dcc:	4650      	mov	r0, sl
20005dce:	4659      	mov	r1, fp
20005dd0:	f7fd f8ee 	bl	20002fb0 <__aeabi_dmul>
20005dd4:	468b      	mov	fp, r1
20005dd6:	4682      	mov	sl, r0
20005dd8:	f002 fd94 	bl	20008904 <__aeabi_d2iz>
20005ddc:	4604      	mov	r4, r0
20005dde:	f7fd f881 	bl	20002ee4 <__aeabi_i2d>
20005de2:	3430      	adds	r4, #48	; 0x30
20005de4:	4602      	mov	r2, r0
20005de6:	460b      	mov	r3, r1
20005de8:	4650      	mov	r0, sl
20005dea:	4659      	mov	r1, fp
20005dec:	f7fc ff2c 	bl	20002c48 <__aeabi_dsub>
20005df0:	9a10      	ldr	r2, [sp, #64]	; 0x40
20005df2:	464b      	mov	r3, r9
20005df4:	55d4      	strb	r4, [r2, r7]
20005df6:	4642      	mov	r2, r8
20005df8:	3701      	adds	r7, #1
20005dfa:	4682      	mov	sl, r0
20005dfc:	468b      	mov	fp, r1
20005dfe:	f002 fd59 	bl	200088b4 <__aeabi_dcmplt>
20005e02:	4652      	mov	r2, sl
20005e04:	465b      	mov	r3, fp
20005e06:	2800      	cmp	r0, #0
20005e08:	d0be      	beq.n	20005d88 <_dtoa_r+0x458>
20005e0a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20005e0e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20005e10:	e1aa      	b.n	20006168 <_dtoa_r+0x838>
20005e12:	4640      	mov	r0, r8
20005e14:	f7fd f866 	bl	20002ee4 <__aeabi_i2d>
20005e18:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005e1c:	f7fd f8c8 	bl	20002fb0 <__aeabi_dmul>
20005e20:	f240 0300 	movw	r3, #0
20005e24:	2200      	movs	r2, #0
20005e26:	f2c4 031c 	movt	r3, #16412	; 0x401c
20005e2a:	f7fc ff0f 	bl	20002c4c <__adddf3>
20005e2e:	9a08      	ldr	r2, [sp, #32]
20005e30:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
20005e34:	4680      	mov	r8, r0
20005e36:	46a9      	mov	r9, r5
20005e38:	2a00      	cmp	r2, #0
20005e3a:	f040 82ec 	bne.w	20006416 <_dtoa_r+0xae6>
20005e3e:	f240 0300 	movw	r3, #0
20005e42:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005e46:	2200      	movs	r2, #0
20005e48:	f2c4 0314 	movt	r3, #16404	; 0x4014
20005e4c:	f7fc fefc 	bl	20002c48 <__aeabi_dsub>
20005e50:	4642      	mov	r2, r8
20005e52:	462b      	mov	r3, r5
20005e54:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005e58:	f002 fd4a 	bl	200088f0 <__aeabi_dcmpgt>
20005e5c:	2800      	cmp	r0, #0
20005e5e:	f040 824a 	bne.w	200062f6 <_dtoa_r+0x9c6>
20005e62:	4642      	mov	r2, r8
20005e64:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005e68:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
20005e6c:	f002 fd22 	bl	200088b4 <__aeabi_dcmplt>
20005e70:	2800      	cmp	r0, #0
20005e72:	f040 81d5 	bne.w	20006220 <_dtoa_r+0x8f0>
20005e76:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
20005e7a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20005e7c:	ea6f 0703 	mvn.w	r7, r3
20005e80:	ea4f 77d7 	mov.w	r7, r7, lsr #31
20005e84:	2e0e      	cmp	r6, #14
20005e86:	bfcc      	ite	gt
20005e88:	2700      	movgt	r7, #0
20005e8a:	f007 0701 	andle.w	r7, r7, #1
20005e8e:	2f00      	cmp	r7, #0
20005e90:	f000 80b7 	beq.w	20006002 <_dtoa_r+0x6d2>
20005e94:	982b      	ldr	r0, [sp, #172]	; 0xac
20005e96:	f249 43a8 	movw	r3, #38056	; 0x94a8
20005e9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005e9e:	9908      	ldr	r1, [sp, #32]
20005ea0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20005ea4:	0fc2      	lsrs	r2, r0, #31
20005ea6:	2900      	cmp	r1, #0
20005ea8:	bfcc      	ite	gt
20005eaa:	2200      	movgt	r2, #0
20005eac:	f002 0201 	andle.w	r2, r2, #1
20005eb0:	e9d3 0100 	ldrd	r0, r1, [r3]
20005eb4:	e9cd 0104 	strd	r0, r1, [sp, #16]
20005eb8:	2a00      	cmp	r2, #0
20005eba:	f040 81a0 	bne.w	200061fe <_dtoa_r+0x8ce>
20005ebe:	4602      	mov	r2, r0
20005ec0:	460b      	mov	r3, r1
20005ec2:	4640      	mov	r0, r8
20005ec4:	4649      	mov	r1, r9
20005ec6:	f7fd f99d 	bl	20003204 <__aeabi_ddiv>
20005eca:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005ecc:	f002 fd1a 	bl	20008904 <__aeabi_d2iz>
20005ed0:	4682      	mov	sl, r0
20005ed2:	f7fd f807 	bl	20002ee4 <__aeabi_i2d>
20005ed6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20005eda:	f7fd f869 	bl	20002fb0 <__aeabi_dmul>
20005ede:	4602      	mov	r2, r0
20005ee0:	460b      	mov	r3, r1
20005ee2:	4640      	mov	r0, r8
20005ee4:	4649      	mov	r1, r9
20005ee6:	f7fc feaf 	bl	20002c48 <__aeabi_dsub>
20005eea:	f10a 0330 	add.w	r3, sl, #48	; 0x30
20005eee:	f805 3b01 	strb.w	r3, [r5], #1
20005ef2:	9a08      	ldr	r2, [sp, #32]
20005ef4:	2a01      	cmp	r2, #1
20005ef6:	4680      	mov	r8, r0
20005ef8:	4689      	mov	r9, r1
20005efa:	d052      	beq.n	20005fa2 <_dtoa_r+0x672>
20005efc:	f240 0300 	movw	r3, #0
20005f00:	2200      	movs	r2, #0
20005f02:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005f06:	f7fd f853 	bl	20002fb0 <__aeabi_dmul>
20005f0a:	2200      	movs	r2, #0
20005f0c:	2300      	movs	r3, #0
20005f0e:	e9cd 0106 	strd	r0, r1, [sp, #24]
20005f12:	f002 fcc5 	bl	200088a0 <__aeabi_dcmpeq>
20005f16:	2800      	cmp	r0, #0
20005f18:	f040 81eb 	bne.w	200062f2 <_dtoa_r+0x9c2>
20005f1c:	9810      	ldr	r0, [sp, #64]	; 0x40
20005f1e:	f04f 0801 	mov.w	r8, #1
20005f22:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
20005f26:	46a3      	mov	fp, r4
20005f28:	1c87      	adds	r7, r0, #2
20005f2a:	960f      	str	r6, [sp, #60]	; 0x3c
20005f2c:	f8dd 9020 	ldr.w	r9, [sp, #32]
20005f30:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
20005f34:	e00a      	b.n	20005f4c <_dtoa_r+0x61c>
20005f36:	f7fd f83b 	bl	20002fb0 <__aeabi_dmul>
20005f3a:	2200      	movs	r2, #0
20005f3c:	2300      	movs	r3, #0
20005f3e:	4604      	mov	r4, r0
20005f40:	460d      	mov	r5, r1
20005f42:	f002 fcad 	bl	200088a0 <__aeabi_dcmpeq>
20005f46:	2800      	cmp	r0, #0
20005f48:	f040 81ce 	bne.w	200062e8 <_dtoa_r+0x9b8>
20005f4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20005f50:	4620      	mov	r0, r4
20005f52:	4629      	mov	r1, r5
20005f54:	f108 0801 	add.w	r8, r8, #1
20005f58:	f7fd f954 	bl	20003204 <__aeabi_ddiv>
20005f5c:	463e      	mov	r6, r7
20005f5e:	f002 fcd1 	bl	20008904 <__aeabi_d2iz>
20005f62:	4682      	mov	sl, r0
20005f64:	f7fc ffbe 	bl	20002ee4 <__aeabi_i2d>
20005f68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20005f6c:	f7fd f820 	bl	20002fb0 <__aeabi_dmul>
20005f70:	4602      	mov	r2, r0
20005f72:	460b      	mov	r3, r1
20005f74:	4620      	mov	r0, r4
20005f76:	4629      	mov	r1, r5
20005f78:	f7fc fe66 	bl	20002c48 <__aeabi_dsub>
20005f7c:	2200      	movs	r2, #0
20005f7e:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
20005f82:	f807 cc01 	strb.w	ip, [r7, #-1]
20005f86:	3701      	adds	r7, #1
20005f88:	45c1      	cmp	r9, r8
20005f8a:	f240 0300 	movw	r3, #0
20005f8e:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005f92:	d1d0      	bne.n	20005f36 <_dtoa_r+0x606>
20005f94:	4635      	mov	r5, r6
20005f96:	465c      	mov	r4, fp
20005f98:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20005f9a:	4680      	mov	r8, r0
20005f9c:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20005fa0:	4689      	mov	r9, r1
20005fa2:	4642      	mov	r2, r8
20005fa4:	464b      	mov	r3, r9
20005fa6:	4640      	mov	r0, r8
20005fa8:	4649      	mov	r1, r9
20005faa:	f7fc fe4f 	bl	20002c4c <__adddf3>
20005fae:	4680      	mov	r8, r0
20005fb0:	4689      	mov	r9, r1
20005fb2:	4642      	mov	r2, r8
20005fb4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20005fb8:	464b      	mov	r3, r9
20005fba:	f002 fc7b 	bl	200088b4 <__aeabi_dcmplt>
20005fbe:	b960      	cbnz	r0, 20005fda <_dtoa_r+0x6aa>
20005fc0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20005fc4:	4642      	mov	r2, r8
20005fc6:	464b      	mov	r3, r9
20005fc8:	f002 fc6a 	bl	200088a0 <__aeabi_dcmpeq>
20005fcc:	2800      	cmp	r0, #0
20005fce:	f000 8190 	beq.w	200062f2 <_dtoa_r+0x9c2>
20005fd2:	f01a 0f01 	tst.w	sl, #1
20005fd6:	f000 818c 	beq.w	200062f2 <_dtoa_r+0x9c2>
20005fda:	9910      	ldr	r1, [sp, #64]	; 0x40
20005fdc:	e000      	b.n	20005fe0 <_dtoa_r+0x6b0>
20005fde:	461d      	mov	r5, r3
20005fe0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20005fe4:	1e6b      	subs	r3, r5, #1
20005fe6:	2a39      	cmp	r2, #57	; 0x39
20005fe8:	f040 8367 	bne.w	200066ba <_dtoa_r+0xd8a>
20005fec:	428b      	cmp	r3, r1
20005fee:	d1f6      	bne.n	20005fde <_dtoa_r+0x6ae>
20005ff0:	9910      	ldr	r1, [sp, #64]	; 0x40
20005ff2:	2330      	movs	r3, #48	; 0x30
20005ff4:	3601      	adds	r6, #1
20005ff6:	2231      	movs	r2, #49	; 0x31
20005ff8:	700b      	strb	r3, [r1, #0]
20005ffa:	9b10      	ldr	r3, [sp, #64]	; 0x40
20005ffc:	701a      	strb	r2, [r3, #0]
20005ffe:	9612      	str	r6, [sp, #72]	; 0x48
20006000:	e0b2      	b.n	20006168 <_dtoa_r+0x838>
20006002:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006004:	2a00      	cmp	r2, #0
20006006:	f040 80df 	bne.w	200061c8 <_dtoa_r+0x898>
2000600a:	9f15      	ldr	r7, [sp, #84]	; 0x54
2000600c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000600e:	920c      	str	r2, [sp, #48]	; 0x30
20006010:	2d00      	cmp	r5, #0
20006012:	bfd4      	ite	le
20006014:	2300      	movle	r3, #0
20006016:	2301      	movgt	r3, #1
20006018:	f1ba 0f00 	cmp.w	sl, #0
2000601c:	bfd4      	ite	le
2000601e:	2300      	movle	r3, #0
20006020:	f003 0301 	andgt.w	r3, r3, #1
20006024:	b14b      	cbz	r3, 2000603a <_dtoa_r+0x70a>
20006026:	45aa      	cmp	sl, r5
20006028:	bfb4      	ite	lt
2000602a:	4653      	movlt	r3, sl
2000602c:	462b      	movge	r3, r5
2000602e:	980f      	ldr	r0, [sp, #60]	; 0x3c
20006030:	ebc3 0a0a 	rsb	sl, r3, sl
20006034:	1aed      	subs	r5, r5, r3
20006036:	1ac0      	subs	r0, r0, r3
20006038:	900f      	str	r0, [sp, #60]	; 0x3c
2000603a:	9915      	ldr	r1, [sp, #84]	; 0x54
2000603c:	2900      	cmp	r1, #0
2000603e:	dd1c      	ble.n	2000607a <_dtoa_r+0x74a>
20006040:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006042:	2a00      	cmp	r2, #0
20006044:	f000 82e9 	beq.w	2000661a <_dtoa_r+0xcea>
20006048:	2f00      	cmp	r7, #0
2000604a:	dd12      	ble.n	20006072 <_dtoa_r+0x742>
2000604c:	990c      	ldr	r1, [sp, #48]	; 0x30
2000604e:	463a      	mov	r2, r7
20006050:	4620      	mov	r0, r4
20006052:	f001 fdbd 	bl	20007bd0 <__pow5mult>
20006056:	465a      	mov	r2, fp
20006058:	900c      	str	r0, [sp, #48]	; 0x30
2000605a:	4620      	mov	r0, r4
2000605c:	990c      	ldr	r1, [sp, #48]	; 0x30
2000605e:	f001 fccf 	bl	20007a00 <__multiply>
20006062:	4659      	mov	r1, fp
20006064:	4603      	mov	r3, r0
20006066:	4620      	mov	r0, r4
20006068:	9303      	str	r3, [sp, #12]
2000606a:	f001 fb35 	bl	200076d8 <_Bfree>
2000606e:	9b03      	ldr	r3, [sp, #12]
20006070:	469b      	mov	fp, r3
20006072:	9b15      	ldr	r3, [sp, #84]	; 0x54
20006074:	1bda      	subs	r2, r3, r7
20006076:	f040 8311 	bne.w	2000669c <_dtoa_r+0xd6c>
2000607a:	2101      	movs	r1, #1
2000607c:	4620      	mov	r0, r4
2000607e:	f001 fd59 	bl	20007b34 <__i2b>
20006082:	9006      	str	r0, [sp, #24]
20006084:	9817      	ldr	r0, [sp, #92]	; 0x5c
20006086:	2800      	cmp	r0, #0
20006088:	dd05      	ble.n	20006096 <_dtoa_r+0x766>
2000608a:	9906      	ldr	r1, [sp, #24]
2000608c:	4620      	mov	r0, r4
2000608e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20006090:	f001 fd9e 	bl	20007bd0 <__pow5mult>
20006094:	9006      	str	r0, [sp, #24]
20006096:	992a      	ldr	r1, [sp, #168]	; 0xa8
20006098:	2901      	cmp	r1, #1
2000609a:	f340 810a 	ble.w	200062b2 <_dtoa_r+0x982>
2000609e:	2700      	movs	r7, #0
200060a0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
200060a2:	2b00      	cmp	r3, #0
200060a4:	f040 8261 	bne.w	2000656a <_dtoa_r+0xc3a>
200060a8:	2301      	movs	r3, #1
200060aa:	4453      	add	r3, sl
200060ac:	f013 031f 	ands.w	r3, r3, #31
200060b0:	f040 812a 	bne.w	20006308 <_dtoa_r+0x9d8>
200060b4:	231c      	movs	r3, #28
200060b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200060b8:	449a      	add	sl, r3
200060ba:	18ed      	adds	r5, r5, r3
200060bc:	18d2      	adds	r2, r2, r3
200060be:	920f      	str	r2, [sp, #60]	; 0x3c
200060c0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
200060c2:	2b00      	cmp	r3, #0
200060c4:	dd05      	ble.n	200060d2 <_dtoa_r+0x7a2>
200060c6:	4659      	mov	r1, fp
200060c8:	461a      	mov	r2, r3
200060ca:	4620      	mov	r0, r4
200060cc:	f001 fc3a 	bl	20007944 <__lshift>
200060d0:	4683      	mov	fp, r0
200060d2:	f1ba 0f00 	cmp.w	sl, #0
200060d6:	dd05      	ble.n	200060e4 <_dtoa_r+0x7b4>
200060d8:	9906      	ldr	r1, [sp, #24]
200060da:	4652      	mov	r2, sl
200060dc:	4620      	mov	r0, r4
200060de:	f001 fc31 	bl	20007944 <__lshift>
200060e2:	9006      	str	r0, [sp, #24]
200060e4:	9818      	ldr	r0, [sp, #96]	; 0x60
200060e6:	2800      	cmp	r0, #0
200060e8:	f040 8229 	bne.w	2000653e <_dtoa_r+0xc0e>
200060ec:	982a      	ldr	r0, [sp, #168]	; 0xa8
200060ee:	9908      	ldr	r1, [sp, #32]
200060f0:	2802      	cmp	r0, #2
200060f2:	bfd4      	ite	le
200060f4:	2300      	movle	r3, #0
200060f6:	2301      	movgt	r3, #1
200060f8:	2900      	cmp	r1, #0
200060fa:	bfcc      	ite	gt
200060fc:	2300      	movgt	r3, #0
200060fe:	f003 0301 	andle.w	r3, r3, #1
20006102:	2b00      	cmp	r3, #0
20006104:	f000 810c 	beq.w	20006320 <_dtoa_r+0x9f0>
20006108:	2900      	cmp	r1, #0
2000610a:	f040 808c 	bne.w	20006226 <_dtoa_r+0x8f6>
2000610e:	2205      	movs	r2, #5
20006110:	9906      	ldr	r1, [sp, #24]
20006112:	9b08      	ldr	r3, [sp, #32]
20006114:	4620      	mov	r0, r4
20006116:	f001 fd17 	bl	20007b48 <__multadd>
2000611a:	9006      	str	r0, [sp, #24]
2000611c:	4658      	mov	r0, fp
2000611e:	9906      	ldr	r1, [sp, #24]
20006120:	f001 f9a0 	bl	20007464 <__mcmp>
20006124:	2800      	cmp	r0, #0
20006126:	dd7e      	ble.n	20006226 <_dtoa_r+0x8f6>
20006128:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000612a:	3601      	adds	r6, #1
2000612c:	2700      	movs	r7, #0
2000612e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006132:	2331      	movs	r3, #49	; 0x31
20006134:	f805 3b01 	strb.w	r3, [r5], #1
20006138:	9906      	ldr	r1, [sp, #24]
2000613a:	4620      	mov	r0, r4
2000613c:	f001 facc 	bl	200076d8 <_Bfree>
20006140:	f1ba 0f00 	cmp.w	sl, #0
20006144:	f000 80d5 	beq.w	200062f2 <_dtoa_r+0x9c2>
20006148:	1e3b      	subs	r3, r7, #0
2000614a:	bf18      	it	ne
2000614c:	2301      	movne	r3, #1
2000614e:	4557      	cmp	r7, sl
20006150:	bf0c      	ite	eq
20006152:	2300      	moveq	r3, #0
20006154:	f003 0301 	andne.w	r3, r3, #1
20006158:	2b00      	cmp	r3, #0
2000615a:	f040 80d0 	bne.w	200062fe <_dtoa_r+0x9ce>
2000615e:	4651      	mov	r1, sl
20006160:	4620      	mov	r0, r4
20006162:	f001 fab9 	bl	200076d8 <_Bfree>
20006166:	9612      	str	r6, [sp, #72]	; 0x48
20006168:	4620      	mov	r0, r4
2000616a:	4659      	mov	r1, fp
2000616c:	f001 fab4 	bl	200076d8 <_Bfree>
20006170:	9a12      	ldr	r2, [sp, #72]	; 0x48
20006172:	1c53      	adds	r3, r2, #1
20006174:	2200      	movs	r2, #0
20006176:	702a      	strb	r2, [r5, #0]
20006178:	982c      	ldr	r0, [sp, #176]	; 0xb0
2000617a:	992e      	ldr	r1, [sp, #184]	; 0xb8
2000617c:	6003      	str	r3, [r0, #0]
2000617e:	2900      	cmp	r1, #0
20006180:	f000 81d4 	beq.w	2000652c <_dtoa_r+0xbfc>
20006184:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20006186:	9810      	ldr	r0, [sp, #64]	; 0x40
20006188:	6015      	str	r5, [r2, #0]
2000618a:	e412      	b.n	200059b2 <_dtoa_r+0x82>
2000618c:	2010      	movs	r0, #16
2000618e:	f7fd f951 	bl	20003434 <malloc>
20006192:	60c6      	str	r6, [r0, #12]
20006194:	6046      	str	r6, [r0, #4]
20006196:	6086      	str	r6, [r0, #8]
20006198:	6006      	str	r6, [r0, #0]
2000619a:	4606      	mov	r6, r0
2000619c:	6260      	str	r0, [r4, #36]	; 0x24
2000619e:	f7ff bbd2 	b.w	20005946 <_dtoa_r+0x16>
200061a2:	980f      	ldr	r0, [sp, #60]	; 0x3c
200061a4:	4271      	negs	r1, r6
200061a6:	2200      	movs	r2, #0
200061a8:	9115      	str	r1, [sp, #84]	; 0x54
200061aa:	1b80      	subs	r0, r0, r6
200061ac:	9217      	str	r2, [sp, #92]	; 0x5c
200061ae:	900f      	str	r0, [sp, #60]	; 0x3c
200061b0:	e48a      	b.n	20005ac8 <_dtoa_r+0x198>
200061b2:	2100      	movs	r1, #0
200061b4:	3e01      	subs	r6, #1
200061b6:	9118      	str	r1, [sp, #96]	; 0x60
200061b8:	e472      	b.n	20005aa0 <_dtoa_r+0x170>
200061ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
200061be:	f04f 0802 	mov.w	r8, #2
200061c2:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
200061c6:	e521      	b.n	20005c0c <_dtoa_r+0x2dc>
200061c8:	982a      	ldr	r0, [sp, #168]	; 0xa8
200061ca:	2801      	cmp	r0, #1
200061cc:	f340 826c 	ble.w	200066a8 <_dtoa_r+0xd78>
200061d0:	9a08      	ldr	r2, [sp, #32]
200061d2:	9815      	ldr	r0, [sp, #84]	; 0x54
200061d4:	1e53      	subs	r3, r2, #1
200061d6:	4298      	cmp	r0, r3
200061d8:	f2c0 8258 	blt.w	2000668c <_dtoa_r+0xd5c>
200061dc:	1ac7      	subs	r7, r0, r3
200061de:	9b08      	ldr	r3, [sp, #32]
200061e0:	2b00      	cmp	r3, #0
200061e2:	bfa8      	it	ge
200061e4:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
200061e6:	f2c0 8273 	blt.w	200066d0 <_dtoa_r+0xda0>
200061ea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200061ec:	4620      	mov	r0, r4
200061ee:	2101      	movs	r1, #1
200061f0:	449a      	add	sl, r3
200061f2:	18d2      	adds	r2, r2, r3
200061f4:	920f      	str	r2, [sp, #60]	; 0x3c
200061f6:	f001 fc9d 	bl	20007b34 <__i2b>
200061fa:	900c      	str	r0, [sp, #48]	; 0x30
200061fc:	e708      	b.n	20006010 <_dtoa_r+0x6e0>
200061fe:	9b08      	ldr	r3, [sp, #32]
20006200:	b973      	cbnz	r3, 20006220 <_dtoa_r+0x8f0>
20006202:	f240 0300 	movw	r3, #0
20006206:	2200      	movs	r2, #0
20006208:	f2c4 0314 	movt	r3, #16404	; 0x4014
2000620c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006210:	f7fc fece 	bl	20002fb0 <__aeabi_dmul>
20006214:	4642      	mov	r2, r8
20006216:	464b      	mov	r3, r9
20006218:	f002 fb60 	bl	200088dc <__aeabi_dcmpge>
2000621c:	2800      	cmp	r0, #0
2000621e:	d06a      	beq.n	200062f6 <_dtoa_r+0x9c6>
20006220:	2200      	movs	r2, #0
20006222:	9206      	str	r2, [sp, #24]
20006224:	920c      	str	r2, [sp, #48]	; 0x30
20006226:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20006228:	2700      	movs	r7, #0
2000622a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
2000622e:	43de      	mvns	r6, r3
20006230:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006232:	e781      	b.n	20006138 <_dtoa_r+0x808>
20006234:	2100      	movs	r1, #0
20006236:	9116      	str	r1, [sp, #88]	; 0x58
20006238:	982b      	ldr	r0, [sp, #172]	; 0xac
2000623a:	2800      	cmp	r0, #0
2000623c:	f340 819f 	ble.w	2000657e <_dtoa_r+0xc4e>
20006240:	982b      	ldr	r0, [sp, #172]	; 0xac
20006242:	4601      	mov	r1, r0
20006244:	9011      	str	r0, [sp, #68]	; 0x44
20006246:	9008      	str	r0, [sp, #32]
20006248:	6a65      	ldr	r5, [r4, #36]	; 0x24
2000624a:	2200      	movs	r2, #0
2000624c:	2917      	cmp	r1, #23
2000624e:	606a      	str	r2, [r5, #4]
20006250:	f240 82ab 	bls.w	200067aa <_dtoa_r+0xe7a>
20006254:	2304      	movs	r3, #4
20006256:	005b      	lsls	r3, r3, #1
20006258:	3201      	adds	r2, #1
2000625a:	f103 0014 	add.w	r0, r3, #20
2000625e:	4288      	cmp	r0, r1
20006260:	d9f9      	bls.n	20006256 <_dtoa_r+0x926>
20006262:	9b08      	ldr	r3, [sp, #32]
20006264:	606a      	str	r2, [r5, #4]
20006266:	2b0e      	cmp	r3, #14
20006268:	bf8c      	ite	hi
2000626a:	2700      	movhi	r7, #0
2000626c:	f007 0701 	andls.w	r7, r7, #1
20006270:	e49d      	b.n	20005bae <_dtoa_r+0x27e>
20006272:	2201      	movs	r2, #1
20006274:	9216      	str	r2, [sp, #88]	; 0x58
20006276:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20006278:	18f3      	adds	r3, r6, r3
2000627a:	9311      	str	r3, [sp, #68]	; 0x44
2000627c:	1c59      	adds	r1, r3, #1
2000627e:	2900      	cmp	r1, #0
20006280:	bfc8      	it	gt
20006282:	9108      	strgt	r1, [sp, #32]
20006284:	dce0      	bgt.n	20006248 <_dtoa_r+0x918>
20006286:	290e      	cmp	r1, #14
20006288:	bf8c      	ite	hi
2000628a:	2700      	movhi	r7, #0
2000628c:	f007 0701 	andls.w	r7, r7, #1
20006290:	9108      	str	r1, [sp, #32]
20006292:	e489      	b.n	20005ba8 <_dtoa_r+0x278>
20006294:	2301      	movs	r3, #1
20006296:	9316      	str	r3, [sp, #88]	; 0x58
20006298:	e7ce      	b.n	20006238 <_dtoa_r+0x908>
2000629a:	2200      	movs	r2, #0
2000629c:	9216      	str	r2, [sp, #88]	; 0x58
2000629e:	e7ea      	b.n	20006276 <_dtoa_r+0x946>
200062a0:	f04f 33ff 	mov.w	r3, #4294967295
200062a4:	2700      	movs	r7, #0
200062a6:	2001      	movs	r0, #1
200062a8:	9311      	str	r3, [sp, #68]	; 0x44
200062aa:	9016      	str	r0, [sp, #88]	; 0x58
200062ac:	9308      	str	r3, [sp, #32]
200062ae:	972b      	str	r7, [sp, #172]	; 0xac
200062b0:	e47a      	b.n	20005ba8 <_dtoa_r+0x278>
200062b2:	f1b8 0f00 	cmp.w	r8, #0
200062b6:	f47f aef2 	bne.w	2000609e <_dtoa_r+0x76e>
200062ba:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
200062be:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
200062c2:	2b00      	cmp	r3, #0
200062c4:	f47f aeeb 	bne.w	2000609e <_dtoa_r+0x76e>
200062c8:	f240 0300 	movw	r3, #0
200062cc:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
200062d0:	ea09 0303 	and.w	r3, r9, r3
200062d4:	2b00      	cmp	r3, #0
200062d6:	f43f aee2 	beq.w	2000609e <_dtoa_r+0x76e>
200062da:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200062dc:	f10a 0a01 	add.w	sl, sl, #1
200062e0:	2701      	movs	r7, #1
200062e2:	3201      	adds	r2, #1
200062e4:	920f      	str	r2, [sp, #60]	; 0x3c
200062e6:	e6db      	b.n	200060a0 <_dtoa_r+0x770>
200062e8:	4635      	mov	r5, r6
200062ea:	465c      	mov	r4, fp
200062ec:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
200062ee:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
200062f2:	9612      	str	r6, [sp, #72]	; 0x48
200062f4:	e738      	b.n	20006168 <_dtoa_r+0x838>
200062f6:	2000      	movs	r0, #0
200062f8:	9006      	str	r0, [sp, #24]
200062fa:	900c      	str	r0, [sp, #48]	; 0x30
200062fc:	e714      	b.n	20006128 <_dtoa_r+0x7f8>
200062fe:	4639      	mov	r1, r7
20006300:	4620      	mov	r0, r4
20006302:	f001 f9e9 	bl	200076d8 <_Bfree>
20006306:	e72a      	b.n	2000615e <_dtoa_r+0x82e>
20006308:	f1c3 0320 	rsb	r3, r3, #32
2000630c:	2b04      	cmp	r3, #4
2000630e:	f340 8254 	ble.w	200067ba <_dtoa_r+0xe8a>
20006312:	990f      	ldr	r1, [sp, #60]	; 0x3c
20006314:	3b04      	subs	r3, #4
20006316:	449a      	add	sl, r3
20006318:	18ed      	adds	r5, r5, r3
2000631a:	18c9      	adds	r1, r1, r3
2000631c:	910f      	str	r1, [sp, #60]	; 0x3c
2000631e:	e6cf      	b.n	200060c0 <_dtoa_r+0x790>
20006320:	9916      	ldr	r1, [sp, #88]	; 0x58
20006322:	2900      	cmp	r1, #0
20006324:	f000 8131 	beq.w	2000658a <_dtoa_r+0xc5a>
20006328:	2d00      	cmp	r5, #0
2000632a:	dd05      	ble.n	20006338 <_dtoa_r+0xa08>
2000632c:	990c      	ldr	r1, [sp, #48]	; 0x30
2000632e:	462a      	mov	r2, r5
20006330:	4620      	mov	r0, r4
20006332:	f001 fb07 	bl	20007944 <__lshift>
20006336:	900c      	str	r0, [sp, #48]	; 0x30
20006338:	2f00      	cmp	r7, #0
2000633a:	f040 81ea 	bne.w	20006712 <_dtoa_r+0xde2>
2000633e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006342:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006344:	2301      	movs	r3, #1
20006346:	f008 0001 	and.w	r0, r8, #1
2000634a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
2000634c:	9011      	str	r0, [sp, #68]	; 0x44
2000634e:	950f      	str	r5, [sp, #60]	; 0x3c
20006350:	461d      	mov	r5, r3
20006352:	960c      	str	r6, [sp, #48]	; 0x30
20006354:	9906      	ldr	r1, [sp, #24]
20006356:	4658      	mov	r0, fp
20006358:	f7ff fa5a 	bl	20005810 <quorem>
2000635c:	4639      	mov	r1, r7
2000635e:	3030      	adds	r0, #48	; 0x30
20006360:	900b      	str	r0, [sp, #44]	; 0x2c
20006362:	4658      	mov	r0, fp
20006364:	f001 f87e 	bl	20007464 <__mcmp>
20006368:	9906      	ldr	r1, [sp, #24]
2000636a:	4652      	mov	r2, sl
2000636c:	4606      	mov	r6, r0
2000636e:	4620      	mov	r0, r4
20006370:	f001 fa6c 	bl	2000784c <__mdiff>
20006374:	68c3      	ldr	r3, [r0, #12]
20006376:	4680      	mov	r8, r0
20006378:	2b00      	cmp	r3, #0
2000637a:	d03d      	beq.n	200063f8 <_dtoa_r+0xac8>
2000637c:	f04f 0901 	mov.w	r9, #1
20006380:	4641      	mov	r1, r8
20006382:	4620      	mov	r0, r4
20006384:	f001 f9a8 	bl	200076d8 <_Bfree>
20006388:	992a      	ldr	r1, [sp, #168]	; 0xa8
2000638a:	ea59 0101 	orrs.w	r1, r9, r1
2000638e:	d103      	bne.n	20006398 <_dtoa_r+0xa68>
20006390:	9a11      	ldr	r2, [sp, #68]	; 0x44
20006392:	2a00      	cmp	r2, #0
20006394:	f000 81eb 	beq.w	2000676e <_dtoa_r+0xe3e>
20006398:	2e00      	cmp	r6, #0
2000639a:	f2c0 819e 	blt.w	200066da <_dtoa_r+0xdaa>
2000639e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
200063a0:	4332      	orrs	r2, r6
200063a2:	d103      	bne.n	200063ac <_dtoa_r+0xa7c>
200063a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
200063a6:	2b00      	cmp	r3, #0
200063a8:	f000 8197 	beq.w	200066da <_dtoa_r+0xdaa>
200063ac:	f1b9 0f00 	cmp.w	r9, #0
200063b0:	f300 81ce 	bgt.w	20006750 <_dtoa_r+0xe20>
200063b4:	990f      	ldr	r1, [sp, #60]	; 0x3c
200063b6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200063b8:	f801 2b01 	strb.w	r2, [r1], #1
200063bc:	9b08      	ldr	r3, [sp, #32]
200063be:	910f      	str	r1, [sp, #60]	; 0x3c
200063c0:	429d      	cmp	r5, r3
200063c2:	f000 81c2 	beq.w	2000674a <_dtoa_r+0xe1a>
200063c6:	4659      	mov	r1, fp
200063c8:	220a      	movs	r2, #10
200063ca:	2300      	movs	r3, #0
200063cc:	4620      	mov	r0, r4
200063ce:	f001 fbbb 	bl	20007b48 <__multadd>
200063d2:	4557      	cmp	r7, sl
200063d4:	4639      	mov	r1, r7
200063d6:	4683      	mov	fp, r0
200063d8:	d014      	beq.n	20006404 <_dtoa_r+0xad4>
200063da:	220a      	movs	r2, #10
200063dc:	2300      	movs	r3, #0
200063de:	4620      	mov	r0, r4
200063e0:	3501      	adds	r5, #1
200063e2:	f001 fbb1 	bl	20007b48 <__multadd>
200063e6:	4651      	mov	r1, sl
200063e8:	220a      	movs	r2, #10
200063ea:	2300      	movs	r3, #0
200063ec:	4607      	mov	r7, r0
200063ee:	4620      	mov	r0, r4
200063f0:	f001 fbaa 	bl	20007b48 <__multadd>
200063f4:	4682      	mov	sl, r0
200063f6:	e7ad      	b.n	20006354 <_dtoa_r+0xa24>
200063f8:	4658      	mov	r0, fp
200063fa:	4641      	mov	r1, r8
200063fc:	f001 f832 	bl	20007464 <__mcmp>
20006400:	4681      	mov	r9, r0
20006402:	e7bd      	b.n	20006380 <_dtoa_r+0xa50>
20006404:	4620      	mov	r0, r4
20006406:	220a      	movs	r2, #10
20006408:	2300      	movs	r3, #0
2000640a:	3501      	adds	r5, #1
2000640c:	f001 fb9c 	bl	20007b48 <__multadd>
20006410:	4607      	mov	r7, r0
20006412:	4682      	mov	sl, r0
20006414:	e79e      	b.n	20006354 <_dtoa_r+0xa24>
20006416:	9612      	str	r6, [sp, #72]	; 0x48
20006418:	f8dd c020 	ldr.w	ip, [sp, #32]
2000641c:	e459      	b.n	20005cd2 <_dtoa_r+0x3a2>
2000641e:	4275      	negs	r5, r6
20006420:	2d00      	cmp	r5, #0
20006422:	f040 8101 	bne.w	20006628 <_dtoa_r+0xcf8>
20006426:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
2000642a:	f04f 0802 	mov.w	r8, #2
2000642e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006432:	e40c      	b.n	20005c4e <_dtoa_r+0x31e>
20006434:	f249 41a8 	movw	r1, #38056	; 0x94a8
20006438:	4642      	mov	r2, r8
2000643a:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000643e:	464b      	mov	r3, r9
20006440:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
20006444:	f8cd c00c 	str.w	ip, [sp, #12]
20006448:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000644a:	e951 0102 	ldrd	r0, r1, [r1, #-8]
2000644e:	f7fc fdaf 	bl	20002fb0 <__aeabi_dmul>
20006452:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
20006456:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000645a:	f002 fa53 	bl	20008904 <__aeabi_d2iz>
2000645e:	4607      	mov	r7, r0
20006460:	f7fc fd40 	bl	20002ee4 <__aeabi_i2d>
20006464:	460b      	mov	r3, r1
20006466:	4602      	mov	r2, r0
20006468:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000646c:	f7fc fbec 	bl	20002c48 <__aeabi_dsub>
20006470:	f107 0330 	add.w	r3, r7, #48	; 0x30
20006474:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006478:	f805 3b01 	strb.w	r3, [r5], #1
2000647c:	f8dd c00c 	ldr.w	ip, [sp, #12]
20006480:	f1bc 0f01 	cmp.w	ip, #1
20006484:	d029      	beq.n	200064da <_dtoa_r+0xbaa>
20006486:	46d1      	mov	r9, sl
20006488:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000648c:	46b2      	mov	sl, r6
2000648e:	9e10      	ldr	r6, [sp, #64]	; 0x40
20006490:	951c      	str	r5, [sp, #112]	; 0x70
20006492:	2701      	movs	r7, #1
20006494:	4665      	mov	r5, ip
20006496:	46a0      	mov	r8, r4
20006498:	f240 0300 	movw	r3, #0
2000649c:	2200      	movs	r2, #0
2000649e:	f2c4 0324 	movt	r3, #16420	; 0x4024
200064a2:	f7fc fd85 	bl	20002fb0 <__aeabi_dmul>
200064a6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200064aa:	f002 fa2b 	bl	20008904 <__aeabi_d2iz>
200064ae:	4604      	mov	r4, r0
200064b0:	f7fc fd18 	bl	20002ee4 <__aeabi_i2d>
200064b4:	3430      	adds	r4, #48	; 0x30
200064b6:	4602      	mov	r2, r0
200064b8:	460b      	mov	r3, r1
200064ba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200064be:	f7fc fbc3 	bl	20002c48 <__aeabi_dsub>
200064c2:	55f4      	strb	r4, [r6, r7]
200064c4:	3701      	adds	r7, #1
200064c6:	42af      	cmp	r7, r5
200064c8:	d1e6      	bne.n	20006498 <_dtoa_r+0xb68>
200064ca:	9d1c      	ldr	r5, [sp, #112]	; 0x70
200064cc:	3f01      	subs	r7, #1
200064ce:	4656      	mov	r6, sl
200064d0:	4644      	mov	r4, r8
200064d2:	46ca      	mov	sl, r9
200064d4:	19ed      	adds	r5, r5, r7
200064d6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200064da:	f240 0300 	movw	r3, #0
200064de:	2200      	movs	r2, #0
200064e0:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
200064e4:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
200064e8:	f7fc fbb0 	bl	20002c4c <__adddf3>
200064ec:	4602      	mov	r2, r0
200064ee:	460b      	mov	r3, r1
200064f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200064f4:	f002 f9fc 	bl	200088f0 <__aeabi_dcmpgt>
200064f8:	b9f0      	cbnz	r0, 20006538 <_dtoa_r+0xc08>
200064fa:	f240 0100 	movw	r1, #0
200064fe:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
20006502:	2000      	movs	r0, #0
20006504:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20006508:	f7fc fb9e 	bl	20002c48 <__aeabi_dsub>
2000650c:	4602      	mov	r2, r0
2000650e:	460b      	mov	r3, r1
20006510:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006514:	f002 f9ce 	bl	200088b4 <__aeabi_dcmplt>
20006518:	2800      	cmp	r0, #0
2000651a:	f43f acac 	beq.w	20005e76 <_dtoa_r+0x546>
2000651e:	462b      	mov	r3, r5
20006520:	461d      	mov	r5, r3
20006522:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20006526:	2a30      	cmp	r2, #48	; 0x30
20006528:	d0fa      	beq.n	20006520 <_dtoa_r+0xbf0>
2000652a:	e61d      	b.n	20006168 <_dtoa_r+0x838>
2000652c:	9810      	ldr	r0, [sp, #64]	; 0x40
2000652e:	f7ff ba40 	b.w	200059b2 <_dtoa_r+0x82>
20006532:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20006536:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20006538:	9e12      	ldr	r6, [sp, #72]	; 0x48
2000653a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000653c:	e550      	b.n	20005fe0 <_dtoa_r+0x6b0>
2000653e:	4658      	mov	r0, fp
20006540:	9906      	ldr	r1, [sp, #24]
20006542:	f000 ff8f 	bl	20007464 <__mcmp>
20006546:	2800      	cmp	r0, #0
20006548:	f6bf add0 	bge.w	200060ec <_dtoa_r+0x7bc>
2000654c:	4659      	mov	r1, fp
2000654e:	4620      	mov	r0, r4
20006550:	220a      	movs	r2, #10
20006552:	2300      	movs	r3, #0
20006554:	f001 faf8 	bl	20007b48 <__multadd>
20006558:	9916      	ldr	r1, [sp, #88]	; 0x58
2000655a:	3e01      	subs	r6, #1
2000655c:	4683      	mov	fp, r0
2000655e:	2900      	cmp	r1, #0
20006560:	f040 8119 	bne.w	20006796 <_dtoa_r+0xe66>
20006564:	9a11      	ldr	r2, [sp, #68]	; 0x44
20006566:	9208      	str	r2, [sp, #32]
20006568:	e5c0      	b.n	200060ec <_dtoa_r+0x7bc>
2000656a:	9806      	ldr	r0, [sp, #24]
2000656c:	6903      	ldr	r3, [r0, #16]
2000656e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20006572:	6918      	ldr	r0, [r3, #16]
20006574:	f000 ff24 	bl	200073c0 <__hi0bits>
20006578:	f1c0 0320 	rsb	r3, r0, #32
2000657c:	e595      	b.n	200060aa <_dtoa_r+0x77a>
2000657e:	2101      	movs	r1, #1
20006580:	9111      	str	r1, [sp, #68]	; 0x44
20006582:	9108      	str	r1, [sp, #32]
20006584:	912b      	str	r1, [sp, #172]	; 0xac
20006586:	f7ff bb0f 	b.w	20005ba8 <_dtoa_r+0x278>
2000658a:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000658c:	46b1      	mov	r9, r6
2000658e:	9f16      	ldr	r7, [sp, #88]	; 0x58
20006590:	46aa      	mov	sl, r5
20006592:	f8dd 8018 	ldr.w	r8, [sp, #24]
20006596:	9e08      	ldr	r6, [sp, #32]
20006598:	e002      	b.n	200065a0 <_dtoa_r+0xc70>
2000659a:	f001 fad5 	bl	20007b48 <__multadd>
2000659e:	4683      	mov	fp, r0
200065a0:	4641      	mov	r1, r8
200065a2:	4658      	mov	r0, fp
200065a4:	f7ff f934 	bl	20005810 <quorem>
200065a8:	3501      	adds	r5, #1
200065aa:	220a      	movs	r2, #10
200065ac:	2300      	movs	r3, #0
200065ae:	4659      	mov	r1, fp
200065b0:	f100 0c30 	add.w	ip, r0, #48	; 0x30
200065b4:	f80a c007 	strb.w	ip, [sl, r7]
200065b8:	3701      	adds	r7, #1
200065ba:	4620      	mov	r0, r4
200065bc:	42be      	cmp	r6, r7
200065be:	dcec      	bgt.n	2000659a <_dtoa_r+0xc6a>
200065c0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200065c4:	464e      	mov	r6, r9
200065c6:	2700      	movs	r7, #0
200065c8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200065cc:	4659      	mov	r1, fp
200065ce:	2201      	movs	r2, #1
200065d0:	4620      	mov	r0, r4
200065d2:	f001 f9b7 	bl	20007944 <__lshift>
200065d6:	9906      	ldr	r1, [sp, #24]
200065d8:	4683      	mov	fp, r0
200065da:	f000 ff43 	bl	20007464 <__mcmp>
200065de:	2800      	cmp	r0, #0
200065e0:	dd0f      	ble.n	20006602 <_dtoa_r+0xcd2>
200065e2:	9910      	ldr	r1, [sp, #64]	; 0x40
200065e4:	e000      	b.n	200065e8 <_dtoa_r+0xcb8>
200065e6:	461d      	mov	r5, r3
200065e8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
200065ec:	1e6b      	subs	r3, r5, #1
200065ee:	2a39      	cmp	r2, #57	; 0x39
200065f0:	f040 808c 	bne.w	2000670c <_dtoa_r+0xddc>
200065f4:	428b      	cmp	r3, r1
200065f6:	d1f6      	bne.n	200065e6 <_dtoa_r+0xcb6>
200065f8:	9910      	ldr	r1, [sp, #64]	; 0x40
200065fa:	2331      	movs	r3, #49	; 0x31
200065fc:	3601      	adds	r6, #1
200065fe:	700b      	strb	r3, [r1, #0]
20006600:	e59a      	b.n	20006138 <_dtoa_r+0x808>
20006602:	d103      	bne.n	2000660c <_dtoa_r+0xcdc>
20006604:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006606:	f010 0f01 	tst.w	r0, #1
2000660a:	d1ea      	bne.n	200065e2 <_dtoa_r+0xcb2>
2000660c:	462b      	mov	r3, r5
2000660e:	461d      	mov	r5, r3
20006610:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20006614:	2a30      	cmp	r2, #48	; 0x30
20006616:	d0fa      	beq.n	2000660e <_dtoa_r+0xcde>
20006618:	e58e      	b.n	20006138 <_dtoa_r+0x808>
2000661a:	4659      	mov	r1, fp
2000661c:	9a15      	ldr	r2, [sp, #84]	; 0x54
2000661e:	4620      	mov	r0, r4
20006620:	f001 fad6 	bl	20007bd0 <__pow5mult>
20006624:	4683      	mov	fp, r0
20006626:	e528      	b.n	2000607a <_dtoa_r+0x74a>
20006628:	f005 030f 	and.w	r3, r5, #15
2000662c:	f249 42a8 	movw	r2, #38056	; 0x94a8
20006630:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006634:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006638:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
2000663c:	e9d3 2300 	ldrd	r2, r3, [r3]
20006640:	f7fc fcb6 	bl	20002fb0 <__aeabi_dmul>
20006644:	112d      	asrs	r5, r5, #4
20006646:	bf08      	it	eq
20006648:	f04f 0802 	moveq.w	r8, #2
2000664c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006650:	f43f aafd 	beq.w	20005c4e <_dtoa_r+0x31e>
20006654:	f249 5780 	movw	r7, #38272	; 0x9580
20006658:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000665c:	f04f 0802 	mov.w	r8, #2
20006660:	f2c2 0700 	movt	r7, #8192	; 0x2000
20006664:	f015 0f01 	tst.w	r5, #1
20006668:	4610      	mov	r0, r2
2000666a:	4619      	mov	r1, r3
2000666c:	d007      	beq.n	2000667e <_dtoa_r+0xd4e>
2000666e:	e9d7 2300 	ldrd	r2, r3, [r7]
20006672:	f108 0801 	add.w	r8, r8, #1
20006676:	f7fc fc9b 	bl	20002fb0 <__aeabi_dmul>
2000667a:	4602      	mov	r2, r0
2000667c:	460b      	mov	r3, r1
2000667e:	3708      	adds	r7, #8
20006680:	106d      	asrs	r5, r5, #1
20006682:	d1ef      	bne.n	20006664 <_dtoa_r+0xd34>
20006684:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20006688:	f7ff bae1 	b.w	20005c4e <_dtoa_r+0x31e>
2000668c:	9915      	ldr	r1, [sp, #84]	; 0x54
2000668e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20006690:	1a5b      	subs	r3, r3, r1
20006692:	18c9      	adds	r1, r1, r3
20006694:	18d2      	adds	r2, r2, r3
20006696:	9115      	str	r1, [sp, #84]	; 0x54
20006698:	9217      	str	r2, [sp, #92]	; 0x5c
2000669a:	e5a0      	b.n	200061de <_dtoa_r+0x8ae>
2000669c:	4659      	mov	r1, fp
2000669e:	4620      	mov	r0, r4
200066a0:	f001 fa96 	bl	20007bd0 <__pow5mult>
200066a4:	4683      	mov	fp, r0
200066a6:	e4e8      	b.n	2000607a <_dtoa_r+0x74a>
200066a8:	9919      	ldr	r1, [sp, #100]	; 0x64
200066aa:	2900      	cmp	r1, #0
200066ac:	d047      	beq.n	2000673e <_dtoa_r+0xe0e>
200066ae:	f503 6386 	add.w	r3, r3, #1072	; 0x430
200066b2:	9f15      	ldr	r7, [sp, #84]	; 0x54
200066b4:	3303      	adds	r3, #3
200066b6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200066b8:	e597      	b.n	200061ea <_dtoa_r+0x8ba>
200066ba:	3201      	adds	r2, #1
200066bc:	b2d2      	uxtb	r2, r2
200066be:	e49d      	b.n	20005ffc <_dtoa_r+0x6cc>
200066c0:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
200066c4:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
200066c8:	9e1d      	ldr	r6, [sp, #116]	; 0x74
200066ca:	9c0c      	ldr	r4, [sp, #48]	; 0x30
200066cc:	f7ff bbd3 	b.w	20005e76 <_dtoa_r+0x546>
200066d0:	990f      	ldr	r1, [sp, #60]	; 0x3c
200066d2:	2300      	movs	r3, #0
200066d4:	9808      	ldr	r0, [sp, #32]
200066d6:	1a0d      	subs	r5, r1, r0
200066d8:	e587      	b.n	200061ea <_dtoa_r+0x8ba>
200066da:	f1b9 0f00 	cmp.w	r9, #0
200066de:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200066e0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200066e2:	dd0f      	ble.n	20006704 <_dtoa_r+0xdd4>
200066e4:	4659      	mov	r1, fp
200066e6:	2201      	movs	r2, #1
200066e8:	4620      	mov	r0, r4
200066ea:	f001 f92b 	bl	20007944 <__lshift>
200066ee:	9906      	ldr	r1, [sp, #24]
200066f0:	4683      	mov	fp, r0
200066f2:	f000 feb7 	bl	20007464 <__mcmp>
200066f6:	2800      	cmp	r0, #0
200066f8:	dd47      	ble.n	2000678a <_dtoa_r+0xe5a>
200066fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
200066fc:	2939      	cmp	r1, #57	; 0x39
200066fe:	d031      	beq.n	20006764 <_dtoa_r+0xe34>
20006700:	3101      	adds	r1, #1
20006702:	910b      	str	r1, [sp, #44]	; 0x2c
20006704:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006706:	f805 2b01 	strb.w	r2, [r5], #1
2000670a:	e515      	b.n	20006138 <_dtoa_r+0x808>
2000670c:	3201      	adds	r2, #1
2000670e:	701a      	strb	r2, [r3, #0]
20006710:	e512      	b.n	20006138 <_dtoa_r+0x808>
20006712:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20006714:	4620      	mov	r0, r4
20006716:	6851      	ldr	r1, [r2, #4]
20006718:	f000 fffa 	bl	20007710 <_Balloc>
2000671c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
2000671e:	f103 010c 	add.w	r1, r3, #12
20006722:	691a      	ldr	r2, [r3, #16]
20006724:	3202      	adds	r2, #2
20006726:	0092      	lsls	r2, r2, #2
20006728:	4605      	mov	r5, r0
2000672a:	300c      	adds	r0, #12
2000672c:	f7fd f95c 	bl	200039e8 <memcpy>
20006730:	4620      	mov	r0, r4
20006732:	4629      	mov	r1, r5
20006734:	2201      	movs	r2, #1
20006736:	f001 f905 	bl	20007944 <__lshift>
2000673a:	4682      	mov	sl, r0
2000673c:	e601      	b.n	20006342 <_dtoa_r+0xa12>
2000673e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
20006740:	9f15      	ldr	r7, [sp, #84]	; 0x54
20006742:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006744:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
20006748:	e54f      	b.n	200061ea <_dtoa_r+0x8ba>
2000674a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000674c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
2000674e:	e73d      	b.n	200065cc <_dtoa_r+0xc9c>
20006750:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20006752:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006754:	2b39      	cmp	r3, #57	; 0x39
20006756:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20006758:	d004      	beq.n	20006764 <_dtoa_r+0xe34>
2000675a:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000675c:	1c43      	adds	r3, r0, #1
2000675e:	f805 3b01 	strb.w	r3, [r5], #1
20006762:	e4e9      	b.n	20006138 <_dtoa_r+0x808>
20006764:	2339      	movs	r3, #57	; 0x39
20006766:	f805 3b01 	strb.w	r3, [r5], #1
2000676a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000676c:	e73c      	b.n	200065e8 <_dtoa_r+0xcb8>
2000676e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006770:	4633      	mov	r3, r6
20006772:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006774:	2839      	cmp	r0, #57	; 0x39
20006776:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20006778:	d0f4      	beq.n	20006764 <_dtoa_r+0xe34>
2000677a:	2b00      	cmp	r3, #0
2000677c:	dd01      	ble.n	20006782 <_dtoa_r+0xe52>
2000677e:	3001      	adds	r0, #1
20006780:	900b      	str	r0, [sp, #44]	; 0x2c
20006782:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006784:	f805 1b01 	strb.w	r1, [r5], #1
20006788:	e4d6      	b.n	20006138 <_dtoa_r+0x808>
2000678a:	d1bb      	bne.n	20006704 <_dtoa_r+0xdd4>
2000678c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000678e:	f010 0f01 	tst.w	r0, #1
20006792:	d0b7      	beq.n	20006704 <_dtoa_r+0xdd4>
20006794:	e7b1      	b.n	200066fa <_dtoa_r+0xdca>
20006796:	2300      	movs	r3, #0
20006798:	990c      	ldr	r1, [sp, #48]	; 0x30
2000679a:	4620      	mov	r0, r4
2000679c:	220a      	movs	r2, #10
2000679e:	f001 f9d3 	bl	20007b48 <__multadd>
200067a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
200067a4:	9308      	str	r3, [sp, #32]
200067a6:	900c      	str	r0, [sp, #48]	; 0x30
200067a8:	e4a0      	b.n	200060ec <_dtoa_r+0x7bc>
200067aa:	9908      	ldr	r1, [sp, #32]
200067ac:	290e      	cmp	r1, #14
200067ae:	bf8c      	ite	hi
200067b0:	2700      	movhi	r7, #0
200067b2:	f007 0701 	andls.w	r7, r7, #1
200067b6:	f7ff b9fa 	b.w	20005bae <_dtoa_r+0x27e>
200067ba:	f43f ac81 	beq.w	200060c0 <_dtoa_r+0x790>
200067be:	331c      	adds	r3, #28
200067c0:	e479      	b.n	200060b6 <_dtoa_r+0x786>
200067c2:	2701      	movs	r7, #1
200067c4:	f7ff b98a 	b.w	20005adc <_dtoa_r+0x1ac>

200067c8 <_fflush_r>:
200067c8:	690b      	ldr	r3, [r1, #16]
200067ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200067ce:	460c      	mov	r4, r1
200067d0:	4680      	mov	r8, r0
200067d2:	2b00      	cmp	r3, #0
200067d4:	d071      	beq.n	200068ba <_fflush_r+0xf2>
200067d6:	b110      	cbz	r0, 200067de <_fflush_r+0x16>
200067d8:	6983      	ldr	r3, [r0, #24]
200067da:	2b00      	cmp	r3, #0
200067dc:	d078      	beq.n	200068d0 <_fflush_r+0x108>
200067de:	f249 4304 	movw	r3, #37892	; 0x9404
200067e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200067e6:	429c      	cmp	r4, r3
200067e8:	bf08      	it	eq
200067ea:	f8d8 4004 	ldreq.w	r4, [r8, #4]
200067ee:	d010      	beq.n	20006812 <_fflush_r+0x4a>
200067f0:	f249 4324 	movw	r3, #37924	; 0x9424
200067f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200067f8:	429c      	cmp	r4, r3
200067fa:	bf08      	it	eq
200067fc:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20006800:	d007      	beq.n	20006812 <_fflush_r+0x4a>
20006802:	f249 4344 	movw	r3, #37956	; 0x9444
20006806:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000680a:	429c      	cmp	r4, r3
2000680c:	bf08      	it	eq
2000680e:	f8d8 400c 	ldreq.w	r4, [r8, #12]
20006812:	89a3      	ldrh	r3, [r4, #12]
20006814:	b21a      	sxth	r2, r3
20006816:	f012 0f08 	tst.w	r2, #8
2000681a:	d135      	bne.n	20006888 <_fflush_r+0xc0>
2000681c:	6862      	ldr	r2, [r4, #4]
2000681e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20006822:	81a3      	strh	r3, [r4, #12]
20006824:	2a00      	cmp	r2, #0
20006826:	dd5e      	ble.n	200068e6 <_fflush_r+0x11e>
20006828:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
2000682a:	2e00      	cmp	r6, #0
2000682c:	d045      	beq.n	200068ba <_fflush_r+0xf2>
2000682e:	b29b      	uxth	r3, r3
20006830:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
20006834:	bf18      	it	ne
20006836:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20006838:	d059      	beq.n	200068ee <_fflush_r+0x126>
2000683a:	f013 0f04 	tst.w	r3, #4
2000683e:	d14a      	bne.n	200068d6 <_fflush_r+0x10e>
20006840:	2300      	movs	r3, #0
20006842:	4640      	mov	r0, r8
20006844:	6a21      	ldr	r1, [r4, #32]
20006846:	462a      	mov	r2, r5
20006848:	47b0      	blx	r6
2000684a:	4285      	cmp	r5, r0
2000684c:	d138      	bne.n	200068c0 <_fflush_r+0xf8>
2000684e:	89a1      	ldrh	r1, [r4, #12]
20006850:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20006854:	6922      	ldr	r2, [r4, #16]
20006856:	f2c0 0300 	movt	r3, #0
2000685a:	ea01 0303 	and.w	r3, r1, r3
2000685e:	2100      	movs	r1, #0
20006860:	6061      	str	r1, [r4, #4]
20006862:	f413 5f80 	tst.w	r3, #4096	; 0x1000
20006866:	6b61      	ldr	r1, [r4, #52]	; 0x34
20006868:	81a3      	strh	r3, [r4, #12]
2000686a:	6022      	str	r2, [r4, #0]
2000686c:	bf18      	it	ne
2000686e:	6565      	strne	r5, [r4, #84]	; 0x54
20006870:	b319      	cbz	r1, 200068ba <_fflush_r+0xf2>
20006872:	f104 0344 	add.w	r3, r4, #68	; 0x44
20006876:	4299      	cmp	r1, r3
20006878:	d002      	beq.n	20006880 <_fflush_r+0xb8>
2000687a:	4640      	mov	r0, r8
2000687c:	f000 f998 	bl	20006bb0 <_free_r>
20006880:	2000      	movs	r0, #0
20006882:	6360      	str	r0, [r4, #52]	; 0x34
20006884:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006888:	6926      	ldr	r6, [r4, #16]
2000688a:	b1b6      	cbz	r6, 200068ba <_fflush_r+0xf2>
2000688c:	6825      	ldr	r5, [r4, #0]
2000688e:	6026      	str	r6, [r4, #0]
20006890:	1bad      	subs	r5, r5, r6
20006892:	f012 0f03 	tst.w	r2, #3
20006896:	bf0c      	ite	eq
20006898:	6963      	ldreq	r3, [r4, #20]
2000689a:	2300      	movne	r3, #0
2000689c:	60a3      	str	r3, [r4, #8]
2000689e:	e00a      	b.n	200068b6 <_fflush_r+0xee>
200068a0:	4632      	mov	r2, r6
200068a2:	462b      	mov	r3, r5
200068a4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
200068a6:	4640      	mov	r0, r8
200068a8:	6a21      	ldr	r1, [r4, #32]
200068aa:	47b8      	blx	r7
200068ac:	2800      	cmp	r0, #0
200068ae:	ebc0 0505 	rsb	r5, r0, r5
200068b2:	4406      	add	r6, r0
200068b4:	dd04      	ble.n	200068c0 <_fflush_r+0xf8>
200068b6:	2d00      	cmp	r5, #0
200068b8:	dcf2      	bgt.n	200068a0 <_fflush_r+0xd8>
200068ba:	2000      	movs	r0, #0
200068bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200068c0:	89a3      	ldrh	r3, [r4, #12]
200068c2:	f04f 30ff 	mov.w	r0, #4294967295
200068c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200068ca:	81a3      	strh	r3, [r4, #12]
200068cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200068d0:	f000 f8ea 	bl	20006aa8 <__sinit>
200068d4:	e783      	b.n	200067de <_fflush_r+0x16>
200068d6:	6862      	ldr	r2, [r4, #4]
200068d8:	6b63      	ldr	r3, [r4, #52]	; 0x34
200068da:	1aad      	subs	r5, r5, r2
200068dc:	2b00      	cmp	r3, #0
200068de:	d0af      	beq.n	20006840 <_fflush_r+0x78>
200068e0:	6c23      	ldr	r3, [r4, #64]	; 0x40
200068e2:	1aed      	subs	r5, r5, r3
200068e4:	e7ac      	b.n	20006840 <_fflush_r+0x78>
200068e6:	6c22      	ldr	r2, [r4, #64]	; 0x40
200068e8:	2a00      	cmp	r2, #0
200068ea:	dc9d      	bgt.n	20006828 <_fflush_r+0x60>
200068ec:	e7e5      	b.n	200068ba <_fflush_r+0xf2>
200068ee:	2301      	movs	r3, #1
200068f0:	4640      	mov	r0, r8
200068f2:	6a21      	ldr	r1, [r4, #32]
200068f4:	47b0      	blx	r6
200068f6:	f1b0 3fff 	cmp.w	r0, #4294967295
200068fa:	4605      	mov	r5, r0
200068fc:	d002      	beq.n	20006904 <_fflush_r+0x13c>
200068fe:	89a3      	ldrh	r3, [r4, #12]
20006900:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20006902:	e79a      	b.n	2000683a <_fflush_r+0x72>
20006904:	f8d8 3000 	ldr.w	r3, [r8]
20006908:	2b1d      	cmp	r3, #29
2000690a:	d0d6      	beq.n	200068ba <_fflush_r+0xf2>
2000690c:	89a3      	ldrh	r3, [r4, #12]
2000690e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20006912:	81a3      	strh	r3, [r4, #12]
20006914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20006918 <fflush>:
20006918:	4601      	mov	r1, r0
2000691a:	b128      	cbz	r0, 20006928 <fflush+0x10>
2000691c:	f249 6324 	movw	r3, #38436	; 0x9624
20006920:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006924:	6818      	ldr	r0, [r3, #0]
20006926:	e74f      	b.n	200067c8 <_fflush_r>
20006928:	f249 3384 	movw	r3, #37764	; 0x9384
2000692c:	f246 71c9 	movw	r1, #26569	; 0x67c9
20006930:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006934:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006938:	6818      	ldr	r0, [r3, #0]
2000693a:	f000 bbb3 	b.w	200070a4 <_fwalk_reent>
2000693e:	bf00      	nop

20006940 <__sfp_lock_acquire>:
20006940:	4770      	bx	lr
20006942:	bf00      	nop

20006944 <__sfp_lock_release>:
20006944:	4770      	bx	lr
20006946:	bf00      	nop

20006948 <__sinit_lock_acquire>:
20006948:	4770      	bx	lr
2000694a:	bf00      	nop

2000694c <__sinit_lock_release>:
2000694c:	4770      	bx	lr
2000694e:	bf00      	nop

20006950 <__fp_lock>:
20006950:	2000      	movs	r0, #0
20006952:	4770      	bx	lr

20006954 <__fp_unlock>:
20006954:	2000      	movs	r0, #0
20006956:	4770      	bx	lr

20006958 <__fp_unlock_all>:
20006958:	f249 6324 	movw	r3, #38436	; 0x9624
2000695c:	f646 1155 	movw	r1, #26965	; 0x6955
20006960:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006964:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006968:	6818      	ldr	r0, [r3, #0]
2000696a:	f000 bbc5 	b.w	200070f8 <_fwalk>
2000696e:	bf00      	nop

20006970 <__fp_lock_all>:
20006970:	f249 6324 	movw	r3, #38436	; 0x9624
20006974:	f646 1151 	movw	r1, #26961	; 0x6951
20006978:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000697c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006980:	6818      	ldr	r0, [r3, #0]
20006982:	f000 bbb9 	b.w	200070f8 <_fwalk>
20006986:	bf00      	nop

20006988 <_cleanup_r>:
20006988:	f248 41b9 	movw	r1, #33977	; 0x84b9
2000698c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006990:	f000 bbb2 	b.w	200070f8 <_fwalk>

20006994 <_cleanup>:
20006994:	f249 3384 	movw	r3, #37764	; 0x9384
20006998:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000699c:	6818      	ldr	r0, [r3, #0]
2000699e:	e7f3      	b.n	20006988 <_cleanup_r>

200069a0 <std>:
200069a0:	b510      	push	{r4, lr}
200069a2:	4604      	mov	r4, r0
200069a4:	2300      	movs	r3, #0
200069a6:	305c      	adds	r0, #92	; 0x5c
200069a8:	81a1      	strh	r1, [r4, #12]
200069aa:	4619      	mov	r1, r3
200069ac:	81e2      	strh	r2, [r4, #14]
200069ae:	2208      	movs	r2, #8
200069b0:	6023      	str	r3, [r4, #0]
200069b2:	6063      	str	r3, [r4, #4]
200069b4:	60a3      	str	r3, [r4, #8]
200069b6:	6663      	str	r3, [r4, #100]	; 0x64
200069b8:	6123      	str	r3, [r4, #16]
200069ba:	6163      	str	r3, [r4, #20]
200069bc:	61a3      	str	r3, [r4, #24]
200069be:	f7fd f8db 	bl	20003b78 <memset>
200069c2:	f248 1079 	movw	r0, #33145	; 0x8179
200069c6:	f248 113d 	movw	r1, #33085	; 0x813d
200069ca:	f248 1215 	movw	r2, #33045	; 0x8115
200069ce:	f248 130d 	movw	r3, #33037	; 0x810d
200069d2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200069d6:	f2c2 0100 	movt	r1, #8192	; 0x2000
200069da:	f2c2 0200 	movt	r2, #8192	; 0x2000
200069de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200069e2:	6260      	str	r0, [r4, #36]	; 0x24
200069e4:	62a1      	str	r1, [r4, #40]	; 0x28
200069e6:	62e2      	str	r2, [r4, #44]	; 0x2c
200069e8:	6323      	str	r3, [r4, #48]	; 0x30
200069ea:	6224      	str	r4, [r4, #32]
200069ec:	bd10      	pop	{r4, pc}
200069ee:	bf00      	nop

200069f0 <__sfmoreglue>:
200069f0:	b570      	push	{r4, r5, r6, lr}
200069f2:	2568      	movs	r5, #104	; 0x68
200069f4:	460e      	mov	r6, r1
200069f6:	fb05 f501 	mul.w	r5, r5, r1
200069fa:	f105 010c 	add.w	r1, r5, #12
200069fe:	f7fc fd21 	bl	20003444 <_malloc_r>
20006a02:	4604      	mov	r4, r0
20006a04:	b148      	cbz	r0, 20006a1a <__sfmoreglue+0x2a>
20006a06:	f100 030c 	add.w	r3, r0, #12
20006a0a:	2100      	movs	r1, #0
20006a0c:	6046      	str	r6, [r0, #4]
20006a0e:	462a      	mov	r2, r5
20006a10:	4618      	mov	r0, r3
20006a12:	6021      	str	r1, [r4, #0]
20006a14:	60a3      	str	r3, [r4, #8]
20006a16:	f7fd f8af 	bl	20003b78 <memset>
20006a1a:	4620      	mov	r0, r4
20006a1c:	bd70      	pop	{r4, r5, r6, pc}
20006a1e:	bf00      	nop

20006a20 <__sfp>:
20006a20:	f249 3384 	movw	r3, #37764	; 0x9384
20006a24:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006a28:	b570      	push	{r4, r5, r6, lr}
20006a2a:	681d      	ldr	r5, [r3, #0]
20006a2c:	4606      	mov	r6, r0
20006a2e:	69ab      	ldr	r3, [r5, #24]
20006a30:	2b00      	cmp	r3, #0
20006a32:	d02a      	beq.n	20006a8a <__sfp+0x6a>
20006a34:	35d8      	adds	r5, #216	; 0xd8
20006a36:	686b      	ldr	r3, [r5, #4]
20006a38:	68ac      	ldr	r4, [r5, #8]
20006a3a:	3b01      	subs	r3, #1
20006a3c:	d503      	bpl.n	20006a46 <__sfp+0x26>
20006a3e:	e020      	b.n	20006a82 <__sfp+0x62>
20006a40:	3468      	adds	r4, #104	; 0x68
20006a42:	3b01      	subs	r3, #1
20006a44:	d41d      	bmi.n	20006a82 <__sfp+0x62>
20006a46:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
20006a4a:	2a00      	cmp	r2, #0
20006a4c:	d1f8      	bne.n	20006a40 <__sfp+0x20>
20006a4e:	2500      	movs	r5, #0
20006a50:	f04f 33ff 	mov.w	r3, #4294967295
20006a54:	6665      	str	r5, [r4, #100]	; 0x64
20006a56:	f104 005c 	add.w	r0, r4, #92	; 0x5c
20006a5a:	81e3      	strh	r3, [r4, #14]
20006a5c:	4629      	mov	r1, r5
20006a5e:	f04f 0301 	mov.w	r3, #1
20006a62:	6025      	str	r5, [r4, #0]
20006a64:	81a3      	strh	r3, [r4, #12]
20006a66:	2208      	movs	r2, #8
20006a68:	60a5      	str	r5, [r4, #8]
20006a6a:	6065      	str	r5, [r4, #4]
20006a6c:	6125      	str	r5, [r4, #16]
20006a6e:	6165      	str	r5, [r4, #20]
20006a70:	61a5      	str	r5, [r4, #24]
20006a72:	f7fd f881 	bl	20003b78 <memset>
20006a76:	64e5      	str	r5, [r4, #76]	; 0x4c
20006a78:	6365      	str	r5, [r4, #52]	; 0x34
20006a7a:	63a5      	str	r5, [r4, #56]	; 0x38
20006a7c:	64a5      	str	r5, [r4, #72]	; 0x48
20006a7e:	4620      	mov	r0, r4
20006a80:	bd70      	pop	{r4, r5, r6, pc}
20006a82:	6828      	ldr	r0, [r5, #0]
20006a84:	b128      	cbz	r0, 20006a92 <__sfp+0x72>
20006a86:	4605      	mov	r5, r0
20006a88:	e7d5      	b.n	20006a36 <__sfp+0x16>
20006a8a:	4628      	mov	r0, r5
20006a8c:	f000 f80c 	bl	20006aa8 <__sinit>
20006a90:	e7d0      	b.n	20006a34 <__sfp+0x14>
20006a92:	4630      	mov	r0, r6
20006a94:	2104      	movs	r1, #4
20006a96:	f7ff ffab 	bl	200069f0 <__sfmoreglue>
20006a9a:	6028      	str	r0, [r5, #0]
20006a9c:	2800      	cmp	r0, #0
20006a9e:	d1f2      	bne.n	20006a86 <__sfp+0x66>
20006aa0:	230c      	movs	r3, #12
20006aa2:	4604      	mov	r4, r0
20006aa4:	6033      	str	r3, [r6, #0]
20006aa6:	e7ea      	b.n	20006a7e <__sfp+0x5e>

20006aa8 <__sinit>:
20006aa8:	b570      	push	{r4, r5, r6, lr}
20006aaa:	6986      	ldr	r6, [r0, #24]
20006aac:	4604      	mov	r4, r0
20006aae:	b106      	cbz	r6, 20006ab2 <__sinit+0xa>
20006ab0:	bd70      	pop	{r4, r5, r6, pc}
20006ab2:	f646 1389 	movw	r3, #27017	; 0x6989
20006ab6:	2501      	movs	r5, #1
20006ab8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006abc:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20006ac0:	6283      	str	r3, [r0, #40]	; 0x28
20006ac2:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
20006ac6:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
20006aca:	6185      	str	r5, [r0, #24]
20006acc:	f7ff ffa8 	bl	20006a20 <__sfp>
20006ad0:	6060      	str	r0, [r4, #4]
20006ad2:	4620      	mov	r0, r4
20006ad4:	f7ff ffa4 	bl	20006a20 <__sfp>
20006ad8:	60a0      	str	r0, [r4, #8]
20006ada:	4620      	mov	r0, r4
20006adc:	f7ff ffa0 	bl	20006a20 <__sfp>
20006ae0:	4632      	mov	r2, r6
20006ae2:	2104      	movs	r1, #4
20006ae4:	4623      	mov	r3, r4
20006ae6:	60e0      	str	r0, [r4, #12]
20006ae8:	6860      	ldr	r0, [r4, #4]
20006aea:	f7ff ff59 	bl	200069a0 <std>
20006aee:	462a      	mov	r2, r5
20006af0:	68a0      	ldr	r0, [r4, #8]
20006af2:	2109      	movs	r1, #9
20006af4:	4623      	mov	r3, r4
20006af6:	f7ff ff53 	bl	200069a0 <std>
20006afa:	4623      	mov	r3, r4
20006afc:	68e0      	ldr	r0, [r4, #12]
20006afe:	2112      	movs	r1, #18
20006b00:	2202      	movs	r2, #2
20006b02:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20006b06:	e74b      	b.n	200069a0 <std>

20006b08 <_malloc_trim_r>:
20006b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20006b0a:	f249 7418 	movw	r4, #38680	; 0x9718
20006b0e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006b12:	460f      	mov	r7, r1
20006b14:	4605      	mov	r5, r0
20006b16:	f7fd f899 	bl	20003c4c <__malloc_lock>
20006b1a:	68a3      	ldr	r3, [r4, #8]
20006b1c:	685e      	ldr	r6, [r3, #4]
20006b1e:	f026 0603 	bic.w	r6, r6, #3
20006b22:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
20006b26:	330f      	adds	r3, #15
20006b28:	1bdf      	subs	r7, r3, r7
20006b2a:	0b3f      	lsrs	r7, r7, #12
20006b2c:	3f01      	subs	r7, #1
20006b2e:	033f      	lsls	r7, r7, #12
20006b30:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
20006b34:	db07      	blt.n	20006b46 <_malloc_trim_r+0x3e>
20006b36:	2100      	movs	r1, #0
20006b38:	4628      	mov	r0, r5
20006b3a:	f7fd f901 	bl	20003d40 <_sbrk_r>
20006b3e:	68a3      	ldr	r3, [r4, #8]
20006b40:	18f3      	adds	r3, r6, r3
20006b42:	4283      	cmp	r3, r0
20006b44:	d004      	beq.n	20006b50 <_malloc_trim_r+0x48>
20006b46:	4628      	mov	r0, r5
20006b48:	f7fd f882 	bl	20003c50 <__malloc_unlock>
20006b4c:	2000      	movs	r0, #0
20006b4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20006b50:	4279      	negs	r1, r7
20006b52:	4628      	mov	r0, r5
20006b54:	f7fd f8f4 	bl	20003d40 <_sbrk_r>
20006b58:	f1b0 3fff 	cmp.w	r0, #4294967295
20006b5c:	d010      	beq.n	20006b80 <_malloc_trim_r+0x78>
20006b5e:	68a2      	ldr	r2, [r4, #8]
20006b60:	f649 3388 	movw	r3, #39816	; 0x9b88
20006b64:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006b68:	1bf6      	subs	r6, r6, r7
20006b6a:	f046 0601 	orr.w	r6, r6, #1
20006b6e:	4628      	mov	r0, r5
20006b70:	6056      	str	r6, [r2, #4]
20006b72:	681a      	ldr	r2, [r3, #0]
20006b74:	1bd7      	subs	r7, r2, r7
20006b76:	601f      	str	r7, [r3, #0]
20006b78:	f7fd f86a 	bl	20003c50 <__malloc_unlock>
20006b7c:	2001      	movs	r0, #1
20006b7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20006b80:	2100      	movs	r1, #0
20006b82:	4628      	mov	r0, r5
20006b84:	f7fd f8dc 	bl	20003d40 <_sbrk_r>
20006b88:	68a3      	ldr	r3, [r4, #8]
20006b8a:	1ac2      	subs	r2, r0, r3
20006b8c:	2a0f      	cmp	r2, #15
20006b8e:	ddda      	ble.n	20006b46 <_malloc_trim_r+0x3e>
20006b90:	f649 3420 	movw	r4, #39712	; 0x9b20
20006b94:	f649 3188 	movw	r1, #39816	; 0x9b88
20006b98:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006b9c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006ba0:	f042 0201 	orr.w	r2, r2, #1
20006ba4:	6824      	ldr	r4, [r4, #0]
20006ba6:	1b00      	subs	r0, r0, r4
20006ba8:	6008      	str	r0, [r1, #0]
20006baa:	605a      	str	r2, [r3, #4]
20006bac:	e7cb      	b.n	20006b46 <_malloc_trim_r+0x3e>
20006bae:	bf00      	nop

20006bb0 <_free_r>:
20006bb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20006bb4:	4605      	mov	r5, r0
20006bb6:	460c      	mov	r4, r1
20006bb8:	2900      	cmp	r1, #0
20006bba:	f000 8088 	beq.w	20006cce <_free_r+0x11e>
20006bbe:	f7fd f845 	bl	20003c4c <__malloc_lock>
20006bc2:	f1a4 0208 	sub.w	r2, r4, #8
20006bc6:	f249 7018 	movw	r0, #38680	; 0x9718
20006bca:	6856      	ldr	r6, [r2, #4]
20006bcc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006bd0:	f026 0301 	bic.w	r3, r6, #1
20006bd4:	f8d0 c008 	ldr.w	ip, [r0, #8]
20006bd8:	18d1      	adds	r1, r2, r3
20006bda:	458c      	cmp	ip, r1
20006bdc:	684f      	ldr	r7, [r1, #4]
20006bde:	f027 0703 	bic.w	r7, r7, #3
20006be2:	f000 8095 	beq.w	20006d10 <_free_r+0x160>
20006be6:	f016 0601 	ands.w	r6, r6, #1
20006bea:	604f      	str	r7, [r1, #4]
20006bec:	d05f      	beq.n	20006cae <_free_r+0xfe>
20006bee:	2600      	movs	r6, #0
20006bf0:	19cc      	adds	r4, r1, r7
20006bf2:	6864      	ldr	r4, [r4, #4]
20006bf4:	f014 0f01 	tst.w	r4, #1
20006bf8:	d106      	bne.n	20006c08 <_free_r+0x58>
20006bfa:	19db      	adds	r3, r3, r7
20006bfc:	2e00      	cmp	r6, #0
20006bfe:	d07a      	beq.n	20006cf6 <_free_r+0x146>
20006c00:	688c      	ldr	r4, [r1, #8]
20006c02:	68c9      	ldr	r1, [r1, #12]
20006c04:	608c      	str	r4, [r1, #8]
20006c06:	60e1      	str	r1, [r4, #12]
20006c08:	f043 0101 	orr.w	r1, r3, #1
20006c0c:	50d3      	str	r3, [r2, r3]
20006c0e:	6051      	str	r1, [r2, #4]
20006c10:	2e00      	cmp	r6, #0
20006c12:	d147      	bne.n	20006ca4 <_free_r+0xf4>
20006c14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20006c18:	d35b      	bcc.n	20006cd2 <_free_r+0x122>
20006c1a:	0a59      	lsrs	r1, r3, #9
20006c1c:	2904      	cmp	r1, #4
20006c1e:	bf9e      	ittt	ls
20006c20:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20006c24:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20006c28:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006c2c:	d928      	bls.n	20006c80 <_free_r+0xd0>
20006c2e:	2914      	cmp	r1, #20
20006c30:	bf9c      	itt	ls
20006c32:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20006c36:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006c3a:	d921      	bls.n	20006c80 <_free_r+0xd0>
20006c3c:	2954      	cmp	r1, #84	; 0x54
20006c3e:	bf9e      	ittt	ls
20006c40:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20006c44:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20006c48:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006c4c:	d918      	bls.n	20006c80 <_free_r+0xd0>
20006c4e:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20006c52:	bf9e      	ittt	ls
20006c54:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20006c58:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20006c5c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006c60:	d90e      	bls.n	20006c80 <_free_r+0xd0>
20006c62:	f240 5c54 	movw	ip, #1364	; 0x554
20006c66:	4561      	cmp	r1, ip
20006c68:	bf95      	itete	ls
20006c6a:	ea4f 4c93 	movls.w	ip, r3, lsr #18
20006c6e:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20006c72:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20006c76:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
20006c7a:	bf98      	it	ls
20006c7c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006c80:	1904      	adds	r4, r0, r4
20006c82:	68a1      	ldr	r1, [r4, #8]
20006c84:	42a1      	cmp	r1, r4
20006c86:	d103      	bne.n	20006c90 <_free_r+0xe0>
20006c88:	e064      	b.n	20006d54 <_free_r+0x1a4>
20006c8a:	6889      	ldr	r1, [r1, #8]
20006c8c:	428c      	cmp	r4, r1
20006c8e:	d004      	beq.n	20006c9a <_free_r+0xea>
20006c90:	6848      	ldr	r0, [r1, #4]
20006c92:	f020 0003 	bic.w	r0, r0, #3
20006c96:	4283      	cmp	r3, r0
20006c98:	d3f7      	bcc.n	20006c8a <_free_r+0xda>
20006c9a:	68cb      	ldr	r3, [r1, #12]
20006c9c:	60d3      	str	r3, [r2, #12]
20006c9e:	6091      	str	r1, [r2, #8]
20006ca0:	60ca      	str	r2, [r1, #12]
20006ca2:	609a      	str	r2, [r3, #8]
20006ca4:	4628      	mov	r0, r5
20006ca6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20006caa:	f7fc bfd1 	b.w	20003c50 <__malloc_unlock>
20006cae:	f854 4c08 	ldr.w	r4, [r4, #-8]
20006cb2:	f100 0c08 	add.w	ip, r0, #8
20006cb6:	1b12      	subs	r2, r2, r4
20006cb8:	191b      	adds	r3, r3, r4
20006cba:	6894      	ldr	r4, [r2, #8]
20006cbc:	4564      	cmp	r4, ip
20006cbe:	d047      	beq.n	20006d50 <_free_r+0x1a0>
20006cc0:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20006cc4:	f8cc 4008 	str.w	r4, [ip, #8]
20006cc8:	f8c4 c00c 	str.w	ip, [r4, #12]
20006ccc:	e790      	b.n	20006bf0 <_free_r+0x40>
20006cce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006cd2:	08db      	lsrs	r3, r3, #3
20006cd4:	f04f 0c01 	mov.w	ip, #1
20006cd8:	6846      	ldr	r6, [r0, #4]
20006cda:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20006cde:	109b      	asrs	r3, r3, #2
20006ce0:	fa0c f303 	lsl.w	r3, ip, r3
20006ce4:	60d1      	str	r1, [r2, #12]
20006ce6:	688c      	ldr	r4, [r1, #8]
20006ce8:	ea46 0303 	orr.w	r3, r6, r3
20006cec:	6043      	str	r3, [r0, #4]
20006cee:	6094      	str	r4, [r2, #8]
20006cf0:	60e2      	str	r2, [r4, #12]
20006cf2:	608a      	str	r2, [r1, #8]
20006cf4:	e7d6      	b.n	20006ca4 <_free_r+0xf4>
20006cf6:	688c      	ldr	r4, [r1, #8]
20006cf8:	4f1c      	ldr	r7, [pc, #112]	; (20006d6c <_free_r+0x1bc>)
20006cfa:	42bc      	cmp	r4, r7
20006cfc:	d181      	bne.n	20006c02 <_free_r+0x52>
20006cfe:	50d3      	str	r3, [r2, r3]
20006d00:	f043 0301 	orr.w	r3, r3, #1
20006d04:	60e2      	str	r2, [r4, #12]
20006d06:	60a2      	str	r2, [r4, #8]
20006d08:	6053      	str	r3, [r2, #4]
20006d0a:	6094      	str	r4, [r2, #8]
20006d0c:	60d4      	str	r4, [r2, #12]
20006d0e:	e7c9      	b.n	20006ca4 <_free_r+0xf4>
20006d10:	18fb      	adds	r3, r7, r3
20006d12:	f016 0f01 	tst.w	r6, #1
20006d16:	d107      	bne.n	20006d28 <_free_r+0x178>
20006d18:	f854 1c08 	ldr.w	r1, [r4, #-8]
20006d1c:	1a52      	subs	r2, r2, r1
20006d1e:	185b      	adds	r3, r3, r1
20006d20:	68d4      	ldr	r4, [r2, #12]
20006d22:	6891      	ldr	r1, [r2, #8]
20006d24:	60a1      	str	r1, [r4, #8]
20006d26:	60cc      	str	r4, [r1, #12]
20006d28:	f649 3124 	movw	r1, #39716	; 0x9b24
20006d2c:	6082      	str	r2, [r0, #8]
20006d2e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006d32:	f043 0001 	orr.w	r0, r3, #1
20006d36:	6050      	str	r0, [r2, #4]
20006d38:	680a      	ldr	r2, [r1, #0]
20006d3a:	4293      	cmp	r3, r2
20006d3c:	d3b2      	bcc.n	20006ca4 <_free_r+0xf4>
20006d3e:	f649 3384 	movw	r3, #39812	; 0x9b84
20006d42:	4628      	mov	r0, r5
20006d44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006d48:	6819      	ldr	r1, [r3, #0]
20006d4a:	f7ff fedd 	bl	20006b08 <_malloc_trim_r>
20006d4e:	e7a9      	b.n	20006ca4 <_free_r+0xf4>
20006d50:	2601      	movs	r6, #1
20006d52:	e74d      	b.n	20006bf0 <_free_r+0x40>
20006d54:	2601      	movs	r6, #1
20006d56:	6844      	ldr	r4, [r0, #4]
20006d58:	ea4f 0cac 	mov.w	ip, ip, asr #2
20006d5c:	460b      	mov	r3, r1
20006d5e:	fa06 fc0c 	lsl.w	ip, r6, ip
20006d62:	ea44 040c 	orr.w	r4, r4, ip
20006d66:	6044      	str	r4, [r0, #4]
20006d68:	e798      	b.n	20006c9c <_free_r+0xec>
20006d6a:	bf00      	nop
20006d6c:	20009720 	.word	0x20009720

20006d70 <__sfvwrite_r>:
20006d70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006d74:	6893      	ldr	r3, [r2, #8]
20006d76:	b085      	sub	sp, #20
20006d78:	4690      	mov	r8, r2
20006d7a:	460c      	mov	r4, r1
20006d7c:	9003      	str	r0, [sp, #12]
20006d7e:	2b00      	cmp	r3, #0
20006d80:	d064      	beq.n	20006e4c <__sfvwrite_r+0xdc>
20006d82:	8988      	ldrh	r0, [r1, #12]
20006d84:	fa1f fa80 	uxth.w	sl, r0
20006d88:	f01a 0f08 	tst.w	sl, #8
20006d8c:	f000 80a0 	beq.w	20006ed0 <__sfvwrite_r+0x160>
20006d90:	690b      	ldr	r3, [r1, #16]
20006d92:	2b00      	cmp	r3, #0
20006d94:	f000 809c 	beq.w	20006ed0 <__sfvwrite_r+0x160>
20006d98:	f01a 0b02 	ands.w	fp, sl, #2
20006d9c:	f8d8 5000 	ldr.w	r5, [r8]
20006da0:	bf1c      	itt	ne
20006da2:	f04f 0a00 	movne.w	sl, #0
20006da6:	4657      	movne	r7, sl
20006da8:	d136      	bne.n	20006e18 <__sfvwrite_r+0xa8>
20006daa:	f01a 0a01 	ands.w	sl, sl, #1
20006dae:	bf1d      	ittte	ne
20006db0:	46dc      	movne	ip, fp
20006db2:	46d9      	movne	r9, fp
20006db4:	465f      	movne	r7, fp
20006db6:	4656      	moveq	r6, sl
20006db8:	d152      	bne.n	20006e60 <__sfvwrite_r+0xf0>
20006dba:	b326      	cbz	r6, 20006e06 <__sfvwrite_r+0x96>
20006dbc:	b280      	uxth	r0, r0
20006dbe:	68a7      	ldr	r7, [r4, #8]
20006dc0:	f410 7f00 	tst.w	r0, #512	; 0x200
20006dc4:	f000 808f 	beq.w	20006ee6 <__sfvwrite_r+0x176>
20006dc8:	42be      	cmp	r6, r7
20006dca:	46bb      	mov	fp, r7
20006dcc:	f080 80a7 	bcs.w	20006f1e <__sfvwrite_r+0x1ae>
20006dd0:	6820      	ldr	r0, [r4, #0]
20006dd2:	4637      	mov	r7, r6
20006dd4:	46b3      	mov	fp, r6
20006dd6:	465a      	mov	r2, fp
20006dd8:	4651      	mov	r1, sl
20006dda:	f000 fa95 	bl	20007308 <memmove>
20006dde:	68a2      	ldr	r2, [r4, #8]
20006de0:	6823      	ldr	r3, [r4, #0]
20006de2:	46b1      	mov	r9, r6
20006de4:	1bd7      	subs	r7, r2, r7
20006de6:	60a7      	str	r7, [r4, #8]
20006de8:	4637      	mov	r7, r6
20006dea:	445b      	add	r3, fp
20006dec:	6023      	str	r3, [r4, #0]
20006dee:	f8d8 3008 	ldr.w	r3, [r8, #8]
20006df2:	ebc9 0606 	rsb	r6, r9, r6
20006df6:	44ca      	add	sl, r9
20006df8:	1bdf      	subs	r7, r3, r7
20006dfa:	f8c8 7008 	str.w	r7, [r8, #8]
20006dfe:	b32f      	cbz	r7, 20006e4c <__sfvwrite_r+0xdc>
20006e00:	89a0      	ldrh	r0, [r4, #12]
20006e02:	2e00      	cmp	r6, #0
20006e04:	d1da      	bne.n	20006dbc <__sfvwrite_r+0x4c>
20006e06:	f8d5 a000 	ldr.w	sl, [r5]
20006e0a:	686e      	ldr	r6, [r5, #4]
20006e0c:	3508      	adds	r5, #8
20006e0e:	e7d4      	b.n	20006dba <__sfvwrite_r+0x4a>
20006e10:	f8d5 a000 	ldr.w	sl, [r5]
20006e14:	686f      	ldr	r7, [r5, #4]
20006e16:	3508      	adds	r5, #8
20006e18:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20006e1c:	bf34      	ite	cc
20006e1e:	463b      	movcc	r3, r7
20006e20:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20006e24:	4652      	mov	r2, sl
20006e26:	9803      	ldr	r0, [sp, #12]
20006e28:	2f00      	cmp	r7, #0
20006e2a:	d0f1      	beq.n	20006e10 <__sfvwrite_r+0xa0>
20006e2c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20006e2e:	6a21      	ldr	r1, [r4, #32]
20006e30:	47b0      	blx	r6
20006e32:	2800      	cmp	r0, #0
20006e34:	4482      	add	sl, r0
20006e36:	ebc0 0707 	rsb	r7, r0, r7
20006e3a:	f340 80ec 	ble.w	20007016 <__sfvwrite_r+0x2a6>
20006e3e:	f8d8 3008 	ldr.w	r3, [r8, #8]
20006e42:	1a18      	subs	r0, r3, r0
20006e44:	f8c8 0008 	str.w	r0, [r8, #8]
20006e48:	2800      	cmp	r0, #0
20006e4a:	d1e5      	bne.n	20006e18 <__sfvwrite_r+0xa8>
20006e4c:	2000      	movs	r0, #0
20006e4e:	b005      	add	sp, #20
20006e50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006e54:	f8d5 9000 	ldr.w	r9, [r5]
20006e58:	f04f 0c00 	mov.w	ip, #0
20006e5c:	686f      	ldr	r7, [r5, #4]
20006e5e:	3508      	adds	r5, #8
20006e60:	2f00      	cmp	r7, #0
20006e62:	d0f7      	beq.n	20006e54 <__sfvwrite_r+0xe4>
20006e64:	f1bc 0f00 	cmp.w	ip, #0
20006e68:	f000 80b5 	beq.w	20006fd6 <__sfvwrite_r+0x266>
20006e6c:	6963      	ldr	r3, [r4, #20]
20006e6e:	45bb      	cmp	fp, r7
20006e70:	bf34      	ite	cc
20006e72:	46da      	movcc	sl, fp
20006e74:	46ba      	movcs	sl, r7
20006e76:	68a6      	ldr	r6, [r4, #8]
20006e78:	6820      	ldr	r0, [r4, #0]
20006e7a:	6922      	ldr	r2, [r4, #16]
20006e7c:	199e      	adds	r6, r3, r6
20006e7e:	4290      	cmp	r0, r2
20006e80:	bf94      	ite	ls
20006e82:	2200      	movls	r2, #0
20006e84:	2201      	movhi	r2, #1
20006e86:	45b2      	cmp	sl, r6
20006e88:	bfd4      	ite	le
20006e8a:	2200      	movle	r2, #0
20006e8c:	f002 0201 	andgt.w	r2, r2, #1
20006e90:	2a00      	cmp	r2, #0
20006e92:	f040 80ae 	bne.w	20006ff2 <__sfvwrite_r+0x282>
20006e96:	459a      	cmp	sl, r3
20006e98:	f2c0 8082 	blt.w	20006fa0 <__sfvwrite_r+0x230>
20006e9c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20006e9e:	464a      	mov	r2, r9
20006ea0:	f8cd c004 	str.w	ip, [sp, #4]
20006ea4:	9803      	ldr	r0, [sp, #12]
20006ea6:	6a21      	ldr	r1, [r4, #32]
20006ea8:	47b0      	blx	r6
20006eaa:	f8dd c004 	ldr.w	ip, [sp, #4]
20006eae:	1e06      	subs	r6, r0, #0
20006eb0:	f340 80b1 	ble.w	20007016 <__sfvwrite_r+0x2a6>
20006eb4:	ebbb 0b06 	subs.w	fp, fp, r6
20006eb8:	f000 8086 	beq.w	20006fc8 <__sfvwrite_r+0x258>
20006ebc:	f8d8 3008 	ldr.w	r3, [r8, #8]
20006ec0:	44b1      	add	r9, r6
20006ec2:	1bbf      	subs	r7, r7, r6
20006ec4:	1b9e      	subs	r6, r3, r6
20006ec6:	f8c8 6008 	str.w	r6, [r8, #8]
20006eca:	2e00      	cmp	r6, #0
20006ecc:	d1c8      	bne.n	20006e60 <__sfvwrite_r+0xf0>
20006ece:	e7bd      	b.n	20006e4c <__sfvwrite_r+0xdc>
20006ed0:	9803      	ldr	r0, [sp, #12]
20006ed2:	4621      	mov	r1, r4
20006ed4:	f7fe fc18 	bl	20005708 <__swsetup_r>
20006ed8:	2800      	cmp	r0, #0
20006eda:	f040 80d4 	bne.w	20007086 <__sfvwrite_r+0x316>
20006ede:	89a0      	ldrh	r0, [r4, #12]
20006ee0:	fa1f fa80 	uxth.w	sl, r0
20006ee4:	e758      	b.n	20006d98 <__sfvwrite_r+0x28>
20006ee6:	6820      	ldr	r0, [r4, #0]
20006ee8:	46b9      	mov	r9, r7
20006eea:	6923      	ldr	r3, [r4, #16]
20006eec:	4298      	cmp	r0, r3
20006eee:	bf94      	ite	ls
20006ef0:	2300      	movls	r3, #0
20006ef2:	2301      	movhi	r3, #1
20006ef4:	42b7      	cmp	r7, r6
20006ef6:	bf2c      	ite	cs
20006ef8:	2300      	movcs	r3, #0
20006efa:	f003 0301 	andcc.w	r3, r3, #1
20006efe:	2b00      	cmp	r3, #0
20006f00:	f040 809d 	bne.w	2000703e <__sfvwrite_r+0x2ce>
20006f04:	6963      	ldr	r3, [r4, #20]
20006f06:	429e      	cmp	r6, r3
20006f08:	f0c0 808c 	bcc.w	20007024 <__sfvwrite_r+0x2b4>
20006f0c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20006f0e:	4652      	mov	r2, sl
20006f10:	9803      	ldr	r0, [sp, #12]
20006f12:	6a21      	ldr	r1, [r4, #32]
20006f14:	47b8      	blx	r7
20006f16:	1e07      	subs	r7, r0, #0
20006f18:	dd7d      	ble.n	20007016 <__sfvwrite_r+0x2a6>
20006f1a:	46b9      	mov	r9, r7
20006f1c:	e767      	b.n	20006dee <__sfvwrite_r+0x7e>
20006f1e:	f410 6f90 	tst.w	r0, #1152	; 0x480
20006f22:	bf08      	it	eq
20006f24:	6820      	ldreq	r0, [r4, #0]
20006f26:	f43f af56 	beq.w	20006dd6 <__sfvwrite_r+0x66>
20006f2a:	6962      	ldr	r2, [r4, #20]
20006f2c:	6921      	ldr	r1, [r4, #16]
20006f2e:	6823      	ldr	r3, [r4, #0]
20006f30:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20006f34:	1a5b      	subs	r3, r3, r1
20006f36:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
20006f3a:	f103 0c01 	add.w	ip, r3, #1
20006f3e:	44b4      	add	ip, r6
20006f40:	ea4f 0969 	mov.w	r9, r9, asr #1
20006f44:	45e1      	cmp	r9, ip
20006f46:	464a      	mov	r2, r9
20006f48:	bf3c      	itt	cc
20006f4a:	46e1      	movcc	r9, ip
20006f4c:	464a      	movcc	r2, r9
20006f4e:	f410 6f80 	tst.w	r0, #1024	; 0x400
20006f52:	f000 8083 	beq.w	2000705c <__sfvwrite_r+0x2ec>
20006f56:	4611      	mov	r1, r2
20006f58:	9803      	ldr	r0, [sp, #12]
20006f5a:	9302      	str	r3, [sp, #8]
20006f5c:	f7fc fa72 	bl	20003444 <_malloc_r>
20006f60:	9b02      	ldr	r3, [sp, #8]
20006f62:	2800      	cmp	r0, #0
20006f64:	f000 8099 	beq.w	2000709a <__sfvwrite_r+0x32a>
20006f68:	461a      	mov	r2, r3
20006f6a:	6921      	ldr	r1, [r4, #16]
20006f6c:	9302      	str	r3, [sp, #8]
20006f6e:	9001      	str	r0, [sp, #4]
20006f70:	f7fc fd3a 	bl	200039e8 <memcpy>
20006f74:	89a2      	ldrh	r2, [r4, #12]
20006f76:	9b02      	ldr	r3, [sp, #8]
20006f78:	f8dd c004 	ldr.w	ip, [sp, #4]
20006f7c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20006f80:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20006f84:	81a2      	strh	r2, [r4, #12]
20006f86:	ebc3 0209 	rsb	r2, r3, r9
20006f8a:	eb0c 0003 	add.w	r0, ip, r3
20006f8e:	4637      	mov	r7, r6
20006f90:	46b3      	mov	fp, r6
20006f92:	60a2      	str	r2, [r4, #8]
20006f94:	f8c4 c010 	str.w	ip, [r4, #16]
20006f98:	6020      	str	r0, [r4, #0]
20006f9a:	f8c4 9014 	str.w	r9, [r4, #20]
20006f9e:	e71a      	b.n	20006dd6 <__sfvwrite_r+0x66>
20006fa0:	4652      	mov	r2, sl
20006fa2:	4649      	mov	r1, r9
20006fa4:	4656      	mov	r6, sl
20006fa6:	f8cd c004 	str.w	ip, [sp, #4]
20006faa:	f000 f9ad 	bl	20007308 <memmove>
20006fae:	68a2      	ldr	r2, [r4, #8]
20006fb0:	6823      	ldr	r3, [r4, #0]
20006fb2:	ebbb 0b06 	subs.w	fp, fp, r6
20006fb6:	ebca 0202 	rsb	r2, sl, r2
20006fba:	f8dd c004 	ldr.w	ip, [sp, #4]
20006fbe:	4453      	add	r3, sl
20006fc0:	60a2      	str	r2, [r4, #8]
20006fc2:	6023      	str	r3, [r4, #0]
20006fc4:	f47f af7a 	bne.w	20006ebc <__sfvwrite_r+0x14c>
20006fc8:	9803      	ldr	r0, [sp, #12]
20006fca:	4621      	mov	r1, r4
20006fcc:	f7ff fbfc 	bl	200067c8 <_fflush_r>
20006fd0:	bb08      	cbnz	r0, 20007016 <__sfvwrite_r+0x2a6>
20006fd2:	46dc      	mov	ip, fp
20006fd4:	e772      	b.n	20006ebc <__sfvwrite_r+0x14c>
20006fd6:	4648      	mov	r0, r9
20006fd8:	210a      	movs	r1, #10
20006fda:	463a      	mov	r2, r7
20006fdc:	f000 f95a 	bl	20007294 <memchr>
20006fe0:	2800      	cmp	r0, #0
20006fe2:	d04b      	beq.n	2000707c <__sfvwrite_r+0x30c>
20006fe4:	f100 0b01 	add.w	fp, r0, #1
20006fe8:	f04f 0c01 	mov.w	ip, #1
20006fec:	ebc9 0b0b 	rsb	fp, r9, fp
20006ff0:	e73c      	b.n	20006e6c <__sfvwrite_r+0xfc>
20006ff2:	4649      	mov	r1, r9
20006ff4:	4632      	mov	r2, r6
20006ff6:	f8cd c004 	str.w	ip, [sp, #4]
20006ffa:	f000 f985 	bl	20007308 <memmove>
20006ffe:	6823      	ldr	r3, [r4, #0]
20007000:	4621      	mov	r1, r4
20007002:	9803      	ldr	r0, [sp, #12]
20007004:	199b      	adds	r3, r3, r6
20007006:	6023      	str	r3, [r4, #0]
20007008:	f7ff fbde 	bl	200067c8 <_fflush_r>
2000700c:	f8dd c004 	ldr.w	ip, [sp, #4]
20007010:	2800      	cmp	r0, #0
20007012:	f43f af4f 	beq.w	20006eb4 <__sfvwrite_r+0x144>
20007016:	89a3      	ldrh	r3, [r4, #12]
20007018:	f04f 30ff 	mov.w	r0, #4294967295
2000701c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007020:	81a3      	strh	r3, [r4, #12]
20007022:	e714      	b.n	20006e4e <__sfvwrite_r+0xde>
20007024:	4632      	mov	r2, r6
20007026:	4651      	mov	r1, sl
20007028:	f000 f96e 	bl	20007308 <memmove>
2000702c:	68a2      	ldr	r2, [r4, #8]
2000702e:	6823      	ldr	r3, [r4, #0]
20007030:	4637      	mov	r7, r6
20007032:	1b92      	subs	r2, r2, r6
20007034:	46b1      	mov	r9, r6
20007036:	199b      	adds	r3, r3, r6
20007038:	60a2      	str	r2, [r4, #8]
2000703a:	6023      	str	r3, [r4, #0]
2000703c:	e6d7      	b.n	20006dee <__sfvwrite_r+0x7e>
2000703e:	4651      	mov	r1, sl
20007040:	463a      	mov	r2, r7
20007042:	f000 f961 	bl	20007308 <memmove>
20007046:	6823      	ldr	r3, [r4, #0]
20007048:	9803      	ldr	r0, [sp, #12]
2000704a:	4621      	mov	r1, r4
2000704c:	19db      	adds	r3, r3, r7
2000704e:	6023      	str	r3, [r4, #0]
20007050:	f7ff fbba 	bl	200067c8 <_fflush_r>
20007054:	2800      	cmp	r0, #0
20007056:	f43f aeca 	beq.w	20006dee <__sfvwrite_r+0x7e>
2000705a:	e7dc      	b.n	20007016 <__sfvwrite_r+0x2a6>
2000705c:	9803      	ldr	r0, [sp, #12]
2000705e:	9302      	str	r3, [sp, #8]
20007060:	f000 fe5a 	bl	20007d18 <_realloc_r>
20007064:	9b02      	ldr	r3, [sp, #8]
20007066:	4684      	mov	ip, r0
20007068:	2800      	cmp	r0, #0
2000706a:	d18c      	bne.n	20006f86 <__sfvwrite_r+0x216>
2000706c:	6921      	ldr	r1, [r4, #16]
2000706e:	9803      	ldr	r0, [sp, #12]
20007070:	f7ff fd9e 	bl	20006bb0 <_free_r>
20007074:	9903      	ldr	r1, [sp, #12]
20007076:	230c      	movs	r3, #12
20007078:	600b      	str	r3, [r1, #0]
2000707a:	e7cc      	b.n	20007016 <__sfvwrite_r+0x2a6>
2000707c:	f107 0b01 	add.w	fp, r7, #1
20007080:	f04f 0c01 	mov.w	ip, #1
20007084:	e6f2      	b.n	20006e6c <__sfvwrite_r+0xfc>
20007086:	9903      	ldr	r1, [sp, #12]
20007088:	2209      	movs	r2, #9
2000708a:	89a3      	ldrh	r3, [r4, #12]
2000708c:	f04f 30ff 	mov.w	r0, #4294967295
20007090:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007094:	600a      	str	r2, [r1, #0]
20007096:	81a3      	strh	r3, [r4, #12]
20007098:	e6d9      	b.n	20006e4e <__sfvwrite_r+0xde>
2000709a:	9a03      	ldr	r2, [sp, #12]
2000709c:	230c      	movs	r3, #12
2000709e:	6013      	str	r3, [r2, #0]
200070a0:	e7b9      	b.n	20007016 <__sfvwrite_r+0x2a6>
200070a2:	bf00      	nop

200070a4 <_fwalk_reent>:
200070a4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
200070a8:	4607      	mov	r7, r0
200070aa:	468a      	mov	sl, r1
200070ac:	f7ff fc48 	bl	20006940 <__sfp_lock_acquire>
200070b0:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
200070b4:	bf08      	it	eq
200070b6:	46b0      	moveq	r8, r6
200070b8:	d018      	beq.n	200070ec <_fwalk_reent+0x48>
200070ba:	f04f 0800 	mov.w	r8, #0
200070be:	6875      	ldr	r5, [r6, #4]
200070c0:	68b4      	ldr	r4, [r6, #8]
200070c2:	3d01      	subs	r5, #1
200070c4:	d40f      	bmi.n	200070e6 <_fwalk_reent+0x42>
200070c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
200070ca:	b14b      	cbz	r3, 200070e0 <_fwalk_reent+0x3c>
200070cc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
200070d0:	4621      	mov	r1, r4
200070d2:	4638      	mov	r0, r7
200070d4:	f1b3 3fff 	cmp.w	r3, #4294967295
200070d8:	d002      	beq.n	200070e0 <_fwalk_reent+0x3c>
200070da:	47d0      	blx	sl
200070dc:	ea48 0800 	orr.w	r8, r8, r0
200070e0:	3468      	adds	r4, #104	; 0x68
200070e2:	3d01      	subs	r5, #1
200070e4:	d5ef      	bpl.n	200070c6 <_fwalk_reent+0x22>
200070e6:	6836      	ldr	r6, [r6, #0]
200070e8:	2e00      	cmp	r6, #0
200070ea:	d1e8      	bne.n	200070be <_fwalk_reent+0x1a>
200070ec:	f7ff fc2a 	bl	20006944 <__sfp_lock_release>
200070f0:	4640      	mov	r0, r8
200070f2:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
200070f6:	bf00      	nop

200070f8 <_fwalk>:
200070f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200070fc:	4606      	mov	r6, r0
200070fe:	4688      	mov	r8, r1
20007100:	f7ff fc1e 	bl	20006940 <__sfp_lock_acquire>
20007104:	36d8      	adds	r6, #216	; 0xd8
20007106:	bf08      	it	eq
20007108:	4637      	moveq	r7, r6
2000710a:	d015      	beq.n	20007138 <_fwalk+0x40>
2000710c:	2700      	movs	r7, #0
2000710e:	6875      	ldr	r5, [r6, #4]
20007110:	68b4      	ldr	r4, [r6, #8]
20007112:	3d01      	subs	r5, #1
20007114:	d40d      	bmi.n	20007132 <_fwalk+0x3a>
20007116:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
2000711a:	b13b      	cbz	r3, 2000712c <_fwalk+0x34>
2000711c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20007120:	4620      	mov	r0, r4
20007122:	f1b3 3fff 	cmp.w	r3, #4294967295
20007126:	d001      	beq.n	2000712c <_fwalk+0x34>
20007128:	47c0      	blx	r8
2000712a:	4307      	orrs	r7, r0
2000712c:	3468      	adds	r4, #104	; 0x68
2000712e:	3d01      	subs	r5, #1
20007130:	d5f1      	bpl.n	20007116 <_fwalk+0x1e>
20007132:	6836      	ldr	r6, [r6, #0]
20007134:	2e00      	cmp	r6, #0
20007136:	d1ea      	bne.n	2000710e <_fwalk+0x16>
20007138:	f7ff fc04 	bl	20006944 <__sfp_lock_release>
2000713c:	4638      	mov	r0, r7
2000713e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007142:	bf00      	nop

20007144 <__locale_charset>:
20007144:	f249 4364 	movw	r3, #37988	; 0x9464
20007148:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000714c:	6818      	ldr	r0, [r3, #0]
2000714e:	4770      	bx	lr

20007150 <_localeconv_r>:
20007150:	4800      	ldr	r0, [pc, #0]	; (20007154 <_localeconv_r+0x4>)
20007152:	4770      	bx	lr
20007154:	20009468 	.word	0x20009468

20007158 <localeconv>:
20007158:	4800      	ldr	r0, [pc, #0]	; (2000715c <localeconv+0x4>)
2000715a:	4770      	bx	lr
2000715c:	20009468 	.word	0x20009468

20007160 <_setlocale_r>:
20007160:	b570      	push	{r4, r5, r6, lr}
20007162:	4605      	mov	r5, r0
20007164:	460e      	mov	r6, r1
20007166:	4614      	mov	r4, r2
20007168:	b172      	cbz	r2, 20007188 <_setlocale_r+0x28>
2000716a:	f249 3188 	movw	r1, #37768	; 0x9388
2000716e:	4610      	mov	r0, r2
20007170:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007174:	f001 f812 	bl	2000819c <strcmp>
20007178:	b958      	cbnz	r0, 20007192 <_setlocale_r+0x32>
2000717a:	f249 3088 	movw	r0, #37768	; 0x9388
2000717e:	622c      	str	r4, [r5, #32]
20007180:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007184:	61ee      	str	r6, [r5, #28]
20007186:	bd70      	pop	{r4, r5, r6, pc}
20007188:	f249 3088 	movw	r0, #37768	; 0x9388
2000718c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007190:	bd70      	pop	{r4, r5, r6, pc}
20007192:	f249 31c0 	movw	r1, #37824	; 0x93c0
20007196:	4620      	mov	r0, r4
20007198:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000719c:	f000 fffe 	bl	2000819c <strcmp>
200071a0:	2800      	cmp	r0, #0
200071a2:	d0ea      	beq.n	2000717a <_setlocale_r+0x1a>
200071a4:	2000      	movs	r0, #0
200071a6:	bd70      	pop	{r4, r5, r6, pc}

200071a8 <setlocale>:
200071a8:	f249 6324 	movw	r3, #38436	; 0x9624
200071ac:	460a      	mov	r2, r1
200071ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200071b2:	4601      	mov	r1, r0
200071b4:	6818      	ldr	r0, [r3, #0]
200071b6:	e7d3      	b.n	20007160 <_setlocale_r>

200071b8 <__smakebuf_r>:
200071b8:	898b      	ldrh	r3, [r1, #12]
200071ba:	b5f0      	push	{r4, r5, r6, r7, lr}
200071bc:	460c      	mov	r4, r1
200071be:	b29a      	uxth	r2, r3
200071c0:	b091      	sub	sp, #68	; 0x44
200071c2:	f012 0f02 	tst.w	r2, #2
200071c6:	4605      	mov	r5, r0
200071c8:	d141      	bne.n	2000724e <__smakebuf_r+0x96>
200071ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200071ce:	2900      	cmp	r1, #0
200071d0:	db18      	blt.n	20007204 <__smakebuf_r+0x4c>
200071d2:	aa01      	add	r2, sp, #4
200071d4:	f001 f978 	bl	200084c8 <_fstat_r>
200071d8:	2800      	cmp	r0, #0
200071da:	db11      	blt.n	20007200 <__smakebuf_r+0x48>
200071dc:	9b02      	ldr	r3, [sp, #8]
200071de:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
200071e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
200071e6:	bf14      	ite	ne
200071e8:	2700      	movne	r7, #0
200071ea:	2701      	moveq	r7, #1
200071ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
200071f0:	d040      	beq.n	20007274 <__smakebuf_r+0xbc>
200071f2:	89a3      	ldrh	r3, [r4, #12]
200071f4:	f44f 6680 	mov.w	r6, #1024	; 0x400
200071f8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
200071fc:	81a3      	strh	r3, [r4, #12]
200071fe:	e00b      	b.n	20007218 <__smakebuf_r+0x60>
20007200:	89a3      	ldrh	r3, [r4, #12]
20007202:	b29a      	uxth	r2, r3
20007204:	f012 0f80 	tst.w	r2, #128	; 0x80
20007208:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
2000720c:	bf0c      	ite	eq
2000720e:	f44f 6680 	moveq.w	r6, #1024	; 0x400
20007212:	2640      	movne	r6, #64	; 0x40
20007214:	2700      	movs	r7, #0
20007216:	81a3      	strh	r3, [r4, #12]
20007218:	4628      	mov	r0, r5
2000721a:	4631      	mov	r1, r6
2000721c:	f7fc f912 	bl	20003444 <_malloc_r>
20007220:	b170      	cbz	r0, 20007240 <__smakebuf_r+0x88>
20007222:	89a1      	ldrh	r1, [r4, #12]
20007224:	f646 1289 	movw	r2, #27017	; 0x6989
20007228:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000722c:	6120      	str	r0, [r4, #16]
2000722e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
20007232:	6166      	str	r6, [r4, #20]
20007234:	62aa      	str	r2, [r5, #40]	; 0x28
20007236:	81a1      	strh	r1, [r4, #12]
20007238:	6020      	str	r0, [r4, #0]
2000723a:	b97f      	cbnz	r7, 2000725c <__smakebuf_r+0xa4>
2000723c:	b011      	add	sp, #68	; 0x44
2000723e:	bdf0      	pop	{r4, r5, r6, r7, pc}
20007240:	89a3      	ldrh	r3, [r4, #12]
20007242:	f413 7f00 	tst.w	r3, #512	; 0x200
20007246:	d1f9      	bne.n	2000723c <__smakebuf_r+0x84>
20007248:	f043 0302 	orr.w	r3, r3, #2
2000724c:	81a3      	strh	r3, [r4, #12]
2000724e:	f104 0347 	add.w	r3, r4, #71	; 0x47
20007252:	6123      	str	r3, [r4, #16]
20007254:	6023      	str	r3, [r4, #0]
20007256:	2301      	movs	r3, #1
20007258:	6163      	str	r3, [r4, #20]
2000725a:	e7ef      	b.n	2000723c <__smakebuf_r+0x84>
2000725c:	4628      	mov	r0, r5
2000725e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20007262:	f001 f947 	bl	200084f4 <_isatty_r>
20007266:	2800      	cmp	r0, #0
20007268:	d0e8      	beq.n	2000723c <__smakebuf_r+0x84>
2000726a:	89a3      	ldrh	r3, [r4, #12]
2000726c:	f043 0301 	orr.w	r3, r3, #1
20007270:	81a3      	strh	r3, [r4, #12]
20007272:	e7e3      	b.n	2000723c <__smakebuf_r+0x84>
20007274:	f248 1315 	movw	r3, #33045	; 0x8115
20007278:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
2000727a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000727e:	429a      	cmp	r2, r3
20007280:	d1b7      	bne.n	200071f2 <__smakebuf_r+0x3a>
20007282:	89a2      	ldrh	r2, [r4, #12]
20007284:	f44f 6380 	mov.w	r3, #1024	; 0x400
20007288:	461e      	mov	r6, r3
2000728a:	6523      	str	r3, [r4, #80]	; 0x50
2000728c:	ea42 0303 	orr.w	r3, r2, r3
20007290:	81a3      	strh	r3, [r4, #12]
20007292:	e7c1      	b.n	20007218 <__smakebuf_r+0x60>

20007294 <memchr>:
20007294:	f010 0f03 	tst.w	r0, #3
20007298:	b2c9      	uxtb	r1, r1
2000729a:	b410      	push	{r4}
2000729c:	d010      	beq.n	200072c0 <memchr+0x2c>
2000729e:	2a00      	cmp	r2, #0
200072a0:	d02f      	beq.n	20007302 <memchr+0x6e>
200072a2:	7803      	ldrb	r3, [r0, #0]
200072a4:	428b      	cmp	r3, r1
200072a6:	d02a      	beq.n	200072fe <memchr+0x6a>
200072a8:	3a01      	subs	r2, #1
200072aa:	e005      	b.n	200072b8 <memchr+0x24>
200072ac:	2a00      	cmp	r2, #0
200072ae:	d028      	beq.n	20007302 <memchr+0x6e>
200072b0:	7803      	ldrb	r3, [r0, #0]
200072b2:	3a01      	subs	r2, #1
200072b4:	428b      	cmp	r3, r1
200072b6:	d022      	beq.n	200072fe <memchr+0x6a>
200072b8:	3001      	adds	r0, #1
200072ba:	f010 0f03 	tst.w	r0, #3
200072be:	d1f5      	bne.n	200072ac <memchr+0x18>
200072c0:	2a03      	cmp	r2, #3
200072c2:	d911      	bls.n	200072e8 <memchr+0x54>
200072c4:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
200072c8:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
200072cc:	6803      	ldr	r3, [r0, #0]
200072ce:	ea84 0303 	eor.w	r3, r4, r3
200072d2:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
200072d6:	ea2c 0303 	bic.w	r3, ip, r3
200072da:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
200072de:	d103      	bne.n	200072e8 <memchr+0x54>
200072e0:	3a04      	subs	r2, #4
200072e2:	3004      	adds	r0, #4
200072e4:	2a03      	cmp	r2, #3
200072e6:	d8f1      	bhi.n	200072cc <memchr+0x38>
200072e8:	b15a      	cbz	r2, 20007302 <memchr+0x6e>
200072ea:	7803      	ldrb	r3, [r0, #0]
200072ec:	428b      	cmp	r3, r1
200072ee:	d006      	beq.n	200072fe <memchr+0x6a>
200072f0:	3a01      	subs	r2, #1
200072f2:	b132      	cbz	r2, 20007302 <memchr+0x6e>
200072f4:	f810 3f01 	ldrb.w	r3, [r0, #1]!
200072f8:	3a01      	subs	r2, #1
200072fa:	428b      	cmp	r3, r1
200072fc:	d1f9      	bne.n	200072f2 <memchr+0x5e>
200072fe:	bc10      	pop	{r4}
20007300:	4770      	bx	lr
20007302:	2000      	movs	r0, #0
20007304:	e7fb      	b.n	200072fe <memchr+0x6a>
20007306:	bf00      	nop

20007308 <memmove>:
20007308:	4288      	cmp	r0, r1
2000730a:	468c      	mov	ip, r1
2000730c:	b470      	push	{r4, r5, r6}
2000730e:	4605      	mov	r5, r0
20007310:	4614      	mov	r4, r2
20007312:	d90e      	bls.n	20007332 <memmove+0x2a>
20007314:	188b      	adds	r3, r1, r2
20007316:	4298      	cmp	r0, r3
20007318:	d20b      	bcs.n	20007332 <memmove+0x2a>
2000731a:	b142      	cbz	r2, 2000732e <memmove+0x26>
2000731c:	ebc2 0c03 	rsb	ip, r2, r3
20007320:	4601      	mov	r1, r0
20007322:	1e53      	subs	r3, r2, #1
20007324:	f81c 2003 	ldrb.w	r2, [ip, r3]
20007328:	54ca      	strb	r2, [r1, r3]
2000732a:	3b01      	subs	r3, #1
2000732c:	d2fa      	bcs.n	20007324 <memmove+0x1c>
2000732e:	bc70      	pop	{r4, r5, r6}
20007330:	4770      	bx	lr
20007332:	2a0f      	cmp	r2, #15
20007334:	d809      	bhi.n	2000734a <memmove+0x42>
20007336:	2c00      	cmp	r4, #0
20007338:	d0f9      	beq.n	2000732e <memmove+0x26>
2000733a:	2300      	movs	r3, #0
2000733c:	f81c 2003 	ldrb.w	r2, [ip, r3]
20007340:	54ea      	strb	r2, [r5, r3]
20007342:	3301      	adds	r3, #1
20007344:	42a3      	cmp	r3, r4
20007346:	d1f9      	bne.n	2000733c <memmove+0x34>
20007348:	e7f1      	b.n	2000732e <memmove+0x26>
2000734a:	ea41 0300 	orr.w	r3, r1, r0
2000734e:	f013 0f03 	tst.w	r3, #3
20007352:	d1f0      	bne.n	20007336 <memmove+0x2e>
20007354:	4694      	mov	ip, r2
20007356:	460c      	mov	r4, r1
20007358:	4603      	mov	r3, r0
2000735a:	6825      	ldr	r5, [r4, #0]
2000735c:	f1ac 0c10 	sub.w	ip, ip, #16
20007360:	601d      	str	r5, [r3, #0]
20007362:	6865      	ldr	r5, [r4, #4]
20007364:	605d      	str	r5, [r3, #4]
20007366:	68a5      	ldr	r5, [r4, #8]
20007368:	609d      	str	r5, [r3, #8]
2000736a:	68e5      	ldr	r5, [r4, #12]
2000736c:	3410      	adds	r4, #16
2000736e:	60dd      	str	r5, [r3, #12]
20007370:	3310      	adds	r3, #16
20007372:	f1bc 0f0f 	cmp.w	ip, #15
20007376:	d8f0      	bhi.n	2000735a <memmove+0x52>
20007378:	3a10      	subs	r2, #16
2000737a:	ea4f 1c12 	mov.w	ip, r2, lsr #4
2000737e:	f10c 0501 	add.w	r5, ip, #1
20007382:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
20007386:	012d      	lsls	r5, r5, #4
20007388:	eb02 160c 	add.w	r6, r2, ip, lsl #4
2000738c:	eb01 0c05 	add.w	ip, r1, r5
20007390:	1945      	adds	r5, r0, r5
20007392:	2e03      	cmp	r6, #3
20007394:	4634      	mov	r4, r6
20007396:	d9ce      	bls.n	20007336 <memmove+0x2e>
20007398:	2300      	movs	r3, #0
2000739a:	f85c 2003 	ldr.w	r2, [ip, r3]
2000739e:	50ea      	str	r2, [r5, r3]
200073a0:	3304      	adds	r3, #4
200073a2:	1af2      	subs	r2, r6, r3
200073a4:	2a03      	cmp	r2, #3
200073a6:	d8f8      	bhi.n	2000739a <memmove+0x92>
200073a8:	3e04      	subs	r6, #4
200073aa:	08b3      	lsrs	r3, r6, #2
200073ac:	1c5a      	adds	r2, r3, #1
200073ae:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
200073b2:	0092      	lsls	r2, r2, #2
200073b4:	4494      	add	ip, r2
200073b6:	eb06 0483 	add.w	r4, r6, r3, lsl #2
200073ba:	18ad      	adds	r5, r5, r2
200073bc:	e7bb      	b.n	20007336 <memmove+0x2e>
200073be:	bf00      	nop

200073c0 <__hi0bits>:
200073c0:	0c02      	lsrs	r2, r0, #16
200073c2:	4603      	mov	r3, r0
200073c4:	0412      	lsls	r2, r2, #16
200073c6:	b1b2      	cbz	r2, 200073f6 <__hi0bits+0x36>
200073c8:	2000      	movs	r0, #0
200073ca:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
200073ce:	d101      	bne.n	200073d4 <__hi0bits+0x14>
200073d0:	3008      	adds	r0, #8
200073d2:	021b      	lsls	r3, r3, #8
200073d4:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
200073d8:	d101      	bne.n	200073de <__hi0bits+0x1e>
200073da:	3004      	adds	r0, #4
200073dc:	011b      	lsls	r3, r3, #4
200073de:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
200073e2:	d101      	bne.n	200073e8 <__hi0bits+0x28>
200073e4:	3002      	adds	r0, #2
200073e6:	009b      	lsls	r3, r3, #2
200073e8:	2b00      	cmp	r3, #0
200073ea:	db03      	blt.n	200073f4 <__hi0bits+0x34>
200073ec:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
200073f0:	d004      	beq.n	200073fc <__hi0bits+0x3c>
200073f2:	3001      	adds	r0, #1
200073f4:	4770      	bx	lr
200073f6:	0403      	lsls	r3, r0, #16
200073f8:	2010      	movs	r0, #16
200073fa:	e7e6      	b.n	200073ca <__hi0bits+0xa>
200073fc:	2020      	movs	r0, #32
200073fe:	4770      	bx	lr

20007400 <__lo0bits>:
20007400:	6803      	ldr	r3, [r0, #0]
20007402:	4602      	mov	r2, r0
20007404:	f013 0007 	ands.w	r0, r3, #7
20007408:	d009      	beq.n	2000741e <__lo0bits+0x1e>
2000740a:	f013 0f01 	tst.w	r3, #1
2000740e:	d121      	bne.n	20007454 <__lo0bits+0x54>
20007410:	f013 0f02 	tst.w	r3, #2
20007414:	d122      	bne.n	2000745c <__lo0bits+0x5c>
20007416:	089b      	lsrs	r3, r3, #2
20007418:	2002      	movs	r0, #2
2000741a:	6013      	str	r3, [r2, #0]
2000741c:	4770      	bx	lr
2000741e:	b299      	uxth	r1, r3
20007420:	b909      	cbnz	r1, 20007426 <__lo0bits+0x26>
20007422:	0c1b      	lsrs	r3, r3, #16
20007424:	2010      	movs	r0, #16
20007426:	f013 0fff 	tst.w	r3, #255	; 0xff
2000742a:	d101      	bne.n	20007430 <__lo0bits+0x30>
2000742c:	3008      	adds	r0, #8
2000742e:	0a1b      	lsrs	r3, r3, #8
20007430:	f013 0f0f 	tst.w	r3, #15
20007434:	d101      	bne.n	2000743a <__lo0bits+0x3a>
20007436:	3004      	adds	r0, #4
20007438:	091b      	lsrs	r3, r3, #4
2000743a:	f013 0f03 	tst.w	r3, #3
2000743e:	d101      	bne.n	20007444 <__lo0bits+0x44>
20007440:	3002      	adds	r0, #2
20007442:	089b      	lsrs	r3, r3, #2
20007444:	f013 0f01 	tst.w	r3, #1
20007448:	d102      	bne.n	20007450 <__lo0bits+0x50>
2000744a:	085b      	lsrs	r3, r3, #1
2000744c:	d004      	beq.n	20007458 <__lo0bits+0x58>
2000744e:	3001      	adds	r0, #1
20007450:	6013      	str	r3, [r2, #0]
20007452:	4770      	bx	lr
20007454:	2000      	movs	r0, #0
20007456:	4770      	bx	lr
20007458:	2020      	movs	r0, #32
2000745a:	4770      	bx	lr
2000745c:	085b      	lsrs	r3, r3, #1
2000745e:	2001      	movs	r0, #1
20007460:	6013      	str	r3, [r2, #0]
20007462:	4770      	bx	lr

20007464 <__mcmp>:
20007464:	4603      	mov	r3, r0
20007466:	690a      	ldr	r2, [r1, #16]
20007468:	6900      	ldr	r0, [r0, #16]
2000746a:	b410      	push	{r4}
2000746c:	1a80      	subs	r0, r0, r2
2000746e:	d111      	bne.n	20007494 <__mcmp+0x30>
20007470:	3204      	adds	r2, #4
20007472:	f103 0c14 	add.w	ip, r3, #20
20007476:	0092      	lsls	r2, r2, #2
20007478:	189b      	adds	r3, r3, r2
2000747a:	1889      	adds	r1, r1, r2
2000747c:	3104      	adds	r1, #4
2000747e:	3304      	adds	r3, #4
20007480:	f853 4c04 	ldr.w	r4, [r3, #-4]
20007484:	3b04      	subs	r3, #4
20007486:	f851 2c04 	ldr.w	r2, [r1, #-4]
2000748a:	3904      	subs	r1, #4
2000748c:	4294      	cmp	r4, r2
2000748e:	d103      	bne.n	20007498 <__mcmp+0x34>
20007490:	459c      	cmp	ip, r3
20007492:	d3f5      	bcc.n	20007480 <__mcmp+0x1c>
20007494:	bc10      	pop	{r4}
20007496:	4770      	bx	lr
20007498:	bf38      	it	cc
2000749a:	f04f 30ff 	movcc.w	r0, #4294967295
2000749e:	d3f9      	bcc.n	20007494 <__mcmp+0x30>
200074a0:	2001      	movs	r0, #1
200074a2:	e7f7      	b.n	20007494 <__mcmp+0x30>

200074a4 <__ulp>:
200074a4:	f240 0300 	movw	r3, #0
200074a8:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
200074ac:	ea01 0303 	and.w	r3, r1, r3
200074b0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
200074b4:	2b00      	cmp	r3, #0
200074b6:	dd02      	ble.n	200074be <__ulp+0x1a>
200074b8:	4619      	mov	r1, r3
200074ba:	2000      	movs	r0, #0
200074bc:	4770      	bx	lr
200074be:	425b      	negs	r3, r3
200074c0:	151b      	asrs	r3, r3, #20
200074c2:	2b13      	cmp	r3, #19
200074c4:	dd0e      	ble.n	200074e4 <__ulp+0x40>
200074c6:	3b14      	subs	r3, #20
200074c8:	2b1e      	cmp	r3, #30
200074ca:	dd03      	ble.n	200074d4 <__ulp+0x30>
200074cc:	2301      	movs	r3, #1
200074ce:	2100      	movs	r1, #0
200074d0:	4618      	mov	r0, r3
200074d2:	4770      	bx	lr
200074d4:	2201      	movs	r2, #1
200074d6:	f1c3 031f 	rsb	r3, r3, #31
200074da:	2100      	movs	r1, #0
200074dc:	fa12 f303 	lsls.w	r3, r2, r3
200074e0:	4618      	mov	r0, r3
200074e2:	4770      	bx	lr
200074e4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
200074e8:	2000      	movs	r0, #0
200074ea:	fa52 f103 	asrs.w	r1, r2, r3
200074ee:	4770      	bx	lr

200074f0 <__b2d>:
200074f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200074f4:	6904      	ldr	r4, [r0, #16]
200074f6:	f100 0614 	add.w	r6, r0, #20
200074fa:	460f      	mov	r7, r1
200074fc:	3404      	adds	r4, #4
200074fe:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
20007502:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20007506:	46a0      	mov	r8, r4
20007508:	4628      	mov	r0, r5
2000750a:	f7ff ff59 	bl	200073c0 <__hi0bits>
2000750e:	280a      	cmp	r0, #10
20007510:	f1c0 0320 	rsb	r3, r0, #32
20007514:	603b      	str	r3, [r7, #0]
20007516:	dc14      	bgt.n	20007542 <__b2d+0x52>
20007518:	42a6      	cmp	r6, r4
2000751a:	f1c0 030b 	rsb	r3, r0, #11
2000751e:	d237      	bcs.n	20007590 <__b2d+0xa0>
20007520:	f854 1c04 	ldr.w	r1, [r4, #-4]
20007524:	40d9      	lsrs	r1, r3
20007526:	fa25 fc03 	lsr.w	ip, r5, r3
2000752a:	3015      	adds	r0, #21
2000752c:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
20007530:	4085      	lsls	r5, r0
20007532:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
20007536:	ea41 0205 	orr.w	r2, r1, r5
2000753a:	4610      	mov	r0, r2
2000753c:	4619      	mov	r1, r3
2000753e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007542:	42a6      	cmp	r6, r4
20007544:	d320      	bcc.n	20007588 <__b2d+0x98>
20007546:	2100      	movs	r1, #0
20007548:	380b      	subs	r0, #11
2000754a:	bf02      	ittt	eq
2000754c:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
20007550:	460a      	moveq	r2, r1
20007552:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
20007556:	d0f0      	beq.n	2000753a <__b2d+0x4a>
20007558:	42b4      	cmp	r4, r6
2000755a:	f1c0 0320 	rsb	r3, r0, #32
2000755e:	d919      	bls.n	20007594 <__b2d+0xa4>
20007560:	f854 4c04 	ldr.w	r4, [r4, #-4]
20007564:	40dc      	lsrs	r4, r3
20007566:	4085      	lsls	r5, r0
20007568:	fa21 fc03 	lsr.w	ip, r1, r3
2000756c:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
20007570:	fa11 f000 	lsls.w	r0, r1, r0
20007574:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
20007578:	ea44 0200 	orr.w	r2, r4, r0
2000757c:	ea45 030c 	orr.w	r3, r5, ip
20007580:	4610      	mov	r0, r2
20007582:	4619      	mov	r1, r3
20007584:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007588:	f854 1c04 	ldr.w	r1, [r4, #-4]
2000758c:	3c04      	subs	r4, #4
2000758e:	e7db      	b.n	20007548 <__b2d+0x58>
20007590:	2100      	movs	r1, #0
20007592:	e7c8      	b.n	20007526 <__b2d+0x36>
20007594:	2400      	movs	r4, #0
20007596:	e7e6      	b.n	20007566 <__b2d+0x76>

20007598 <__ratio>:
20007598:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
2000759c:	b083      	sub	sp, #12
2000759e:	460e      	mov	r6, r1
200075a0:	a901      	add	r1, sp, #4
200075a2:	4607      	mov	r7, r0
200075a4:	f7ff ffa4 	bl	200074f0 <__b2d>
200075a8:	460d      	mov	r5, r1
200075aa:	4604      	mov	r4, r0
200075ac:	4669      	mov	r1, sp
200075ae:	4630      	mov	r0, r6
200075b0:	f7ff ff9e 	bl	200074f0 <__b2d>
200075b4:	f8dd c004 	ldr.w	ip, [sp, #4]
200075b8:	46a9      	mov	r9, r5
200075ba:	46a0      	mov	r8, r4
200075bc:	460b      	mov	r3, r1
200075be:	4602      	mov	r2, r0
200075c0:	6931      	ldr	r1, [r6, #16]
200075c2:	4616      	mov	r6, r2
200075c4:	6938      	ldr	r0, [r7, #16]
200075c6:	461f      	mov	r7, r3
200075c8:	1a40      	subs	r0, r0, r1
200075ca:	9900      	ldr	r1, [sp, #0]
200075cc:	ebc1 010c 	rsb	r1, r1, ip
200075d0:	eb01 1140 	add.w	r1, r1, r0, lsl #5
200075d4:	2900      	cmp	r1, #0
200075d6:	bfc9      	itett	gt
200075d8:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
200075dc:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
200075e0:	4624      	movgt	r4, r4
200075e2:	464d      	movgt	r5, r9
200075e4:	bfdc      	itt	le
200075e6:	4612      	movle	r2, r2
200075e8:	463b      	movle	r3, r7
200075ea:	4620      	mov	r0, r4
200075ec:	4629      	mov	r1, r5
200075ee:	f7fb fe09 	bl	20003204 <__aeabi_ddiv>
200075f2:	b003      	add	sp, #12
200075f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

200075f8 <_mprec_log10>:
200075f8:	2817      	cmp	r0, #23
200075fa:	b510      	push	{r4, lr}
200075fc:	4604      	mov	r4, r0
200075fe:	dd0e      	ble.n	2000761e <_mprec_log10+0x26>
20007600:	f240 0100 	movw	r1, #0
20007604:	2000      	movs	r0, #0
20007606:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
2000760a:	f240 0300 	movw	r3, #0
2000760e:	2200      	movs	r2, #0
20007610:	f2c4 0324 	movt	r3, #16420	; 0x4024
20007614:	f7fb fccc 	bl	20002fb0 <__aeabi_dmul>
20007618:	3c01      	subs	r4, #1
2000761a:	d1f6      	bne.n	2000760a <_mprec_log10+0x12>
2000761c:	bd10      	pop	{r4, pc}
2000761e:	f249 43a8 	movw	r3, #38056	; 0x94a8
20007622:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007626:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
2000762a:	e9d3 0100 	ldrd	r0, r1, [r3]
2000762e:	bd10      	pop	{r4, pc}

20007630 <__copybits>:
20007630:	6913      	ldr	r3, [r2, #16]
20007632:	3901      	subs	r1, #1
20007634:	f102 0c14 	add.w	ip, r2, #20
20007638:	b410      	push	{r4}
2000763a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
2000763e:	114c      	asrs	r4, r1, #5
20007640:	3214      	adds	r2, #20
20007642:	3401      	adds	r4, #1
20007644:	4594      	cmp	ip, r2
20007646:	eb00 0484 	add.w	r4, r0, r4, lsl #2
2000764a:	d20f      	bcs.n	2000766c <__copybits+0x3c>
2000764c:	2300      	movs	r3, #0
2000764e:	f85c 1003 	ldr.w	r1, [ip, r3]
20007652:	50c1      	str	r1, [r0, r3]
20007654:	3304      	adds	r3, #4
20007656:	eb03 010c 	add.w	r1, r3, ip
2000765a:	428a      	cmp	r2, r1
2000765c:	d8f7      	bhi.n	2000764e <__copybits+0x1e>
2000765e:	ea6f 0c0c 	mvn.w	ip, ip
20007662:	4462      	add	r2, ip
20007664:	f022 0203 	bic.w	r2, r2, #3
20007668:	3204      	adds	r2, #4
2000766a:	1880      	adds	r0, r0, r2
2000766c:	4284      	cmp	r4, r0
2000766e:	d904      	bls.n	2000767a <__copybits+0x4a>
20007670:	2300      	movs	r3, #0
20007672:	f840 3b04 	str.w	r3, [r0], #4
20007676:	4284      	cmp	r4, r0
20007678:	d8fb      	bhi.n	20007672 <__copybits+0x42>
2000767a:	bc10      	pop	{r4}
2000767c:	4770      	bx	lr
2000767e:	bf00      	nop

20007680 <__any_on>:
20007680:	6902      	ldr	r2, [r0, #16]
20007682:	114b      	asrs	r3, r1, #5
20007684:	429a      	cmp	r2, r3
20007686:	db10      	blt.n	200076aa <__any_on+0x2a>
20007688:	dd0e      	ble.n	200076a8 <__any_on+0x28>
2000768a:	f011 011f 	ands.w	r1, r1, #31
2000768e:	d00b      	beq.n	200076a8 <__any_on+0x28>
20007690:	461a      	mov	r2, r3
20007692:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20007696:	695b      	ldr	r3, [r3, #20]
20007698:	fa23 fc01 	lsr.w	ip, r3, r1
2000769c:	fa0c f101 	lsl.w	r1, ip, r1
200076a0:	4299      	cmp	r1, r3
200076a2:	d002      	beq.n	200076aa <__any_on+0x2a>
200076a4:	2001      	movs	r0, #1
200076a6:	4770      	bx	lr
200076a8:	461a      	mov	r2, r3
200076aa:	3204      	adds	r2, #4
200076ac:	f100 0114 	add.w	r1, r0, #20
200076b0:	eb00 0382 	add.w	r3, r0, r2, lsl #2
200076b4:	f103 0c04 	add.w	ip, r3, #4
200076b8:	4561      	cmp	r1, ip
200076ba:	d20b      	bcs.n	200076d4 <__any_on+0x54>
200076bc:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
200076c0:	2a00      	cmp	r2, #0
200076c2:	d1ef      	bne.n	200076a4 <__any_on+0x24>
200076c4:	4299      	cmp	r1, r3
200076c6:	d205      	bcs.n	200076d4 <__any_on+0x54>
200076c8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
200076cc:	2a00      	cmp	r2, #0
200076ce:	d1e9      	bne.n	200076a4 <__any_on+0x24>
200076d0:	4299      	cmp	r1, r3
200076d2:	d3f9      	bcc.n	200076c8 <__any_on+0x48>
200076d4:	2000      	movs	r0, #0
200076d6:	4770      	bx	lr

200076d8 <_Bfree>:
200076d8:	b530      	push	{r4, r5, lr}
200076da:	6a45      	ldr	r5, [r0, #36]	; 0x24
200076dc:	b083      	sub	sp, #12
200076de:	4604      	mov	r4, r0
200076e0:	b155      	cbz	r5, 200076f8 <_Bfree+0x20>
200076e2:	b139      	cbz	r1, 200076f4 <_Bfree+0x1c>
200076e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
200076e6:	684a      	ldr	r2, [r1, #4]
200076e8:	68db      	ldr	r3, [r3, #12]
200076ea:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
200076ee:	6008      	str	r0, [r1, #0]
200076f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
200076f4:	b003      	add	sp, #12
200076f6:	bd30      	pop	{r4, r5, pc}
200076f8:	2010      	movs	r0, #16
200076fa:	9101      	str	r1, [sp, #4]
200076fc:	f7fb fe9a 	bl	20003434 <malloc>
20007700:	9901      	ldr	r1, [sp, #4]
20007702:	6260      	str	r0, [r4, #36]	; 0x24
20007704:	60c5      	str	r5, [r0, #12]
20007706:	6045      	str	r5, [r0, #4]
20007708:	6085      	str	r5, [r0, #8]
2000770a:	6005      	str	r5, [r0, #0]
2000770c:	e7e9      	b.n	200076e2 <_Bfree+0xa>
2000770e:	bf00      	nop

20007710 <_Balloc>:
20007710:	b570      	push	{r4, r5, r6, lr}
20007712:	6a44      	ldr	r4, [r0, #36]	; 0x24
20007714:	4606      	mov	r6, r0
20007716:	460d      	mov	r5, r1
20007718:	b164      	cbz	r4, 20007734 <_Balloc+0x24>
2000771a:	68e2      	ldr	r2, [r4, #12]
2000771c:	b1a2      	cbz	r2, 20007748 <_Balloc+0x38>
2000771e:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
20007722:	b1eb      	cbz	r3, 20007760 <_Balloc+0x50>
20007724:	6819      	ldr	r1, [r3, #0]
20007726:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
2000772a:	2200      	movs	r2, #0
2000772c:	60da      	str	r2, [r3, #12]
2000772e:	611a      	str	r2, [r3, #16]
20007730:	4618      	mov	r0, r3
20007732:	bd70      	pop	{r4, r5, r6, pc}
20007734:	2010      	movs	r0, #16
20007736:	f7fb fe7d 	bl	20003434 <malloc>
2000773a:	2300      	movs	r3, #0
2000773c:	4604      	mov	r4, r0
2000773e:	6270      	str	r0, [r6, #36]	; 0x24
20007740:	60c3      	str	r3, [r0, #12]
20007742:	6043      	str	r3, [r0, #4]
20007744:	6083      	str	r3, [r0, #8]
20007746:	6003      	str	r3, [r0, #0]
20007748:	2210      	movs	r2, #16
2000774a:	4630      	mov	r0, r6
2000774c:	2104      	movs	r1, #4
2000774e:	f000 fe13 	bl	20008378 <_calloc_r>
20007752:	6a73      	ldr	r3, [r6, #36]	; 0x24
20007754:	60e0      	str	r0, [r4, #12]
20007756:	68da      	ldr	r2, [r3, #12]
20007758:	2a00      	cmp	r2, #0
2000775a:	d1e0      	bne.n	2000771e <_Balloc+0xe>
2000775c:	4613      	mov	r3, r2
2000775e:	e7e7      	b.n	20007730 <_Balloc+0x20>
20007760:	2401      	movs	r4, #1
20007762:	4630      	mov	r0, r6
20007764:	4621      	mov	r1, r4
20007766:	40ac      	lsls	r4, r5
20007768:	1d62      	adds	r2, r4, #5
2000776a:	0092      	lsls	r2, r2, #2
2000776c:	f000 fe04 	bl	20008378 <_calloc_r>
20007770:	4603      	mov	r3, r0
20007772:	2800      	cmp	r0, #0
20007774:	d0dc      	beq.n	20007730 <_Balloc+0x20>
20007776:	6045      	str	r5, [r0, #4]
20007778:	6084      	str	r4, [r0, #8]
2000777a:	e7d6      	b.n	2000772a <_Balloc+0x1a>

2000777c <__d2b>:
2000777c:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20007780:	b083      	sub	sp, #12
20007782:	2101      	movs	r1, #1
20007784:	461d      	mov	r5, r3
20007786:	4614      	mov	r4, r2
20007788:	9f0a      	ldr	r7, [sp, #40]	; 0x28
2000778a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
2000778c:	f7ff ffc0 	bl	20007710 <_Balloc>
20007790:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
20007794:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
20007798:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
2000779c:	4615      	mov	r5, r2
2000779e:	ea5f 5a12 	movs.w	sl, r2, lsr #20
200077a2:	9300      	str	r3, [sp, #0]
200077a4:	bf1c      	itt	ne
200077a6:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
200077aa:	9300      	strne	r3, [sp, #0]
200077ac:	4680      	mov	r8, r0
200077ae:	2c00      	cmp	r4, #0
200077b0:	d023      	beq.n	200077fa <__d2b+0x7e>
200077b2:	a802      	add	r0, sp, #8
200077b4:	f840 4d04 	str.w	r4, [r0, #-4]!
200077b8:	f7ff fe22 	bl	20007400 <__lo0bits>
200077bc:	4603      	mov	r3, r0
200077be:	2800      	cmp	r0, #0
200077c0:	d137      	bne.n	20007832 <__d2b+0xb6>
200077c2:	9901      	ldr	r1, [sp, #4]
200077c4:	9a00      	ldr	r2, [sp, #0]
200077c6:	f8c8 1014 	str.w	r1, [r8, #20]
200077ca:	2a00      	cmp	r2, #0
200077cc:	bf14      	ite	ne
200077ce:	2402      	movne	r4, #2
200077d0:	2401      	moveq	r4, #1
200077d2:	f8c8 2018 	str.w	r2, [r8, #24]
200077d6:	f8c8 4010 	str.w	r4, [r8, #16]
200077da:	f1ba 0f00 	cmp.w	sl, #0
200077de:	d01b      	beq.n	20007818 <__d2b+0x9c>
200077e0:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
200077e4:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
200077e8:	f1aa 0a03 	sub.w	sl, sl, #3
200077ec:	4453      	add	r3, sl
200077ee:	603b      	str	r3, [r7, #0]
200077f0:	6032      	str	r2, [r6, #0]
200077f2:	4640      	mov	r0, r8
200077f4:	b003      	add	sp, #12
200077f6:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
200077fa:	4668      	mov	r0, sp
200077fc:	f7ff fe00 	bl	20007400 <__lo0bits>
20007800:	2301      	movs	r3, #1
20007802:	461c      	mov	r4, r3
20007804:	f8c8 3010 	str.w	r3, [r8, #16]
20007808:	9b00      	ldr	r3, [sp, #0]
2000780a:	f8c8 3014 	str.w	r3, [r8, #20]
2000780e:	f100 0320 	add.w	r3, r0, #32
20007812:	f1ba 0f00 	cmp.w	sl, #0
20007816:	d1e3      	bne.n	200077e0 <__d2b+0x64>
20007818:	eb08 0284 	add.w	r2, r8, r4, lsl #2
2000781c:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
20007820:	3b02      	subs	r3, #2
20007822:	603b      	str	r3, [r7, #0]
20007824:	6910      	ldr	r0, [r2, #16]
20007826:	f7ff fdcb 	bl	200073c0 <__hi0bits>
2000782a:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
2000782e:	6030      	str	r0, [r6, #0]
20007830:	e7df      	b.n	200077f2 <__d2b+0x76>
20007832:	9a00      	ldr	r2, [sp, #0]
20007834:	f1c0 0120 	rsb	r1, r0, #32
20007838:	fa12 f101 	lsls.w	r1, r2, r1
2000783c:	40c2      	lsrs	r2, r0
2000783e:	9801      	ldr	r0, [sp, #4]
20007840:	4301      	orrs	r1, r0
20007842:	f8c8 1014 	str.w	r1, [r8, #20]
20007846:	9200      	str	r2, [sp, #0]
20007848:	e7bf      	b.n	200077ca <__d2b+0x4e>
2000784a:	bf00      	nop

2000784c <__mdiff>:
2000784c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007850:	6913      	ldr	r3, [r2, #16]
20007852:	690f      	ldr	r7, [r1, #16]
20007854:	460c      	mov	r4, r1
20007856:	4615      	mov	r5, r2
20007858:	1aff      	subs	r7, r7, r3
2000785a:	2f00      	cmp	r7, #0
2000785c:	d04f      	beq.n	200078fe <__mdiff+0xb2>
2000785e:	db6a      	blt.n	20007936 <__mdiff+0xea>
20007860:	2700      	movs	r7, #0
20007862:	f101 0614 	add.w	r6, r1, #20
20007866:	6861      	ldr	r1, [r4, #4]
20007868:	f7ff ff52 	bl	20007710 <_Balloc>
2000786c:	f8d5 8010 	ldr.w	r8, [r5, #16]
20007870:	f8d4 c010 	ldr.w	ip, [r4, #16]
20007874:	f105 0114 	add.w	r1, r5, #20
20007878:	2200      	movs	r2, #0
2000787a:	eb05 0588 	add.w	r5, r5, r8, lsl #2
2000787e:	eb04 048c 	add.w	r4, r4, ip, lsl #2
20007882:	f105 0814 	add.w	r8, r5, #20
20007886:	3414      	adds	r4, #20
20007888:	f100 0314 	add.w	r3, r0, #20
2000788c:	60c7      	str	r7, [r0, #12]
2000788e:	f851 7b04 	ldr.w	r7, [r1], #4
20007892:	f856 5b04 	ldr.w	r5, [r6], #4
20007896:	46bb      	mov	fp, r7
20007898:	fa1f fa87 	uxth.w	sl, r7
2000789c:	0c3f      	lsrs	r7, r7, #16
2000789e:	fa1f f985 	uxth.w	r9, r5
200078a2:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
200078a6:	ebca 0a09 	rsb	sl, sl, r9
200078aa:	4452      	add	r2, sl
200078ac:	eb07 4722 	add.w	r7, r7, r2, asr #16
200078b0:	b292      	uxth	r2, r2
200078b2:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
200078b6:	f843 2b04 	str.w	r2, [r3], #4
200078ba:	143a      	asrs	r2, r7, #16
200078bc:	4588      	cmp	r8, r1
200078be:	d8e6      	bhi.n	2000788e <__mdiff+0x42>
200078c0:	42a6      	cmp	r6, r4
200078c2:	d20e      	bcs.n	200078e2 <__mdiff+0x96>
200078c4:	f856 1b04 	ldr.w	r1, [r6], #4
200078c8:	b28d      	uxth	r5, r1
200078ca:	0c09      	lsrs	r1, r1, #16
200078cc:	1952      	adds	r2, r2, r5
200078ce:	eb01 4122 	add.w	r1, r1, r2, asr #16
200078d2:	b292      	uxth	r2, r2
200078d4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
200078d8:	f843 2b04 	str.w	r2, [r3], #4
200078dc:	140a      	asrs	r2, r1, #16
200078de:	42b4      	cmp	r4, r6
200078e0:	d8f0      	bhi.n	200078c4 <__mdiff+0x78>
200078e2:	f853 2c04 	ldr.w	r2, [r3, #-4]
200078e6:	b932      	cbnz	r2, 200078f6 <__mdiff+0xaa>
200078e8:	f853 2c08 	ldr.w	r2, [r3, #-8]
200078ec:	f10c 3cff 	add.w	ip, ip, #4294967295
200078f0:	3b04      	subs	r3, #4
200078f2:	2a00      	cmp	r2, #0
200078f4:	d0f8      	beq.n	200078e8 <__mdiff+0x9c>
200078f6:	f8c0 c010 	str.w	ip, [r0, #16]
200078fa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200078fe:	3304      	adds	r3, #4
20007900:	f101 0614 	add.w	r6, r1, #20
20007904:	009b      	lsls	r3, r3, #2
20007906:	18d2      	adds	r2, r2, r3
20007908:	18cb      	adds	r3, r1, r3
2000790a:	3304      	adds	r3, #4
2000790c:	3204      	adds	r2, #4
2000790e:	f853 cc04 	ldr.w	ip, [r3, #-4]
20007912:	3b04      	subs	r3, #4
20007914:	f852 1c04 	ldr.w	r1, [r2, #-4]
20007918:	3a04      	subs	r2, #4
2000791a:	458c      	cmp	ip, r1
2000791c:	d10a      	bne.n	20007934 <__mdiff+0xe8>
2000791e:	429e      	cmp	r6, r3
20007920:	d3f5      	bcc.n	2000790e <__mdiff+0xc2>
20007922:	2100      	movs	r1, #0
20007924:	f7ff fef4 	bl	20007710 <_Balloc>
20007928:	2301      	movs	r3, #1
2000792a:	6103      	str	r3, [r0, #16]
2000792c:	2300      	movs	r3, #0
2000792e:	6143      	str	r3, [r0, #20]
20007930:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007934:	d297      	bcs.n	20007866 <__mdiff+0x1a>
20007936:	4623      	mov	r3, r4
20007938:	462c      	mov	r4, r5
2000793a:	2701      	movs	r7, #1
2000793c:	461d      	mov	r5, r3
2000793e:	f104 0614 	add.w	r6, r4, #20
20007942:	e790      	b.n	20007866 <__mdiff+0x1a>

20007944 <__lshift>:
20007944:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20007948:	690d      	ldr	r5, [r1, #16]
2000794a:	688b      	ldr	r3, [r1, #8]
2000794c:	1156      	asrs	r6, r2, #5
2000794e:	3501      	adds	r5, #1
20007950:	460c      	mov	r4, r1
20007952:	19ad      	adds	r5, r5, r6
20007954:	4690      	mov	r8, r2
20007956:	429d      	cmp	r5, r3
20007958:	4682      	mov	sl, r0
2000795a:	6849      	ldr	r1, [r1, #4]
2000795c:	dd03      	ble.n	20007966 <__lshift+0x22>
2000795e:	005b      	lsls	r3, r3, #1
20007960:	3101      	adds	r1, #1
20007962:	429d      	cmp	r5, r3
20007964:	dcfb      	bgt.n	2000795e <__lshift+0x1a>
20007966:	4650      	mov	r0, sl
20007968:	f7ff fed2 	bl	20007710 <_Balloc>
2000796c:	2e00      	cmp	r6, #0
2000796e:	4607      	mov	r7, r0
20007970:	f100 0214 	add.w	r2, r0, #20
20007974:	dd0a      	ble.n	2000798c <__lshift+0x48>
20007976:	2300      	movs	r3, #0
20007978:	4619      	mov	r1, r3
2000797a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
2000797e:	3301      	adds	r3, #1
20007980:	42b3      	cmp	r3, r6
20007982:	d1fa      	bne.n	2000797a <__lshift+0x36>
20007984:	eb07 0383 	add.w	r3, r7, r3, lsl #2
20007988:	f103 0214 	add.w	r2, r3, #20
2000798c:	6920      	ldr	r0, [r4, #16]
2000798e:	f104 0314 	add.w	r3, r4, #20
20007992:	eb04 0080 	add.w	r0, r4, r0, lsl #2
20007996:	3014      	adds	r0, #20
20007998:	f018 081f 	ands.w	r8, r8, #31
2000799c:	d01b      	beq.n	200079d6 <__lshift+0x92>
2000799e:	f1c8 0e20 	rsb	lr, r8, #32
200079a2:	2100      	movs	r1, #0
200079a4:	681e      	ldr	r6, [r3, #0]
200079a6:	fa06 fc08 	lsl.w	ip, r6, r8
200079aa:	ea41 010c 	orr.w	r1, r1, ip
200079ae:	f842 1b04 	str.w	r1, [r2], #4
200079b2:	f853 1b04 	ldr.w	r1, [r3], #4
200079b6:	4298      	cmp	r0, r3
200079b8:	fa21 f10e 	lsr.w	r1, r1, lr
200079bc:	d8f2      	bhi.n	200079a4 <__lshift+0x60>
200079be:	6011      	str	r1, [r2, #0]
200079c0:	b101      	cbz	r1, 200079c4 <__lshift+0x80>
200079c2:	3501      	adds	r5, #1
200079c4:	4650      	mov	r0, sl
200079c6:	3d01      	subs	r5, #1
200079c8:	4621      	mov	r1, r4
200079ca:	613d      	str	r5, [r7, #16]
200079cc:	f7ff fe84 	bl	200076d8 <_Bfree>
200079d0:	4638      	mov	r0, r7
200079d2:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
200079d6:	f853 1008 	ldr.w	r1, [r3, r8]
200079da:	f842 1008 	str.w	r1, [r2, r8]
200079de:	f108 0804 	add.w	r8, r8, #4
200079e2:	eb08 0103 	add.w	r1, r8, r3
200079e6:	4288      	cmp	r0, r1
200079e8:	d9ec      	bls.n	200079c4 <__lshift+0x80>
200079ea:	f853 1008 	ldr.w	r1, [r3, r8]
200079ee:	f842 1008 	str.w	r1, [r2, r8]
200079f2:	f108 0804 	add.w	r8, r8, #4
200079f6:	eb08 0103 	add.w	r1, r8, r3
200079fa:	4288      	cmp	r0, r1
200079fc:	d8eb      	bhi.n	200079d6 <__lshift+0x92>
200079fe:	e7e1      	b.n	200079c4 <__lshift+0x80>

20007a00 <__multiply>:
20007a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007a04:	f8d1 8010 	ldr.w	r8, [r1, #16]
20007a08:	6917      	ldr	r7, [r2, #16]
20007a0a:	460d      	mov	r5, r1
20007a0c:	4616      	mov	r6, r2
20007a0e:	b087      	sub	sp, #28
20007a10:	45b8      	cmp	r8, r7
20007a12:	bfb5      	itete	lt
20007a14:	4615      	movlt	r5, r2
20007a16:	463b      	movge	r3, r7
20007a18:	460b      	movlt	r3, r1
20007a1a:	4647      	movge	r7, r8
20007a1c:	bfb4      	ite	lt
20007a1e:	461e      	movlt	r6, r3
20007a20:	4698      	movge	r8, r3
20007a22:	68ab      	ldr	r3, [r5, #8]
20007a24:	eb08 0407 	add.w	r4, r8, r7
20007a28:	6869      	ldr	r1, [r5, #4]
20007a2a:	429c      	cmp	r4, r3
20007a2c:	bfc8      	it	gt
20007a2e:	3101      	addgt	r1, #1
20007a30:	f7ff fe6e 	bl	20007710 <_Balloc>
20007a34:	eb00 0384 	add.w	r3, r0, r4, lsl #2
20007a38:	f100 0b14 	add.w	fp, r0, #20
20007a3c:	3314      	adds	r3, #20
20007a3e:	9003      	str	r0, [sp, #12]
20007a40:	459b      	cmp	fp, r3
20007a42:	9304      	str	r3, [sp, #16]
20007a44:	d206      	bcs.n	20007a54 <__multiply+0x54>
20007a46:	9904      	ldr	r1, [sp, #16]
20007a48:	465b      	mov	r3, fp
20007a4a:	2200      	movs	r2, #0
20007a4c:	f843 2b04 	str.w	r2, [r3], #4
20007a50:	4299      	cmp	r1, r3
20007a52:	d8fb      	bhi.n	20007a4c <__multiply+0x4c>
20007a54:	eb06 0888 	add.w	r8, r6, r8, lsl #2
20007a58:	f106 0914 	add.w	r9, r6, #20
20007a5c:	f108 0814 	add.w	r8, r8, #20
20007a60:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
20007a64:	3514      	adds	r5, #20
20007a66:	45c1      	cmp	r9, r8
20007a68:	f8cd 8004 	str.w	r8, [sp, #4]
20007a6c:	f10c 0c14 	add.w	ip, ip, #20
20007a70:	9502      	str	r5, [sp, #8]
20007a72:	d24b      	bcs.n	20007b0c <__multiply+0x10c>
20007a74:	f04f 0a00 	mov.w	sl, #0
20007a78:	9405      	str	r4, [sp, #20]
20007a7a:	f859 400a 	ldr.w	r4, [r9, sl]
20007a7e:	eb0a 080b 	add.w	r8, sl, fp
20007a82:	b2a0      	uxth	r0, r4
20007a84:	b1d8      	cbz	r0, 20007abe <__multiply+0xbe>
20007a86:	9a02      	ldr	r2, [sp, #8]
20007a88:	4643      	mov	r3, r8
20007a8a:	2400      	movs	r4, #0
20007a8c:	f852 5b04 	ldr.w	r5, [r2], #4
20007a90:	6819      	ldr	r1, [r3, #0]
20007a92:	b2af      	uxth	r7, r5
20007a94:	0c2d      	lsrs	r5, r5, #16
20007a96:	b28e      	uxth	r6, r1
20007a98:	0c09      	lsrs	r1, r1, #16
20007a9a:	fb00 6607 	mla	r6, r0, r7, r6
20007a9e:	fb00 1105 	mla	r1, r0, r5, r1
20007aa2:	1936      	adds	r6, r6, r4
20007aa4:	eb01 4116 	add.w	r1, r1, r6, lsr #16
20007aa8:	b2b6      	uxth	r6, r6
20007aaa:	0c0c      	lsrs	r4, r1, #16
20007aac:	4594      	cmp	ip, r2
20007aae:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
20007ab2:	f843 6b04 	str.w	r6, [r3], #4
20007ab6:	d8e9      	bhi.n	20007a8c <__multiply+0x8c>
20007ab8:	601c      	str	r4, [r3, #0]
20007aba:	f859 400a 	ldr.w	r4, [r9, sl]
20007abe:	0c24      	lsrs	r4, r4, #16
20007ac0:	d01c      	beq.n	20007afc <__multiply+0xfc>
20007ac2:	f85b 200a 	ldr.w	r2, [fp, sl]
20007ac6:	4641      	mov	r1, r8
20007ac8:	9b02      	ldr	r3, [sp, #8]
20007aca:	2500      	movs	r5, #0
20007acc:	4610      	mov	r0, r2
20007ace:	881e      	ldrh	r6, [r3, #0]
20007ad0:	b297      	uxth	r7, r2
20007ad2:	fb06 5504 	mla	r5, r6, r4, r5
20007ad6:	eb05 4510 	add.w	r5, r5, r0, lsr #16
20007ada:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
20007ade:	600f      	str	r7, [r1, #0]
20007ae0:	f851 0f04 	ldr.w	r0, [r1, #4]!
20007ae4:	f853 2b04 	ldr.w	r2, [r3], #4
20007ae8:	b286      	uxth	r6, r0
20007aea:	0c12      	lsrs	r2, r2, #16
20007aec:	fb02 6204 	mla	r2, r2, r4, r6
20007af0:	eb02 4215 	add.w	r2, r2, r5, lsr #16
20007af4:	0c15      	lsrs	r5, r2, #16
20007af6:	459c      	cmp	ip, r3
20007af8:	d8e9      	bhi.n	20007ace <__multiply+0xce>
20007afa:	600a      	str	r2, [r1, #0]
20007afc:	f10a 0a04 	add.w	sl, sl, #4
20007b00:	9a01      	ldr	r2, [sp, #4]
20007b02:	eb0a 0309 	add.w	r3, sl, r9
20007b06:	429a      	cmp	r2, r3
20007b08:	d8b7      	bhi.n	20007a7a <__multiply+0x7a>
20007b0a:	9c05      	ldr	r4, [sp, #20]
20007b0c:	2c00      	cmp	r4, #0
20007b0e:	dd0b      	ble.n	20007b28 <__multiply+0x128>
20007b10:	9a04      	ldr	r2, [sp, #16]
20007b12:	f852 3c04 	ldr.w	r3, [r2, #-4]
20007b16:	b93b      	cbnz	r3, 20007b28 <__multiply+0x128>
20007b18:	4613      	mov	r3, r2
20007b1a:	e003      	b.n	20007b24 <__multiply+0x124>
20007b1c:	f853 2c08 	ldr.w	r2, [r3, #-8]
20007b20:	3b04      	subs	r3, #4
20007b22:	b90a      	cbnz	r2, 20007b28 <__multiply+0x128>
20007b24:	3c01      	subs	r4, #1
20007b26:	d1f9      	bne.n	20007b1c <__multiply+0x11c>
20007b28:	9b03      	ldr	r3, [sp, #12]
20007b2a:	4618      	mov	r0, r3
20007b2c:	611c      	str	r4, [r3, #16]
20007b2e:	b007      	add	sp, #28
20007b30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

20007b34 <__i2b>:
20007b34:	b510      	push	{r4, lr}
20007b36:	460c      	mov	r4, r1
20007b38:	2101      	movs	r1, #1
20007b3a:	f7ff fde9 	bl	20007710 <_Balloc>
20007b3e:	2201      	movs	r2, #1
20007b40:	6144      	str	r4, [r0, #20]
20007b42:	6102      	str	r2, [r0, #16]
20007b44:	bd10      	pop	{r4, pc}
20007b46:	bf00      	nop

20007b48 <__multadd>:
20007b48:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20007b4c:	460d      	mov	r5, r1
20007b4e:	2100      	movs	r1, #0
20007b50:	4606      	mov	r6, r0
20007b52:	692c      	ldr	r4, [r5, #16]
20007b54:	b083      	sub	sp, #12
20007b56:	f105 0814 	add.w	r8, r5, #20
20007b5a:	4608      	mov	r0, r1
20007b5c:	f858 7001 	ldr.w	r7, [r8, r1]
20007b60:	3001      	adds	r0, #1
20007b62:	fa1f fa87 	uxth.w	sl, r7
20007b66:	ea4f 4c17 	mov.w	ip, r7, lsr #16
20007b6a:	fb0a 3302 	mla	r3, sl, r2, r3
20007b6e:	fb0c fc02 	mul.w	ip, ip, r2
20007b72:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
20007b76:	b29b      	uxth	r3, r3
20007b78:	eb03 430c 	add.w	r3, r3, ip, lsl #16
20007b7c:	f848 3001 	str.w	r3, [r8, r1]
20007b80:	3104      	adds	r1, #4
20007b82:	4284      	cmp	r4, r0
20007b84:	ea4f 431c 	mov.w	r3, ip, lsr #16
20007b88:	dce8      	bgt.n	20007b5c <__multadd+0x14>
20007b8a:	b13b      	cbz	r3, 20007b9c <__multadd+0x54>
20007b8c:	68aa      	ldr	r2, [r5, #8]
20007b8e:	4294      	cmp	r4, r2
20007b90:	da08      	bge.n	20007ba4 <__multadd+0x5c>
20007b92:	eb05 0284 	add.w	r2, r5, r4, lsl #2
20007b96:	3401      	adds	r4, #1
20007b98:	612c      	str	r4, [r5, #16]
20007b9a:	6153      	str	r3, [r2, #20]
20007b9c:	4628      	mov	r0, r5
20007b9e:	b003      	add	sp, #12
20007ba0:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20007ba4:	6869      	ldr	r1, [r5, #4]
20007ba6:	4630      	mov	r0, r6
20007ba8:	9301      	str	r3, [sp, #4]
20007baa:	3101      	adds	r1, #1
20007bac:	f7ff fdb0 	bl	20007710 <_Balloc>
20007bb0:	692a      	ldr	r2, [r5, #16]
20007bb2:	f105 010c 	add.w	r1, r5, #12
20007bb6:	3202      	adds	r2, #2
20007bb8:	0092      	lsls	r2, r2, #2
20007bba:	4607      	mov	r7, r0
20007bbc:	300c      	adds	r0, #12
20007bbe:	f7fb ff13 	bl	200039e8 <memcpy>
20007bc2:	4629      	mov	r1, r5
20007bc4:	4630      	mov	r0, r6
20007bc6:	463d      	mov	r5, r7
20007bc8:	f7ff fd86 	bl	200076d8 <_Bfree>
20007bcc:	9b01      	ldr	r3, [sp, #4]
20007bce:	e7e0      	b.n	20007b92 <__multadd+0x4a>

20007bd0 <__pow5mult>:
20007bd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007bd4:	4615      	mov	r5, r2
20007bd6:	f012 0203 	ands.w	r2, r2, #3
20007bda:	4604      	mov	r4, r0
20007bdc:	4688      	mov	r8, r1
20007bde:	d12c      	bne.n	20007c3a <__pow5mult+0x6a>
20007be0:	10ad      	asrs	r5, r5, #2
20007be2:	d01e      	beq.n	20007c22 <__pow5mult+0x52>
20007be4:	6a66      	ldr	r6, [r4, #36]	; 0x24
20007be6:	2e00      	cmp	r6, #0
20007be8:	d034      	beq.n	20007c54 <__pow5mult+0x84>
20007bea:	68b7      	ldr	r7, [r6, #8]
20007bec:	2f00      	cmp	r7, #0
20007bee:	d03b      	beq.n	20007c68 <__pow5mult+0x98>
20007bf0:	f015 0f01 	tst.w	r5, #1
20007bf4:	d108      	bne.n	20007c08 <__pow5mult+0x38>
20007bf6:	106d      	asrs	r5, r5, #1
20007bf8:	d013      	beq.n	20007c22 <__pow5mult+0x52>
20007bfa:	683e      	ldr	r6, [r7, #0]
20007bfc:	b1a6      	cbz	r6, 20007c28 <__pow5mult+0x58>
20007bfe:	4630      	mov	r0, r6
20007c00:	4607      	mov	r7, r0
20007c02:	f015 0f01 	tst.w	r5, #1
20007c06:	d0f6      	beq.n	20007bf6 <__pow5mult+0x26>
20007c08:	4641      	mov	r1, r8
20007c0a:	463a      	mov	r2, r7
20007c0c:	4620      	mov	r0, r4
20007c0e:	f7ff fef7 	bl	20007a00 <__multiply>
20007c12:	4641      	mov	r1, r8
20007c14:	4606      	mov	r6, r0
20007c16:	4620      	mov	r0, r4
20007c18:	f7ff fd5e 	bl	200076d8 <_Bfree>
20007c1c:	106d      	asrs	r5, r5, #1
20007c1e:	46b0      	mov	r8, r6
20007c20:	d1eb      	bne.n	20007bfa <__pow5mult+0x2a>
20007c22:	4640      	mov	r0, r8
20007c24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007c28:	4639      	mov	r1, r7
20007c2a:	463a      	mov	r2, r7
20007c2c:	4620      	mov	r0, r4
20007c2e:	f7ff fee7 	bl	20007a00 <__multiply>
20007c32:	6038      	str	r0, [r7, #0]
20007c34:	4607      	mov	r7, r0
20007c36:	6006      	str	r6, [r0, #0]
20007c38:	e7e3      	b.n	20007c02 <__pow5mult+0x32>
20007c3a:	f249 4ca8 	movw	ip, #38056	; 0x94a8
20007c3e:	2300      	movs	r3, #0
20007c40:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20007c44:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
20007c48:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
20007c4c:	f7ff ff7c 	bl	20007b48 <__multadd>
20007c50:	4680      	mov	r8, r0
20007c52:	e7c5      	b.n	20007be0 <__pow5mult+0x10>
20007c54:	2010      	movs	r0, #16
20007c56:	f7fb fbed 	bl	20003434 <malloc>
20007c5a:	2300      	movs	r3, #0
20007c5c:	4606      	mov	r6, r0
20007c5e:	6260      	str	r0, [r4, #36]	; 0x24
20007c60:	60c3      	str	r3, [r0, #12]
20007c62:	6043      	str	r3, [r0, #4]
20007c64:	6083      	str	r3, [r0, #8]
20007c66:	6003      	str	r3, [r0, #0]
20007c68:	4620      	mov	r0, r4
20007c6a:	f240 2171 	movw	r1, #625	; 0x271
20007c6e:	f7ff ff61 	bl	20007b34 <__i2b>
20007c72:	2300      	movs	r3, #0
20007c74:	60b0      	str	r0, [r6, #8]
20007c76:	4607      	mov	r7, r0
20007c78:	6003      	str	r3, [r0, #0]
20007c7a:	e7b9      	b.n	20007bf0 <__pow5mult+0x20>

20007c7c <__s2b>:
20007c7c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20007c80:	461e      	mov	r6, r3
20007c82:	f648 6339 	movw	r3, #36409	; 0x8e39
20007c86:	f106 0c08 	add.w	ip, r6, #8
20007c8a:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
20007c8e:	4688      	mov	r8, r1
20007c90:	4605      	mov	r5, r0
20007c92:	4617      	mov	r7, r2
20007c94:	fb83 130c 	smull	r1, r3, r3, ip
20007c98:	ea4f 7cec 	mov.w	ip, ip, asr #31
20007c9c:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
20007ca0:	f1bc 0f01 	cmp.w	ip, #1
20007ca4:	dd35      	ble.n	20007d12 <__s2b+0x96>
20007ca6:	2100      	movs	r1, #0
20007ca8:	2201      	movs	r2, #1
20007caa:	0052      	lsls	r2, r2, #1
20007cac:	3101      	adds	r1, #1
20007cae:	4594      	cmp	ip, r2
20007cb0:	dcfb      	bgt.n	20007caa <__s2b+0x2e>
20007cb2:	4628      	mov	r0, r5
20007cb4:	f7ff fd2c 	bl	20007710 <_Balloc>
20007cb8:	9b08      	ldr	r3, [sp, #32]
20007cba:	6143      	str	r3, [r0, #20]
20007cbc:	2301      	movs	r3, #1
20007cbe:	2f09      	cmp	r7, #9
20007cc0:	6103      	str	r3, [r0, #16]
20007cc2:	dd22      	ble.n	20007d0a <__s2b+0x8e>
20007cc4:	f108 0a09 	add.w	sl, r8, #9
20007cc8:	2409      	movs	r4, #9
20007cca:	f818 3004 	ldrb.w	r3, [r8, r4]
20007cce:	4601      	mov	r1, r0
20007cd0:	220a      	movs	r2, #10
20007cd2:	3401      	adds	r4, #1
20007cd4:	3b30      	subs	r3, #48	; 0x30
20007cd6:	4628      	mov	r0, r5
20007cd8:	f7ff ff36 	bl	20007b48 <__multadd>
20007cdc:	42a7      	cmp	r7, r4
20007cde:	dcf4      	bgt.n	20007cca <__s2b+0x4e>
20007ce0:	eb0a 0807 	add.w	r8, sl, r7
20007ce4:	f1a8 0808 	sub.w	r8, r8, #8
20007ce8:	42be      	cmp	r6, r7
20007cea:	dd0c      	ble.n	20007d06 <__s2b+0x8a>
20007cec:	2400      	movs	r4, #0
20007cee:	f818 3004 	ldrb.w	r3, [r8, r4]
20007cf2:	4601      	mov	r1, r0
20007cf4:	3401      	adds	r4, #1
20007cf6:	220a      	movs	r2, #10
20007cf8:	3b30      	subs	r3, #48	; 0x30
20007cfa:	4628      	mov	r0, r5
20007cfc:	f7ff ff24 	bl	20007b48 <__multadd>
20007d00:	19e3      	adds	r3, r4, r7
20007d02:	429e      	cmp	r6, r3
20007d04:	dcf3      	bgt.n	20007cee <__s2b+0x72>
20007d06:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20007d0a:	f108 080a 	add.w	r8, r8, #10
20007d0e:	2709      	movs	r7, #9
20007d10:	e7ea      	b.n	20007ce8 <__s2b+0x6c>
20007d12:	2100      	movs	r1, #0
20007d14:	e7cd      	b.n	20007cb2 <__s2b+0x36>
20007d16:	bf00      	nop

20007d18 <_realloc_r>:
20007d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007d1c:	4691      	mov	r9, r2
20007d1e:	b083      	sub	sp, #12
20007d20:	4607      	mov	r7, r0
20007d22:	460e      	mov	r6, r1
20007d24:	2900      	cmp	r1, #0
20007d26:	f000 813a 	beq.w	20007f9e <_realloc_r+0x286>
20007d2a:	f1a1 0808 	sub.w	r8, r1, #8
20007d2e:	f109 040b 	add.w	r4, r9, #11
20007d32:	f7fb ff8b 	bl	20003c4c <__malloc_lock>
20007d36:	2c16      	cmp	r4, #22
20007d38:	f8d8 1004 	ldr.w	r1, [r8, #4]
20007d3c:	460b      	mov	r3, r1
20007d3e:	f200 80a0 	bhi.w	20007e82 <_realloc_r+0x16a>
20007d42:	2210      	movs	r2, #16
20007d44:	2500      	movs	r5, #0
20007d46:	4614      	mov	r4, r2
20007d48:	454c      	cmp	r4, r9
20007d4a:	bf38      	it	cc
20007d4c:	f045 0501 	orrcc.w	r5, r5, #1
20007d50:	2d00      	cmp	r5, #0
20007d52:	f040 812a 	bne.w	20007faa <_realloc_r+0x292>
20007d56:	f021 0a03 	bic.w	sl, r1, #3
20007d5a:	4592      	cmp	sl, r2
20007d5c:	bfa2      	ittt	ge
20007d5e:	4640      	movge	r0, r8
20007d60:	4655      	movge	r5, sl
20007d62:	f108 0808 	addge.w	r8, r8, #8
20007d66:	da75      	bge.n	20007e54 <_realloc_r+0x13c>
20007d68:	f249 7318 	movw	r3, #38680	; 0x9718
20007d6c:	eb08 000a 	add.w	r0, r8, sl
20007d70:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007d74:	f8d3 e008 	ldr.w	lr, [r3, #8]
20007d78:	4586      	cmp	lr, r0
20007d7a:	f000 811a 	beq.w	20007fb2 <_realloc_r+0x29a>
20007d7e:	f8d0 c004 	ldr.w	ip, [r0, #4]
20007d82:	f02c 0b01 	bic.w	fp, ip, #1
20007d86:	4483      	add	fp, r0
20007d88:	f8db b004 	ldr.w	fp, [fp, #4]
20007d8c:	f01b 0f01 	tst.w	fp, #1
20007d90:	d07c      	beq.n	20007e8c <_realloc_r+0x174>
20007d92:	46ac      	mov	ip, r5
20007d94:	4628      	mov	r0, r5
20007d96:	f011 0f01 	tst.w	r1, #1
20007d9a:	f040 809b 	bne.w	20007ed4 <_realloc_r+0x1bc>
20007d9e:	f856 1c08 	ldr.w	r1, [r6, #-8]
20007da2:	ebc1 0b08 	rsb	fp, r1, r8
20007da6:	f8db 5004 	ldr.w	r5, [fp, #4]
20007daa:	f025 0503 	bic.w	r5, r5, #3
20007dae:	2800      	cmp	r0, #0
20007db0:	f000 80dd 	beq.w	20007f6e <_realloc_r+0x256>
20007db4:	4570      	cmp	r0, lr
20007db6:	f000 811f 	beq.w	20007ff8 <_realloc_r+0x2e0>
20007dba:	eb05 030a 	add.w	r3, r5, sl
20007dbe:	eb0c 0503 	add.w	r5, ip, r3
20007dc2:	4295      	cmp	r5, r2
20007dc4:	bfb8      	it	lt
20007dc6:	461d      	movlt	r5, r3
20007dc8:	f2c0 80d2 	blt.w	20007f70 <_realloc_r+0x258>
20007dcc:	6881      	ldr	r1, [r0, #8]
20007dce:	465b      	mov	r3, fp
20007dd0:	68c0      	ldr	r0, [r0, #12]
20007dd2:	f1aa 0204 	sub.w	r2, sl, #4
20007dd6:	2a24      	cmp	r2, #36	; 0x24
20007dd8:	6081      	str	r1, [r0, #8]
20007dda:	60c8      	str	r0, [r1, #12]
20007ddc:	f853 1f08 	ldr.w	r1, [r3, #8]!
20007de0:	f8db 000c 	ldr.w	r0, [fp, #12]
20007de4:	6081      	str	r1, [r0, #8]
20007de6:	60c8      	str	r0, [r1, #12]
20007de8:	f200 80d0 	bhi.w	20007f8c <_realloc_r+0x274>
20007dec:	2a13      	cmp	r2, #19
20007dee:	469c      	mov	ip, r3
20007df0:	d921      	bls.n	20007e36 <_realloc_r+0x11e>
20007df2:	4631      	mov	r1, r6
20007df4:	f10b 0c10 	add.w	ip, fp, #16
20007df8:	f851 0b04 	ldr.w	r0, [r1], #4
20007dfc:	f8cb 0008 	str.w	r0, [fp, #8]
20007e00:	6870      	ldr	r0, [r6, #4]
20007e02:	1d0e      	adds	r6, r1, #4
20007e04:	2a1b      	cmp	r2, #27
20007e06:	f8cb 000c 	str.w	r0, [fp, #12]
20007e0a:	d914      	bls.n	20007e36 <_realloc_r+0x11e>
20007e0c:	6848      	ldr	r0, [r1, #4]
20007e0e:	1d31      	adds	r1, r6, #4
20007e10:	f10b 0c18 	add.w	ip, fp, #24
20007e14:	f8cb 0010 	str.w	r0, [fp, #16]
20007e18:	6870      	ldr	r0, [r6, #4]
20007e1a:	1d0e      	adds	r6, r1, #4
20007e1c:	2a24      	cmp	r2, #36	; 0x24
20007e1e:	f8cb 0014 	str.w	r0, [fp, #20]
20007e22:	d108      	bne.n	20007e36 <_realloc_r+0x11e>
20007e24:	684a      	ldr	r2, [r1, #4]
20007e26:	f10b 0c20 	add.w	ip, fp, #32
20007e2a:	f8cb 2018 	str.w	r2, [fp, #24]
20007e2e:	6872      	ldr	r2, [r6, #4]
20007e30:	3608      	adds	r6, #8
20007e32:	f8cb 201c 	str.w	r2, [fp, #28]
20007e36:	4631      	mov	r1, r6
20007e38:	4698      	mov	r8, r3
20007e3a:	4662      	mov	r2, ip
20007e3c:	4658      	mov	r0, fp
20007e3e:	f851 3b04 	ldr.w	r3, [r1], #4
20007e42:	f842 3b04 	str.w	r3, [r2], #4
20007e46:	6873      	ldr	r3, [r6, #4]
20007e48:	f8cc 3004 	str.w	r3, [ip, #4]
20007e4c:	684b      	ldr	r3, [r1, #4]
20007e4e:	6053      	str	r3, [r2, #4]
20007e50:	f8db 3004 	ldr.w	r3, [fp, #4]
20007e54:	ebc4 0c05 	rsb	ip, r4, r5
20007e58:	f1bc 0f0f 	cmp.w	ip, #15
20007e5c:	d826      	bhi.n	20007eac <_realloc_r+0x194>
20007e5e:	1942      	adds	r2, r0, r5
20007e60:	f003 0301 	and.w	r3, r3, #1
20007e64:	ea43 0505 	orr.w	r5, r3, r5
20007e68:	6045      	str	r5, [r0, #4]
20007e6a:	6853      	ldr	r3, [r2, #4]
20007e6c:	f043 0301 	orr.w	r3, r3, #1
20007e70:	6053      	str	r3, [r2, #4]
20007e72:	4638      	mov	r0, r7
20007e74:	4645      	mov	r5, r8
20007e76:	f7fb feeb 	bl	20003c50 <__malloc_unlock>
20007e7a:	4628      	mov	r0, r5
20007e7c:	b003      	add	sp, #12
20007e7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007e82:	f024 0407 	bic.w	r4, r4, #7
20007e86:	4622      	mov	r2, r4
20007e88:	0fe5      	lsrs	r5, r4, #31
20007e8a:	e75d      	b.n	20007d48 <_realloc_r+0x30>
20007e8c:	f02c 0c03 	bic.w	ip, ip, #3
20007e90:	eb0c 050a 	add.w	r5, ip, sl
20007e94:	4295      	cmp	r5, r2
20007e96:	f6ff af7e 	blt.w	20007d96 <_realloc_r+0x7e>
20007e9a:	6882      	ldr	r2, [r0, #8]
20007e9c:	460b      	mov	r3, r1
20007e9e:	68c1      	ldr	r1, [r0, #12]
20007ea0:	4640      	mov	r0, r8
20007ea2:	f108 0808 	add.w	r8, r8, #8
20007ea6:	608a      	str	r2, [r1, #8]
20007ea8:	60d1      	str	r1, [r2, #12]
20007eaa:	e7d3      	b.n	20007e54 <_realloc_r+0x13c>
20007eac:	1901      	adds	r1, r0, r4
20007eae:	f003 0301 	and.w	r3, r3, #1
20007eb2:	eb01 020c 	add.w	r2, r1, ip
20007eb6:	ea43 0404 	orr.w	r4, r3, r4
20007eba:	f04c 0301 	orr.w	r3, ip, #1
20007ebe:	6044      	str	r4, [r0, #4]
20007ec0:	604b      	str	r3, [r1, #4]
20007ec2:	4638      	mov	r0, r7
20007ec4:	6853      	ldr	r3, [r2, #4]
20007ec6:	3108      	adds	r1, #8
20007ec8:	f043 0301 	orr.w	r3, r3, #1
20007ecc:	6053      	str	r3, [r2, #4]
20007ece:	f7fe fe6f 	bl	20006bb0 <_free_r>
20007ed2:	e7ce      	b.n	20007e72 <_realloc_r+0x15a>
20007ed4:	4649      	mov	r1, r9
20007ed6:	4638      	mov	r0, r7
20007ed8:	f7fb fab4 	bl	20003444 <_malloc_r>
20007edc:	4605      	mov	r5, r0
20007ede:	2800      	cmp	r0, #0
20007ee0:	d041      	beq.n	20007f66 <_realloc_r+0x24e>
20007ee2:	f8d8 3004 	ldr.w	r3, [r8, #4]
20007ee6:	f1a0 0208 	sub.w	r2, r0, #8
20007eea:	f023 0101 	bic.w	r1, r3, #1
20007eee:	4441      	add	r1, r8
20007ef0:	428a      	cmp	r2, r1
20007ef2:	f000 80d7 	beq.w	200080a4 <_realloc_r+0x38c>
20007ef6:	f1aa 0204 	sub.w	r2, sl, #4
20007efa:	4631      	mov	r1, r6
20007efc:	2a24      	cmp	r2, #36	; 0x24
20007efe:	d878      	bhi.n	20007ff2 <_realloc_r+0x2da>
20007f00:	2a13      	cmp	r2, #19
20007f02:	4603      	mov	r3, r0
20007f04:	d921      	bls.n	20007f4a <_realloc_r+0x232>
20007f06:	4634      	mov	r4, r6
20007f08:	f854 3b04 	ldr.w	r3, [r4], #4
20007f0c:	1d21      	adds	r1, r4, #4
20007f0e:	f840 3b04 	str.w	r3, [r0], #4
20007f12:	1d03      	adds	r3, r0, #4
20007f14:	f8d6 c004 	ldr.w	ip, [r6, #4]
20007f18:	2a1b      	cmp	r2, #27
20007f1a:	f8c5 c004 	str.w	ip, [r5, #4]
20007f1e:	d914      	bls.n	20007f4a <_realloc_r+0x232>
20007f20:	f8d4 e004 	ldr.w	lr, [r4, #4]
20007f24:	1d1c      	adds	r4, r3, #4
20007f26:	f101 0c04 	add.w	ip, r1, #4
20007f2a:	f8c0 e004 	str.w	lr, [r0, #4]
20007f2e:	6848      	ldr	r0, [r1, #4]
20007f30:	f10c 0104 	add.w	r1, ip, #4
20007f34:	6058      	str	r0, [r3, #4]
20007f36:	1d23      	adds	r3, r4, #4
20007f38:	2a24      	cmp	r2, #36	; 0x24
20007f3a:	d106      	bne.n	20007f4a <_realloc_r+0x232>
20007f3c:	f8dc 2004 	ldr.w	r2, [ip, #4]
20007f40:	6062      	str	r2, [r4, #4]
20007f42:	684a      	ldr	r2, [r1, #4]
20007f44:	3108      	adds	r1, #8
20007f46:	605a      	str	r2, [r3, #4]
20007f48:	3308      	adds	r3, #8
20007f4a:	4608      	mov	r0, r1
20007f4c:	461a      	mov	r2, r3
20007f4e:	f850 4b04 	ldr.w	r4, [r0], #4
20007f52:	f842 4b04 	str.w	r4, [r2], #4
20007f56:	6849      	ldr	r1, [r1, #4]
20007f58:	6059      	str	r1, [r3, #4]
20007f5a:	6843      	ldr	r3, [r0, #4]
20007f5c:	6053      	str	r3, [r2, #4]
20007f5e:	4631      	mov	r1, r6
20007f60:	4638      	mov	r0, r7
20007f62:	f7fe fe25 	bl	20006bb0 <_free_r>
20007f66:	4638      	mov	r0, r7
20007f68:	f7fb fe72 	bl	20003c50 <__malloc_unlock>
20007f6c:	e785      	b.n	20007e7a <_realloc_r+0x162>
20007f6e:	4455      	add	r5, sl
20007f70:	4295      	cmp	r5, r2
20007f72:	dbaf      	blt.n	20007ed4 <_realloc_r+0x1bc>
20007f74:	465b      	mov	r3, fp
20007f76:	f8db 000c 	ldr.w	r0, [fp, #12]
20007f7a:	f1aa 0204 	sub.w	r2, sl, #4
20007f7e:	f853 1f08 	ldr.w	r1, [r3, #8]!
20007f82:	2a24      	cmp	r2, #36	; 0x24
20007f84:	6081      	str	r1, [r0, #8]
20007f86:	60c8      	str	r0, [r1, #12]
20007f88:	f67f af30 	bls.w	20007dec <_realloc_r+0xd4>
20007f8c:	4618      	mov	r0, r3
20007f8e:	4631      	mov	r1, r6
20007f90:	4698      	mov	r8, r3
20007f92:	f7ff f9b9 	bl	20007308 <memmove>
20007f96:	4658      	mov	r0, fp
20007f98:	f8db 3004 	ldr.w	r3, [fp, #4]
20007f9c:	e75a      	b.n	20007e54 <_realloc_r+0x13c>
20007f9e:	4611      	mov	r1, r2
20007fa0:	b003      	add	sp, #12
20007fa2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007fa6:	f7fb ba4d 	b.w	20003444 <_malloc_r>
20007faa:	230c      	movs	r3, #12
20007fac:	2500      	movs	r5, #0
20007fae:	603b      	str	r3, [r7, #0]
20007fb0:	e763      	b.n	20007e7a <_realloc_r+0x162>
20007fb2:	f8de 5004 	ldr.w	r5, [lr, #4]
20007fb6:	f104 0b10 	add.w	fp, r4, #16
20007fba:	f025 0c03 	bic.w	ip, r5, #3
20007fbe:	eb0c 000a 	add.w	r0, ip, sl
20007fc2:	4558      	cmp	r0, fp
20007fc4:	bfb8      	it	lt
20007fc6:	4670      	movlt	r0, lr
20007fc8:	f6ff aee5 	blt.w	20007d96 <_realloc_r+0x7e>
20007fcc:	eb08 0204 	add.w	r2, r8, r4
20007fd0:	1b01      	subs	r1, r0, r4
20007fd2:	f041 0101 	orr.w	r1, r1, #1
20007fd6:	609a      	str	r2, [r3, #8]
20007fd8:	6051      	str	r1, [r2, #4]
20007fda:	4638      	mov	r0, r7
20007fdc:	f8d8 1004 	ldr.w	r1, [r8, #4]
20007fe0:	4635      	mov	r5, r6
20007fe2:	f001 0301 	and.w	r3, r1, #1
20007fe6:	431c      	orrs	r4, r3
20007fe8:	f8c8 4004 	str.w	r4, [r8, #4]
20007fec:	f7fb fe30 	bl	20003c50 <__malloc_unlock>
20007ff0:	e743      	b.n	20007e7a <_realloc_r+0x162>
20007ff2:	f7ff f989 	bl	20007308 <memmove>
20007ff6:	e7b2      	b.n	20007f5e <_realloc_r+0x246>
20007ff8:	4455      	add	r5, sl
20007ffa:	f104 0110 	add.w	r1, r4, #16
20007ffe:	44ac      	add	ip, r5
20008000:	458c      	cmp	ip, r1
20008002:	dbb5      	blt.n	20007f70 <_realloc_r+0x258>
20008004:	465d      	mov	r5, fp
20008006:	f8db 000c 	ldr.w	r0, [fp, #12]
2000800a:	f1aa 0204 	sub.w	r2, sl, #4
2000800e:	f855 1f08 	ldr.w	r1, [r5, #8]!
20008012:	2a24      	cmp	r2, #36	; 0x24
20008014:	6081      	str	r1, [r0, #8]
20008016:	60c8      	str	r0, [r1, #12]
20008018:	d84c      	bhi.n	200080b4 <_realloc_r+0x39c>
2000801a:	2a13      	cmp	r2, #19
2000801c:	4628      	mov	r0, r5
2000801e:	d924      	bls.n	2000806a <_realloc_r+0x352>
20008020:	4631      	mov	r1, r6
20008022:	f10b 0010 	add.w	r0, fp, #16
20008026:	f851 eb04 	ldr.w	lr, [r1], #4
2000802a:	f8cb e008 	str.w	lr, [fp, #8]
2000802e:	f8d6 e004 	ldr.w	lr, [r6, #4]
20008032:	1d0e      	adds	r6, r1, #4
20008034:	2a1b      	cmp	r2, #27
20008036:	f8cb e00c 	str.w	lr, [fp, #12]
2000803a:	d916      	bls.n	2000806a <_realloc_r+0x352>
2000803c:	f8d1 e004 	ldr.w	lr, [r1, #4]
20008040:	1d31      	adds	r1, r6, #4
20008042:	f10b 0018 	add.w	r0, fp, #24
20008046:	f8cb e010 	str.w	lr, [fp, #16]
2000804a:	f8d6 e004 	ldr.w	lr, [r6, #4]
2000804e:	1d0e      	adds	r6, r1, #4
20008050:	2a24      	cmp	r2, #36	; 0x24
20008052:	f8cb e014 	str.w	lr, [fp, #20]
20008056:	d108      	bne.n	2000806a <_realloc_r+0x352>
20008058:	684a      	ldr	r2, [r1, #4]
2000805a:	f10b 0020 	add.w	r0, fp, #32
2000805e:	f8cb 2018 	str.w	r2, [fp, #24]
20008062:	6872      	ldr	r2, [r6, #4]
20008064:	3608      	adds	r6, #8
20008066:	f8cb 201c 	str.w	r2, [fp, #28]
2000806a:	4631      	mov	r1, r6
2000806c:	4602      	mov	r2, r0
2000806e:	f851 eb04 	ldr.w	lr, [r1], #4
20008072:	f842 eb04 	str.w	lr, [r2], #4
20008076:	6876      	ldr	r6, [r6, #4]
20008078:	6046      	str	r6, [r0, #4]
2000807a:	6849      	ldr	r1, [r1, #4]
2000807c:	6051      	str	r1, [r2, #4]
2000807e:	eb0b 0204 	add.w	r2, fp, r4
20008082:	ebc4 010c 	rsb	r1, r4, ip
20008086:	f041 0101 	orr.w	r1, r1, #1
2000808a:	609a      	str	r2, [r3, #8]
2000808c:	6051      	str	r1, [r2, #4]
2000808e:	4638      	mov	r0, r7
20008090:	f8db 1004 	ldr.w	r1, [fp, #4]
20008094:	f001 0301 	and.w	r3, r1, #1
20008098:	431c      	orrs	r4, r3
2000809a:	f8cb 4004 	str.w	r4, [fp, #4]
2000809e:	f7fb fdd7 	bl	20003c50 <__malloc_unlock>
200080a2:	e6ea      	b.n	20007e7a <_realloc_r+0x162>
200080a4:	6855      	ldr	r5, [r2, #4]
200080a6:	4640      	mov	r0, r8
200080a8:	f108 0808 	add.w	r8, r8, #8
200080ac:	f025 0503 	bic.w	r5, r5, #3
200080b0:	4455      	add	r5, sl
200080b2:	e6cf      	b.n	20007e54 <_realloc_r+0x13c>
200080b4:	4631      	mov	r1, r6
200080b6:	4628      	mov	r0, r5
200080b8:	9300      	str	r3, [sp, #0]
200080ba:	f8cd c004 	str.w	ip, [sp, #4]
200080be:	f7ff f923 	bl	20007308 <memmove>
200080c2:	f8dd c004 	ldr.w	ip, [sp, #4]
200080c6:	9b00      	ldr	r3, [sp, #0]
200080c8:	e7d9      	b.n	2000807e <_realloc_r+0x366>
200080ca:	bf00      	nop

200080cc <__isinfd>:
200080cc:	4602      	mov	r2, r0
200080ce:	4240      	negs	r0, r0
200080d0:	ea40 0302 	orr.w	r3, r0, r2
200080d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200080d8:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
200080dc:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
200080e0:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
200080e4:	4258      	negs	r0, r3
200080e6:	ea40 0303 	orr.w	r3, r0, r3
200080ea:	17d8      	asrs	r0, r3, #31
200080ec:	3001      	adds	r0, #1
200080ee:	4770      	bx	lr

200080f0 <__isnand>:
200080f0:	4602      	mov	r2, r0
200080f2:	4240      	negs	r0, r0
200080f4:	4310      	orrs	r0, r2
200080f6:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200080fa:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
200080fe:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
20008102:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
20008106:	0fc0      	lsrs	r0, r0, #31
20008108:	4770      	bx	lr
2000810a:	bf00      	nop

2000810c <__sclose>:
2000810c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008110:	f000 b960 	b.w	200083d4 <_close_r>

20008114 <__sseek>:
20008114:	b510      	push	{r4, lr}
20008116:	460c      	mov	r4, r1
20008118:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000811c:	f000 f9fe 	bl	2000851c <_lseek_r>
20008120:	89a3      	ldrh	r3, [r4, #12]
20008122:	f1b0 3fff 	cmp.w	r0, #4294967295
20008126:	bf15      	itete	ne
20008128:	6560      	strne	r0, [r4, #84]	; 0x54
2000812a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
2000812e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
20008132:	81a3      	strheq	r3, [r4, #12]
20008134:	bf18      	it	ne
20008136:	81a3      	strhne	r3, [r4, #12]
20008138:	bd10      	pop	{r4, pc}
2000813a:	bf00      	nop

2000813c <__swrite>:
2000813c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20008140:	461d      	mov	r5, r3
20008142:	898b      	ldrh	r3, [r1, #12]
20008144:	460c      	mov	r4, r1
20008146:	4616      	mov	r6, r2
20008148:	4607      	mov	r7, r0
2000814a:	f413 7f80 	tst.w	r3, #256	; 0x100
2000814e:	d006      	beq.n	2000815e <__swrite+0x22>
20008150:	2302      	movs	r3, #2
20008152:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008156:	2200      	movs	r2, #0
20008158:	f000 f9e0 	bl	2000851c <_lseek_r>
2000815c:	89a3      	ldrh	r3, [r4, #12]
2000815e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20008162:	4638      	mov	r0, r7
20008164:	81a3      	strh	r3, [r4, #12]
20008166:	4632      	mov	r2, r6
20008168:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
2000816c:	462b      	mov	r3, r5
2000816e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20008172:	f7f9 b803 	b.w	2000117c <_write_r>
20008176:	bf00      	nop

20008178 <__sread>:
20008178:	b510      	push	{r4, lr}
2000817a:	460c      	mov	r4, r1
2000817c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008180:	f000 f9e2 	bl	20008548 <_read_r>
20008184:	2800      	cmp	r0, #0
20008186:	db03      	blt.n	20008190 <__sread+0x18>
20008188:	6d63      	ldr	r3, [r4, #84]	; 0x54
2000818a:	181b      	adds	r3, r3, r0
2000818c:	6563      	str	r3, [r4, #84]	; 0x54
2000818e:	bd10      	pop	{r4, pc}
20008190:	89a3      	ldrh	r3, [r4, #12]
20008192:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20008196:	81a3      	strh	r3, [r4, #12]
20008198:	bd10      	pop	{r4, pc}
2000819a:	bf00      	nop

2000819c <strcmp>:
2000819c:	ea80 0201 	eor.w	r2, r0, r1
200081a0:	f012 0f03 	tst.w	r2, #3
200081a4:	d13a      	bne.n	2000821c <strcmp_unaligned>
200081a6:	f010 0203 	ands.w	r2, r0, #3
200081aa:	f020 0003 	bic.w	r0, r0, #3
200081ae:	f021 0103 	bic.w	r1, r1, #3
200081b2:	f850 cb04 	ldr.w	ip, [r0], #4
200081b6:	bf08      	it	eq
200081b8:	f851 3b04 	ldreq.w	r3, [r1], #4
200081bc:	d00d      	beq.n	200081da <strcmp+0x3e>
200081be:	f082 0203 	eor.w	r2, r2, #3
200081c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200081c6:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
200081ca:	fa23 f202 	lsr.w	r2, r3, r2
200081ce:	f851 3b04 	ldr.w	r3, [r1], #4
200081d2:	ea4c 0c02 	orr.w	ip, ip, r2
200081d6:	ea43 0302 	orr.w	r3, r3, r2
200081da:	bf00      	nop
200081dc:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
200081e0:	459c      	cmp	ip, r3
200081e2:	bf01      	itttt	eq
200081e4:	ea22 020c 	biceq.w	r2, r2, ip
200081e8:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
200081ec:	f850 cb04 	ldreq.w	ip, [r0], #4
200081f0:	f851 3b04 	ldreq.w	r3, [r1], #4
200081f4:	d0f2      	beq.n	200081dc <strcmp+0x40>
200081f6:	ea4f 600c 	mov.w	r0, ip, lsl #24
200081fa:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
200081fe:	2801      	cmp	r0, #1
20008200:	bf28      	it	cs
20008202:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
20008206:	bf08      	it	eq
20008208:	0a1b      	lsreq	r3, r3, #8
2000820a:	d0f4      	beq.n	200081f6 <strcmp+0x5a>
2000820c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
20008210:	ea4f 6010 	mov.w	r0, r0, lsr #24
20008214:	eba0 0003 	sub.w	r0, r0, r3
20008218:	4770      	bx	lr
2000821a:	bf00      	nop

2000821c <strcmp_unaligned>:
2000821c:	f010 0f03 	tst.w	r0, #3
20008220:	d00a      	beq.n	20008238 <strcmp_unaligned+0x1c>
20008222:	f810 2b01 	ldrb.w	r2, [r0], #1
20008226:	f811 3b01 	ldrb.w	r3, [r1], #1
2000822a:	2a01      	cmp	r2, #1
2000822c:	bf28      	it	cs
2000822e:	429a      	cmpcs	r2, r3
20008230:	d0f4      	beq.n	2000821c <strcmp_unaligned>
20008232:	eba2 0003 	sub.w	r0, r2, r3
20008236:	4770      	bx	lr
20008238:	f84d 5d04 	str.w	r5, [sp, #-4]!
2000823c:	f84d 4d04 	str.w	r4, [sp, #-4]!
20008240:	f04f 0201 	mov.w	r2, #1
20008244:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
20008248:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
2000824c:	f001 0c03 	and.w	ip, r1, #3
20008250:	f021 0103 	bic.w	r1, r1, #3
20008254:	f850 4b04 	ldr.w	r4, [r0], #4
20008258:	f851 5b04 	ldr.w	r5, [r1], #4
2000825c:	f1bc 0f02 	cmp.w	ip, #2
20008260:	d026      	beq.n	200082b0 <strcmp_unaligned+0x94>
20008262:	d84b      	bhi.n	200082fc <strcmp_unaligned+0xe0>
20008264:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
20008268:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
2000826c:	eba4 0302 	sub.w	r3, r4, r2
20008270:	ea23 0304 	bic.w	r3, r3, r4
20008274:	d10d      	bne.n	20008292 <strcmp_unaligned+0x76>
20008276:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000827a:	bf08      	it	eq
2000827c:	f851 5b04 	ldreq.w	r5, [r1], #4
20008280:	d10a      	bne.n	20008298 <strcmp_unaligned+0x7c>
20008282:	ea8c 0c04 	eor.w	ip, ip, r4
20008286:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
2000828a:	d10c      	bne.n	200082a6 <strcmp_unaligned+0x8a>
2000828c:	f850 4b04 	ldr.w	r4, [r0], #4
20008290:	e7e8      	b.n	20008264 <strcmp_unaligned+0x48>
20008292:	ea4f 2515 	mov.w	r5, r5, lsr #8
20008296:	e05c      	b.n	20008352 <strcmp_unaligned+0x136>
20008298:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
2000829c:	d152      	bne.n	20008344 <strcmp_unaligned+0x128>
2000829e:	780d      	ldrb	r5, [r1, #0]
200082a0:	ea4f 6c14 	mov.w	ip, r4, lsr #24
200082a4:	e055      	b.n	20008352 <strcmp_unaligned+0x136>
200082a6:	ea4f 6c14 	mov.w	ip, r4, lsr #24
200082aa:	f005 05ff 	and.w	r5, r5, #255	; 0xff
200082ae:	e050      	b.n	20008352 <strcmp_unaligned+0x136>
200082b0:	ea4f 4c04 	mov.w	ip, r4, lsl #16
200082b4:	eba4 0302 	sub.w	r3, r4, r2
200082b8:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
200082bc:	ea23 0304 	bic.w	r3, r3, r4
200082c0:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
200082c4:	d117      	bne.n	200082f6 <strcmp_unaligned+0xda>
200082c6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
200082ca:	bf08      	it	eq
200082cc:	f851 5b04 	ldreq.w	r5, [r1], #4
200082d0:	d107      	bne.n	200082e2 <strcmp_unaligned+0xc6>
200082d2:	ea8c 0c04 	eor.w	ip, ip, r4
200082d6:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
200082da:	d108      	bne.n	200082ee <strcmp_unaligned+0xd2>
200082dc:	f850 4b04 	ldr.w	r4, [r0], #4
200082e0:	e7e6      	b.n	200082b0 <strcmp_unaligned+0x94>
200082e2:	041b      	lsls	r3, r3, #16
200082e4:	d12e      	bne.n	20008344 <strcmp_unaligned+0x128>
200082e6:	880d      	ldrh	r5, [r1, #0]
200082e8:	ea4f 4c14 	mov.w	ip, r4, lsr #16
200082ec:	e031      	b.n	20008352 <strcmp_unaligned+0x136>
200082ee:	ea4f 4505 	mov.w	r5, r5, lsl #16
200082f2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
200082f6:	ea4f 4515 	mov.w	r5, r5, lsr #16
200082fa:	e02a      	b.n	20008352 <strcmp_unaligned+0x136>
200082fc:	f004 0cff 	and.w	ip, r4, #255	; 0xff
20008300:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
20008304:	eba4 0302 	sub.w	r3, r4, r2
20008308:	ea23 0304 	bic.w	r3, r3, r4
2000830c:	d10d      	bne.n	2000832a <strcmp_unaligned+0x10e>
2000830e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008312:	bf08      	it	eq
20008314:	f851 5b04 	ldreq.w	r5, [r1], #4
20008318:	d10a      	bne.n	20008330 <strcmp_unaligned+0x114>
2000831a:	ea8c 0c04 	eor.w	ip, ip, r4
2000831e:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
20008322:	d10a      	bne.n	2000833a <strcmp_unaligned+0x11e>
20008324:	f850 4b04 	ldr.w	r4, [r0], #4
20008328:	e7e8      	b.n	200082fc <strcmp_unaligned+0xe0>
2000832a:	ea4f 6515 	mov.w	r5, r5, lsr #24
2000832e:	e010      	b.n	20008352 <strcmp_unaligned+0x136>
20008330:	f014 0fff 	tst.w	r4, #255	; 0xff
20008334:	d006      	beq.n	20008344 <strcmp_unaligned+0x128>
20008336:	f851 5b04 	ldr.w	r5, [r1], #4
2000833a:	ea4f 2c14 	mov.w	ip, r4, lsr #8
2000833e:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
20008342:	e006      	b.n	20008352 <strcmp_unaligned+0x136>
20008344:	f04f 0000 	mov.w	r0, #0
20008348:	f85d 4b04 	ldr.w	r4, [sp], #4
2000834c:	f85d 5b04 	ldr.w	r5, [sp], #4
20008350:	4770      	bx	lr
20008352:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
20008356:	f005 00ff 	and.w	r0, r5, #255	; 0xff
2000835a:	2801      	cmp	r0, #1
2000835c:	bf28      	it	cs
2000835e:	4290      	cmpcs	r0, r2
20008360:	bf04      	itt	eq
20008362:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
20008366:	0a2d      	lsreq	r5, r5, #8
20008368:	d0f3      	beq.n	20008352 <strcmp_unaligned+0x136>
2000836a:	eba2 0000 	sub.w	r0, r2, r0
2000836e:	f85d 4b04 	ldr.w	r4, [sp], #4
20008372:	f85d 5b04 	ldr.w	r5, [sp], #4
20008376:	4770      	bx	lr

20008378 <_calloc_r>:
20008378:	b538      	push	{r3, r4, r5, lr}
2000837a:	fb01 f102 	mul.w	r1, r1, r2
2000837e:	f7fb f861 	bl	20003444 <_malloc_r>
20008382:	4604      	mov	r4, r0
20008384:	b1f8      	cbz	r0, 200083c6 <_calloc_r+0x4e>
20008386:	f850 2c04 	ldr.w	r2, [r0, #-4]
2000838a:	f022 0203 	bic.w	r2, r2, #3
2000838e:	3a04      	subs	r2, #4
20008390:	2a24      	cmp	r2, #36	; 0x24
20008392:	d81a      	bhi.n	200083ca <_calloc_r+0x52>
20008394:	2a13      	cmp	r2, #19
20008396:	4603      	mov	r3, r0
20008398:	d90f      	bls.n	200083ba <_calloc_r+0x42>
2000839a:	2100      	movs	r1, #0
2000839c:	f840 1b04 	str.w	r1, [r0], #4
200083a0:	1d03      	adds	r3, r0, #4
200083a2:	2a1b      	cmp	r2, #27
200083a4:	6061      	str	r1, [r4, #4]
200083a6:	d908      	bls.n	200083ba <_calloc_r+0x42>
200083a8:	1d1d      	adds	r5, r3, #4
200083aa:	6041      	str	r1, [r0, #4]
200083ac:	6059      	str	r1, [r3, #4]
200083ae:	1d2b      	adds	r3, r5, #4
200083b0:	2a24      	cmp	r2, #36	; 0x24
200083b2:	bf02      	ittt	eq
200083b4:	6069      	streq	r1, [r5, #4]
200083b6:	6059      	streq	r1, [r3, #4]
200083b8:	3308      	addeq	r3, #8
200083ba:	461a      	mov	r2, r3
200083bc:	2100      	movs	r1, #0
200083be:	f842 1b04 	str.w	r1, [r2], #4
200083c2:	6059      	str	r1, [r3, #4]
200083c4:	6051      	str	r1, [r2, #4]
200083c6:	4620      	mov	r0, r4
200083c8:	bd38      	pop	{r3, r4, r5, pc}
200083ca:	2100      	movs	r1, #0
200083cc:	f7fb fbd4 	bl	20003b78 <memset>
200083d0:	4620      	mov	r0, r4
200083d2:	bd38      	pop	{r3, r4, r5, pc}

200083d4 <_close_r>:
200083d4:	b538      	push	{r3, r4, r5, lr}
200083d6:	f649 5418 	movw	r4, #40216	; 0x9d18
200083da:	f2c2 0400 	movt	r4, #8192	; 0x2000
200083de:	4605      	mov	r5, r0
200083e0:	4608      	mov	r0, r1
200083e2:	2300      	movs	r3, #0
200083e4:	6023      	str	r3, [r4, #0]
200083e6:	f7f8 fe7d 	bl	200010e4 <_close>
200083ea:	f1b0 3fff 	cmp.w	r0, #4294967295
200083ee:	d000      	beq.n	200083f2 <_close_r+0x1e>
200083f0:	bd38      	pop	{r3, r4, r5, pc}
200083f2:	6823      	ldr	r3, [r4, #0]
200083f4:	2b00      	cmp	r3, #0
200083f6:	d0fb      	beq.n	200083f0 <_close_r+0x1c>
200083f8:	602b      	str	r3, [r5, #0]
200083fa:	bd38      	pop	{r3, r4, r5, pc}

200083fc <_fclose_r>:
200083fc:	b570      	push	{r4, r5, r6, lr}
200083fe:	4605      	mov	r5, r0
20008400:	460c      	mov	r4, r1
20008402:	2900      	cmp	r1, #0
20008404:	d04b      	beq.n	2000849e <_fclose_r+0xa2>
20008406:	f7fe fa9b 	bl	20006940 <__sfp_lock_acquire>
2000840a:	b115      	cbz	r5, 20008412 <_fclose_r+0x16>
2000840c:	69ab      	ldr	r3, [r5, #24]
2000840e:	2b00      	cmp	r3, #0
20008410:	d048      	beq.n	200084a4 <_fclose_r+0xa8>
20008412:	f249 4304 	movw	r3, #37892	; 0x9404
20008416:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000841a:	429c      	cmp	r4, r3
2000841c:	bf08      	it	eq
2000841e:	686c      	ldreq	r4, [r5, #4]
20008420:	d00e      	beq.n	20008440 <_fclose_r+0x44>
20008422:	f249 4324 	movw	r3, #37924	; 0x9424
20008426:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000842a:	429c      	cmp	r4, r3
2000842c:	bf08      	it	eq
2000842e:	68ac      	ldreq	r4, [r5, #8]
20008430:	d006      	beq.n	20008440 <_fclose_r+0x44>
20008432:	f249 4344 	movw	r3, #37956	; 0x9444
20008436:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000843a:	429c      	cmp	r4, r3
2000843c:	bf08      	it	eq
2000843e:	68ec      	ldreq	r4, [r5, #12]
20008440:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
20008444:	b33e      	cbz	r6, 20008496 <_fclose_r+0x9a>
20008446:	4628      	mov	r0, r5
20008448:	4621      	mov	r1, r4
2000844a:	f7fe f9bd 	bl	200067c8 <_fflush_r>
2000844e:	6b23      	ldr	r3, [r4, #48]	; 0x30
20008450:	4606      	mov	r6, r0
20008452:	b13b      	cbz	r3, 20008464 <_fclose_r+0x68>
20008454:	4628      	mov	r0, r5
20008456:	6a21      	ldr	r1, [r4, #32]
20008458:	4798      	blx	r3
2000845a:	ea36 0620 	bics.w	r6, r6, r0, asr #32
2000845e:	bf28      	it	cs
20008460:	f04f 36ff 	movcs.w	r6, #4294967295
20008464:	89a3      	ldrh	r3, [r4, #12]
20008466:	f013 0f80 	tst.w	r3, #128	; 0x80
2000846a:	d11f      	bne.n	200084ac <_fclose_r+0xb0>
2000846c:	6b61      	ldr	r1, [r4, #52]	; 0x34
2000846e:	b141      	cbz	r1, 20008482 <_fclose_r+0x86>
20008470:	f104 0344 	add.w	r3, r4, #68	; 0x44
20008474:	4299      	cmp	r1, r3
20008476:	d002      	beq.n	2000847e <_fclose_r+0x82>
20008478:	4628      	mov	r0, r5
2000847a:	f7fe fb99 	bl	20006bb0 <_free_r>
2000847e:	2300      	movs	r3, #0
20008480:	6363      	str	r3, [r4, #52]	; 0x34
20008482:	6ca1      	ldr	r1, [r4, #72]	; 0x48
20008484:	b121      	cbz	r1, 20008490 <_fclose_r+0x94>
20008486:	4628      	mov	r0, r5
20008488:	f7fe fb92 	bl	20006bb0 <_free_r>
2000848c:	2300      	movs	r3, #0
2000848e:	64a3      	str	r3, [r4, #72]	; 0x48
20008490:	f04f 0300 	mov.w	r3, #0
20008494:	81a3      	strh	r3, [r4, #12]
20008496:	f7fe fa55 	bl	20006944 <__sfp_lock_release>
2000849a:	4630      	mov	r0, r6
2000849c:	bd70      	pop	{r4, r5, r6, pc}
2000849e:	460e      	mov	r6, r1
200084a0:	4630      	mov	r0, r6
200084a2:	bd70      	pop	{r4, r5, r6, pc}
200084a4:	4628      	mov	r0, r5
200084a6:	f7fe faff 	bl	20006aa8 <__sinit>
200084aa:	e7b2      	b.n	20008412 <_fclose_r+0x16>
200084ac:	4628      	mov	r0, r5
200084ae:	6921      	ldr	r1, [r4, #16]
200084b0:	f7fe fb7e 	bl	20006bb0 <_free_r>
200084b4:	e7da      	b.n	2000846c <_fclose_r+0x70>
200084b6:	bf00      	nop

200084b8 <fclose>:
200084b8:	f249 6324 	movw	r3, #38436	; 0x9624
200084bc:	4601      	mov	r1, r0
200084be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200084c2:	6818      	ldr	r0, [r3, #0]
200084c4:	e79a      	b.n	200083fc <_fclose_r>
200084c6:	bf00      	nop

200084c8 <_fstat_r>:
200084c8:	b538      	push	{r3, r4, r5, lr}
200084ca:	f649 5418 	movw	r4, #40216	; 0x9d18
200084ce:	f2c2 0400 	movt	r4, #8192	; 0x2000
200084d2:	4605      	mov	r5, r0
200084d4:	4608      	mov	r0, r1
200084d6:	4611      	mov	r1, r2
200084d8:	2300      	movs	r3, #0
200084da:	6023      	str	r3, [r4, #0]
200084dc:	f7f8 fe14 	bl	20001108 <_fstat>
200084e0:	f1b0 3fff 	cmp.w	r0, #4294967295
200084e4:	d000      	beq.n	200084e8 <_fstat_r+0x20>
200084e6:	bd38      	pop	{r3, r4, r5, pc}
200084e8:	6823      	ldr	r3, [r4, #0]
200084ea:	2b00      	cmp	r3, #0
200084ec:	d0fb      	beq.n	200084e6 <_fstat_r+0x1e>
200084ee:	602b      	str	r3, [r5, #0]
200084f0:	bd38      	pop	{r3, r4, r5, pc}
200084f2:	bf00      	nop

200084f4 <_isatty_r>:
200084f4:	b538      	push	{r3, r4, r5, lr}
200084f6:	f649 5418 	movw	r4, #40216	; 0x9d18
200084fa:	f2c2 0400 	movt	r4, #8192	; 0x2000
200084fe:	4605      	mov	r5, r0
20008500:	4608      	mov	r0, r1
20008502:	2300      	movs	r3, #0
20008504:	6023      	str	r3, [r4, #0]
20008506:	f7f8 fe11 	bl	2000112c <_isatty>
2000850a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000850e:	d000      	beq.n	20008512 <_isatty_r+0x1e>
20008510:	bd38      	pop	{r3, r4, r5, pc}
20008512:	6823      	ldr	r3, [r4, #0]
20008514:	2b00      	cmp	r3, #0
20008516:	d0fb      	beq.n	20008510 <_isatty_r+0x1c>
20008518:	602b      	str	r3, [r5, #0]
2000851a:	bd38      	pop	{r3, r4, r5, pc}

2000851c <_lseek_r>:
2000851c:	b538      	push	{r3, r4, r5, lr}
2000851e:	f649 5418 	movw	r4, #40216	; 0x9d18
20008522:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008526:	4605      	mov	r5, r0
20008528:	4608      	mov	r0, r1
2000852a:	4611      	mov	r1, r2
2000852c:	461a      	mov	r2, r3
2000852e:	2300      	movs	r3, #0
20008530:	6023      	str	r3, [r4, #0]
20008532:	f7f8 fe07 	bl	20001144 <_lseek>
20008536:	f1b0 3fff 	cmp.w	r0, #4294967295
2000853a:	d000      	beq.n	2000853e <_lseek_r+0x22>
2000853c:	bd38      	pop	{r3, r4, r5, pc}
2000853e:	6823      	ldr	r3, [r4, #0]
20008540:	2b00      	cmp	r3, #0
20008542:	d0fb      	beq.n	2000853c <_lseek_r+0x20>
20008544:	602b      	str	r3, [r5, #0]
20008546:	bd38      	pop	{r3, r4, r5, pc}

20008548 <_read_r>:
20008548:	b538      	push	{r3, r4, r5, lr}
2000854a:	f649 5418 	movw	r4, #40216	; 0x9d18
2000854e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008552:	4605      	mov	r5, r0
20008554:	4608      	mov	r0, r1
20008556:	4611      	mov	r1, r2
20008558:	461a      	mov	r2, r3
2000855a:	2300      	movs	r3, #0
2000855c:	6023      	str	r3, [r4, #0]
2000855e:	f7f8 fdff 	bl	20001160 <_read>
20008562:	f1b0 3fff 	cmp.w	r0, #4294967295
20008566:	d000      	beq.n	2000856a <_read_r+0x22>
20008568:	bd38      	pop	{r3, r4, r5, pc}
2000856a:	6823      	ldr	r3, [r4, #0]
2000856c:	2b00      	cmp	r3, #0
2000856e:	d0fb      	beq.n	20008568 <_read_r+0x20>
20008570:	602b      	str	r3, [r5, #0]
20008572:	bd38      	pop	{r3, r4, r5, pc}
20008574:	0000      	lsls	r0, r0, #0
	...

20008578 <__aeabi_uidiv>:
20008578:	1e4a      	subs	r2, r1, #1
2000857a:	bf08      	it	eq
2000857c:	4770      	bxeq	lr
2000857e:	f0c0 8124 	bcc.w	200087ca <__aeabi_uidiv+0x252>
20008582:	4288      	cmp	r0, r1
20008584:	f240 8116 	bls.w	200087b4 <__aeabi_uidiv+0x23c>
20008588:	4211      	tst	r1, r2
2000858a:	f000 8117 	beq.w	200087bc <__aeabi_uidiv+0x244>
2000858e:	fab0 f380 	clz	r3, r0
20008592:	fab1 f281 	clz	r2, r1
20008596:	eba2 0303 	sub.w	r3, r2, r3
2000859a:	f1c3 031f 	rsb	r3, r3, #31
2000859e:	a204      	add	r2, pc, #16	; (adr r2, 200085b0 <__aeabi_uidiv+0x38>)
200085a0:	eb02 1303 	add.w	r3, r2, r3, lsl #4
200085a4:	f04f 0200 	mov.w	r2, #0
200085a8:	469f      	mov	pc, r3
200085aa:	bf00      	nop
200085ac:	f3af 8000 	nop.w
200085b0:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
200085b4:	bf00      	nop
200085b6:	eb42 0202 	adc.w	r2, r2, r2
200085ba:	bf28      	it	cs
200085bc:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
200085c0:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
200085c4:	bf00      	nop
200085c6:	eb42 0202 	adc.w	r2, r2, r2
200085ca:	bf28      	it	cs
200085cc:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
200085d0:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
200085d4:	bf00      	nop
200085d6:	eb42 0202 	adc.w	r2, r2, r2
200085da:	bf28      	it	cs
200085dc:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
200085e0:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
200085e4:	bf00      	nop
200085e6:	eb42 0202 	adc.w	r2, r2, r2
200085ea:	bf28      	it	cs
200085ec:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
200085f0:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
200085f4:	bf00      	nop
200085f6:	eb42 0202 	adc.w	r2, r2, r2
200085fa:	bf28      	it	cs
200085fc:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
20008600:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
20008604:	bf00      	nop
20008606:	eb42 0202 	adc.w	r2, r2, r2
2000860a:	bf28      	it	cs
2000860c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
20008610:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
20008614:	bf00      	nop
20008616:	eb42 0202 	adc.w	r2, r2, r2
2000861a:	bf28      	it	cs
2000861c:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
20008620:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
20008624:	bf00      	nop
20008626:	eb42 0202 	adc.w	r2, r2, r2
2000862a:	bf28      	it	cs
2000862c:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
20008630:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
20008634:	bf00      	nop
20008636:	eb42 0202 	adc.w	r2, r2, r2
2000863a:	bf28      	it	cs
2000863c:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
20008640:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
20008644:	bf00      	nop
20008646:	eb42 0202 	adc.w	r2, r2, r2
2000864a:	bf28      	it	cs
2000864c:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
20008650:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
20008654:	bf00      	nop
20008656:	eb42 0202 	adc.w	r2, r2, r2
2000865a:	bf28      	it	cs
2000865c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
20008660:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
20008664:	bf00      	nop
20008666:	eb42 0202 	adc.w	r2, r2, r2
2000866a:	bf28      	it	cs
2000866c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
20008670:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
20008674:	bf00      	nop
20008676:	eb42 0202 	adc.w	r2, r2, r2
2000867a:	bf28      	it	cs
2000867c:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
20008680:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
20008684:	bf00      	nop
20008686:	eb42 0202 	adc.w	r2, r2, r2
2000868a:	bf28      	it	cs
2000868c:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
20008690:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
20008694:	bf00      	nop
20008696:	eb42 0202 	adc.w	r2, r2, r2
2000869a:	bf28      	it	cs
2000869c:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
200086a0:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
200086a4:	bf00      	nop
200086a6:	eb42 0202 	adc.w	r2, r2, r2
200086aa:	bf28      	it	cs
200086ac:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
200086b0:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
200086b4:	bf00      	nop
200086b6:	eb42 0202 	adc.w	r2, r2, r2
200086ba:	bf28      	it	cs
200086bc:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
200086c0:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
200086c4:	bf00      	nop
200086c6:	eb42 0202 	adc.w	r2, r2, r2
200086ca:	bf28      	it	cs
200086cc:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
200086d0:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
200086d4:	bf00      	nop
200086d6:	eb42 0202 	adc.w	r2, r2, r2
200086da:	bf28      	it	cs
200086dc:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
200086e0:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
200086e4:	bf00      	nop
200086e6:	eb42 0202 	adc.w	r2, r2, r2
200086ea:	bf28      	it	cs
200086ec:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
200086f0:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
200086f4:	bf00      	nop
200086f6:	eb42 0202 	adc.w	r2, r2, r2
200086fa:	bf28      	it	cs
200086fc:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
20008700:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
20008704:	bf00      	nop
20008706:	eb42 0202 	adc.w	r2, r2, r2
2000870a:	bf28      	it	cs
2000870c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
20008710:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
20008714:	bf00      	nop
20008716:	eb42 0202 	adc.w	r2, r2, r2
2000871a:	bf28      	it	cs
2000871c:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
20008720:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
20008724:	bf00      	nop
20008726:	eb42 0202 	adc.w	r2, r2, r2
2000872a:	bf28      	it	cs
2000872c:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
20008730:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
20008734:	bf00      	nop
20008736:	eb42 0202 	adc.w	r2, r2, r2
2000873a:	bf28      	it	cs
2000873c:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
20008740:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
20008744:	bf00      	nop
20008746:	eb42 0202 	adc.w	r2, r2, r2
2000874a:	bf28      	it	cs
2000874c:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
20008750:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
20008754:	bf00      	nop
20008756:	eb42 0202 	adc.w	r2, r2, r2
2000875a:	bf28      	it	cs
2000875c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
20008760:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
20008764:	bf00      	nop
20008766:	eb42 0202 	adc.w	r2, r2, r2
2000876a:	bf28      	it	cs
2000876c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
20008770:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
20008774:	bf00      	nop
20008776:	eb42 0202 	adc.w	r2, r2, r2
2000877a:	bf28      	it	cs
2000877c:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
20008780:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
20008784:	bf00      	nop
20008786:	eb42 0202 	adc.w	r2, r2, r2
2000878a:	bf28      	it	cs
2000878c:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
20008790:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
20008794:	bf00      	nop
20008796:	eb42 0202 	adc.w	r2, r2, r2
2000879a:	bf28      	it	cs
2000879c:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
200087a0:	ebb0 0f01 	cmp.w	r0, r1
200087a4:	bf00      	nop
200087a6:	eb42 0202 	adc.w	r2, r2, r2
200087aa:	bf28      	it	cs
200087ac:	eba0 0001 	subcs.w	r0, r0, r1
200087b0:	4610      	mov	r0, r2
200087b2:	4770      	bx	lr
200087b4:	bf0c      	ite	eq
200087b6:	2001      	moveq	r0, #1
200087b8:	2000      	movne	r0, #0
200087ba:	4770      	bx	lr
200087bc:	fab1 f281 	clz	r2, r1
200087c0:	f1c2 021f 	rsb	r2, r2, #31
200087c4:	fa20 f002 	lsr.w	r0, r0, r2
200087c8:	4770      	bx	lr
200087ca:	b108      	cbz	r0, 200087d0 <__aeabi_uidiv+0x258>
200087cc:	f04f 30ff 	mov.w	r0, #4294967295
200087d0:	f000 b80e 	b.w	200087f0 <__aeabi_idiv0>

200087d4 <__aeabi_uidivmod>:
200087d4:	2900      	cmp	r1, #0
200087d6:	d0f8      	beq.n	200087ca <__aeabi_uidiv+0x252>
200087d8:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
200087dc:	f7ff fecc 	bl	20008578 <__aeabi_uidiv>
200087e0:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
200087e4:	fb02 f300 	mul.w	r3, r2, r0
200087e8:	eba1 0103 	sub.w	r1, r1, r3
200087ec:	4770      	bx	lr
200087ee:	bf00      	nop

200087f0 <__aeabi_idiv0>:
200087f0:	4770      	bx	lr
200087f2:	bf00      	nop

200087f4 <__gedf2>:
200087f4:	f04f 3cff 	mov.w	ip, #4294967295
200087f8:	e006      	b.n	20008808 <__cmpdf2+0x4>
200087fa:	bf00      	nop

200087fc <__ledf2>:
200087fc:	f04f 0c01 	mov.w	ip, #1
20008800:	e002      	b.n	20008808 <__cmpdf2+0x4>
20008802:	bf00      	nop

20008804 <__cmpdf2>:
20008804:	f04f 0c01 	mov.w	ip, #1
20008808:	f84d cd04 	str.w	ip, [sp, #-4]!
2000880c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20008810:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20008814:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20008818:	bf18      	it	ne
2000881a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
2000881e:	d01b      	beq.n	20008858 <__cmpdf2+0x54>
20008820:	b001      	add	sp, #4
20008822:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
20008826:	bf0c      	ite	eq
20008828:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
2000882c:	ea91 0f03 	teqne	r1, r3
20008830:	bf02      	ittt	eq
20008832:	ea90 0f02 	teqeq	r0, r2
20008836:	2000      	moveq	r0, #0
20008838:	4770      	bxeq	lr
2000883a:	f110 0f00 	cmn.w	r0, #0
2000883e:	ea91 0f03 	teq	r1, r3
20008842:	bf58      	it	pl
20008844:	4299      	cmppl	r1, r3
20008846:	bf08      	it	eq
20008848:	4290      	cmpeq	r0, r2
2000884a:	bf2c      	ite	cs
2000884c:	17d8      	asrcs	r0, r3, #31
2000884e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
20008852:	f040 0001 	orr.w	r0, r0, #1
20008856:	4770      	bx	lr
20008858:	ea4f 0c41 	mov.w	ip, r1, lsl #1
2000885c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20008860:	d102      	bne.n	20008868 <__cmpdf2+0x64>
20008862:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
20008866:	d107      	bne.n	20008878 <__cmpdf2+0x74>
20008868:	ea4f 0c43 	mov.w	ip, r3, lsl #1
2000886c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20008870:	d1d6      	bne.n	20008820 <__cmpdf2+0x1c>
20008872:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
20008876:	d0d3      	beq.n	20008820 <__cmpdf2+0x1c>
20008878:	f85d 0b04 	ldr.w	r0, [sp], #4
2000887c:	4770      	bx	lr
2000887e:	bf00      	nop

20008880 <__aeabi_cdrcmple>:
20008880:	4684      	mov	ip, r0
20008882:	4610      	mov	r0, r2
20008884:	4662      	mov	r2, ip
20008886:	468c      	mov	ip, r1
20008888:	4619      	mov	r1, r3
2000888a:	4663      	mov	r3, ip
2000888c:	e000      	b.n	20008890 <__aeabi_cdcmpeq>
2000888e:	bf00      	nop

20008890 <__aeabi_cdcmpeq>:
20008890:	b501      	push	{r0, lr}
20008892:	f7ff ffb7 	bl	20008804 <__cmpdf2>
20008896:	2800      	cmp	r0, #0
20008898:	bf48      	it	mi
2000889a:	f110 0f00 	cmnmi.w	r0, #0
2000889e:	bd01      	pop	{r0, pc}

200088a0 <__aeabi_dcmpeq>:
200088a0:	f84d ed08 	str.w	lr, [sp, #-8]!
200088a4:	f7ff fff4 	bl	20008890 <__aeabi_cdcmpeq>
200088a8:	bf0c      	ite	eq
200088aa:	2001      	moveq	r0, #1
200088ac:	2000      	movne	r0, #0
200088ae:	f85d fb08 	ldr.w	pc, [sp], #8
200088b2:	bf00      	nop

200088b4 <__aeabi_dcmplt>:
200088b4:	f84d ed08 	str.w	lr, [sp, #-8]!
200088b8:	f7ff ffea 	bl	20008890 <__aeabi_cdcmpeq>
200088bc:	bf34      	ite	cc
200088be:	2001      	movcc	r0, #1
200088c0:	2000      	movcs	r0, #0
200088c2:	f85d fb08 	ldr.w	pc, [sp], #8
200088c6:	bf00      	nop

200088c8 <__aeabi_dcmple>:
200088c8:	f84d ed08 	str.w	lr, [sp, #-8]!
200088cc:	f7ff ffe0 	bl	20008890 <__aeabi_cdcmpeq>
200088d0:	bf94      	ite	ls
200088d2:	2001      	movls	r0, #1
200088d4:	2000      	movhi	r0, #0
200088d6:	f85d fb08 	ldr.w	pc, [sp], #8
200088da:	bf00      	nop

200088dc <__aeabi_dcmpge>:
200088dc:	f84d ed08 	str.w	lr, [sp, #-8]!
200088e0:	f7ff ffce 	bl	20008880 <__aeabi_cdrcmple>
200088e4:	bf94      	ite	ls
200088e6:	2001      	movls	r0, #1
200088e8:	2000      	movhi	r0, #0
200088ea:	f85d fb08 	ldr.w	pc, [sp], #8
200088ee:	bf00      	nop

200088f0 <__aeabi_dcmpgt>:
200088f0:	f84d ed08 	str.w	lr, [sp, #-8]!
200088f4:	f7ff ffc4 	bl	20008880 <__aeabi_cdrcmple>
200088f8:	bf34      	ite	cc
200088fa:	2001      	movcc	r0, #1
200088fc:	2000      	movcs	r0, #0
200088fe:	f85d fb08 	ldr.w	pc, [sp], #8
20008902:	bf00      	nop

20008904 <__aeabi_d2iz>:
20008904:	ea4f 0241 	mov.w	r2, r1, lsl #1
20008908:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
2000890c:	d215      	bcs.n	2000893a <__aeabi_d2iz+0x36>
2000890e:	d511      	bpl.n	20008934 <__aeabi_d2iz+0x30>
20008910:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20008914:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
20008918:	d912      	bls.n	20008940 <__aeabi_d2iz+0x3c>
2000891a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
2000891e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20008922:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
20008926:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000892a:	fa23 f002 	lsr.w	r0, r3, r2
2000892e:	bf18      	it	ne
20008930:	4240      	negne	r0, r0
20008932:	4770      	bx	lr
20008934:	f04f 0000 	mov.w	r0, #0
20008938:	4770      	bx	lr
2000893a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
2000893e:	d105      	bne.n	2000894c <__aeabi_d2iz+0x48>
20008940:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
20008944:	bf08      	it	eq
20008946:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
2000894a:	4770      	bx	lr
2000894c:	f04f 0000 	mov.w	r0, #0
20008950:	4770      	bx	lr
20008952:	bf00      	nop

20008954 <__aeabi_uldivmod>:
20008954:	b94b      	cbnz	r3, 2000896a <__aeabi_uldivmod+0x16>
20008956:	b942      	cbnz	r2, 2000896a <__aeabi_uldivmod+0x16>
20008958:	2900      	cmp	r1, #0
2000895a:	bf08      	it	eq
2000895c:	2800      	cmpeq	r0, #0
2000895e:	d002      	beq.n	20008966 <__aeabi_uldivmod+0x12>
20008960:	f04f 31ff 	mov.w	r1, #4294967295
20008964:	4608      	mov	r0, r1
20008966:	f7ff bf43 	b.w	200087f0 <__aeabi_idiv0>
2000896a:	b082      	sub	sp, #8
2000896c:	46ec      	mov	ip, sp
2000896e:	e92d 5000 	stmdb	sp!, {ip, lr}
20008972:	f000 f805 	bl	20008980 <__gnu_uldivmod_helper>
20008976:	f8dd e004 	ldr.w	lr, [sp, #4]
2000897a:	b002      	add	sp, #8
2000897c:	bc0c      	pop	{r2, r3}
2000897e:	4770      	bx	lr

20008980 <__gnu_uldivmod_helper>:
20008980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20008982:	4614      	mov	r4, r2
20008984:	461d      	mov	r5, r3
20008986:	4606      	mov	r6, r0
20008988:	460f      	mov	r7, r1
2000898a:	f000 f9d7 	bl	20008d3c <__udivdi3>
2000898e:	fb00 f505 	mul.w	r5, r0, r5
20008992:	fba0 2304 	umull	r2, r3, r0, r4
20008996:	fb04 5401 	mla	r4, r4, r1, r5
2000899a:	18e3      	adds	r3, r4, r3
2000899c:	1ab6      	subs	r6, r6, r2
2000899e:	eb67 0703 	sbc.w	r7, r7, r3
200089a2:	9b06      	ldr	r3, [sp, #24]
200089a4:	e9c3 6700 	strd	r6, r7, [r3]
200089a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200089aa:	bf00      	nop

200089ac <__gnu_ldivmod_helper>:
200089ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200089ae:	4614      	mov	r4, r2
200089b0:	461d      	mov	r5, r3
200089b2:	4606      	mov	r6, r0
200089b4:	460f      	mov	r7, r1
200089b6:	f000 f80f 	bl	200089d8 <__divdi3>
200089ba:	fb00 f505 	mul.w	r5, r0, r5
200089be:	fba0 2304 	umull	r2, r3, r0, r4
200089c2:	fb04 5401 	mla	r4, r4, r1, r5
200089c6:	18e3      	adds	r3, r4, r3
200089c8:	1ab6      	subs	r6, r6, r2
200089ca:	eb67 0703 	sbc.w	r7, r7, r3
200089ce:	9b06      	ldr	r3, [sp, #24]
200089d0:	e9c3 6700 	strd	r6, r7, [r3]
200089d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200089d6:	bf00      	nop

200089d8 <__divdi3>:
200089d8:	2900      	cmp	r1, #0
200089da:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200089de:	b085      	sub	sp, #20
200089e0:	f2c0 80c8 	blt.w	20008b74 <__divdi3+0x19c>
200089e4:	2600      	movs	r6, #0
200089e6:	2b00      	cmp	r3, #0
200089e8:	f2c0 80bf 	blt.w	20008b6a <__divdi3+0x192>
200089ec:	4689      	mov	r9, r1
200089ee:	4614      	mov	r4, r2
200089f0:	4605      	mov	r5, r0
200089f2:	469b      	mov	fp, r3
200089f4:	2b00      	cmp	r3, #0
200089f6:	d14a      	bne.n	20008a8e <__divdi3+0xb6>
200089f8:	428a      	cmp	r2, r1
200089fa:	d957      	bls.n	20008aac <__divdi3+0xd4>
200089fc:	fab2 f382 	clz	r3, r2
20008a00:	b153      	cbz	r3, 20008a18 <__divdi3+0x40>
20008a02:	f1c3 0020 	rsb	r0, r3, #32
20008a06:	fa01 f903 	lsl.w	r9, r1, r3
20008a0a:	fa25 f800 	lsr.w	r8, r5, r0
20008a0e:	fa12 f403 	lsls.w	r4, r2, r3
20008a12:	409d      	lsls	r5, r3
20008a14:	ea48 0909 	orr.w	r9, r8, r9
20008a18:	0c27      	lsrs	r7, r4, #16
20008a1a:	4648      	mov	r0, r9
20008a1c:	4639      	mov	r1, r7
20008a1e:	fa1f fb84 	uxth.w	fp, r4
20008a22:	f7ff fda9 	bl	20008578 <__aeabi_uidiv>
20008a26:	4639      	mov	r1, r7
20008a28:	4682      	mov	sl, r0
20008a2a:	4648      	mov	r0, r9
20008a2c:	f7ff fed2 	bl	200087d4 <__aeabi_uidivmod>
20008a30:	0c2a      	lsrs	r2, r5, #16
20008a32:	fb0b f30a 	mul.w	r3, fp, sl
20008a36:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
20008a3a:	454b      	cmp	r3, r9
20008a3c:	d909      	bls.n	20008a52 <__divdi3+0x7a>
20008a3e:	eb19 0904 	adds.w	r9, r9, r4
20008a42:	f10a 3aff 	add.w	sl, sl, #4294967295
20008a46:	d204      	bcs.n	20008a52 <__divdi3+0x7a>
20008a48:	454b      	cmp	r3, r9
20008a4a:	bf84      	itt	hi
20008a4c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20008a50:	44a1      	addhi	r9, r4
20008a52:	ebc3 0909 	rsb	r9, r3, r9
20008a56:	4639      	mov	r1, r7
20008a58:	4648      	mov	r0, r9
20008a5a:	b2ad      	uxth	r5, r5
20008a5c:	f7ff fd8c 	bl	20008578 <__aeabi_uidiv>
20008a60:	4639      	mov	r1, r7
20008a62:	4680      	mov	r8, r0
20008a64:	4648      	mov	r0, r9
20008a66:	f7ff feb5 	bl	200087d4 <__aeabi_uidivmod>
20008a6a:	fb0b fb08 	mul.w	fp, fp, r8
20008a6e:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20008a72:	45ab      	cmp	fp, r5
20008a74:	d907      	bls.n	20008a86 <__divdi3+0xae>
20008a76:	192d      	adds	r5, r5, r4
20008a78:	f108 38ff 	add.w	r8, r8, #4294967295
20008a7c:	d203      	bcs.n	20008a86 <__divdi3+0xae>
20008a7e:	45ab      	cmp	fp, r5
20008a80:	bf88      	it	hi
20008a82:	f108 38ff 	addhi.w	r8, r8, #4294967295
20008a86:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20008a8a:	2700      	movs	r7, #0
20008a8c:	e003      	b.n	20008a96 <__divdi3+0xbe>
20008a8e:	428b      	cmp	r3, r1
20008a90:	d957      	bls.n	20008b42 <__divdi3+0x16a>
20008a92:	2700      	movs	r7, #0
20008a94:	46b8      	mov	r8, r7
20008a96:	4642      	mov	r2, r8
20008a98:	463b      	mov	r3, r7
20008a9a:	b116      	cbz	r6, 20008aa2 <__divdi3+0xca>
20008a9c:	4252      	negs	r2, r2
20008a9e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20008aa2:	4619      	mov	r1, r3
20008aa4:	4610      	mov	r0, r2
20008aa6:	b005      	add	sp, #20
20008aa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008aac:	b922      	cbnz	r2, 20008ab8 <__divdi3+0xe0>
20008aae:	4611      	mov	r1, r2
20008ab0:	2001      	movs	r0, #1
20008ab2:	f7ff fd61 	bl	20008578 <__aeabi_uidiv>
20008ab6:	4604      	mov	r4, r0
20008ab8:	fab4 f884 	clz	r8, r4
20008abc:	f1b8 0f00 	cmp.w	r8, #0
20008ac0:	d15e      	bne.n	20008b80 <__divdi3+0x1a8>
20008ac2:	ebc4 0809 	rsb	r8, r4, r9
20008ac6:	0c27      	lsrs	r7, r4, #16
20008ac8:	fa1f f984 	uxth.w	r9, r4
20008acc:	2101      	movs	r1, #1
20008ace:	9102      	str	r1, [sp, #8]
20008ad0:	4639      	mov	r1, r7
20008ad2:	4640      	mov	r0, r8
20008ad4:	f7ff fd50 	bl	20008578 <__aeabi_uidiv>
20008ad8:	4639      	mov	r1, r7
20008ada:	4682      	mov	sl, r0
20008adc:	4640      	mov	r0, r8
20008ade:	f7ff fe79 	bl	200087d4 <__aeabi_uidivmod>
20008ae2:	ea4f 4815 	mov.w	r8, r5, lsr #16
20008ae6:	fb09 f30a 	mul.w	r3, r9, sl
20008aea:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
20008aee:	455b      	cmp	r3, fp
20008af0:	d909      	bls.n	20008b06 <__divdi3+0x12e>
20008af2:	eb1b 0b04 	adds.w	fp, fp, r4
20008af6:	f10a 3aff 	add.w	sl, sl, #4294967295
20008afa:	d204      	bcs.n	20008b06 <__divdi3+0x12e>
20008afc:	455b      	cmp	r3, fp
20008afe:	bf84      	itt	hi
20008b00:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20008b04:	44a3      	addhi	fp, r4
20008b06:	ebc3 0b0b 	rsb	fp, r3, fp
20008b0a:	4639      	mov	r1, r7
20008b0c:	4658      	mov	r0, fp
20008b0e:	b2ad      	uxth	r5, r5
20008b10:	f7ff fd32 	bl	20008578 <__aeabi_uidiv>
20008b14:	4639      	mov	r1, r7
20008b16:	4680      	mov	r8, r0
20008b18:	4658      	mov	r0, fp
20008b1a:	f7ff fe5b 	bl	200087d4 <__aeabi_uidivmod>
20008b1e:	fb09 f908 	mul.w	r9, r9, r8
20008b22:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20008b26:	45a9      	cmp	r9, r5
20008b28:	d907      	bls.n	20008b3a <__divdi3+0x162>
20008b2a:	192d      	adds	r5, r5, r4
20008b2c:	f108 38ff 	add.w	r8, r8, #4294967295
20008b30:	d203      	bcs.n	20008b3a <__divdi3+0x162>
20008b32:	45a9      	cmp	r9, r5
20008b34:	bf88      	it	hi
20008b36:	f108 38ff 	addhi.w	r8, r8, #4294967295
20008b3a:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20008b3e:	9f02      	ldr	r7, [sp, #8]
20008b40:	e7a9      	b.n	20008a96 <__divdi3+0xbe>
20008b42:	fab3 f783 	clz	r7, r3
20008b46:	2f00      	cmp	r7, #0
20008b48:	d168      	bne.n	20008c1c <__divdi3+0x244>
20008b4a:	428b      	cmp	r3, r1
20008b4c:	bf2c      	ite	cs
20008b4e:	f04f 0900 	movcs.w	r9, #0
20008b52:	f04f 0901 	movcc.w	r9, #1
20008b56:	4282      	cmp	r2, r0
20008b58:	bf8c      	ite	hi
20008b5a:	464c      	movhi	r4, r9
20008b5c:	f049 0401 	orrls.w	r4, r9, #1
20008b60:	2c00      	cmp	r4, #0
20008b62:	d096      	beq.n	20008a92 <__divdi3+0xba>
20008b64:	f04f 0801 	mov.w	r8, #1
20008b68:	e795      	b.n	20008a96 <__divdi3+0xbe>
20008b6a:	4252      	negs	r2, r2
20008b6c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20008b70:	43f6      	mvns	r6, r6
20008b72:	e73b      	b.n	200089ec <__divdi3+0x14>
20008b74:	4240      	negs	r0, r0
20008b76:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20008b7a:	f04f 36ff 	mov.w	r6, #4294967295
20008b7e:	e732      	b.n	200089e6 <__divdi3+0xe>
20008b80:	fa04 f408 	lsl.w	r4, r4, r8
20008b84:	f1c8 0720 	rsb	r7, r8, #32
20008b88:	fa35 f307 	lsrs.w	r3, r5, r7
20008b8c:	fa29 fa07 	lsr.w	sl, r9, r7
20008b90:	0c27      	lsrs	r7, r4, #16
20008b92:	fa09 fb08 	lsl.w	fp, r9, r8
20008b96:	4639      	mov	r1, r7
20008b98:	4650      	mov	r0, sl
20008b9a:	ea43 020b 	orr.w	r2, r3, fp
20008b9e:	9202      	str	r2, [sp, #8]
20008ba0:	f7ff fcea 	bl	20008578 <__aeabi_uidiv>
20008ba4:	4639      	mov	r1, r7
20008ba6:	fa1f f984 	uxth.w	r9, r4
20008baa:	4683      	mov	fp, r0
20008bac:	4650      	mov	r0, sl
20008bae:	f7ff fe11 	bl	200087d4 <__aeabi_uidivmod>
20008bb2:	9802      	ldr	r0, [sp, #8]
20008bb4:	fb09 f20b 	mul.w	r2, r9, fp
20008bb8:	0c03      	lsrs	r3, r0, #16
20008bba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
20008bbe:	429a      	cmp	r2, r3
20008bc0:	d904      	bls.n	20008bcc <__divdi3+0x1f4>
20008bc2:	191b      	adds	r3, r3, r4
20008bc4:	f10b 3bff 	add.w	fp, fp, #4294967295
20008bc8:	f0c0 80b1 	bcc.w	20008d2e <__divdi3+0x356>
20008bcc:	1a9b      	subs	r3, r3, r2
20008bce:	4639      	mov	r1, r7
20008bd0:	4618      	mov	r0, r3
20008bd2:	9301      	str	r3, [sp, #4]
20008bd4:	f7ff fcd0 	bl	20008578 <__aeabi_uidiv>
20008bd8:	9901      	ldr	r1, [sp, #4]
20008bda:	4682      	mov	sl, r0
20008bdc:	4608      	mov	r0, r1
20008bde:	4639      	mov	r1, r7
20008be0:	f7ff fdf8 	bl	200087d4 <__aeabi_uidivmod>
20008be4:	f8dd c008 	ldr.w	ip, [sp, #8]
20008be8:	fb09 f30a 	mul.w	r3, r9, sl
20008bec:	fa1f f08c 	uxth.w	r0, ip
20008bf0:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
20008bf4:	4293      	cmp	r3, r2
20008bf6:	d908      	bls.n	20008c0a <__divdi3+0x232>
20008bf8:	1912      	adds	r2, r2, r4
20008bfa:	f10a 3aff 	add.w	sl, sl, #4294967295
20008bfe:	d204      	bcs.n	20008c0a <__divdi3+0x232>
20008c00:	4293      	cmp	r3, r2
20008c02:	bf84      	itt	hi
20008c04:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20008c08:	1912      	addhi	r2, r2, r4
20008c0a:	fa05 f508 	lsl.w	r5, r5, r8
20008c0e:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
20008c12:	ebc3 0802 	rsb	r8, r3, r2
20008c16:	f8cd e008 	str.w	lr, [sp, #8]
20008c1a:	e759      	b.n	20008ad0 <__divdi3+0xf8>
20008c1c:	f1c7 0020 	rsb	r0, r7, #32
20008c20:	fa03 fa07 	lsl.w	sl, r3, r7
20008c24:	40c2      	lsrs	r2, r0
20008c26:	fa35 f300 	lsrs.w	r3, r5, r0
20008c2a:	ea42 0b0a 	orr.w	fp, r2, sl
20008c2e:	fa21 f800 	lsr.w	r8, r1, r0
20008c32:	fa01 f907 	lsl.w	r9, r1, r7
20008c36:	4640      	mov	r0, r8
20008c38:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
20008c3c:	ea43 0109 	orr.w	r1, r3, r9
20008c40:	9102      	str	r1, [sp, #8]
20008c42:	4651      	mov	r1, sl
20008c44:	fa1f f28b 	uxth.w	r2, fp
20008c48:	9203      	str	r2, [sp, #12]
20008c4a:	f7ff fc95 	bl	20008578 <__aeabi_uidiv>
20008c4e:	4651      	mov	r1, sl
20008c50:	4681      	mov	r9, r0
20008c52:	4640      	mov	r0, r8
20008c54:	f7ff fdbe 	bl	200087d4 <__aeabi_uidivmod>
20008c58:	9b03      	ldr	r3, [sp, #12]
20008c5a:	f8dd c008 	ldr.w	ip, [sp, #8]
20008c5e:	fb03 f209 	mul.w	r2, r3, r9
20008c62:	ea4f 401c 	mov.w	r0, ip, lsr #16
20008c66:	fa14 f307 	lsls.w	r3, r4, r7
20008c6a:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
20008c6e:	42a2      	cmp	r2, r4
20008c70:	d904      	bls.n	20008c7c <__divdi3+0x2a4>
20008c72:	eb14 040b 	adds.w	r4, r4, fp
20008c76:	f109 39ff 	add.w	r9, r9, #4294967295
20008c7a:	d352      	bcc.n	20008d22 <__divdi3+0x34a>
20008c7c:	1aa4      	subs	r4, r4, r2
20008c7e:	4651      	mov	r1, sl
20008c80:	4620      	mov	r0, r4
20008c82:	9301      	str	r3, [sp, #4]
20008c84:	f7ff fc78 	bl	20008578 <__aeabi_uidiv>
20008c88:	4651      	mov	r1, sl
20008c8a:	4680      	mov	r8, r0
20008c8c:	4620      	mov	r0, r4
20008c8e:	f7ff fda1 	bl	200087d4 <__aeabi_uidivmod>
20008c92:	9803      	ldr	r0, [sp, #12]
20008c94:	f8dd c008 	ldr.w	ip, [sp, #8]
20008c98:	fb00 f208 	mul.w	r2, r0, r8
20008c9c:	fa1f f38c 	uxth.w	r3, ip
20008ca0:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
20008ca4:	9b01      	ldr	r3, [sp, #4]
20008ca6:	4282      	cmp	r2, r0
20008ca8:	d904      	bls.n	20008cb4 <__divdi3+0x2dc>
20008caa:	eb10 000b 	adds.w	r0, r0, fp
20008cae:	f108 38ff 	add.w	r8, r8, #4294967295
20008cb2:	d330      	bcc.n	20008d16 <__divdi3+0x33e>
20008cb4:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
20008cb8:	fa1f fc83 	uxth.w	ip, r3
20008cbc:	0c1b      	lsrs	r3, r3, #16
20008cbe:	1a80      	subs	r0, r0, r2
20008cc0:	fa1f fe88 	uxth.w	lr, r8
20008cc4:	ea4f 4a18 	mov.w	sl, r8, lsr #16
20008cc8:	fb0c f90e 	mul.w	r9, ip, lr
20008ccc:	fb0c fc0a 	mul.w	ip, ip, sl
20008cd0:	fb03 c10e 	mla	r1, r3, lr, ip
20008cd4:	fb03 f20a 	mul.w	r2, r3, sl
20008cd8:	eb01 4119 	add.w	r1, r1, r9, lsr #16
20008cdc:	458c      	cmp	ip, r1
20008cde:	bf88      	it	hi
20008ce0:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
20008ce4:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
20008ce8:	4570      	cmp	r0, lr
20008cea:	d310      	bcc.n	20008d0e <__divdi3+0x336>
20008cec:	fa1f f989 	uxth.w	r9, r9
20008cf0:	fa05 f707 	lsl.w	r7, r5, r7
20008cf4:	eb09 4001 	add.w	r0, r9, r1, lsl #16
20008cf8:	bf14      	ite	ne
20008cfa:	2200      	movne	r2, #0
20008cfc:	2201      	moveq	r2, #1
20008cfe:	4287      	cmp	r7, r0
20008d00:	bf2c      	ite	cs
20008d02:	2700      	movcs	r7, #0
20008d04:	f002 0701 	andcc.w	r7, r2, #1
20008d08:	2f00      	cmp	r7, #0
20008d0a:	f43f aec4 	beq.w	20008a96 <__divdi3+0xbe>
20008d0e:	f108 38ff 	add.w	r8, r8, #4294967295
20008d12:	2700      	movs	r7, #0
20008d14:	e6bf      	b.n	20008a96 <__divdi3+0xbe>
20008d16:	4282      	cmp	r2, r0
20008d18:	bf84      	itt	hi
20008d1a:	4458      	addhi	r0, fp
20008d1c:	f108 38ff 	addhi.w	r8, r8, #4294967295
20008d20:	e7c8      	b.n	20008cb4 <__divdi3+0x2dc>
20008d22:	42a2      	cmp	r2, r4
20008d24:	bf84      	itt	hi
20008d26:	f109 39ff 	addhi.w	r9, r9, #4294967295
20008d2a:	445c      	addhi	r4, fp
20008d2c:	e7a6      	b.n	20008c7c <__divdi3+0x2a4>
20008d2e:	429a      	cmp	r2, r3
20008d30:	bf84      	itt	hi
20008d32:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20008d36:	191b      	addhi	r3, r3, r4
20008d38:	e748      	b.n	20008bcc <__divdi3+0x1f4>
20008d3a:	bf00      	nop

20008d3c <__udivdi3>:
20008d3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008d40:	460c      	mov	r4, r1
20008d42:	b083      	sub	sp, #12
20008d44:	4680      	mov	r8, r0
20008d46:	4616      	mov	r6, r2
20008d48:	4689      	mov	r9, r1
20008d4a:	461f      	mov	r7, r3
20008d4c:	4615      	mov	r5, r2
20008d4e:	468a      	mov	sl, r1
20008d50:	2b00      	cmp	r3, #0
20008d52:	d14b      	bne.n	20008dec <__udivdi3+0xb0>
20008d54:	428a      	cmp	r2, r1
20008d56:	d95c      	bls.n	20008e12 <__udivdi3+0xd6>
20008d58:	fab2 f382 	clz	r3, r2
20008d5c:	b15b      	cbz	r3, 20008d76 <__udivdi3+0x3a>
20008d5e:	f1c3 0020 	rsb	r0, r3, #32
20008d62:	fa01 fa03 	lsl.w	sl, r1, r3
20008d66:	fa28 f200 	lsr.w	r2, r8, r0
20008d6a:	fa16 f503 	lsls.w	r5, r6, r3
20008d6e:	fa08 f803 	lsl.w	r8, r8, r3
20008d72:	ea42 0a0a 	orr.w	sl, r2, sl
20008d76:	0c2e      	lsrs	r6, r5, #16
20008d78:	4650      	mov	r0, sl
20008d7a:	4631      	mov	r1, r6
20008d7c:	b2af      	uxth	r7, r5
20008d7e:	f7ff fbfb 	bl	20008578 <__aeabi_uidiv>
20008d82:	4631      	mov	r1, r6
20008d84:	ea4f 4418 	mov.w	r4, r8, lsr #16
20008d88:	4681      	mov	r9, r0
20008d8a:	4650      	mov	r0, sl
20008d8c:	f7ff fd22 	bl	200087d4 <__aeabi_uidivmod>
20008d90:	fb07 f309 	mul.w	r3, r7, r9
20008d94:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
20008d98:	4553      	cmp	r3, sl
20008d9a:	d909      	bls.n	20008db0 <__udivdi3+0x74>
20008d9c:	eb1a 0a05 	adds.w	sl, sl, r5
20008da0:	f109 39ff 	add.w	r9, r9, #4294967295
20008da4:	d204      	bcs.n	20008db0 <__udivdi3+0x74>
20008da6:	4553      	cmp	r3, sl
20008da8:	bf84      	itt	hi
20008daa:	f109 39ff 	addhi.w	r9, r9, #4294967295
20008dae:	44aa      	addhi	sl, r5
20008db0:	ebc3 0a0a 	rsb	sl, r3, sl
20008db4:	4631      	mov	r1, r6
20008db6:	4650      	mov	r0, sl
20008db8:	fa1f f888 	uxth.w	r8, r8
20008dbc:	f7ff fbdc 	bl	20008578 <__aeabi_uidiv>
20008dc0:	4631      	mov	r1, r6
20008dc2:	4604      	mov	r4, r0
20008dc4:	4650      	mov	r0, sl
20008dc6:	f7ff fd05 	bl	200087d4 <__aeabi_uidivmod>
20008dca:	fb07 f704 	mul.w	r7, r7, r4
20008dce:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20008dd2:	4547      	cmp	r7, r8
20008dd4:	d906      	bls.n	20008de4 <__udivdi3+0xa8>
20008dd6:	3c01      	subs	r4, #1
20008dd8:	eb18 0805 	adds.w	r8, r8, r5
20008ddc:	d202      	bcs.n	20008de4 <__udivdi3+0xa8>
20008dde:	4547      	cmp	r7, r8
20008de0:	bf88      	it	hi
20008de2:	3c01      	subhi	r4, #1
20008de4:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20008de8:	2600      	movs	r6, #0
20008dea:	e05c      	b.n	20008ea6 <__udivdi3+0x16a>
20008dec:	428b      	cmp	r3, r1
20008dee:	d858      	bhi.n	20008ea2 <__udivdi3+0x166>
20008df0:	fab3 f683 	clz	r6, r3
20008df4:	2e00      	cmp	r6, #0
20008df6:	d15b      	bne.n	20008eb0 <__udivdi3+0x174>
20008df8:	428b      	cmp	r3, r1
20008dfa:	bf2c      	ite	cs
20008dfc:	2200      	movcs	r2, #0
20008dfe:	2201      	movcc	r2, #1
20008e00:	4285      	cmp	r5, r0
20008e02:	bf8c      	ite	hi
20008e04:	4615      	movhi	r5, r2
20008e06:	f042 0501 	orrls.w	r5, r2, #1
20008e0a:	2d00      	cmp	r5, #0
20008e0c:	d049      	beq.n	20008ea2 <__udivdi3+0x166>
20008e0e:	2401      	movs	r4, #1
20008e10:	e049      	b.n	20008ea6 <__udivdi3+0x16a>
20008e12:	b922      	cbnz	r2, 20008e1e <__udivdi3+0xe2>
20008e14:	4611      	mov	r1, r2
20008e16:	2001      	movs	r0, #1
20008e18:	f7ff fbae 	bl	20008578 <__aeabi_uidiv>
20008e1c:	4605      	mov	r5, r0
20008e1e:	fab5 f685 	clz	r6, r5
20008e22:	2e00      	cmp	r6, #0
20008e24:	f040 80ba 	bne.w	20008f9c <__udivdi3+0x260>
20008e28:	1b64      	subs	r4, r4, r5
20008e2a:	0c2f      	lsrs	r7, r5, #16
20008e2c:	fa1f fa85 	uxth.w	sl, r5
20008e30:	2601      	movs	r6, #1
20008e32:	4639      	mov	r1, r7
20008e34:	4620      	mov	r0, r4
20008e36:	f7ff fb9f 	bl	20008578 <__aeabi_uidiv>
20008e3a:	4639      	mov	r1, r7
20008e3c:	ea4f 4b18 	mov.w	fp, r8, lsr #16
20008e40:	4681      	mov	r9, r0
20008e42:	4620      	mov	r0, r4
20008e44:	f7ff fcc6 	bl	200087d4 <__aeabi_uidivmod>
20008e48:	fb0a f309 	mul.w	r3, sl, r9
20008e4c:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
20008e50:	455b      	cmp	r3, fp
20008e52:	d909      	bls.n	20008e68 <__udivdi3+0x12c>
20008e54:	eb1b 0b05 	adds.w	fp, fp, r5
20008e58:	f109 39ff 	add.w	r9, r9, #4294967295
20008e5c:	d204      	bcs.n	20008e68 <__udivdi3+0x12c>
20008e5e:	455b      	cmp	r3, fp
20008e60:	bf84      	itt	hi
20008e62:	f109 39ff 	addhi.w	r9, r9, #4294967295
20008e66:	44ab      	addhi	fp, r5
20008e68:	ebc3 0b0b 	rsb	fp, r3, fp
20008e6c:	4639      	mov	r1, r7
20008e6e:	4658      	mov	r0, fp
20008e70:	fa1f f888 	uxth.w	r8, r8
20008e74:	f7ff fb80 	bl	20008578 <__aeabi_uidiv>
20008e78:	4639      	mov	r1, r7
20008e7a:	4604      	mov	r4, r0
20008e7c:	4658      	mov	r0, fp
20008e7e:	f7ff fca9 	bl	200087d4 <__aeabi_uidivmod>
20008e82:	fb0a fa04 	mul.w	sl, sl, r4
20008e86:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20008e8a:	45c2      	cmp	sl, r8
20008e8c:	d906      	bls.n	20008e9c <__udivdi3+0x160>
20008e8e:	3c01      	subs	r4, #1
20008e90:	eb18 0805 	adds.w	r8, r8, r5
20008e94:	d202      	bcs.n	20008e9c <__udivdi3+0x160>
20008e96:	45c2      	cmp	sl, r8
20008e98:	bf88      	it	hi
20008e9a:	3c01      	subhi	r4, #1
20008e9c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20008ea0:	e001      	b.n	20008ea6 <__udivdi3+0x16a>
20008ea2:	2600      	movs	r6, #0
20008ea4:	4634      	mov	r4, r6
20008ea6:	4631      	mov	r1, r6
20008ea8:	4620      	mov	r0, r4
20008eaa:	b003      	add	sp, #12
20008eac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008eb0:	f1c6 0020 	rsb	r0, r6, #32
20008eb4:	40b3      	lsls	r3, r6
20008eb6:	fa32 f700 	lsrs.w	r7, r2, r0
20008eba:	fa21 fb00 	lsr.w	fp, r1, r0
20008ebe:	431f      	orrs	r7, r3
20008ec0:	fa14 f206 	lsls.w	r2, r4, r6
20008ec4:	fa28 f100 	lsr.w	r1, r8, r0
20008ec8:	4658      	mov	r0, fp
20008eca:	ea4f 4a17 	mov.w	sl, r7, lsr #16
20008ece:	4311      	orrs	r1, r2
20008ed0:	9100      	str	r1, [sp, #0]
20008ed2:	4651      	mov	r1, sl
20008ed4:	b2bb      	uxth	r3, r7
20008ed6:	9301      	str	r3, [sp, #4]
20008ed8:	f7ff fb4e 	bl	20008578 <__aeabi_uidiv>
20008edc:	4651      	mov	r1, sl
20008ede:	40b5      	lsls	r5, r6
20008ee0:	4681      	mov	r9, r0
20008ee2:	4658      	mov	r0, fp
20008ee4:	f7ff fc76 	bl	200087d4 <__aeabi_uidivmod>
20008ee8:	9c01      	ldr	r4, [sp, #4]
20008eea:	9800      	ldr	r0, [sp, #0]
20008eec:	fb04 f309 	mul.w	r3, r4, r9
20008ef0:	ea4f 4c10 	mov.w	ip, r0, lsr #16
20008ef4:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
20008ef8:	455b      	cmp	r3, fp
20008efa:	d905      	bls.n	20008f08 <__udivdi3+0x1cc>
20008efc:	eb1b 0b07 	adds.w	fp, fp, r7
20008f00:	f109 39ff 	add.w	r9, r9, #4294967295
20008f04:	f0c0 808e 	bcc.w	20009024 <__udivdi3+0x2e8>
20008f08:	ebc3 0b0b 	rsb	fp, r3, fp
20008f0c:	4651      	mov	r1, sl
20008f0e:	4658      	mov	r0, fp
20008f10:	f7ff fb32 	bl	20008578 <__aeabi_uidiv>
20008f14:	4651      	mov	r1, sl
20008f16:	4604      	mov	r4, r0
20008f18:	4658      	mov	r0, fp
20008f1a:	f7ff fc5b 	bl	200087d4 <__aeabi_uidivmod>
20008f1e:	9801      	ldr	r0, [sp, #4]
20008f20:	9a00      	ldr	r2, [sp, #0]
20008f22:	fb00 f304 	mul.w	r3, r0, r4
20008f26:	fa1f fc82 	uxth.w	ip, r2
20008f2a:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
20008f2e:	4293      	cmp	r3, r2
20008f30:	d906      	bls.n	20008f40 <__udivdi3+0x204>
20008f32:	3c01      	subs	r4, #1
20008f34:	19d2      	adds	r2, r2, r7
20008f36:	d203      	bcs.n	20008f40 <__udivdi3+0x204>
20008f38:	4293      	cmp	r3, r2
20008f3a:	d901      	bls.n	20008f40 <__udivdi3+0x204>
20008f3c:	19d2      	adds	r2, r2, r7
20008f3e:	3c01      	subs	r4, #1
20008f40:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20008f44:	b2a8      	uxth	r0, r5
20008f46:	1ad2      	subs	r2, r2, r3
20008f48:	0c2d      	lsrs	r5, r5, #16
20008f4a:	fa1f fc84 	uxth.w	ip, r4
20008f4e:	0c23      	lsrs	r3, r4, #16
20008f50:	fb00 f70c 	mul.w	r7, r0, ip
20008f54:	fb00 fe03 	mul.w	lr, r0, r3
20008f58:	fb05 e10c 	mla	r1, r5, ip, lr
20008f5c:	fb05 f503 	mul.w	r5, r5, r3
20008f60:	eb01 4117 	add.w	r1, r1, r7, lsr #16
20008f64:	458e      	cmp	lr, r1
20008f66:	bf88      	it	hi
20008f68:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
20008f6c:	eb05 4511 	add.w	r5, r5, r1, lsr #16
20008f70:	42aa      	cmp	r2, r5
20008f72:	d310      	bcc.n	20008f96 <__udivdi3+0x25a>
20008f74:	b2bf      	uxth	r7, r7
20008f76:	fa08 f606 	lsl.w	r6, r8, r6
20008f7a:	eb07 4201 	add.w	r2, r7, r1, lsl #16
20008f7e:	bf14      	ite	ne
20008f80:	f04f 0e00 	movne.w	lr, #0
20008f84:	f04f 0e01 	moveq.w	lr, #1
20008f88:	4296      	cmp	r6, r2
20008f8a:	bf2c      	ite	cs
20008f8c:	2600      	movcs	r6, #0
20008f8e:	f00e 0601 	andcc.w	r6, lr, #1
20008f92:	2e00      	cmp	r6, #0
20008f94:	d087      	beq.n	20008ea6 <__udivdi3+0x16a>
20008f96:	3c01      	subs	r4, #1
20008f98:	2600      	movs	r6, #0
20008f9a:	e784      	b.n	20008ea6 <__udivdi3+0x16a>
20008f9c:	40b5      	lsls	r5, r6
20008f9e:	f1c6 0120 	rsb	r1, r6, #32
20008fa2:	fa24 f901 	lsr.w	r9, r4, r1
20008fa6:	fa28 f201 	lsr.w	r2, r8, r1
20008faa:	0c2f      	lsrs	r7, r5, #16
20008fac:	40b4      	lsls	r4, r6
20008fae:	4639      	mov	r1, r7
20008fb0:	4648      	mov	r0, r9
20008fb2:	4322      	orrs	r2, r4
20008fb4:	9200      	str	r2, [sp, #0]
20008fb6:	f7ff fadf 	bl	20008578 <__aeabi_uidiv>
20008fba:	4639      	mov	r1, r7
20008fbc:	fa1f fa85 	uxth.w	sl, r5
20008fc0:	4683      	mov	fp, r0
20008fc2:	4648      	mov	r0, r9
20008fc4:	f7ff fc06 	bl	200087d4 <__aeabi_uidivmod>
20008fc8:	9b00      	ldr	r3, [sp, #0]
20008fca:	0c1a      	lsrs	r2, r3, #16
20008fcc:	fb0a f30b 	mul.w	r3, sl, fp
20008fd0:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
20008fd4:	42a3      	cmp	r3, r4
20008fd6:	d903      	bls.n	20008fe0 <__udivdi3+0x2a4>
20008fd8:	1964      	adds	r4, r4, r5
20008fda:	f10b 3bff 	add.w	fp, fp, #4294967295
20008fde:	d327      	bcc.n	20009030 <__udivdi3+0x2f4>
20008fe0:	1ae4      	subs	r4, r4, r3
20008fe2:	4639      	mov	r1, r7
20008fe4:	4620      	mov	r0, r4
20008fe6:	f7ff fac7 	bl	20008578 <__aeabi_uidiv>
20008fea:	4639      	mov	r1, r7
20008fec:	4681      	mov	r9, r0
20008fee:	4620      	mov	r0, r4
20008ff0:	f7ff fbf0 	bl	200087d4 <__aeabi_uidivmod>
20008ff4:	9800      	ldr	r0, [sp, #0]
20008ff6:	fb0a f309 	mul.w	r3, sl, r9
20008ffa:	fa1f fc80 	uxth.w	ip, r0
20008ffe:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
20009002:	42a3      	cmp	r3, r4
20009004:	d908      	bls.n	20009018 <__udivdi3+0x2dc>
20009006:	1964      	adds	r4, r4, r5
20009008:	f109 39ff 	add.w	r9, r9, #4294967295
2000900c:	d204      	bcs.n	20009018 <__udivdi3+0x2dc>
2000900e:	42a3      	cmp	r3, r4
20009010:	bf84      	itt	hi
20009012:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009016:	1964      	addhi	r4, r4, r5
20009018:	fa08 f806 	lsl.w	r8, r8, r6
2000901c:	1ae4      	subs	r4, r4, r3
2000901e:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
20009022:	e706      	b.n	20008e32 <__udivdi3+0xf6>
20009024:	455b      	cmp	r3, fp
20009026:	bf84      	itt	hi
20009028:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000902c:	44bb      	addhi	fp, r7
2000902e:	e76b      	b.n	20008f08 <__udivdi3+0x1cc>
20009030:	42a3      	cmp	r3, r4
20009032:	bf84      	itt	hi
20009034:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20009038:	1964      	addhi	r4, r4, r5
2000903a:	e7d1      	b.n	20008fe0 <__udivdi3+0x2a4>
2000903c:	2e4e2e41 	.word	0x2e4e2e41
20009040:	2e532e54 	.word	0x2e532e54
20009044:	30303320 	.word	0x30303320
20009048:	72202c30 	.word	0x72202c30
2000904c:	79646165 	.word	0x79646165
20009050:	726f6620 	.word	0x726f6620
20009054:	74636120 	.word	0x74636120
20009058:	216e6f69 	.word	0x216e6f69
2000905c:	0000000d 	.word	0x0000000d
20009060:	7270205a 	.word	0x7270205a
20009064:	65737365 	.word	0x65737365
20009068:	61202c64 	.word	0x61202c64
2000906c:	76697463 	.word	0x76697463
20009070:	6e697461 	.word	0x6e697461
20009074:	72742067 	.word	0x72742067
20009078:	65676769 	.word	0x65676769
2000907c:	6f732072 	.word	0x6f732072
20009080:	6f6e656c 	.word	0x6f6e656c
20009084:	000d6469 	.word	0x000d6469
20009088:	72636e49 	.word	0x72636e49
2000908c:	6e656d65 	.word	0x6e656d65
20009090:	676e6974 	.word	0x676e6974
20009094:	6c6f7320 	.word	0x6c6f7320
20009098:	696f6e65 	.word	0x696f6e65
2000909c:	69742064 	.word	0x69742064
200090a0:	7420656d 	.word	0x7420656d
200090a4:	25203a6f 	.word	0x25203a6f
200090a8:	736d2064 	.word	0x736d2064
200090ac:	00000a0d 	.word	0x00000a0d
200090b0:	6e6e6143 	.word	0x6e6e6143
200090b4:	6420746f 	.word	0x6420746f
200090b8:	65726365 	.word	0x65726365
200090bc:	746e656d 	.word	0x746e656d
200090c0:	6c6f7320 	.word	0x6c6f7320
200090c4:	696f6e65 	.word	0x696f6e65
200090c8:	69742064 	.word	0x69742064
200090cc:	202c656d 	.word	0x202c656d
200090d0:	6d207461 	.word	0x6d207461
200090d4:	203a6e69 	.word	0x203a6e69
200090d8:	6d206425 	.word	0x6d206425
200090dc:	000a0d73 	.word	0x000a0d73
200090e0:	72636544 	.word	0x72636544
200090e4:	6e656d65 	.word	0x6e656d65
200090e8:	676e6974 	.word	0x676e6974
200090ec:	6c6f7320 	.word	0x6c6f7320
200090f0:	696f6e65 	.word	0x696f6e65
200090f4:	69742064 	.word	0x69742064
200090f8:	7420656d 	.word	0x7420656d
200090fc:	25203a6f 	.word	0x25203a6f
20009100:	736d2064 	.word	0x736d2064
20009104:	00000a0d 	.word	0x00000a0d
20009108:	76726573 	.word	0x76726573
2000910c:	6f645f6f 	.word	0x6f645f6f
20009110:	535f5920 	.word	0x535f5920
20009114:	465f5445 	.word	0x465f5445
20009118:	4157524f 	.word	0x4157524f
2000911c:	000d4452 	.word	0x000d4452
20009120:	76726573 	.word	0x76726573
20009124:	6f645f6f 	.word	0x6f645f6f
20009128:	535f5920 	.word	0x535f5920
2000912c:	525f5445 	.word	0x525f5445
20009130:	52455645 	.word	0x52455645
20009134:	000d4553 	.word	0x000d4553
20009138:	76726573 	.word	0x76726573
2000913c:	6f645f6f 	.word	0x6f645f6f
20009140:	535f5920 	.word	0x535f5920
20009144:	4e5f5445 	.word	0x4e5f5445
20009148:	52545545 	.word	0x52545545
2000914c:	000d4c41 	.word	0x000d4c41
20009150:	76726573 	.word	0x76726573
20009154:	6f645f6f 	.word	0x6f645f6f
20009158:	535f5820 	.word	0x535f5820
2000915c:	465f5445 	.word	0x465f5445
20009160:	4157524f 	.word	0x4157524f
20009164:	000d4452 	.word	0x000d4452
20009168:	76726573 	.word	0x76726573
2000916c:	6f645f6f 	.word	0x6f645f6f
20009170:	535f5820 	.word	0x535f5820
20009174:	525f5445 	.word	0x525f5445
20009178:	52455645 	.word	0x52455645
2000917c:	000d4553 	.word	0x000d4553
20009180:	76726573 	.word	0x76726573
20009184:	6f645f6f 	.word	0x6f645f6f
20009188:	535f5820 	.word	0x535f5820
2000918c:	4e5f5445 	.word	0x4e5f5445
20009190:	52545545 	.word	0x52545545
20009194:	000d4c41 	.word	0x000d4c41
20009198:	69676542 	.word	0x69676542
2000919c:	6e696e6e 	.word	0x6e696e6e
200091a0:	65732067 	.word	0x65732067
200091a4:	612d6b65 	.word	0x612d6b65
200091a8:	642d646e 	.word	0x642d646e
200091ac:	72747365 	.word	0x72747365
200091b0:	0d21796f 	.word	0x0d21796f
200091b4:	00000000 	.word	0x00000000
200091b8:	25203a78 	.word	0x25203a78
200091bc:	3a790964 	.word	0x3a790964
200091c0:	0d642520 	.word	0x0d642520
200091c4:	0000000a 	.word	0x0000000a
200091c8:	6e6f2058 	.word	0x6e6f2058
200091cc:	72617420 	.word	0x72617420
200091d0:	21746567 	.word	0x21746567
200091d4:	0000000d 	.word	0x0000000d
200091d8:	6e6f2059 	.word	0x6e6f2059
200091dc:	72617420 	.word	0x72617420
200091e0:	21746567 	.word	0x21746567
200091e4:	0000000d 	.word	0x0000000d
200091e8:	726f6241 	.word	0x726f6241
200091ec:	676e6974 	.word	0x676e6974
200091f0:	65657320 	.word	0x65657320
200091f4:	6e612d6b 	.word	0x6e612d6b
200091f8:	65642d64 	.word	0x65642d64
200091fc:	6f727473 	.word	0x6f727473
20009200:	00000d79 	.word	0x00000d79
20009204:	63656863 	.word	0x63656863
20009208:	6d75736b 	.word	0x6d75736b
2000920c:	72726520 	.word	0x72726520
20009210:	0021726f 	.word	0x0021726f
20009214:	6e676973 	.word	0x6e676973
20009218:	72757461 	.word	0x72757461
2000921c:	25203a65 	.word	0x25203a65
20009220:	3a780964 	.word	0x3a780964
20009224:	09642520 	.word	0x09642520
20009228:	25203a79 	.word	0x25203a79
2000922c:	3a770964 	.word	0x3a770964
20009230:	09642520 	.word	0x09642520
20009234:	25203a68 	.word	0x25203a68
20009238:	6e610964 	.word	0x6e610964
2000923c:	3a656c67 	.word	0x3a656c67
20009240:	0d642520 	.word	0x0d642520
20009244:	0000000a 	.word	0x0000000a
20009248:	65732058 	.word	0x65732058
2000924c:	206f7672 	.word	0x206f7672
20009250:	20746573 	.word	0x20746573
20009254:	203a6f74 	.word	0x203a6f74
20009258:	0a0d6425 	.word	0x0a0d6425
2000925c:	00000000 	.word	0x00000000
20009260:	65732059 	.word	0x65732059
20009264:	206f7672 	.word	0x206f7672
20009268:	20746573 	.word	0x20746573
2000926c:	203a6f74 	.word	0x203a6f74
20009270:	0a0d6425 	.word	0x0a0d6425
20009274:	00000000 	.word	0x00000000
20009278:	6f462058 	.word	0x6f462058
2000927c:	72617772 	.word	0x72617772
20009280:	25203a64 	.word	0x25203a64
20009284:	20202c64 	.word	0x20202c64
20009288:	65522058 	.word	0x65522058
2000928c:	73726576 	.word	0x73726576
20009290:	25203a65 	.word	0x25203a65
20009294:	000a0d64 	.word	0x000a0d64
20009298:	70616548 	.word	0x70616548
2000929c:	646e6120 	.word	0x646e6120
200092a0:	61747320 	.word	0x61747320
200092a4:	63206b63 	.word	0x63206b63
200092a8:	696c6c6f 	.word	0x696c6c6f
200092ac:	6e6f6973 	.word	0x6e6f6973
200092b0:	0000000a 	.word	0x0000000a

200092b4 <g_config_reg_lut>:
200092b4:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
200092c4:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
200092d4:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
200092e4:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
200092f4:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
20009304:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
20009314:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
20009324:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

20009334 <g_gpio_irqn_lut>:
20009334:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
20009344:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
20009354:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
20009364:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

20009374 <C.18.2576>:
20009374:	00000001 00000002 00000004 00000001     ................

20009384 <_global_impure_ptr>:
20009384:	20009628 00000043 0000000a              (.. C.......

20009390 <blanks.3577>:
20009390:	20202020 20202020 20202020 20202020                     

200093a0 <zeroes.3578>:
200093a0:	30303030 30303030 30303030 30303030     0000000000000000
200093b0:	33323130 37363534 42413938 46454443     0123456789ABCDEF
200093c0:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
200093d0:	006e616e 33323130 37363534 62613938     nan.0123456789ab
200093e0:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
200093f0:	00000030 69666e49 7974696e 00000000     0...Infinity....
20009400:	004e614e                                NaN.

20009404 <__sf_fake_stdin>:
	...

20009424 <__sf_fake_stdout>:
	...

20009444 <__sf_fake_stderr>:
	...

20009464 <charset>:
20009464:	2000949c                                ... 

20009468 <lconv>:
20009468:	20009498 200093c0 200093c0 200093c0     ... ... ... ... 
20009478:	200093c0 200093c0 200093c0 200093c0     ... ... ... ... 
20009488:	200093c0 200093c0 ffffffff ffffffff     ... ... ........
20009498:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..

200094a8 <__mprec_tens>:
200094a8:	00000000 3ff00000 00000000 40240000     .......?......$@
200094b8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
200094c8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
200094d8:	00000000 412e8480 00000000 416312d0     .......A......cA
200094e8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
200094f8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
20009508:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
20009518:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
20009528:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
20009538:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
20009548:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
20009558:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
20009568:	79d99db4 44ea7843                       ...yCx.D

20009570 <p05.2463>:
20009570:	00000005 00000019 0000007d 00000000     ........}.......

20009580 <__mprec_bigtens>:
20009580:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
20009590:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
200095a0:	7f73bf3c 75154fdd                       <.s..O.u

200095a8 <__mprec_tinytens>:
200095a8:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
200095b8:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
200095c8:	64ac6f43 0ac80628                       Co.d(...

200095d0 <_init>:
200095d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200095d2:	bf00      	nop
200095d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
200095d6:	bc08      	pop	{r3}
200095d8:	469e      	mov	lr, r3
200095da:	4770      	bx	lr

200095dc <_fini>:
200095dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200095de:	bf00      	nop
200095e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
200095e2:	bc08      	pop	{r3}
200095e4:	469e      	mov	lr, r3
200095e6:	4770      	bx	lr

200095e8 <__frame_dummy_init_array_entry>:
200095e8:	0485 2000                                   ... 

200095ec <__do_global_dtors_aux_fini_array_entry>:
200095ec:	0471 2000                                   q.. 
