<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p185" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_185{left:110px;bottom:1129px;letter-spacing:-0.21px;word-spacing:1.47px;}
#t2_185{left:800px;bottom:1129px;letter-spacing:-0.17px;}
#t3_185{left:110px;bottom:1082px;letter-spacing:0.14px;}
#t4_185{left:178px;bottom:1082px;letter-spacing:0.06px;word-spacing:2.47px;}
#t5_185{left:181px;bottom:1037px;letter-spacing:-0.25px;word-spacing:1.07px;}
#t6_185{left:312px;bottom:1037px;letter-spacing:-0.17px;word-spacing:1.66px;}
#t7_185{left:498px;bottom:1037px;}
#t8_185{left:511px;bottom:1037px;letter-spacing:-0.18px;}
#t9_185{left:543px;bottom:1037px;}
#ta_185{left:561px;bottom:1037px;letter-spacing:-0.15px;word-spacing:0.91px;}
#tb_185{left:181px;bottom:1016px;letter-spacing:-0.15px;word-spacing:1.27px;}
#tc_185{left:181px;bottom:995px;}
#td_185{left:191px;bottom:995px;}
#te_185{left:201px;bottom:995px;}
#tf_185{left:214px;bottom:995px;letter-spacing:-0.19px;word-spacing:0.97px;}
#tg_185{left:340px;bottom:995px;}
#th_185{left:349px;bottom:995px;letter-spacing:-0.15px;word-spacing:0.97px;}
#ti_185{left:391px;bottom:995px;}
#tj_185{left:404px;bottom:995px;letter-spacing:-0.23px;word-spacing:1.02px;}
#tk_185{left:597px;bottom:995px;}
#tl_185{left:605px;bottom:995px;letter-spacing:-0.14px;word-spacing:0.97px;}
#tm_185{left:652px;bottom:995px;}
#tn_185{left:665px;bottom:995px;letter-spacing:-0.33px;}
#to_185{left:181px;bottom:975px;letter-spacing:-0.16px;}
#tp_185{left:242px;bottom:975px;}
#tq_185{left:260px;bottom:975px;letter-spacing:-0.14px;word-spacing:1.79px;}
#tr_185{left:181px;bottom:954px;letter-spacing:-0.15px;word-spacing:1.31px;}
#ts_185{left:313px;bottom:954px;}
#tt_185{left:329px;bottom:954px;letter-spacing:-0.26px;word-spacing:1.53px;}
#tu_185{left:386px;bottom:954px;}
#tv_185{left:401px;bottom:954px;letter-spacing:-0.2px;}
#tw_185{left:471px;bottom:954px;}
#tx_185{left:484px;bottom:954px;letter-spacing:-0.16px;word-spacing:1.3px;}
#ty_185{left:592px;bottom:954px;}
#tz_185{left:609px;bottom:954px;letter-spacing:-0.14px;word-spacing:1.31px;}
#t10_185{left:181px;bottom:933px;letter-spacing:-0.16px;word-spacing:1.38px;}
#t11_185{left:110px;bottom:899px;letter-spacing:-0.17px;word-spacing:1.04px;}
#t12_185{left:110px;bottom:878px;letter-spacing:-0.21px;word-spacing:0.19px;}
#t13_185{left:110px;bottom:857px;letter-spacing:-0.2px;word-spacing:1.64px;}
#t14_185{left:110px;bottom:821px;letter-spacing:-0.21px;word-spacing:4.07px;}
#t15_185{left:419px;bottom:821px;letter-spacing:-0.18px;word-spacing:3.97px;}
#t16_185{left:625px;bottom:821px;letter-spacing:-0.18px;word-spacing:4.01px;}
#t17_185{left:110px;bottom:801px;letter-spacing:-0.34px;word-spacing:3.97px;}
#t18_185{left:365px;bottom:801px;letter-spacing:-0.21px;word-spacing:3.56px;}
#t19_185{left:110px;bottom:780px;letter-spacing:-0.18px;word-spacing:2.79px;}
#t1a_185{left:110px;bottom:759px;letter-spacing:-0.18px;word-spacing:1.22px;}
#t1b_185{left:110px;bottom:739px;letter-spacing:-0.17px;word-spacing:2.05px;}
#t1c_185{left:110px;bottom:718px;letter-spacing:-0.13px;word-spacing:1.21px;}
#t1d_185{left:110px;bottom:697px;letter-spacing:-0.19px;word-spacing:1.49px;}
#t1e_185{left:198px;bottom:669px;letter-spacing:0.12px;word-spacing:4.19px;}
#t1f_185{left:198px;bottom:651px;letter-spacing:0.12px;word-spacing:4.19px;}
#t1g_185{left:270px;bottom:651px;letter-spacing:0.12px;word-spacing:4.19px;}
#t1h_185{left:198px;bottom:632px;letter-spacing:0.12px;word-spacing:4.19px;}
#t1i_185{left:404px;bottom:669px;letter-spacing:0.12px;word-spacing:4.19px;}
#t1j_185{left:404px;bottom:651px;letter-spacing:0.12px;word-spacing:4.19px;}
#t1k_185{left:475px;bottom:651px;letter-spacing:0.12px;word-spacing:4.19px;}
#t1l_185{left:404px;bottom:632px;letter-spacing:0.12px;word-spacing:4.19px;}
#t1m_185{left:609px;bottom:669px;letter-spacing:0.12px;word-spacing:4.19px;}
#t1n_185{left:609px;bottom:651px;letter-spacing:0.12px;word-spacing:4.19px;}
#t1o_185{left:681px;bottom:651px;letter-spacing:0.12px;word-spacing:4.19px;}
#t1p_185{left:609px;bottom:632px;letter-spacing:0.12px;word-spacing:4.19px;}
#t1q_185{left:401px;bottom:602px;letter-spacing:0.12px;word-spacing:4.19px;}
#t1r_185{left:401px;bottom:584px;letter-spacing:0.12px;word-spacing:4.19px;}
#t1s_185{left:473px;bottom:584px;letter-spacing:0.12px;word-spacing:4.19px;}
#t1t_185{left:401px;bottom:566px;letter-spacing:0.12px;word-spacing:4.19px;}
#t1u_185{left:110px;bottom:511px;letter-spacing:-0.12px;word-spacing:1.47px;}
#t1v_185{left:110px;bottom:490px;letter-spacing:-0.18px;word-spacing:1.45px;}
#t1w_185{left:110px;bottom:448px;letter-spacing:-0.17px;word-spacing:0.66px;}
#t1x_185{left:110px;bottom:427px;letter-spacing:-0.16px;word-spacing:1.59px;}
#t1y_185{left:110px;bottom:406px;letter-spacing:-0.16px;word-spacing:1.85px;}
#t1z_185{left:110px;bottom:386px;letter-spacing:-0.14px;word-spacing:1.22px;}
#t20_185{left:110px;bottom:365px;letter-spacing:-0.17px;word-spacing:0.64px;}
#t21_185{left:110px;bottom:344px;letter-spacing:-0.14px;word-spacing:0.39px;}
#t22_185{left:324px;bottom:344px;letter-spacing:-0.17px;}
#t23_185{left:354px;bottom:344px;letter-spacing:-0.17px;word-spacing:0.69px;}
#t24_185{left:110px;bottom:324px;letter-spacing:-0.16px;word-spacing:-0.1px;}
#t25_185{left:110px;bottom:303px;letter-spacing:-0.15px;word-spacing:2.64px;}
#t26_185{left:617px;bottom:303px;letter-spacing:-0.31px;word-spacing:2.99px;}
#t27_185{left:110px;bottom:282px;letter-spacing:-0.17px;word-spacing:0.19px;}
#t28_185{left:110px;bottom:262px;letter-spacing:-0.15px;word-spacing:2.4px;}
#t29_185{left:184px;bottom:262px;letter-spacing:-0.17px;}
#t2a_185{left:216px;bottom:262px;letter-spacing:-0.14px;word-spacing:2.38px;}
#t2b_185{left:110px;bottom:241px;letter-spacing:-0.14px;word-spacing:1.19px;}
#t2c_185{left:110px;bottom:220px;letter-spacing:-0.22px;}
#t2d_185{left:110px;bottom:184px;letter-spacing:-0.18px;word-spacing:2.26px;}
#t2e_185{left:110px;bottom:163px;letter-spacing:-0.18px;word-spacing:3.43px;}
#t2f_185{left:110px;bottom:143px;letter-spacing:-0.11px;word-spacing:2.84px;}
#t2g_185{left:265px;bottom:143px;letter-spacing:-0.19px;word-spacing:3.01px;}

.s1_185{font-size:17px;font-family:CMSL10_27d;color:#000;}
.s2_185{font-size:17px;font-family:CMR10_270;color:#000;}
.s3_185{font-size:18px;font-family:CMBX12_26j;color:#000;}
.s4_185{font-size:17px;font-family:CMR10_270;color:#000080;}
.s5_185{font-size:17px;font-family:CMMI10_26t;color:#000;}
.s6_185{font-size:15px;font-family:CMTT10_27z;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts185" type="text/css" >

@font-face {
	font-family: CMBX12_26j;
	src: url("fonts/CMBX12_26j.woff") format("woff");
}

@font-face {
	font-family: CMMI10_26t;
	src: url("fonts/CMMI10_26t.woff") format("woff");
}

@font-face {
	font-family: CMR10_270;
	src: url("fonts/CMR10_270.woff") format("woff");
}

@font-face {
	font-family: CMSL10_27d;
	src: url("fonts/CMSL10_27d.woff") format("woff");
}

@font-face {
	font-family: CMTT10_27z;
	src: url("fonts/CMTT10_27z.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg185Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg185" style="-webkit-user-select: none;"><object width="935" height="1210" data="185/185.svg" type="image/svg+xml" id="pdf185" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_185" class="t s1_185">Volume I: RISC-V Unprivileged ISA V20191213 </span><span id="t2_185" class="t s2_185">167 </span>
<span id="t3_185" class="t s3_185">A.3.3 </span><span id="t4_185" class="t s3_185">Atomicity Axiom </span>
<span id="t5_185" class="t s4_185">Atomicity Axiom </span><span id="t6_185" class="t s2_185">(for Aligned Atomics): If </span><span id="t7_185" class="t s5_185">r </span><span id="t8_185" class="t s2_185">and </span><span id="t9_185" class="t s5_185">w </span><span id="ta_185" class="t s2_185">are paired load and </span>
<span id="tb_185" class="t s2_185">store operations generated by aligned LR and SC instructions in a hart </span>
<span id="tc_185" class="t s5_185">h</span><span id="td_185" class="t s2_185">, </span><span id="te_185" class="t s5_185">s </span><span id="tf_185" class="t s2_185">is a store to byte </span><span id="tg_185" class="t s5_185">x</span><span id="th_185" class="t s2_185">, and </span><span id="ti_185" class="t s5_185">r </span><span id="tj_185" class="t s2_185">returns a value written by </span><span id="tk_185" class="t s5_185">s</span><span id="tl_185" class="t s2_185">, then </span><span id="tm_185" class="t s5_185">s </span><span id="tn_185" class="t s2_185">must </span>
<span id="to_185" class="t s2_185">precede </span><span id="tp_185" class="t s5_185">w </span><span id="tq_185" class="t s2_185">in the global memory order, and there can be no store from </span>
<span id="tr_185" class="t s2_185">a hart other than </span><span id="ts_185" class="t s5_185">h </span><span id="tt_185" class="t s2_185">to byte </span><span id="tu_185" class="t s5_185">x </span><span id="tv_185" class="t s2_185">following </span><span id="tw_185" class="t s5_185">s </span><span id="tx_185" class="t s2_185">and preceding </span><span id="ty_185" class="t s5_185">w </span><span id="tz_185" class="t s2_185">in the global </span>
<span id="t10_185" class="t s2_185">memory order. </span>
<span id="t11_185" class="t s2_185">The RISC-V architecture decouples the notion of atomicity from the notion of ordering. Unlike ar- </span>
<span id="t12_185" class="t s2_185">chitectures such as TSO, RISC-V atomics under RVWMO do not impose any ordering requirements </span>
<span id="t13_185" class="t s2_185">by default. Ordering semantics are only guaranteed by the PPO rules that otherwise apply. </span>
<span id="t14_185" class="t s2_185">RISC-V contains two types of atomics: </span><span id="t15_185" class="t s2_185">AMOs and LR/SC pairs. </span><span id="t16_185" class="t s2_185">These conceptually behave </span>
<span id="t17_185" class="t s2_185" data-mappings='[[2,"ff"]]'>diﬀerently, in the following way. </span><span id="t18_185" class="t s2_185">LR/SC behave as if the old value is brought up to the core, </span>
<span id="t19_185" class="t s2_185" data-mappings='[[4,"fi"]]'>modiﬁed, and written back to memory, all while a reservation is held on that memory location. </span>
<span id="t1a_185" class="t s2_185">AMOs on the other hand conceptually behave as if they are performed directly in memory. AMOs </span>
<span id="t1b_185" class="t s2_185" data-mappings='[[80,"ff"]]'>are therefore inherently atomic, while LR/SC pairs are atomic in the slightly diﬀerent sense that </span>
<span id="t1c_185" class="t s2_185" data-mappings='[[48,"fi"]]'>the memory location in question will not be modiﬁed by another hart during the time the original </span>
<span id="t1d_185" class="t s2_185">hart holds the reservation. </span>
<span id="t1e_185" class="t s6_185">(a) lr.d a0, 0(s0) </span>
<span id="t1f_185" class="t s6_185">(b) sd </span><span id="t1g_185" class="t s6_185">t1, 0(s0) </span>
<span id="t1h_185" class="t s6_185">(c) sc.d t2, 0(s0) </span>
<span id="t1i_185" class="t s6_185">(a) lr.d a0, 0(s0) </span>
<span id="t1j_185" class="t s6_185">(b) sw </span><span id="t1k_185" class="t s6_185">t1, 4(s0) </span>
<span id="t1l_185" class="t s6_185">(c) sc.d t2, 0(s0) </span>
<span id="t1m_185" class="t s6_185">(a) lr.w a0, 0(s0) </span>
<span id="t1n_185" class="t s6_185">(b) sw </span><span id="t1o_185" class="t s6_185">t1, 4(s0) </span>
<span id="t1p_185" class="t s6_185">(c) sc.w t2, 0(s0) </span>
<span id="t1q_185" class="t s6_185">(a) lr.w a0, 0(s0) </span>
<span id="t1r_185" class="t s6_185">(b) sw </span><span id="t1s_185" class="t s6_185">t1, 4(s0) </span>
<span id="t1t_185" class="t s6_185">(c) sc.w t2, 8(s0) </span>
<span id="t1u_185" class="t s2_185">Figure A.4: In all four (independent) code snippets, the store-conditional (c) is permitted but not </span>
<span id="t1v_185" class="t s2_185">guaranteed to succeed </span>
<span id="t1w_185" class="t s2_185">The atomicity axiom forbids stores from other harts from being interleaved in global memory order </span>
<span id="t1x_185" class="t s2_185">between an LR and the SC paired with that LR. The atomicity axiom does not forbid loads from </span>
<span id="t1y_185" class="t s2_185">being interleaved between the paired operations in program order or in the global memory order, </span>
<span id="t1z_185" class="t s2_185">nor does it forbid stores from the same hart or stores to non-overlapping locations from appearing </span>
<span id="t20_185" class="t s2_185">between the paired operations in either program order or in the global memory order. For example, </span>
<span id="t21_185" class="t s2_185">the SC instructions in Figure </span><span id="t22_185" class="t s4_185">A.4 </span><span id="t23_185" class="t s2_185">may (but are not guaranteed to) succeed. None of those successes </span>
<span id="t24_185" class="t s2_185">would violate the atomicity axiom, because the intervening non-conditional stores are from the same </span>
<span id="t25_185" class="t s2_185">hart as the paired load-reserved and store-conditional instructions. </span><span id="t26_185" class="t s2_185">This way, a memory system </span>
<span id="t27_185" class="t s2_185">that tracks memory accesses at cache line granularity (and which therefore will see the four snippets </span>
<span id="t28_185" class="t s2_185">of Figure </span><span id="t29_185" class="t s4_185">A.4 </span><span id="t2a_185" class="t s2_185">as identical) will not be forced to fail a store-conditional instruction that happens </span>
<span id="t2b_185" class="t s2_185">to (falsely) share another portion of the same cache line as the memory location being held by the </span>
<span id="t2c_185" class="t s2_185">reservation. </span>
<span id="t2d_185" class="t s2_185" data-mappings='[[83,"ff"]]'>The atomicity axiom also technically supports cases in which the LR and SC touch diﬀerent ad- </span>
<span id="t2e_185" class="t s2_185" data-mappings='[[21,"ff"]]'>dresses and/or use diﬀerent access sizes; however, use cases for such behaviors are expected to </span>
<span id="t2f_185" class="t s2_185">be rare in practice. </span><span id="t2g_185" class="t s2_185">Likewise, scenarios in which stores from the same hart between an LR/SC </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
