// =============================================================================
// @file:    debugextension_hsm_internal.h (HRM Doc_State_importance_=_required_Revision_2.0-BUILD-147)
// @purpose: Register Definition File for Infineon HSM Device Series
//
// THE SOURCE CODE AND ITS RELATED DOCUMENTATION IS PROVIDED "AS IS". INFINEON
// TECHNOLOGIES MAKES NO OTHER WARRANTY OF ANY KIND,WHETHER EXPRESS,IMPLIED OR,
// STATUTORY AND DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF MERCHANTABILITY,
// SATISFACTORY QUALITY, NON INFRINGEMENT AND FITNESS FOR A PARTICULAR PURPOSE.
//
// THE SOURCE CODE AND DOCUMENTATION MAY INCLUDE ERRORS. INFINEON TECHNOLOGIES
// RESERVES THE RIGHT TO INCORPORATE MODIFICATIONS TO THE SOURCE CODE IN LATER
// REVISIONS OF IT, AND TO MAKE IMPROVEMENTS OR CHANGES IN THE DOCUMENTATION OR
// THE PRODUCTS OR TECHNOLOGIES DESCRIBED THEREIN AT ANY TIME.
//
// INFINEON TECHNOLOGIES SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT OR
// CONSEQUENTIAL DAMAGE OR LIABILITY ARISING FROM YOUR USE OF THE SOURCE CODE OR
// ANY DOCUMENTATION, INCLUDING BUT NOT LIMITED TO, LOST REVENUES, DATA OR
// PROFITS, DAMAGES OF ANY SPECIAL, INCIDENTAL OR CONSEQUENTIAL NATURE, PUNITIVE
// DAMAGES, LOSS OF PROPERTY OR LOSS OF PROFITS ARISING OUT OF OR IN CONNECTION
// WITH THIS AGREEMENT, OR BEING UNUSABLE, EVEN IF ADVISED OF THE POSSIBILITY OR
// PROBABILITY OF SUCH DAMAGES AND WHETHER A CLAIM FOR SUCH DAMAGE IS BASED UPON
// WARRANTY, CONTRACT, TORT, NEGLIGENCE OR OTHERWISE.
//
// (C)Copyright INFINEON TECHNOLOGIES All rights reserved
// =============================================================================

#ifndef __DEBUGEXTENSION_HSM_INTERNAL_H__
#define __DEBUGEXTENSION_HSM_INTERNAL_H__
 
#include "debugextension_hsm.h"



/******************************************************************************************/
/*  Additional register mask definitions                                                  */
/******************************************************************************************/

#define FP_COMPH0_wr_msk                 0x7
#define FP_COMPH0_rd_msk                 0x7
#define FP_COMPH0_res                    0x0
#define FP_COMPH0_res_msk                0xffffffff
#define FP_COMPH1_wr_msk                 0x7
#define FP_COMPH1_rd_msk                 0x7
#define FP_COMPH1_res                    0x0
#define FP_COMPH1_res_msk                0xffffffff
#define FP_COMPH2_wr_msk                 0x7
#define FP_COMPH2_rd_msk                 0x7
#define FP_COMPH2_res                    0x0
#define FP_COMPH2_res_msk                0xffffffff
#define FP_COMPH3_wr_msk                 0x7
#define FP_COMPH3_rd_msk                 0x7
#define FP_COMPH3_res                    0x0
#define FP_COMPH3_res_msk                0xffffffff
#define FP_COMPH4_wr_msk                 0x7
#define FP_COMPH4_rd_msk                 0x7
#define FP_COMPH4_res                    0x0
#define FP_COMPH4_res_msk                0xffffffff
#define FP_COMPH5_wr_msk                 0x7
#define FP_COMPH5_rd_msk                 0x7
#define FP_COMPH5_res                    0x0
#define FP_COMPH5_res_msk                0xffffffff
#define FP_COMPH6_wr_msk                 0x7
#define FP_COMPH6_rd_msk                 0x7
#define FP_COMPH6_res                    0x0
#define FP_COMPH6_res_msk                0xffffffff
#define FP_COMPH7_wr_msk                 0x7
#define FP_COMPH7_rd_msk                 0x7
#define FP_COMPH7_res                    0x0
#define FP_COMPH7_res_msk                0xffffffff
#define PID4_wr_msk                      0x0
#define PID4_rd_msk                      0xffffffff
#define PID4_res                         0x0
#define PID4_res_msk                     0xffffffff
#define PID0_wr_msk                      0x0
#define PID0_rd_msk                      0xffffffff
#define PID0_res                         0x1
#define PID0_res_msk                     0xffffffff
#define PID1_wr_msk                      0x0
#define PID1_rd_msk                      0xffffffff
#define PID1_res                         0x10
#define PID1_res_msk                     0xffffffff
#define PID2_wr_msk                      0x0
#define PID2_rd_msk                      0xffffffff
#define PID2_res                         0x1c
#define PID2_res_msk                     0xffffffff
#define PID3_wr_msk                      0x0
#define PID3_rd_msk                      0xffffffff
#define PID3_res                         0x1
#define PID3_res_msk                     0xffffffff
#define DHCSR_wr_msk                     0xffff002f
#define DHCSR_rd_msk                     0xffff002f
#define DHCSR_res                        0x0
#define DHCSR_res_msk                    0xf0f0ffff


#endif  /* __DEBUGEXTENSION_HSM_INTERNAL_H__ */
