
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003821                       # Number of seconds simulated
sim_ticks                                  3821432619                       # Number of ticks simulated
final_tick                               533392776873                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 318643                       # Simulator instruction rate (inst/s)
host_op_rate                                   403092                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 300272                       # Simulator tick rate (ticks/s)
host_mem_usage                               16923768                       # Number of bytes of host memory used
host_seconds                                 12726.56                       # Real time elapsed on the host
sim_insts                                  4055232780                       # Number of instructions simulated
sim_ops                                    5129972932                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       405504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       422272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       173312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       115840                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1138304                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       284288                       # Number of bytes written to this memory
system.physmem.bytes_written::total            284288                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3168                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3299                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1354                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          905                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  8893                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2221                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2221                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1507288                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    106113084                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1473793                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    110500967                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1306316                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     45352625                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1306316                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     30313239                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               297873628                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1507288                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1473793                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1306316                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1306316                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5593714                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          74393043                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               74393043                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          74393043                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1507288                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    106113084                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1473793                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    110500967                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1306316                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     45352625                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1306316                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     30313239                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              372266671                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 9164108                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3085591                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2533523                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206290                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1258134                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193586                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299878                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8884                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3318854                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16780044                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3085591                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493464                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3595379                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1038268                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        975740                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1632663                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92070                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8718794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.362031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.296777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5123415     58.76%     58.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354485      4.07%     62.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          335919      3.85%     66.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316037      3.62%     70.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          262916      3.02%     73.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187799      2.15%     75.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          133979      1.54%     77.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          208860      2.40%     79.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1795384     20.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8718794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.336704                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.831061                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3473877                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       941634                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3435968                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        42353                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        824959                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496684                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3879                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19955967                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10451                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        824959                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3655929                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         554323                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       104122                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289488                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       289970                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19360947                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           87                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        158468                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81397                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26835744                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90188745                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90188745                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795125                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10040574                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3598                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1865                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           705471                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1901976                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1015286                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23617                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       412073                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18046308                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3474                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14604677                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        24118                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5713830                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17475897                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          220                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8718794                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.675080                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.836515                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3236439     37.12%     37.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1715743     19.68%     56.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1355562     15.55%     72.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       814010      9.34%     81.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835975      9.59%     91.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381081      4.37%     95.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       242948      2.79%     98.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67501      0.77%     99.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69535      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8718794                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63582     58.64%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20500     18.91%     77.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24347     22.45%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12010084     82.23%     82.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200469      1.37%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1544345     10.57%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848185      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14604677                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.593682                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             108429                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007424                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38060692                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23763835                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14234200                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14713106                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45996                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       669614                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          447                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          230                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       233315                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           73                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        824959                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         464330                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14764                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18049783                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        85748                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1901976                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1015286                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1852                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9950                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1424                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          230                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121871                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116573                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238444                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14364633                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1466103                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240041                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2300777                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018643                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834674                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.567488                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14244585                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14234200                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9203986                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24910025                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.553255                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369489                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5811392                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3254                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205430                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7893835                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.550475                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.101401                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3304831     41.87%     41.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2048788     25.95%     67.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849893     10.77%     78.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431360      5.46%     84.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449421      5.69%     89.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       225710      2.86%     92.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155397      1.97%     94.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89559      1.13%     95.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338876      4.29%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7893835                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014331                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232360                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338876                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25605386                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36926670                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4613                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 445314                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.916411                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.916411                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.091214                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.091214                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64931943                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19474693                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18717051                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3248                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 9164108                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3081272                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2500565                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       209995                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1272172                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1209037                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          327643                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8998                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3224874                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16981191                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3081272                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1536680                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3584390                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1105728                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        762491                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1586448                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        95923                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8462672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.474518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.310750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4878282     57.64%     57.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          224578      2.65%     60.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          255041      3.01%     63.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          464807      5.49%     68.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          210541      2.49%     71.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          321996      3.80%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          175538      2.07%     77.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          148529      1.76%     78.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1783360     21.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8462672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.336233                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.853011                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3403865                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       715072                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3420078                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        34772                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        888882                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       523173                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3059                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20211561                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4733                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        888882                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3589728                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         153356                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       305968                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3264628                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       260103                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19418645                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         4807                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        138968                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        75766                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1715                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27191455                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     90464029                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     90464029                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16708565                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10482867                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4078                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2449                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           665793                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1814359                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       925953                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13136                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       275011                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18244144                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4080                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14683244                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29609                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6171580                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18483578                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          776                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8462672                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.735060                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.920121                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3087315     36.48%     36.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1760341     20.80%     57.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1186937     14.03%     71.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       827751      9.78%     81.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       697381      8.24%     89.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       373634      4.42%     93.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       370270      4.38%     98.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        85882      1.01%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73161      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8462672                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         106311     76.32%     76.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             3      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15193     10.91%     87.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17795     12.77%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12240906     83.37%     83.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       207661      1.41%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1616      0.01%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1462724      9.96%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       770337      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14683244                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.602256                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             139302                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009487                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37998070                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24419957                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14256577                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14822546                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        29195                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       712179                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          235                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       235248                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        888882                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          59728                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9148                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18248227                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        63306                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1814359                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       925953                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2433                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6709                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          159                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       123465                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121446                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       244911                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14404693                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1365018                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       278550                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2104168                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2039021                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            739150                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.571860                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14267718                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14256577                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9333303                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26197095                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.555697                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356272                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9793336                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12028185                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6220095                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       212718                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7573790                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.588133                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150809                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3109743     41.06%     41.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2009139     26.53%     67.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       824550     10.89%     78.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       410192      5.42%     83.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       419908      5.54%     89.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       163304      2.16%     91.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       179753      2.37%     93.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        92908      1.23%     95.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       364293      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7573790                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9793336                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12028185                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1792885                       # Number of memory references committed
system.switch_cpus1.commit.loads              1102180                       # Number of loads committed
system.switch_cpus1.commit.membars               1642                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1729295                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10836410                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       244732                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       364293                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25457608                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37386233                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5421                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 701436                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9793336                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12028185                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9793336                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.935749                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.935749                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.068662                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.068662                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64755880                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19706824                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18701360                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3298                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 9164108                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3327878                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2711366                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       220645                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1384205                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1294264                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          355904                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9880                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3430319                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              18187109                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3327878                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1650168                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3810066                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1186962                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        616249                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1683960                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        96008                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8819808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.553986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.364432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5009742     56.80%     56.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          264886      3.00%     59.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          277451      3.15%     62.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          438448      4.97%     67.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          206098      2.34%     70.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          293003      3.32%     73.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          197465      2.24%     75.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          145379      1.65%     77.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1987336     22.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8819808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.363143                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.984602                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3612456                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       568839                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3645754                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        30607                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        962151                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       564350                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1021                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21726447                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3926                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        962151                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3793975                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         109870                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       224626                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3492948                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       236230                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20945229                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           42                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        136600                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        69638                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     29325409                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     97664277                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     97664277                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17903152                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11422222                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3598                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1835                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           619303                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1947992                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1007391                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11093                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       390954                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19627645                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3615                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15593028                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27775                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6750915                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20861499                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8819808                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.767955                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.925368                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3114355     35.31%     35.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1878930     21.30%     56.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1262370     14.31%     70.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       835814      9.48%     80.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       753992      8.55%     88.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       426082      4.83%     93.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       383135      4.34%     98.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        84312      0.96%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        80818      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8819808                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         117017     78.11%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16503     11.02%     89.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16284     10.87%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13016517     83.48%     83.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       207403      1.33%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1761      0.01%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1548785      9.93%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       818562      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15593028                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.701533                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             149804                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009607                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     40183441                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     26382303                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15149679                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15742832                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        22746                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       776158                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       265540                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        962151                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          65618                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        13396                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19631263                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        51627                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1947992                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1007391                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1829                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         11080                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          131                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       133056                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       123820                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       256876                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15313196                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1444880                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       279830                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2236403                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2176633                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            791523                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.670997                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15161107                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15149679                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9943084                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         28270572                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.653154                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351711                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10432949                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12845815                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6785466                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3585                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       222702                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7857657                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.634815                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.166799                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3063534     38.99%     38.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2197688     27.97%     66.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       873607     11.12%     78.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       438800      5.58%     83.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       405646      5.16%     88.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       186505      2.37%     91.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       201070      2.56%     93.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       103472      1.32%     95.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       387335      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7857657                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10432949                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12845815                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1913685                       # Number of memory references committed
system.switch_cpus2.commit.loads              1171834                       # Number of loads committed
system.switch_cpus2.commit.membars               1786                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1854830                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11572286                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       264887                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       387335                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            27101434                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           40225821                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4027                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 344300                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10432949                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12845815                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10432949                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.878381                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.878381                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.138458                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.138458                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        68761145                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       21010261                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       20002157                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3572                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  15                       # Number of system calls
system.switch_cpus3.numCycles                 9164108                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3321419                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2705354                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       224478                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1372767                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1299021                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          350991                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        10019                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3484152                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              18125005                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3321419                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1650012                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              4021129                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1152694                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        697348                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1707228                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        91363                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      9128797                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.456033                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.307576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5107668     55.95%     55.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          415786      4.55%     60.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          416674      4.56%     65.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          517641      5.67%     70.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          161365      1.77%     72.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          202850      2.22%     74.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          169801      1.86%     76.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          156038      1.71%     78.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1980974     21.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      9128797                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.362438                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.977825                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3653313                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       668884                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3844536                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        36205                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        925852                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       562857                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          306                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21615362                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1790                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        925852                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3818482                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          51404                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       425247                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3713266                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       194539                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20873485                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        121140                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        51999                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     29302430                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     97266796                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     97266796                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     18235098                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        11067291                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3882                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2070                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           531154                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1932178                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1002166                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         9234                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       299926                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19626637                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3897                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15819496                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        33083                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6518404                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19697281                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          197                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      9128797                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.732922                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.907059                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3362417     36.83%     36.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1863469     20.41%     57.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1237062     13.55%     70.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       863629      9.46%     80.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       860989      9.43%     89.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       412436      4.52%     94.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       391225      4.29%     98.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        63030      0.69%     99.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74540      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      9128797                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         100534     75.94%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         16151     12.20%     88.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        15709     11.87%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     13219458     83.56%     83.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       198069      1.25%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1808      0.01%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1566599      9.90%     94.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       833562      5.27%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15819496                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.726245                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             132394                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008369                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     40933266                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     26149085                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15378803                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15951890                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        19411                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       741795                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          149                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       246473                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        925852                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          27338                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4626                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19630538                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        43245                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1932178                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1002166                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2052                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3618                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          149                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       136432                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       125792                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       262224                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15546511                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1462062                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       272985                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2267766                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2220125                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            805704                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.696457                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15396678                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15378803                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9989608                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         28189216                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.678156                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354377                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10607265                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     13075652                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6554888                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3699                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       226152                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      8202945                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.594019                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.151208                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3341012     40.73%     40.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2190061     26.70%     67.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       891819     10.87%     78.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       483991      5.90%     84.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       424516      5.18%     89.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       173305      2.11%     91.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       193040      2.35%     93.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       114457      1.40%     95.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       390744      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      8202945                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10607265                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      13075652                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1946053                       # Number of memory references committed
system.switch_cpus3.commit.loads              1190372                       # Number of loads committed
system.switch_cpus3.commit.membars               1838                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1897567                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11770632                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       270249                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       390744                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            27442546                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           40187854                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2012                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  35311                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10607265                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             13075652                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10607265                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.863946                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.863946                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.157479                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.157479                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        69790073                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       21371556                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19965419                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3692                       # number of misc regfile writes
system.l20.replacements                          3214                       # number of replacements
system.l20.tagsinuse                      2047.113088                       # Cycle average of tags in use
system.l20.total_refs                          311756                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5262                       # Sample count of references to valid blocks.
system.l20.avg_refs                         59.246674                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            7.508842                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    20.744111                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1111.192328                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           907.667807                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.003666                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.010129                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.542574                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.443197                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999567                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         7263                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   7264                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1176                       # number of Writeback hits
system.l20.Writeback_hits::total                 1176                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         7311                       # number of demand (read+write) hits
system.l20.demand_hits::total                    7312                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         7311                       # number of overall hits
system.l20.overall_hits::total                   7312                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3168                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3213                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3168                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3213                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3168                       # number of overall misses
system.l20.overall_misses::total                 3213                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     13193611                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    528180144                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      541373755                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     13193611                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    528180144                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       541373755                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     13193611                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    528180144                       # number of overall miss cycles
system.l20.overall_miss_latency::total      541373755                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10431                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10477                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1176                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1176                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10479                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10525                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10479                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10525                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.303710                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.306672                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.302319                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.305273                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.302319                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.305273                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 293191.355556                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 166723.530303                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 168494.788360                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 293191.355556                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 166723.530303                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 168494.788360                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 293191.355556                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 166723.530303                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 168494.788360                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 594                       # number of writebacks
system.l20.writebacks::total                      594                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3168                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3213                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3168                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3213                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3168                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3213                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     12678785                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    492154733                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    504833518                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     12678785                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    492154733                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    504833518                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     12678785                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    492154733                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    504833518                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.303710                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.306672                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.302319                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.305273                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.302319                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.305273                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 281750.777778                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 155351.872790                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 157122.165577                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 281750.777778                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 155351.872790                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 157122.165577                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 281750.777778                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 155351.872790                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 157122.165577                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          3344                       # number of replacements
system.l21.tagsinuse                      2046.457577                       # Cycle average of tags in use
system.l21.total_refs                          130248                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5387                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.178207                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           11.068307                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    30.536881                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   919.939153                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1084.913236                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.005404                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.014911                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.449189                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.529743                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999247                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4039                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4043                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             955                       # number of Writeback hits
system.l21.Writeback_hits::total                  955                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           64                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   64                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4103                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4107                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4103                       # number of overall hits
system.l21.overall_hits::total                   4107                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3299                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 3343                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3299                       # number of demand (read+write) misses
system.l21.demand_misses::total                  3343                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3299                       # number of overall misses
system.l21.overall_misses::total                 3343                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     15348287                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    558126612                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      573474899                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     15348287                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    558126612                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       573474899                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     15348287                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    558126612                       # number of overall miss cycles
system.l21.overall_miss_latency::total      573474899                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           48                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         7338                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               7386                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          955                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              955                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           64                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               64                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           48                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         7402                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                7450                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           48                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         7402                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               7450                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.916667                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.449578                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.452613                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.916667                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.445690                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.448725                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.916667                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.445690                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.448725                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 348824.704545                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 169180.543195                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 171544.989231                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 348824.704545                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 169180.543195                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 171544.989231                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 348824.704545                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 169180.543195                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 171544.989231                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 501                       # number of writebacks
system.l21.writebacks::total                      501                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3299                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            3343                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3299                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             3343                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3299                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            3343                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     14834299                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    519163871                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    533998170                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     14834299                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    519163871                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    533998170                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     14834299                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    519163871                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    533998170                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.916667                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.449578                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.452613                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.916667                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.445690                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.448725                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.916667                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.445690                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.448725                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 337143.159091                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 157370.073052                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 159736.215974                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 337143.159091                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 157370.073052                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 159736.215974                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 337143.159091                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 157370.073052                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 159736.215974                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1396                       # number of replacements
system.l22.tagsinuse                      2046.387018                       # Cycle average of tags in use
system.l22.total_refs                          189348                       # Total number of references to valid blocks.
system.l22.sampled_refs                          3444                       # Sample count of references to valid blocks.
system.l22.avg_refs                         54.979094                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           28.543133                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    32.605248                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   650.365477                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1334.873160                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.013937                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.015921                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.317561                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.651794                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999212                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3278                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3280                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1038                       # number of Writeback hits
system.l22.Writeback_hits::total                 1038                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3330                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3332                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3330                       # number of overall hits
system.l22.overall_hits::total                   3332                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1354                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1393                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1354                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1393                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1354                       # number of overall misses
system.l22.overall_misses::total                 1393                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     10257527                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    214254252                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      224511779                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     10257527                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    214254252                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       224511779                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     10257527                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    214254252                       # number of overall miss cycles
system.l22.overall_miss_latency::total      224511779                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           41                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4632                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4673                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1038                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1038                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           41                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4684                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4725                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           41                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4684                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4725                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.292314                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.298095                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.289069                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.294815                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.289069                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.294815                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 263013.512821                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data       158238                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 161171.413496                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 263013.512821                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data       158238                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 161171.413496                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 263013.512821                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data       158238                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 161171.413496                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 610                       # number of writebacks
system.l22.writebacks::total                      610                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1354                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1393                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1354                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1393                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1354                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1393                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      9814329                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    198824369                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    208638698                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      9814329                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    198824369                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    208638698                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      9814329                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    198824369                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    208638698                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.292314                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.298095                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.289069                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.294815                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.289069                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.294815                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 251649.461538                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 146842.222304                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 149776.524049                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 251649.461538                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 146842.222304                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 149776.524049                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 251649.461538                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 146842.222304                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 149776.524049                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           943                       # number of replacements
system.l23.tagsinuse                      2046.587953                       # Cycle average of tags in use
system.l23.total_refs                          210952                       # Total number of references to valid blocks.
system.l23.sampled_refs                          2988                       # Sample count of references to valid blocks.
system.l23.avg_refs                         70.599732                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           40.508937                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    35.647930                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   454.404073                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1516.027013                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019780                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.017406                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.221877                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.740248                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999311                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3233                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3234                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             986                       # number of Writeback hits
system.l23.Writeback_hits::total                  986                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           44                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   44                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3277                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3278                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3277                       # number of overall hits
system.l23.overall_hits::total                   3278                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          905                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  944                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          905                       # number of demand (read+write) misses
system.l23.demand_misses::total                   944                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          905                       # number of overall misses
system.l23.overall_misses::total                  944                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     12176495                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    147390129                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      159566624                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     12176495                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    147390129                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       159566624                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     12176495                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    147390129                       # number of overall miss cycles
system.l23.overall_miss_latency::total      159566624                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           40                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4138                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4178                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          986                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              986                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           44                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               44                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           40                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4182                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4222                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           40                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4182                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4222                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.218705                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.225945                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.216404                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.223591                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.216404                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.223591                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 312217.820513                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 162862.020994                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 169032.440678                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 312217.820513                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 162862.020994                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 169032.440678                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 312217.820513                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 162862.020994                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 169032.440678                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 516                       # number of writebacks
system.l23.writebacks::total                      516                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          905                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             944                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          905                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              944                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          905                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             944                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     11731897                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    137060915                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    148792812                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     11731897                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    137060915                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    148792812                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     11731897                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    137060915                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    148792812                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.218705                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.225945                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.216404                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.223591                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.216404                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.223591                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 300817.871795                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 151448.524862                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 157619.504237                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 300817.871795                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 151448.524862                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 157619.504237                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 300817.871795                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 151448.524862                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 157619.504237                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               578.914761                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641282                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   587                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1706373.563884                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.055147                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   536.859615                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067396                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860352                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.927748                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1632588                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1632588                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1632588                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1632588                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1632588                       # number of overall hits
system.cpu0.icache.overall_hits::total        1632588                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           75                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           75                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            75                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           75                       # number of overall misses
system.cpu0.icache.overall_misses::total           75                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     19981124                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     19981124                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     19981124                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     19981124                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     19981124                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     19981124                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1632663                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1632663                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1632663                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1632663                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1632663                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1632663                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000046                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000046                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 266414.986667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 266414.986667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 266414.986667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 266414.986667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 266414.986667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 266414.986667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           29                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           29                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           29                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     13324962                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     13324962                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     13324962                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     13324962                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     13324962                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     13324962                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 289673.086957                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 289673.086957                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 289673.086957                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 289673.086957                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 289673.086957                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 289673.086957                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10479                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174373901                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10735                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16243.493340                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.373931                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.626069                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899898                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100102                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1129162                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1129162                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778466                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778466                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1743                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1743                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1624                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1624                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1907628                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1907628                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1907628                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1907628                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37362                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37362                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          179                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          179                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37541                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37541                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37541                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37541                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2460684807                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2460684807                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5789391                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5789391                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2466474198                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2466474198                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2466474198                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2466474198                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166524                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166524                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1945169                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1945169                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1945169                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1945169                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032028                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032028                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000230                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000230                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019300                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019300                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019300                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019300                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 65860.628633                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65860.628633                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32342.966480                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32342.966480                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 65700.812392                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65700.812392                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 65700.812392                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65700.812392                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1176                       # number of writebacks
system.cpu0.dcache.writebacks::total             1176                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26931                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26931                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          131                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          131                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27062                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27062                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27062                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27062                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10431                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10431                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10479                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10479                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10479                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10479                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    593398232                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    593398232                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       978532                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       978532                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    594376764                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    594376764                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    594376764                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    594376764                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008942                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008942                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005387                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005387                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005387                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005387                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56887.952449                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 56887.952449                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20386.083333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20386.083333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 56720.752362                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 56720.752362                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 56720.752362                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 56720.752362                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               516.017125                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006630634                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1935828.142308                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    44.017125                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.070540                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.826951                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1586388                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1586388                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1586388                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1586388                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1586388                       # number of overall hits
system.cpu1.icache.overall_hits::total        1586388                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           60                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           60                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           60                       # number of overall misses
system.cpu1.icache.overall_misses::total           60                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     22588576                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     22588576                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     22588576                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     22588576                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     22588576                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     22588576                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1586448                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1586448                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1586448                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1586448                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1586448                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1586448                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 376476.266667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 376476.266667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 376476.266667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 376476.266667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 376476.266667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 376476.266667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           48                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           48                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     15565378                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     15565378                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     15565378                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     15565378                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     15565378                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     15565378                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 324278.708333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 324278.708333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 324278.708333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 324278.708333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 324278.708333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 324278.708333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7402                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165309921                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7658                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21586.565814                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.962409                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.037591                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886572                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113428                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1063287                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1063287                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       687101                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        687101                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2366                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2366                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1649                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1649                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1750388                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1750388                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1750388                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1750388                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14965                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14965                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          235                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          235                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15200                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15200                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15200                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15200                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1337478247                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1337478247                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9731390                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9731390                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1347209637                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1347209637                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1347209637                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1347209637                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1078252                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1078252                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       687336                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       687336                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2366                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2366                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1649                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1649                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1765588                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1765588                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1765588                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1765588                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013879                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013879                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000342                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000342                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008609                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008609                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008609                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008609                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 89373.755229                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89373.755229                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 41410.170213                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 41410.170213                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 88632.212961                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88632.212961                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 88632.212961                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88632.212961                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          955                       # number of writebacks
system.cpu1.dcache.writebacks::total              955                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7627                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7627                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          171                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          171                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7798                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7798                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7798                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7798                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7338                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7338                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           64                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           64                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7402                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7402                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7402                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7402                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    594788039                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    594788039                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1777096                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1777096                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    596565135                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    596565135                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    596565135                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    596565135                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006805                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006805                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000093                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000093                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004192                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004192                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004192                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004192                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 81055.878850                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 81055.878850                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 27767.125000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27767.125000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 80595.127668                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80595.127668                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 80595.127668                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80595.127668                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               499.239086                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004732464                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1997480.047714                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    37.239086                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.059678                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.800063                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1683901                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1683901                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1683901                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1683901                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1683901                       # number of overall hits
system.cpu2.icache.overall_hits::total        1683901                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           59                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           59                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           59                       # number of overall misses
system.cpu2.icache.overall_misses::total           59                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     15513345                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     15513345                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     15513345                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     15513345                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     15513345                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     15513345                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1683960                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1683960                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1683960                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1683960                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1683960                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1683960                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 262938.050847                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 262938.050847                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 262938.050847                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 262938.050847                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 262938.050847                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 262938.050847                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           18                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           18                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     10389856                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     10389856                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     10389856                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     10389856                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     10389856                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     10389856                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 253411.121951                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 253411.121951                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 253411.121951                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 253411.121951                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 253411.121951                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 253411.121951                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4684                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153878764                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4940                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              31149.547368                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.057102                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.942898                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.883036                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.116964                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1130699                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1130699                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       738097                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        738097                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1788                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1788                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1786                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1786                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1868796                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1868796                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1868796                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1868796                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11530                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11530                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          165                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11695                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11695                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11695                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11695                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    901557750                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    901557750                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5339986                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5339986                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    906897736                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    906897736                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    906897736                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    906897736                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1142229                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1142229                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       738262                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       738262                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1786                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1786                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1880491                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1880491                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1880491                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1880491                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010094                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010094                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000223                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000223                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006219                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006219                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006219                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006219                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 78192.346054                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 78192.346054                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 32363.551515                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 32363.551515                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 77545.766225                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 77545.766225                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 77545.766225                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 77545.766225                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1038                       # number of writebacks
system.cpu2.dcache.writebacks::total             1038                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6898                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6898                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          113                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7011                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7011                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7011                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7011                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4632                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4632                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4684                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4684                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4684                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4684                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    241833072                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    241833072                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1166149                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1166149                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    242999221                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    242999221                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    242999221                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    242999221                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004055                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004055                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000070                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002491                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002491                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002491                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002491                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 52209.212435                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 52209.212435                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 22425.942308                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 22425.942308                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 51878.569812                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 51878.569812                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 51878.569812                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 51878.569812                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               506.041539                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1008039915                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1984330.541339                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.041539                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.060964                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.810964                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1707167                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1707167                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1707167                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1707167                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1707167                       # number of overall hits
system.cpu3.icache.overall_hits::total        1707167                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           61                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           61                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           61                       # number of overall misses
system.cpu3.icache.overall_misses::total           61                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     21146306                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     21146306                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     21146306                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     21146306                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     21146306                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     21146306                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1707228                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1707228                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1707228                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1707228                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1707228                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1707228                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 346660.754098                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 346660.754098                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 346660.754098                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 346660.754098                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 346660.754098                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 346660.754098                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           21                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           21                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     12336236                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     12336236                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     12336236                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     12336236                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     12336236                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     12336236                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 308405.900000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 308405.900000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 308405.900000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 308405.900000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 308405.900000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 308405.900000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4181                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148975128                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4437                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              33575.643002                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   223.396821                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    32.603179                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.872644                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.127356                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1145877                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1145877                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       751679                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        751679                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1987                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1987                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1846                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1846                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1897556                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1897556                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1897556                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1897556                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         8089                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         8089                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          183                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          183                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         8272                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          8272                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         8272                       # number of overall misses
system.cpu3.dcache.overall_misses::total         8272                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    433447251                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    433447251                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      6186241                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      6186241                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    439633492                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    439633492                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    439633492                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    439633492                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1153966                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1153966                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       751862                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       751862                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1987                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1987                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1846                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1846                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1905828                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1905828                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1905828                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1905828                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.007010                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007010                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000243                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000243                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004340                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004340                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004340                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004340                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 53584.775745                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 53584.775745                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 33804.595628                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 33804.595628                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 53147.182302                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 53147.182302                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 53147.182302                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 53147.182302                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          986                       # number of writebacks
system.cpu3.dcache.writebacks::total              986                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3951                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3951                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          139                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          139                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         4090                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         4090                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         4090                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         4090                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4138                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4138                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           44                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           44                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4182                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4182                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4182                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4182                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    177609548                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    177609548                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1051039                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1051039                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    178660587                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    178660587                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    178660587                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    178660587                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003586                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003586                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002194                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002194                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002194                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002194                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 42921.592073                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 42921.592073                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 23887.250000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23887.250000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 42721.326399                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 42721.326399                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 42721.326399                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 42721.326399                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
