The following files were generated for 'chipscope_icon_8_port' in directory
/home/aylons/projetos/dsp-cores/hdl/platform/virtex6/coregen_sink/

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * chipscope_icon_8_port.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * chipscope_icon_8_port.ejp
   * chipscope_icon_8_port.ngc
   * chipscope_icon_8_port.vhd
   * chipscope_icon_8_port.vho
   * chipscope_icon_8_port_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * chipscope_icon_8_port.asy

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * chipscope_icon_8_port.gise
   * chipscope_icon_8_port.xise

Deliver Readme:
   Readme file for the IP.

   * chipscope_icon_8_port_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * chipscope_icon_8_port_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

