{"vcs1":{"timestamp_begin":1738063374.959162278, "rt":0.24, "ut":0.12, "st":0.08}}
{"vcselab":{"timestamp_begin":1738063375.281059470, "rt":0.25, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1738063375.590281170, "rt":0.15, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738063374.732576754}
{"VCS_COMP_START_TIME": 1738063374.732576754}
{"VCS_COMP_END_TIME": 1738063375.809981584}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265412}}
{"vcselab": {"peak_mem": 150360}}
