Info: Starting: Create simulation model
Info: ip-generate --project-directory=D:\pervices-project\10GE\jtag-test_pervices\ETH_10GBASER_DEMO_DESIGN-jtagtest --output-directory=D:\pervices-project\10GE\jtag-test_pervices\ETH_10GBASER_DEMO_DESIGN-jtagtest\avalon_sysctrl\simulation --file-set=SIM_VERILOG --report-file=html:D:\pervices-project\10GE\jtag-test_pervices\ETH_10GBASER_DEMO_DESIGN-jtagtest\avalon_sysctrl\avalon_sysctrl.html --report-file=sopcinfo:D:\pervices-project\10GE\jtag-test_pervices\ETH_10GBASER_DEMO_DESIGN-jtagtest\avalon_sysctrl.sopcinfo --report-file=csv:D:\pervices-project\10GE\jtag-test_pervices\ETH_10GBASER_DEMO_DESIGN-jtagtest\avalon_sysctrl\avalon_sysctrl.csv --report-file=spd:D:\pervices-project\10GE\jtag-test_pervices\ETH_10GBASER_DEMO_DESIGN-jtagtest\avalon_sysctrl\avalon_sysctrl.spd --report-file=cmp:D:\pervices-project\10GE\jtag-test_pervices\ETH_10GBASER_DEMO_DESIGN-jtagtest\avalon_sysctrl\avalon_sysctrl.cmp --report-file=sip:D:\pervices-project\10GE\jtag-test_pervices\ETH_10GBASER_DEMO_DESIGN-jtagtest\avalon_sysctrl\simulation\avalon_sysctrl.sip --system-info=DEVICE_FAMILY="Arria V" --system-info=DEVICE=5ASTMD3E3F31I3 --system-info=DEVICE_SPEEDGRADE=3_H3 --component-file=D:\pervices-project\10GE\jtag-test_pervices\ETH_10GBASER_DEMO_DESIGN-jtagtest\avalon_sysctrl.qsys
Progress: Loading ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.0]
Progress: Parameterizing module clk_0
Progress: Adding mm_bridge [altera_avalon_mm_bridge 14.0]
Progress: Parameterizing module mm_bridge
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: avalon_sysctrl.clk_0: The input clock frequency must be known or set by the parent if this is a subsystem.
Info: avalon_sysctrl: Generating avalon_sysctrl "avalon_sysctrl" for SIM_VERILOG
Info: Interconnect is inserted between master mm_bridge.m0 and slave onchip_memory2_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mm_bridge.m0 and slave onchip_memory2_0.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mm_bridge.m0 and slave onchip_memory2_0.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mm_bridge.m0 and slave onchip_memory2_0.s1 because the master has address signal 24 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master mm_bridge.m0 and slave onchip_memory2_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mm_bridge.m0 and slave onchip_memory2_0.s1 because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Info: mm_bridge: "avalon_sysctrl" instantiated altera_avalon_mm_bridge "mm_bridge"
Info: onchip_memory2_0: Starting RTL generation for module 'avalon_sysctrl_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=avalon_sysctrl_onchip_memory2_0 --dir=C:/Users/Feng/AppData/Local/Temp/alt6383_2586560644331976502.dir/0001_onchip_memory2_0_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Feng/AppData/Local/Temp/alt6383_2586560644331976502.dir/0001_onchip_memory2_0_gen//avalon_sysctrl_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Feng/AppData/Local/Temp/alt6383_2586560644331976502.dir/0001_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'avalon_sysctrl_onchip_memory2_0'
Info: onchip_memory2_0: "avalon_sysctrl" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: mm_interconnect_0: "avalon_sysctrl" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "avalon_sysctrl" instantiated altera_reset_controller "rst_controller"
Info: mm_bridge_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "mm_bridge_m0_translator"
Info: onchip_memory2_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info: avalon_sysctrl: Done "avalon_sysctrl" with 7 modules, 10 files
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=D:\pervices-project\10GE\jtag-test_pervices\ETH_10GBASER_DEMO_DESIGN-jtagtest\avalon_sysctrl\avalon_sysctrl.spd --output-directory=D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/simulation/
Info: Doing: ip-make-simscript --spd=D:\pervices-project\10GE\jtag-test_pervices\ETH_10GBASER_DEMO_DESIGN-jtagtest\avalon_sysctrl\avalon_sysctrl.spd --output-directory=D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/simulation/
Info: Generating the following file(s) for MODELSIM simulator in D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	6 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:\pervices-project\10GE\jtag-test_pervices\ETH_10GBASER_DEMO_DESIGN-jtagtest --output-directory=D:\pervices-project\10GE\jtag-test_pervices\ETH_10GBASER_DEMO_DESIGN-jtagtest\avalon_sysctrl --report-file=bsf:D:\pervices-project\10GE\jtag-test_pervices\ETH_10GBASER_DEMO_DESIGN-jtagtest\avalon_sysctrl\avalon_sysctrl.bsf --system-info=DEVICE_FAMILY="Arria V" --system-info=DEVICE=5ASTMD3E3F31I3 --system-info=DEVICE_SPEEDGRADE=3_H3 --component-file=D:\pervices-project\10GE\jtag-test_pervices\ETH_10GBASER_DEMO_DESIGN-jtagtest\avalon_sysctrl.qsys
Progress: Loading ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.0]
Progress: Parameterizing module clk_0
Progress: Adding mm_bridge [altera_avalon_mm_bridge 14.0]
Progress: Parameterizing module mm_bridge
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: avalon_sysctrl.clk_0: The input clock frequency must be known or set by the parent if this is a subsystem.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:\pervices-project\10GE\jtag-test_pervices\ETH_10GBASER_DEMO_DESIGN-jtagtest --output-directory=D:\pervices-project\10GE\jtag-test_pervices\ETH_10GBASER_DEMO_DESIGN-jtagtest\avalon_sysctrl\synthesis --file-set=QUARTUS_SYNTH --report-file=html:D:\pervices-project\10GE\jtag-test_pervices\ETH_10GBASER_DEMO_DESIGN-jtagtest\avalon_sysctrl\avalon_sysctrl.html --report-file=sopcinfo:D:\pervices-project\10GE\jtag-test_pervices\ETH_10GBASER_DEMO_DESIGN-jtagtest\avalon_sysctrl.sopcinfo --report-file=cmp:D:\pervices-project\10GE\jtag-test_pervices\ETH_10GBASER_DEMO_DESIGN-jtagtest\avalon_sysctrl\avalon_sysctrl.cmp --report-file=qip:D:\pervices-project\10GE\jtag-test_pervices\ETH_10GBASER_DEMO_DESIGN-jtagtest\avalon_sysctrl\synthesis\avalon_sysctrl.qip --report-file=svd:D:\pervices-project\10GE\jtag-test_pervices\ETH_10GBASER_DEMO_DESIGN-jtagtest\avalon_sysctrl\synthesis\avalon_sysctrl.svd --report-file=regmap:D:\pervices-project\10GE\jtag-test_pervices\ETH_10GBASER_DEMO_DESIGN-jtagtest\avalon_sysctrl\synthesis\avalon_sysctrl.regmap --report-file=xml:D:\pervices-project\10GE\jtag-test_pervices\ETH_10GBASER_DEMO_DESIGN-jtagtest\avalon_sysctrl\avalon_sysctrl.xml --report-file=debuginfo:D:\pervices-project\10GE\jtag-test_pervices\ETH_10GBASER_DEMO_DESIGN-jtagtest\avalon_sysctrl\synthesis\avalon_sysctrl.debuginfo --system-info=DEVICE_FAMILY="Arria V" --system-info=DEVICE=5ASTMD3E3F31I3 --system-info=DEVICE_SPEEDGRADE=3_H3 --component-file=D:\pervices-project\10GE\jtag-test_pervices\ETH_10GBASER_DEMO_DESIGN-jtagtest\avalon_sysctrl.qsys --language=VERILOG
Progress: Loading ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.0]
Progress: Parameterizing module clk_0
Progress: Adding mm_bridge [altera_avalon_mm_bridge 14.0]
Progress: Parameterizing module mm_bridge
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: avalon_sysctrl.clk_0: The input clock frequency must be known or set by the parent if this is a subsystem.
Info: avalon_sysctrl: Generating avalon_sysctrl "avalon_sysctrl" for QUARTUS_SYNTH
Info: Interconnect is inserted between master mm_bridge.m0 and slave onchip_memory2_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mm_bridge.m0 and slave onchip_memory2_0.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mm_bridge.m0 and slave onchip_memory2_0.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mm_bridge.m0 and slave onchip_memory2_0.s1 because the master has address signal 24 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master mm_bridge.m0 and slave onchip_memory2_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mm_bridge.m0 and slave onchip_memory2_0.s1 because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Info: mm_bridge: "avalon_sysctrl" instantiated altera_avalon_mm_bridge "mm_bridge"
Info: onchip_memory2_0: Starting RTL generation for module 'avalon_sysctrl_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=avalon_sysctrl_onchip_memory2_0 --dir=C:/Users/Feng/AppData/Local/Temp/alt6383_2586560644331976502.dir/0006_onchip_memory2_0_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Feng/AppData/Local/Temp/alt6383_2586560644331976502.dir/0006_onchip_memory2_0_gen//avalon_sysctrl_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'avalon_sysctrl_onchip_memory2_0'
Info: onchip_memory2_0: "avalon_sysctrl" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: mm_interconnect_0: "avalon_sysctrl" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "avalon_sysctrl" instantiated altera_reset_controller "rst_controller"
Info: mm_bridge_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "mm_bridge_m0_translator"
Info: onchip_memory2_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info: avalon_sysctrl: Done "avalon_sysctrl" with 7 modules, 10 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
