{\rtf1\ansi\ansicpg950\cocoartf2706
\cocoatextscaling0\cocoaplatform0{\fonttbl\f0\fswiss\fcharset0 Helvetica;}
{\colortbl;\red255\green255\blue255;}
{\*\expandedcolortbl;;}
\paperw11900\paperh16840\margl1440\margr1440\vieww11520\viewh8400\viewkind0
\pard\tx566\tx1133\tx1700\tx2267\tx2834\tx3401\tx3968\tx4535\tx5102\tx5669\tx6236\tx6803\pardirnatural\partightenfactor0

\f0\fs24 \cf0 \
Compiler not set, defaulting to icx\
sourcing /opt/intel/oneapi//setvars.sh --force\
 \
:: initializing oneAPI environment ...\
   start_l1.sh: BASH_VERSION = 5.1.16(1)-release\
   args: Using "$@" for setvars.sh arguments: --include-intel-llvm --force\
:: advisor -- latest\
:: ccl -- latest\
:: compiler -- latest\
:: dal -- latest\
:: debugger -- latest\
:: dev-utilities -- latest\
:: dnnl -- latest\
:: dpcpp-ct -- latest\
:: dpl -- latest\
:: ipp -- latest\
:: ippcp -- latest\
:: ipp -- latest\
:: mkl -- latest\
:: mpi -- latest\
:: tbb -- latest\
:: vpl -- latest\
:: vtune -- latest\
:: oneAPI environment initialized ::\
 \
Set RTE_SDK=/opt/dpdk-21.11\
\
\
====================================================================================\
Environment Variables:\
====================================================================================\
RTE_SDK=/opt/dpdk-21.11\
WIRELESS_SDK_TARGET_ISA=avx512\
CPA_DIR=/home/apl/RadisysBinary/L12211/libs/cpa\
XRAN_DIR=/home/apl/RadisysBinary/L12211/xran\
DIR_WIRELESS_SDK_ROOT=/home/apl/RadisysBinary/L12211/sdk\
SDK_BUILD=build-avx512-icx\
DIR_WIRELESS_SDK=/home/apl/RadisysBinary/L12211/sdk/build-avx512-icx\
FLEXRAN_SDK=/home/apl/RadisysBinary/L12211/sdk/build-avx512-icx/install\
DIR_WIRELESS_FW=/home/apl/RadisysBinary/L12211/framework\
DIR_WIRELESS_TEST_4G=/home/apl/RadisysBinary/L12211/tests/lte\
DIR_WIRELESS_TEST_5G=/home/apl/RadisysBinary/L12211/tests/nr5g\
DIR_WIRELESS_TABLE_5G=/home/apl/RadisysBinary/L12211/bin/nr5g/gnb/l1/table\
====================================================================================\
/home/apl/RadisysBinary/L12211/bin/nr5g/gnb/l1\
Script started, output log file is 'console_l1.log'.\
Radio mode with XRAN - Sub6 100Mhz\
kernel.sched_rt_runtime_us = -1\
kernel.shmmax = 2147483648\
kernel.shmall = 2147483648\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
./l1.sh: line 99: echo: write error: No space left on device\
using configuration file phycfg_xran.xml\
using configuration file xrancfg_sub6.xml\
>> Running... taskset -c 0 ./l1app --cfgfile=phycfg_xran.xml --xranfile=xrancfg_sub6.xml\
FlexRAN SDK bblib_layerdemapping_5gnr version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_layermapping_5gnr version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_cestimate_5gnr_version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_pucch_cestimate_5gnr version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_llr_compact version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_llr_demapping version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_pdcch_remapping_5gnr_version version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_reed_muller version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_lte_modulation version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_polar_decoder_5gnr version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_polar_rate_dematching_5gnr version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_PhaseNoise_5G version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_mimo_mmse_detection_5gnr version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_fd_correlation version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_scramble_5gnr version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_pucch_equ_5gnr version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_ta_compensation_version_5gnr jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_polar_encoder_5gnr version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_prach_5gnr version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_fft_ifft version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_pucch_5gnr version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_common version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_lte_crc version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_lte_dft_idft version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_irc_rnn_calculation_5gnr_version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_mmse_irc_mimo_5gnr_version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_srs_cestimate_5gnr version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_srs_fft_cestimate_pre_5gnr version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
init_srs_cestimate_fft_post_avx512 \
FlexRAN SDK bblib_zf_matrix_gen version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_dftcodebook_weightgen version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_dl_dftcodebook_weightgen version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_beamforming_dl_expand version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_pusch_focompensation_5gnr_version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_fec_enc_byte_concat_soft version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_zc_sequence_gen version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
xran_lib_compander_for_isa: 0\
FlexRAN SDK bblib_lte_ldpc_decoder version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_lte_ldpc_encoder version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_lte_LDPC_ratematch version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_lte_rate_dematching_5gnr version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_lte_turbo version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_lte_rate_matching version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_srs_fft_cestimate_5gnr version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_mldts_process_5gnr version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
=========================\
5GNR PHY Application     \
=========================\
phycfg_set_cfg_filename: Could not find string 'runcmdfrfile' in command line. Using regular stdin\
\
\
--------------------------------------------------------\
File[phycfg_xran.xml] Version: 22.11\
--------------------------------------------------------\
 --version=22.11\
 --successiveNoApi=15\
 --wls_sema_wake_up=1\
 --wls_num_instances=1\
 --wls_ul_queue_depth=48\
 --wls_memory_align=0\
 --wls_dev_name0=wls0\
 --wls_cell_mapping0=0xFFFFFF\
 --wlsMacMemorySize=0x5EA80000\
 --wlsPhyMemorySize=0x18000000\
 --CoreDumpEnable=0\
 --dlIqLog=0\
 --ulIqLog=0\
 --phyMlog=1\
 --phyStats=1\
 --dbgPrintTime=0\
 --dpdkFilePrefix=gnb0\
 --dpdkMemorySize=20480\
 --dpdkIovaMode=0\
 --dpdkBasebandFecMode=0\
 --dpdkBasebandDevice=0000:ca:00.0\
 --tbModeEnable=0\
 --FlowNum=0\
 --Flow0Egress=0\
 --Flow0Ingress=1\
 --Flow0GTPSpec=0x0, 0x0, 0x0, 0x07000000\
 --Flow0GTPMask=0x0, 0x0, 0x0, 0xff000000\
 --Flow0QueueIndex=1\
 --Flow1Egress=0\
 --Flow1Ingress=1\
 --Flow1GTPSpec=0x0, 0x0, 0x0, 0x05000000\
 --Flow1GTPMask=0x0, 0x0, 0x0, 0xff000000\
 --Flow1QueueIndex=2\
 --ciphAlgo=13\
 --intAlgo=20\
 --dpdkQatAddr0=0000:4d:01.0\
 --dpdkQatAddr1=0000:4d:01.1\
 --dpdkQatAddr2=0000:4d:01.2\
 --dpdkQatAddr3=0000:4d:01.3\
 --numSharedResource=3\
 --mempoolName0=fast_pkt\
 --numElement0=65535\
 --enableDDP0=0\
 --cryptoMode0=0\
 --elementSize0=2048\
 --privateDataSize0=64\
 --ringName0=0\
 --ringSize0=1024\
 --portAddr0=0\
 --portSocketIdx0=1\
 --txQueueNum0=2\
 --txQueueDesc0=512\
 --rxQueueNum0=1\
 --rxQueueDesc0=128\
 --maxPayloadSize0=9728\
 --testMacEnable0=0\
 --mempoolName1=header_pkt\
 --numElement1=65535\
 --enableDDP1=0\
 --cryptoMode1=0\
 --elementSize1=2048\
 --privateDataSize1=64\
 --ringName1=0\
 --ringSize1=1024\
 --portAddr1=0000:86:06.2\
 --portSocketIdx1=1\
 --txQueueNum1=3\
 --txQueueDesc1=2048\
 --rxQueueNum1=1\
 --rxQueueDesc1=2048\
 --maxPayloadSize1=9728\
 --testMacEnable0=0\
 --mempoolName2=clone_pkt\
 --numElement2=65535\
 --enableDDP2=0\
 --cryptoMode2=0\
 --elementSize2=2048\
 --privateDataSize2=64\
 --ringName2=0\
 --ringSize2=1024\
 --portAddr2=0\
 --portSocketIdx2=0\
 --txQueueNum2=1\
 --txQueueDesc2=512\
 --rxQueueNum2=1\
 --rxQueueDesc2=128\
 --maxPayloadSize2=9728\
 --testMacEnable0=0\
 --mempoolName3=pdu3\
 --numElement3=65535\
 --enableDDP3=0\
 --cryptoMode3=0\
 --elementSize3=2048\
 --privateDataSize3=64\
 --ringName3=sdu3\
 --ringSize3=1024\
 --portAddr3=0\
 --portSocketIdx3=0\
 --txQueueNum3=1\
 --txQueueDesc3=512\
 --rxQueueNum3=1\
 --rxQueueDesc3=128\
 --maxPayloadSize3=9728\
 --testMacEnable0=0\
 --radioEnable=4\
 --PiplineSPR=0\
 --PrecodingPowerBoost=0\
 --agcTarget=8192\
 --Rx0DbfsRadioPower=-3781794\
 --PdschSymbolSplit=0\
 --PdschOfdmSplitEnable=1\
 --FecEncSplit=1\
 --FecEncBypass=0\
 --PdschDlWeightSplit=0\
 --PuschUlWeightSplit=0\
 --DLDFTBfWeightAlgoType=0\
 --DLBfWeightGenGranularity=1\
 --DLBfWeightGenOutGranularity=0\
 --DLBfIsOverSample=0\
 --DLRxAntHorizontalOverSample=1\
 --DLRxAntVerticalOverSample=1\
 --DLBeamSelectType=1\
 --DLDFTMaxRBUsed=20\
 --ULDFTBfWeightAlgoType=0\
 --ULBfWeightGenGranularity=1\
 --ULBfWeightGenOutGranularity=1\
 --RxAntVertical=1\
 --RxAntHorizontal=1\
 --RxAntPolarization=1\
 --BeamWeightSrsBypass=0\
 --BeamWeightBypass=0\
 --PuschDecompSplit=0\
 --PuschChanEstSplit=0\
 --PuschMmseSplit=0\
 --PuschLlrRxSplit=0\
 --FecDecEarlyTermDisable=0\
 --FecDecNumIter=6\
 --FecDecSplit=1\
 --FecDecBypass=0\
 --llrOutDecimalDigit=2\
 --llrSaturatedBits=8\
 --ULLdpcLlrComp=0\
 --IrcEnableThreshold=-100\
 --PuschNoiseScale=2\
 --CEInterpMethod=2\
 --CEFocEnable=0\
 --CEFocGranularity=768\
 --PuschLinearInterpEnable=1\
 --PuschLinearInterpGranularityAll=4\
 --DMRSPwrReportEna=0\
 --EnableIrc=0\
 --PucchSplit=0\
 --PucchF0MultiUeAlgo=0\
 --PucchagcTarget=8192\
 --SrsCeSplit=0\
 --srsFftEnabled=0\
 --srsFftSNRestMethod=2\
 --srsFftSNRestCentralPartRs=1\
 --srsFftTaylorWinFilter=2\
 --SrsAgcEnabled=1\
 --SrsAgcTarget=8192\
 --SrsDftFillFullBand=0\
 --SrsAgcMethodChoose=2\
 --prachDetectThreshold=0\
 --prachDetectFoCheck=0\
 --prachThresholdMethod=0\
 --prachDTWindowShift=0\
 --prachMaxNcombine=1\
 --prachFFTSel=0\
 --UrllcPuschFecSplit=0\
 --UrllcBbdevIdEnd=0\
 --phyStartStop=0\
 --phyMemoryType=0\
 --MlogSubframes=128\
 --MlogCores=40\
 --MlogSize=10000\
 --systemThread=0, 0, 0\
 --wlsNrtThread=0, 0, 0\
 --timerThread=0, 96, 0\
 --FpgaDriverCpuInfo=3, 96, 0\
 --FrontHaulCpuInfo=3, 96, 0\
 --radioDpdkMaster=0, 99, 0\
 --BbuPoolSleepEnable=1\
 --BbuPoolSleepPeriod=0\
 --BbuPoolSuspendPeriod=0\
 --BbuPoolThreadCorePriority=94\
 --BbuPoolThreadCorePolicy=0\
 --BbuPoolThreadDefault_0_63=0xF00000000000F0\
 --BbuPoolThreadDefault_64_127=0x0\
 --BbuPoolThreadDefault_128_191=0x0\
 --BbuPoolThreadDefault_192_255=0x0\
 --BbuPoolThreadSrs_0_63=0x0\
 --BbuPoolThreadSrs_64_127=0x0\
 --BbuPoolThreadSrs_128_191=0x0\
 --BbuPoolThreadSrs_192_255=0x0\
 --BbuPoolThreadDlbeam_0_63=0x0\
 --BbuPoolThreadDlbeam_64_127=0x0\
 --BbuPoolThreadDlbeam_128_191=0x0\
 --BbuPoolThreadDlbeam_192_255=0x0\
 --BbuPoolThreadUrllc=0x100\
 --eBbuPoolNumQueue=1024, 1024, 1024, 1024\
 --eBbuPoolNumContext=1\
 --eBbuPoolMaxContextFetch=1\
 --eBbuPoolPrintFlag=0\
 --eBbuPoolFecOnlyList=0\
 --eBbuPoolNumNumaNode=1\
 --eBbuPoolNumaNodeAffinityMask0=0x0\
 --eBbuPoolNumaNodeAffinityMask1=0x0\
 --eBbuPoolPowerSavingsEnable=0\
 --eBbuPoolCollectPowerStats=0\
 --eBbuPoolPowerSavingsMode=0\
 --eBbuPoolPowerCoreMask=0x1000000010\
 --eBbuPoolAiModelMMimo=table/ai_ml/massive_mimo_model.txt\
 --eBbuPoolAiModelFdd=table/ai_ml/fdd_20mhz_model.txt\
 --eBbuPoolNonStopMode=0\
 --FrontHaulTimeAdvance=7450\
 --nEthPorts=462607\
 --nPhaseCompFlag=0\
 --nFecFpgaVersionMu3=0x20010900\
 --nFecFpgaVersionMu0_1=0x0423D420\
 --nFhFpgaVersionMu3=0x8001000F\
 --nFhFpgaVersionMu0_1=0x90010008\
 --StreamStats=0\
 --StreamIp=127.0.0.1\
 --StreamPort=2000\
 --nInfoTraceToolEn=0\
 --nApisDlEn=1\
 --nApisUlEn=1\
 --nApisPdschPayloadEn=0\
 --nApisPuschPayloadEn=0\
 --nApisPrintEn=0\
 --InfoTraceToolThread=1, 99, 0\
 --nInfoTraceToolSocketIP=127.0.0.1\
 --nInfoTraceToolSocketPort=10000\
 --phytracelevelmodumask=0xE1FF\
 --phytracesubmodumask0=0x1\
 --phytracesubmodumask1=0x1\
 --phytracesubmodumask2=0x1\
 --phytracesubmodumask3=0x1\
 --phytracesubmodumask4=0x1\
 --phytracesubmodumask5=0x1\
 --phytracesubmodumask6=0x1\
 --phytracesubmodumask7=0x1\
 --phytracesubmodumask8=0x1\
 --TracelogThread=0, 0, 0\
\
not found in XML: param "wls_ul_enqueue_size" set to default value 0\
nNumWlsInstances[1]\
sWlsDevName[0]: wls0 nWlsCellMapping[0x0000000000ffffff]\
dpdkFilePrefix: gnb0\
not found in XML: param "testMacEnable1" set to default value 0\
not found in XML: param "testMacEnable2" set to default value 0\
not found in XML: param "CentralFreq" set to default value 0\
not found in XML: param "ULdataPowerCalEnable" set to default value 0\
not found in XML: param "ULPrachPowerCalEnable" set to default value 0\
not found in XML: param "Prachiqdumpflag" set to default value 0\
not found in XML: param "taFiltEnable" set to default value 0\
not found in XML: param "ircEnable" set to default value 0\
not found in XML: param "mmseDisable" set to default value 0\
not found in XML: param "AespulaModeOne" set to default value 0\
not found in XML: param "Aespulafscale" set to default value 0\
not found in XML: param "IrcDynamicFlag" set to default value 0\
not found in XML: param "CETocEnable" set to default value 1\
not found in XML: param "FecDecNumHalfIter" set to default value 0\
not found in XML: param "PucchF0NoiseEstType" set to default value 0\
not found in XML: param "pucchFormat2DetectThreshold" set to default value 0\
not found in XML: param "prachThresholdSel" set to default value 0\
not found in XML: param "TimerModeFreqDomain" set to default value 1\
not found in XML: param "isUeEmulator" set to default value 0\
flow num: 0\
\
\
\
--------------------------------------------------------\
File[xrancfg_sub6.xml] Version: 22.11\
--------------------------------------------------------\
 --version=22.11\
 --oRuNum=1\
 --oRuEthLinkSpeed=25\
 --oRuLinesNumber=1\
 --oRuCUon1Vf=1\
 --PciBusAddoRu0Vf0=0000:86:0a.0\
 --PciBusAddoRu0Vf1=0000:5e:02.1\
 --PciBusAddoRu0Vf2=0000:51:01.2\
 --PciBusAddoRu0Vf3=0000:51:01.3\
 --PciBusAddoRu1Vf0=0000:51:01.4\
 --PciBusAddoRu1Vf1=0000:51:01.5\
 --PciBusAddoRu1Vf2=0000:51:01.6\
 --PciBusAddoRu1Vf3=0000:51:01.7\
 --PciBusAddoRu2Vf0=0000:51:02.0\
 --PciBusAddoRu2Vf1=0000:51:02.1\
 --PciBusAddoRu2Vf2=0000:51:02.2\
 --PciBusAddoRu2Vf3=0000:51:02.3\
 --PciBusAddoRu3Vf0=0000:00:00.0\
 --PciBusAddoRu3Vf1=0000:00:00.0\
 --PciBusAddoRu3Vf2=0000:00:00.0\
 --PciBusAddoRu3Vf3=0000:00:00.0\
 --oRuRem0Mac0=00:E0:0C:00:AE:06\
 --oRuRem0Mac1=00:11:22:33:00:11\
 --oRuRem0Mac2=00:11:22:33:00:21\
 --oRuRem0Mac3=00:11:22:33:00:31\
 --oRuRem1Mac0=00:11:22:33:01:01\
 --oRuRem1Mac1=00:11:22:33:01:11\
 --oRuRem1Mac2=00:11:22:33:01:21\
 --oRuRem1Mac3=00:11:22:33:01:31\
 --oRuRem2Mac0=00:11:22:33:02:01\
 --oRuRem2Mac1=00:11:22:33:02:11\
 --oRuRem2Mac2=00:11:22:33:02:21\
 --oRuRem2Mac3=00:11:22:33:02:31\
 --oRuRem3Mac0=00:11:22:33:03:01\
 --oRuRem3Mac1=00:11:22:33:03:11\
 --oRuRem3Mac2=00:11:22:33:03:21\
 --oRuRem3Mac3=00:11:22:33:03:31\
 --oRu0NumCc=1\
 --oRu0Cc0PhyId=0\
 --oRu0Cc1PhyId=1\
 --oRu0Cc2PhyId=2\
 --oRu0Cc3PhyId=3\
 --oRu0Cc4PhyId=4\
 --oRu0Cc5PhyId=5\
 --oRu0Cc6PhyId=6\
 --oRu0Cc7PhyId=7\
 --oRu0Cc8PhyId=8\
 --oRu0Cc9PhyId=9\
 --oRu0Cc10PhyId=10\
 --oRu0Cc11PhyId=11\
 --oRu1NumCc=1\
 --oRu1Cc0PhyId=1\
 --oRu1Cc1PhyId=1\
 --oRu1Cc2PhyId=2\
 --oRu1Cc3PhyId=3\
 --oRu2NumCc=1\
 --oRu2Cc0PhyId=2\
 --oRu2Cc1PhyId=1\
 --oRu2Cc2PhyId=2\
 --oRu2Cc3PhyId=3\
 --oRu3NumCc=1\
 --oRu3Cc0PhyId=3\
 --oRu3Cc1PhyId=1\
 --oRu3Cc2PhyId=2\
 --oRu3Cc3PhyId=3\
 --xRANThread=12, 96, 0\
 --xRANWorker=0x800, 96, 0\
 --xRANWorker_64_127=0x0000000000, 96, 0\
 --oRU0Category=0\
 --xRANOffload=0\
 --xRANMLog=0\
 --xranPmdSleep=0\
 --Tadv_cp_dl=125\
 --T2a_min_cp_dl=285\
 --T2a_max_cp_dl=429\
 --T2a_min_cp_ul=285\
 --T2a_max_cp_ul=429\
 --T2a_min_up=71\
 --T2a_max_up=428\
 --Ta3_min=20\
 --Ta3_max=32\
 --MTU=9600\
 --T1a_min_cp_dl=258\
 --T1a_max_cp_dl=392\
 --T1a_min_cp_ul=155\
 --T1a_max_cp_ul=300\
 --T1a_min_up=210\
 --T1a_max_up=230\
 --Ta4_min=0\
 --Ta4_max=70\
 --EnableCp=1\
 --DynamicSectionEna=0\
 --DynamicSectionEnaUL=0\
 --DynamicMultiSectionEna=0\
 --xRANSFNWrap=1\
 --xRANNumDLPRBs=0\
 --xRANNumULPRBs=0\
 --Gps_Alpha=0\
 --Gps_Beta=0\
 --xranCompMethod=1\
 --xranCompHdrType=0\
 --xraniqWidth=9\
 --xranModCompEna=0\
 --xranPrachCompMethod=1\
 --xranPrachiqWidth=9\
 --EnableCsirsTrans=0\
 --oRu0nAeCOffsetCsirs=8\
 --oRu0MaxSectionsPerSlot=6\
 --oRu0MaxSectionsPerSymbol=6\
 --oRu0nPrbElemDl=1\
 --oRu0PrbElemDl0=0,273,0,14,0,0,1,9,0,0,0\
 --oRu0PrbElemDl1=50,25,0,14,1,1,0,16,1,0,0\
 --oRu0PrbElemDl2=72,36,0,14,3,1,1,9,1,0,0\
 --oRu0PrbElemDl3=144,48,0,14,4,1,1,9,1,0,0\
 --oRu0PrbElemDl4=144,36,0,14,5,1,1,9,1,0,0\
 --oRu0PrbElemDl5=180,36,0,14,6,1,1,9,1,0,0\
 --oRu0PrbElemDl6=216,36,0,14,7,1,1,9,1,0,0\
 --oRu0PrbElemDl7=252,21,0,14,8,1,1,9,1,0,0\
 --oRu0nPrbElemUl=1\
 --oRu0PrbElemUl0=0,273,0,14,0,0,1,9,0,0,0\
 --oRu0PrbElemUl1=0,273,0,14,0,0,1,9,0,0,0\
 --oRu0PrbElemUl2=72,36,0,14,3,1,1,9,1,0,0\
 --oRu0PrbElemUl3=108,36,0,14,4,1,1,9,1,0,0\
 --oRu0PrbElemUl4=144,36,0,14,5,1,1,9,1,0,0\
 --oRu0PrbElemUl5=180,36,0,14,6,1,1,9,1,0,0\
 --oRu0PrbElemUl6=216,36,0,14,7,1,1,9,1,0,0\
 --oRu0PrbElemUl7=252,21,0,14,8,1,1,9,1,0,0\
 --oRu1MaxSectionsPerSlot=6\
 --oRu1MaxSectionsPerSymbol=6\
 --oRu1nPrbElemDl=1\
 --oRu1PrbElemDl0=0,273,0,14,0,0,1,9,0,0,0\
 --oRu1PrbElemDl1=53,53,0,14,2,1,1,8,1,0,0\
 --oRu1nPrbElemUl=1\
 --oRu1PrbElemUl0=0,273,0,14,0,0,1,9,0,0,0\
 --oRu1PrbElemUl1=53,53,0,14,2,1,1,8,1,0,0\
 --oRu2MaxSectionsPerSlot=6\
 --oRu2MaxSectionsPerSymbol=6\
 --oRu2nPrbElemDl=1\
 --oRu2PrbElemDl0=0,273,0,14,0,0,1,9,0,0,0\
 --oRu2PrbElemDl1=53,53,0,14,2,1,1,8,1,0,0\
 --oRu2nPrbElemUl=1\
 --oRu2PrbElemUl0=0,273,0,14,0,0,1,9,0,0,0\
 --oRu2PrbElemUl1=53,53,0,14,2,1,1,8,1,0,0\
 --oRu3MaxSectionsPerSlot=6\
 --oRu3MaxSectionsPerSymbol=6\
 --oRu3nPrbElemDl=1\
 --oRu3PrbElemDl0=0,273,0,14,0,0,1,9,0,0,0\
 --oRu3PrbElemDl1=53,53,0,14,2,1,1,8,1,0,0\
 --oRu3nPrbElemUl=1\
 --oRu3PrbElemUl0=0,273,0,14,0,0,1,9,0,0,0\
 --oRu3PrbElemUl1=53,53,0,14,2,1,1,8,1,0,0\
\
not found in XML: param "EnableMplane" set to default value 0\
not found in XML: param "oRuRxqNum" set to default value 0\
not found in XML: param "xranAdjustRbSize" set to default value 0\
not found in XML: param "oRU0adv_tx_time" set to default value 0\
not found in XML: param "DynamicPucchSecOpt" set to default value 2\
not found in XML: param "SrsCpType" set to default value 0\
not found in XML: param "SrsDelaySym" set to default value 4\
not found in XML: param "oRu0nBfExtType" set to default value 1\
not found in XML: param "oRu0nBfCompMethod" set to default value 0\
not found in XML: param "oRu0nBfiqWidth" set to default value 16\
not found in XML: param "oRu0nPdschMiMoBeamIDStart" set to default value 46\
not found in XML: param "oRu0nPdschMiMoBeamIDNum" set to default value 4050\
not found in XML: param "oRu0nPuschMiMoBeamIDStart" set to default value 46\
not found in XML: param "oRu0nPuschMiMoBeamIDNum" set to default value 4050\
not found in XML: param "oRu0nAeCOffsetPrach" set to default value 0\
not found in XML: param "oRu0nAeCOffsetSrs" set to default value 0\
not found in XML: param "oRu0nPrbElemSrs" set to default value 0\
not found in XML: param "oRu0nPrbElemCsirs" set to default value 0\
\
timer_set_tsc_freq_from_clock: System clock (rdtsc) resolution 2394379666 [Hz]\
                               Ticks per usec 2394\
Initial TraceLevelModuMask:0xe1ff\
Initial SubModuMask[0]:0x1\
Initial SubModuMask[1]:0x1\
Initial SubModuMask[2]:0x1\
Initial SubModuMask[3]:0x1\
Initial SubModuMask[4]:0x1\
Initial SubModuMask[5]:0x1\
Initial SubModuMask[6]:0x1\
Initial SubModuMask[7]:0x1\
Initial SubModuMask[8]:0x1\
MLogOpen: filename(l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)\
    mlogSubframes (128), mlogCores(40), mlogSize(10000)\
    localMLogTimerInit\
        System clock (rdtsc)  resolution 2394379701 [Hz]\
        Ticks per us 2394\
    MLog Storage: 0x7f66bdefc100 -> 0x7f66c0fd2830 [ 51210032 bytes ]\
    localMLogFreqReg: 2394. Storing: 2394\
    Mlog Open successful\
\
gnb_io_xran_init\
gnb_io_xran_cfg_setup successful\
'DPDK 21.11.0'\
PF Eth line speed 25G\
PF Eth lines per O-xU port 1\
RX HW queues per O-xU Eth line 1 \
BBDEV_FEC_ACCL_NR5G\
node 0\
total cores 96 c_mask 0x00000000000001801 core 12 [id] system_core 0 [id] pkt_proc_core 0x00000000000000800 [mask] pkt_aux_core 0 [id] timing_core 12 [id]\
xran_ethdi_init_dpdk: Calling rte_eal_init:gnb0 -c 0x00000000000001801 --main-lcore=0 -n2 --iova-mode=pa --socket-mem=20480,0 --socket-limit=20480,0 --proc-type=auto --file-prefix gnb0 -a0000:00:00.0 --vdev=baseband_turbo_sw  \
EAL: Detected CPU lcores: 96\
EAL: Detected NUMA nodes: 2\
EAL: Auto-detected process type: PRIMARY\
EAL: Detected static linkage of DPDK\
EAL: Multi-process socket /var/run/dpdk/gnb0/mp_socket\
EAL: Selected IOVA mode 'PA'\
EAL: No available 2048 kB hugepages reported\
EAL: VFIO support initialized\
 xran_init: MTU 9600\
xran_init_mbuf_pool: socket 0\
EAL: Probe PCI driver: net_iavf (8086:154c) device: 0000:86:0a.0 (socket 1)\
initializing port 0 for TX, drv=net_iavf\
set DEV_TX_OFFLOAD_MBUF_FAST_FREE\
Port 0 MAC: 00 11 22 33 44 33\
iavf_dev_init_vlan(): Failed to update vlan offload\
iavf_dev_configure(): configure VLAN failed: -95\
Port 0: nb_rxd 4096 nb_txd 4096\
[0] mp_rx__p_0_q_0 num blocks 8191\
[0] mempool_small__0\
iavf_configure_queues(): RXDID[1] is not supported, request default RXDID[1] in Queue[0]\
\
Checking link status portid [0]   ... done\
Port 0 Link Up - speed 10000 Mbps - full-duplex\
[ 0] vf  0 local  SRC MAC: 00 11 22 33 44 33\
[ 0] vf  0 remote DST MAC: 00 e0 0c 00 ae 06\
created dl_gen_ring_up_0\
xran_init successful:\
    Handle[0] = 0x63dbf2240\
    Handle[1] = (nil)\
    Handle[2] = (nil)\
    Handle[3] = (nil)\
    Handle[4] = (nil)\
    Handle[5] = (nil)\
    Handle[6] = (nil)\
    Handle[7] = (nil)\
\
\
bbdev_init: nSocketId[0]\
from nQueueStart 64 setting FFT queue num == 32\
FEC is accelerated through BBDEV: baseband_turbo_sw\
DIR_WIRELESS_TABLE_5G: /home/apl/RadisysBinary/L12211/bin/nr5g/gnb/l1/table\
read_table: File /home/apl/RadisysBinary/L12211/bin/nr5g/gnb/l1/table/common/pss_table.bin of size 381 read_size: 381\
read_table: File /home/apl/RadisysBinary/L12211/bin/nr5g/gnb/l1/table/common/sss_table.bin of size 128016 read_size: 128016\
read_table: File /home/apl/RadisysBinary/L12211/bin/nr5g/gnb/l1/table/common/srs_zc_36_plus.bin of size 905916 read_size: 905916\
wls_layer_init: VERSION(101) Expected(101)\
    nNumWlsInstances[1] nWlsMacMemSize[1588068352] nWlsPhyMemSize[402653184] nWlsHugePageAlign[0]\
    nInstanceId[0] wls_device_name[wls0] nCellToWlsInstanceMap[0x0000000000ffffff] nCellMapping[0x0000010000ffffff]\
        wls_lib: Open wls0 (DPDK memzone)\
        wls_lib: WLS_Open 0x580000000\
        wls_lib: link: 0 <-> 1\
        wls_lib: Mode 0\
        wls_lib: WLS shared management memzone: wls0\
        wls_lib: Add ctx 0\
        wls_lib: WLS_Alloc Size Requested [1990721536] bytes HugePageSize [0x40000000] nHugePagesMapped[2]\
        wls_mem_base[0x580147a00] Phys[0xa80147a00]\
        wls_mem_size[1588068352  0x000000005ea80000]\
        wls_mem_size_range[0x580147a00 -> 0x5debc7a00] Phys[0xa80147a00 -> 0xa5ebc7a00]\
        wls_srs_mem_cells[24] wls_srs_mem_size_per_cell[16777216]\
        wls_srs_mem_base[0x5debc7a00] Phys[0xa5ebc7a00]\
        wls_srs_mem_size[402653184  0x0000000018000000]\
        wls_srs_mem_range[0x5debc7a00 -> 0x5f6bc7a00] Phys[0xa5ebc7a00 -> 0xa76bc7a00]\
    nCellToWlsInstanceMap\
        nCellId[0] -> nCellToWlsInstanceMap[0]\
        nCellId[1] -> nCellToWlsInstanceMap[0]\
        nCellId[2] -> nCellToWlsInstanceMap[0]\
        nCellId[3] -> nCellToWlsInstanceMap[0]\
        nCellId[4] -> nCellToWlsInstanceMap[0]\
        nCellId[5] -> nCellToWlsInstanceMap[0]\
        nCellId[6] -> nCellToWlsInstanceMap[0]\
        nCellId[7] -> nCellToWlsInstanceMap[0]\
        nCellId[8] -> nCellToWlsInstanceMap[0]\
        nCellId[9] -> nCellToWlsInstanceMap[0]\
        nCellId[10] -> nCellToWlsInstanceMap[0]\
        nCellId[11] -> nCellToWlsInstanceMap[0]\
        nCellId[12] -> nCellToWlsInstanceMap[0]\
        nCellId[13] -> nCellToWlsInstanceMap[0]\
        nCellId[14] -> nCellToWlsInstanceMap[0]\
        nCellId[15] -> nCellToWlsInstanceMap[0]\
        nCellId[16] -> nCellToWlsInstanceMap[0]\
        nCellId[17] -> nCellToWlsInstanceMap[0]\
        nCellId[18] -> nCellToWlsInstanceMap[0]\
        nCellId[19] -> nCellToWlsInstanceMap[0]\
        nCellId[20] -> nCellToWlsInstanceMap[0]\
        nCellId[21] -> nCellToWlsInstanceMap[0]\
        nCellId[22] -> nCellToWlsInstanceMap[0]\
        nCellId[23] -> nCellToWlsInstanceMap[0]\
        nCellId[24] -> nCellToWlsInstanceMap[-1]\
        nCellId[25] -> nCellToWlsInstanceMap[-1]\
        nCellId[26] -> nCellToWlsInstanceMap[-1]\
        nCellId[27] -> nCellToWlsInstanceMap[-1]\
        nCellId[28] -> nCellToWlsInstanceMap[-1]\
        nCellId[29] -> nCellToWlsInstanceMap[-1]\
        nCellId[30] -> nCellToWlsInstanceMap[-1]\
        nCellId[31] -> nCellToWlsInstanceMap[-1]\
        nCellId[32] -> nCellToWlsInstanceMap[-1]\
        nCellId[33] -> nCellToWlsInstanceMap[-1]\
        nCellId[34] -> nCellToWlsInstanceMap[-1]\
        nCellId[35] -> nCellToWlsInstanceMap[-1]\
        nCellId[36] -> nCellToWlsInstanceMap[-1]\
        nCellId[37] -> nCellToWlsInstanceMap[-1]\
        nCellId[38] -> nCellToWlsInstanceMap[-1]\
        nCellId[39] -> nCellToWlsInstanceMap[-1]\
    nPatchCellIdToInstanceId\
        nCellId[0] -> nPatchCellIdToInstanceId[0]\
        nCellId[1] -> nPatchCellIdToInstanceId[1]\
        nCellId[2] -> nPatchCellIdToInstanceId[2]\
        nCellId[3] -> nPatchCellIdToInstanceId[3]\
        nCellId[4] -> nPatchCellIdToInstanceId[4]\
        nCellId[5] -> nPatchCellIdToInstanceId[5]\
        nCellId[6] -> nPatchCellIdToInstanceId[6]\
        nCellId[7] -> nPatchCellIdToInstanceId[7]\
        nCellId[8] -> nPatchCellIdToInstanceId[8]\
        nCellId[9] -> nPatchCellIdToInstanceId[9]\
        nCellId[10] -> nPatchCellIdToInstanceId[10]\
        nCellId[11] -> nPatchCellIdToInstanceId[11]\
        nCellId[12] -> nPatchCellIdToInstanceId[12]\
        nCellId[13] -> nPatchCellIdToInstanceId[13]\
        nCellId[14] -> nPatchCellIdToInstanceId[14]\
        nCellId[15] -> nPatchCellIdToInstanceId[15]\
        nCellId[16] -> nPatchCellIdToInstanceId[16]\
        nCellId[17] -> nPatchCellIdToInstanceId[17]\
        nCellId[18] -> nPatchCellIdToInstanceId[18]\
        nCellId[19] -> nPatchCellIdToInstanceId[19]\
        nCellId[20] -> nPatchCellIdToInstanceId[20]\
        nCellId[21] -> nPatchCellIdToInstanceId[21]\
        nCellId[22] -> nPatchCellIdToInstanceId[22]\
        nCellId[23] -> nPatchCellIdToInstanceId[23]\
        nCellId[24] -> nPatchCellIdToInstanceId[0]\
        nCellId[25] -> nPatchCellIdToInstanceId[0]\
        nCellId[26] -> nPatchCellIdToInstanceId[0]\
        nCellId[27] -> nPatchCellIdToInstanceId[0]\
        nCellId[28] -> nPatchCellIdToInstanceId[0]\
        nCellId[29] -> nPatchCellIdToInstanceId[0]\
        nCellId[30] -> nPatchCellIdToInstanceId[0]\
        nCellId[31] -> nPatchCellIdToInstanceId[0]\
        nCellId[32] -> nPatchCellIdToInstanceId[0]\
        nCellId[33] -> nPatchCellIdToInstanceId[0]\
        nCellId[34] -> nPatchCellIdToInstanceId[0]\
        nCellId[35] -> nPatchCellIdToInstanceId[0]\
        nCellId[36] -> nPatchCellIdToInstanceId[0]\
        nCellId[37] -> nPatchCellIdToInstanceId[0]\
        nCellId[38] -> nPatchCellIdToInstanceId[0]\
        nCellId[39] -> nPatchCellIdToInstanceId[0]\
    nPatchInstanceIdToCellId\
        nWlsInstance[0] nNumFirstCell[0] -> 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
Init mempool fast_pkt with size 2048\
Init mempool header_pkt with size 2048\
EAL: Probe PCI driver: net_iavf (8086:154c) device: 0000:86:06.2 (socket 1)\
Init port 0000:86:06.2 with port id 1\
iavf_configure_queues(): RXDID[1] is not supported, request default RXDID[1] in Queue[0]\
Init mempool clone_pkt with size 2048\
\
\
===========================================================================================================\
PHY VERSION\
===========================================================================================================\
Version: $\{params.VERISON\}\
IMG-date: Dec 14 2023\
IMG-time: 17:00:32\
===========================================================================================================\
DPDK VERSION\
===========================================================================================================\
DPDK version: DPDK 21.11.0\
BBDEV Patch version: BBDEV_dpdk_patch-22.11\
===========================================================================================================\
DEPENDENCIES VERSIONS\
===========================================================================================================\
[MIN][CPU  0][version_print][201]\
FlexRAN SDK bblib_layerdemapping_5gnr version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_layermapping_5gnr version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_cestimate_5gnr_version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_pucch_cestimate_5gnr version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_llr_demapping version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_pdcch_remapping_5gnr_version version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_reed_muller version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_lte_modulation version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_polar_decoder_5gnr version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_polar_rate_dematching_5gnr version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_PhaseNoise_5G version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_mimo_mmse_detection_5gnr version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_fd_correlation version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_scramble_5gnr version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_pucch_equ_5gnr version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_ta_compensation_version_5gnr jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_polar_encoder_5gnr version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_prach_5gnr version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_fft_ifft version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_pucch_5gnr version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_lte_crc version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_fec_enc_byte_concat_soft version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
FlexRAN SDK bblib_common version jenkins-FlexRAN-github-SDK-REL-134-ga0f07fe8\
===========================================================================================================\
\
===========================================================================================================\
Non BBU threads in application\
===========================================================================================================\
phy_print_thread:                      [PID: 266948] binding on [CPU  0] [PRIO:  0] [POLICY:  1]\
wls_rx_handler (non-rt):               [PID: 266984] binding on [CPU  0]\
wls_nrt_mac2phy_api_recv_thread:       [PID: 266947] binding on [CPU  0] [PRIO:  0] [POLICY:  1]\
===========================================================================================================\
\
PHY>welcome to application console\
\
[1;32m\
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]\
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:\
    nCarrierIdx: 0\
    nDMRSTypeAPos: 2\
    nPhyCellId: 21\
    nDLAbsFrePointA: 3700560\
    nULAbsFrePointA: 3700560\
    nDLBandwidth: 100\
    nULBandwidth: 100\
    nDLFftSize: 4096\
    nULFftSize: 4096\
    nSSBPwr: 0\
    nSSBAbsFre: 3708480\
    nSSBPeriod: 2\
    nSSBSubcSpacing: 2\
    nSSBSubcOffset: 0\
    nSSBPrbOffset: 12\
    nMIB[0]: 1\
    nMIB[1]: 10\
    nMIB[2]: 4\
    nDLK0: 1\
    nULK0: 1\
    nSSBMask[0]: 1\
    nSSBMask[1]: 0\
    nNrOfTxAnt: 4\
    nNrOfRxAnt: 1\
    nNrOfDLPorts: 4\
    nNrOfULPorts: 1\
    nNrOfDLCSIRSPorts: 4\
    nCarrierAggregationLevel: 0\
    nSubcCommon: 1\
    nFrameDuplexType: 1 (TDD)\
    nTddPeriod: 5\
    SlotConfig:\
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 \
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  \
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  \
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  \
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD  \
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  \
\
    nPrachConfIdx: 159\
    nPrachSubcSpacing: 1\
    nPrachZeroCorrConf: 6\
    nPrachRestrictSet: 0\
    nPrachRootSeqIdx: 0\
    nPrachFreqStart: 0\
    nPrachFdm: 1\
    nPrachSsbRach: 3\
    nPrachNrofRxRU: 1\
    nCyclicPrefix: 0\
    nGroupHopFlag: 0\
    nSequenceHopFlag: 0\
    nHoppingId: 21\
    nUrllcCapable: 0\
    nUrllcMiniSlotMask: 0 (0x00000000)\
    nUci2Maps: 0\
bbdev_nr5g_ul_harq_buf_alloc: nCells[1] nSplitPerCell[2] nHarqSize[0] nMaxPointerPagePerCell[1024]\
    i[0] j[0] Idx[0]\
    i[0] j[1] Idx[1024]\
phy_context_set_slot_type SlotPattern:\
    Slot:       0    1    2    3    4\
        0      DL   DL   DL   SP   UL\
\
 Using ORAN Config for RU 0 from config file......\
PHYDI-INIT[from 0] PhyInstance: 0\
\
New ebbupool handler 0x7f664ce08e00 is generated!, nNumaNode is 1\
\
EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 1, nQueueCtxMaxFetch 1, total queues 4\
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!\
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!\
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!\
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!\
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!\
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!\
\
EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0\
\
EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 5 successfully! Pool core index is 1 Numa node index is 0\
\
EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 6 successfully! Pool core index is 2 Numa node index is 0\
\
EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 7 successfully! Pool core index is 3 Numa node index is 0\
\
EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 52 successfully! Pool core index is 4 Numa node index is 0\
\
EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 53 successfully! Pool core index is 5 Numa node index is 0\
\
EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_6 in core 54 successfully! Pool core index is 6 Numa node index is 0\
\
EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_7 in core 55 successfully! Pool core index is 7 Numa node index is 0\
\
nCell 0 nSlotTick 1197000 nDlAliveTick 2394000 nUlAliveTick 4788000\
\
\
ebbu_pool_event_print_info\
=======================================================================\
nListType(0) nNumCells(1): 0 \
=======================================================================\
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7\
TMNG_TTI_START        0   0   0   3 0x00f00000000000f0     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                \
TMNG_SYM2_WAKE_UP     0   0   0   1 0x00f00000000000f0     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                \
TMNG_SYM6_WAKE_UP     0   0   0   1 0x00f00000000000f0     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                \
TMNG_SYM11_WAKE_UP    0   0   0   1 0x00f00000000000f0     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                \
TMNG_SYM13_WAKE_UP    0   0   0   2 0x00f00000000000f0     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                \
TMNG_PRACH_WAKE_UP    0   0   0   1 0x00f00000000000f0     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                \
TMNG_SRS_WAKE_UP      0   0   0   0 0x00f00000000000f0     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                \
NR5G1_DL_CONFIG       0   0   1   5 0x00f00000000000f0     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                \
NR5G1_DL_BUF_CLR      1   0   1   1 0x00f00000000000f0     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                \
NR5G1_DL_ORAN         0   0   1   0 0x00f00000000000f0     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                \
NR5G1_DL_PDSCH_TB     0   0   1   0 0x00f00000000000f0     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                \
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x00f00000000000f0     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                \
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x00f00000000000f0     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                \
NR5G1_DL_PDSCH_RS     1   0   1   1 0x00f00000000000f0     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                \
NR5G1_DL_CTRL         1   0   1   1 0x00f00000000000f0     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                \
NR5G1_UL_CONFIG       0   0   1   7 0x00f00000000000f0     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                \
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x00f00000000000f0     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                \
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x00f00000000000f0     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                \
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x00f00000000000f0     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                \
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x00f00000000000f0     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                \
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x00f00000000000f0     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                \
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x00f00000000000f0     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                \
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x00f00000000000f0     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                \
NR5G1_UL_PUSCH_TB     1   1   1   1 0x00f00000000000f0     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                \
NR5G1_UL_PUCCH        2   0   2   1 0x00f00000000000f0     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                \
NR5G1_UL_PRACH        2   0   2   1 0x00f00000000000f0     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                \
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x00f00000000000f0     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                \
NR5G1_UL_SRS_CE       2   0   1   1 0x00f00000000000f0     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                \
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x00f00000000000f0     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                \
NR5G1_UL_SRS_POST     1   0   1   1 0x00f00000000000f0     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                \
NR5G1_DL_POST         1   0   4   0 0x00f00000000000f0     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                \
NR5G1_UL_POST         1   0   5   0 0x00f00000000000f0     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                \
NR5G1_DL_BEAM_GEN     1   0   1   1 0x00f00000000000f0     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                \
NR5G1_DL_BEAM_TX      1   0   1   1 0x00f00000000000f0     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                \
NR5G1_UL_BEAM_GEN     1   0   1   1 0x00f00000000000f0     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                \
NR5G1_UL_BEAM_TX      1   0   1   1 0x00f00000000000f0     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                \
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x00f00000000000f0     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                \
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]\
      Processed in:                           1,654.15 milli-secs\
      From API Arrival:                       1,654.17 milli-secs\
[0m[1;32m\
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]\
[0mMLogSetup nCoreMask0(0x00f00000000000f0) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)\
  CoreId(4) Idx(1)\
  CoreId(5) Idx(2)\
  CoreId(6) Idx(3)\
  CoreId(7) Idx(4)\
  CoreId(52) Idx(5)\
  CoreId(53) Idx(6)\
  CoreId(54) Idx(7)\
  CoreId(55) Idx(8)\
XRAN_UP_VF: 0x0000\
xran_timing_source_thread [CPU 12] [PID: 266934]\
\
xran_start_timing_thread Waiting for timing thread to be active ....0\
TTI interval 1000 [us]\
O-DU: thread_run start time: 04/03/24 09:57:02.000000011 UTC [1000]\
\
*** Timer thread active ***\
di_open port 0\
xranTech is 5GNR\
\
xran_init_vfs_mapping: p 0 vf 0\
xran_open: interval_us=500, interval_us_local=500\
bbu_offload 0\
mu=1, delay_cp_dl_max=108, sym_cp_dl_max=4, max_dl_offset_sym=10\
delay_cp_dl_min=242, sym_cp_dl_min=5, min_dl_offset_sym=9\
delay_cp_ul=200,     sym_cp_ul=6,     ul_offset_sym=8\
mu=1: Start C-plane DL from 108 us after TTI  [trigger on sym 4] to 242 us after TTI [trigger on sym 5]\
mu=1, Start C-plane UL 200 us after TTI  [trigger on sym 6]\
mu=1, Start U-plane DL 230 us before OTA [offset  in sym -6]\
mu=1, Start U-plane UL 70 us OTA        [offset  in sym 2]\
mu=1, C-plane to U-plane delay 122 us after TTI\
Start Sym timer 71428 ns\
mu=1, created sym cp dl cb for symbol 4\
mu=1, created sym cp dl cb for symbol 5\
XRAN Open RU0 [1:00000001]\
O-XU      0\
HW        0\
Num cores 2\
Num ports 1\
O-RU Cat  A\
O-RU CC   1\
O-RU eAxC 4\
p:0 XRAN_JOB_TYPE_OTA_CB worker id 0\
p:0 XRAN_JOB_TYPE_CP_DL  worker id 1\
p:0 XRAN_JOB_TYPE_CP_UL  worker id 1\
p:0 XRAN_JOB_TYPE_SYM_CB worker id 0\
xran_generic_worker_thread [CPU 11] [PID: 266934]\
spawn worker 0 core 11\
xran_start_worker_threads [CPU  0] [PID: 266934]\
----------------------------------------------------------------------------\
mem_mgr_display_size:\
    Num Memory Alloc:              264\
    Total Memory Size:     865,685,094\
----------------------------------------------------------------------------\
\
\
PHYDI-START[from 0] PhyInstance: 0, Mode: 4, Count: 4294967295, Period: 0, NumSlotPerSfn: 20\
 ------------------------------------------------------------------------------------\
 xRAN allocated buffer using DPDK: \
 ------------------------------------------------------------------------------------\
           String Name                 Start              Size(Bytes)\
 ------------------------------------------------------------------------------------\
 ------------------------------------------------------------------------------------\
                     Buffers Alloc:       145 /         Size Alloc:    350,410,856\
 ------------------------------------------------------------------------------------\
\
\
xran_sector_get_instances RU0 CC0: Instance allocated.\
  RU0 CC0: Sector handle: 0x452b288 Instance: 0x60a993700\
 port 0 has 1 CCs\
 port 0 cc_id 0 is phy id 0\
 XRAN front haul xran_mm_init \
     RU0 CC0 Instance Handle:0x60a993700\
 Sucess xran_mm_init Instance.\
\
xran_5g_prach_req: [p 0 CC  0] Cb 0x111ae10 cb 0x2fc81718\
\
xran_5g_fronthault_config: [p 0 CC  0] Cb 0x111ac80 cb 0x2fc80818\
O-DU: XRAN start time: 04/03/24 09:57:02.523069297 UTC [500]\
XRAN Start! RU0 [1]\
Enable RU0 CC0 [0000000000000001:1]\
[1;35m    XRAN 5GNR Mapping: phyId[ 0] nXranPort[ 0] nRuCcidx[ 0] nCellsOnSamePort[1]\
[0m[1;32mMSG_TYPE_PHY_START_REQ[0]\
      Processed in:                           1,255.43 milli-secs\
      From API Arrival:                       1,255.44 milli-secs\
[0m port [0] cc [0] gnb_io_xran_init_cp\
ebbu_pool_update_frame_slot_sym_num: nSlotIdx[0] frame,slot[0,1] nNumSlotPerSfn[20]\
[MIN!!!] prach power [75.472609] too large\
[MIN!!!] prach power [76.291310] too large\
[MIN!!!] prach power [75.853135] too large\
[MIN!!!] prach power [75.721293] too large\
[MIN!!!] prach power [76.154711] too large\
[MIN!!!] prach power [76.259969] too large\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    244.95    270.00 |       44%       49%       54%\
    UL_LINK  MU1  |     185.00    201.92    230.00 |       37%       40%       46%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|      107,813 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       29,919 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,188 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|      149,596 |\
    |[1;32m Num_Rx_On_Time      [0m|      149,596 |\
    |[1;31m Num_Rx_Duplicate    [0m|            4 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|       92,404 |\
    |[1;31m Num_Rx_Err_Drop     [0m|       92,404 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|       92,400 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       30,800 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       30,800 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       30,800 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       30,800 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        6,600 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        6,600 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        6,600 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        6,600 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |         96         636 |          0 /          0    0.00%          14 |      6   6.00      6  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   3.40  3.46  3.55  3.56  3.28  3.54  3.55  3.34    3.46\
     Intr % :   0.17  0.17  0.17  0.17  0.16  0.16  0.16  0.16    0.17\
    Spare % :   0.51  0.52  0.52  0.51  0.53  0.53  0.53  0.53    0.52\
    Sleep % :  95.90 95.83 95.74 95.74 96.00 95.75 95.73 95.95   95.83\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :  11000 11000 11000 11000 11000 11000 11000 11000\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      5     5     6     6     5     6     6     5\
    TTI Max :     82    71    88    66    88    88    66    57\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  63 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    245.03    265.00 |       44%       49%       53%\
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       98,003 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,200 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,188 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|      285,596 |\
    |[1;32m Num_Rx_On_Time      [0m|      285,596 |\
    |[1;31m Num_Rx_Duplicate    [0m|            4 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|      176,404 |\
    |[1;31m Num_Rx_Err_Drop     [0m|      176,404 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|      176,400 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       28,000 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        6,000 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |        101         653 |          0 /          0      0.00%           0 |      0   0.00      0  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   6.26  6.10  6.74  6.76  5.77  6.10  6.62  6.38    6.34\
     Intr % :   0.31  0.31  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.56  0.57  0.57  0.57  0.56    0.56\
    Sleep % :  92.85 93.00 92.37 92.36 93.34 93.01 92.49 92.75   92.77\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      5     5     6     6     5     5     6     5\
    TTI Max :     51    52    52    52    52    52    52    52\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
[MIN!!!] prach power [76.019411] too large\
[MIN!!!] prach power [80.350803] too large\
[MIN!!!] prach power [79.990967] too large\
[MIN!!!] prach power [82.022039] too large\
[MIN!!!] prach power [85.870412] too large\
[MIN!!!] prach power [86.042843] too large\
[MIN!!!] prach power [87.644567] too large\
[MIN!!!] prach power [84.855656] too large\
[MIN!!!] prach power [86.357629] too large\
[MIN!!!] prach power [83.445052] too large\
[MIN!!!] prach power [84.998812] too large\
[MIN!!!] prach power [82.626578] too large\
[MIN!!!] prach power [81.397096] too large\
[MIN!!!] prach power [80.322353] too large\
[MIN!!!] prach power [80.239535] too large\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    244.37    265.00 |       44%       49%       53%\
    UL_LINK  MU1  |     180.00    202.37    225.00 |       36%       40%       45%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       97,993 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,199 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,188 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|      421,594 |\
    |[1;32m Num_Rx_On_Time      [0m|      421,594 |\
    |[1;31m Num_Rx_Duplicate    [0m|            5 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|      260,404 |\
    |[1;31m Num_Rx_Err_Drop     [0m|      260,404 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|      260,399 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       27,999 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        6,000 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |        101         664 |          0 /          0     00.91%          11 |      6   6.00      6  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   6.35  6.15  6.68  6.58  6.08  6.41  6.35  6.19    6.35\
     Intr % :   0.31  0.30  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.56  0.57  0.57  0.57  0.57    0.57\
    Sleep % :  92.77 92.96 92.43 92.54 93.03 92.70 92.76 92.93   92.77\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      5     5     6     6     5     6     5     5\
    TTI Max :     60    52    52    52    59    55    52    52\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    245.30    270.00 |       44%       49%       54%\
    UL_LINK  MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       97,989 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,179 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,188 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|      557,491 |\
    |[1;32m Num_Rx_On_Time      [0m|      557,491 |\
    |[1;31m Num_Rx_Duplicate    [0m|            5 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|      344,363 |\
    |[1;31m Num_Rx_Err_Drop     [0m|      344,363 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|      344,358 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       27,986 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       27,986 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       27,987 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       27,986 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        5,988 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        5,988 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        5,988 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        5,988 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |         94         592 |          0 /          0      0.00%           0 |      0   0.00      0  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   6.31  5.99  6.76  6.59  6.04  6.15  6.52  6.29    6.33\
     Intr % :   0.31  0.30  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.56  0.57  0.57  0.57  0.56    0.56\
    Sleep % :  92.81 93.13 92.36 92.53 93.07 92.96 92.60 92.83   92.79\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      5     5     6     6     5     5     6     5\
    TTI Max :     51    52    52    52    51    52    53    52\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
nr5g_gnb_mac2phy_api_error_check_use_empty_channels(UL): 0 1  (sfn: 423 19)\
nr5g_gnb_mac2phy_api_error_check_use_empty_channels(DL): phyInstance[0] inc[1]  (sfn: 424 0)\
wls_rx_process: More 5GNR APIs dequeued after WLS_TF_FIN msgType(18)\
[1;31m[err] file[nr5g/api/mac2phy/gnb_mac2phy_api_error_check.c] func[nr5g_gnb_mac2phy_api_error_check] line[917]: [49439]Something wrong in API (DL): 0x00000004\
\
\
[0mnr5g_gnb_mac2phy_api_error_check_use_empty_channels(DL): phyInstance[0] inc[0]  (sfn: 424 1)\
nr5g_gnb_phy2mac_api_proc_clean_late_api:\
    MsgType: 17 Len: 528 inst: 0 sfn: (424, 0, 0)\
        DlConfig: 3 1 1 (Pdu: 2 2)\
    MsgType: 20 Len: 8 inst: 0 sfn: (424, 0, 0)\
    MsgType: 17 Len: 528 inst: 0 sfn: (424, 1, 0)\
        DlConfig: 0 0 0 (Pdu: 1 1)\
[1;31m[err] file[nr5g/api/mac2phy/gnb_mac2phy_api_error_check.c] func[nr5g_gnb_mac2phy_api_error_check] line[1014]: [49439]Something wrong in API (UL): 0x00000004\
\
\
[0mnr5g_gnb_mac2phy_api_error_check_use_empty_channels(UL): 0 0  (sfn: 424 0)\
nr5g_gnb_phy2mac_api_proc_clean_late_api:\
    MsgType: 18 Len: 524 inst: 0 sfn: (423, 19, 0)\
    MsgType: 18 Len: 524 inst: 0 sfn: (424, 0, 0)\
nr5g_gnb_mac2phy_api_error_check_use_empty_channels(UL): 0 1  (sfn: 493 11)\
nr5g_gnb_mac2phy_api_error_check_use_empty_channels(DL): phyInstance[0] inc[1]  (sfn: 493 12)\
wls_rx_process: More 5GNR APIs dequeued after WLS_TF_FIN msgType(18)\
[1;31m[err] file[nr5g/api/mac2phy/gnb_mac2phy_api_error_check.c] func[nr5g_gnb_mac2phy_api_error_check] line[917]: [50831]Something wrong in API (DL): 0x00000004\
\
\
[0mnr5g_gnb_mac2phy_api_error_check_use_empty_channels(DL): phyInstance[0] inc[0]  (sfn: 493 13)\
nr5g_gnb_phy2mac_api_proc_clean_late_api:\
    MsgType: 17 Len: 528 inst: 0 sfn: (493, 12, 0)\
        DlConfig: 0 0 0 (Pdu: 1 1)\
    MsgType: 17 Len: 528 inst: 0 sfn: (493, 13, 0)\
        DlConfig: 0 0 0 (Pdu: 2 2)\
[1;31m[err] file[nr5g/api/mac2phy/gnb_mac2phy_api_error_check.c] func[nr5g_gnb_mac2phy_api_error_check] line[1014]: [50831]Something wrong in API (UL): 0x00000004\
\
\
[0mnr5g_gnb_mac2phy_api_error_check_use_empty_channels(UL): 0 0  (sfn: 493 12)\
nr5g_gnb_phy2mac_api_proc_clean_late_api:\
    MsgType: 18 Len: 524 inst: 0 sfn: (493, 11, 0)\
    MsgType: 18 Len: 524 inst: 0 sfn: (493, 12, 0)\
nr5g_gnb_mac2phy_api_error_check_use_empty_channels(UL): 0 1  (sfn: 494 16)\
nr5g_gnb_mac2phy_api_error_check_use_empty_channels(DL): phyInstance[0] inc[1]  (sfn: 494 17)\
wls_rx_process: More 5GNR APIs dequeued after WLS_TF_FIN msgType(18)\
[1;31m[err] file[nr5g/api/mac2phy/gnb_mac2phy_api_error_check.c] func[nr5g_gnb_mac2phy_api_error_check] line[917]: [50856]Something wrong in API (DL): 0x00000004\
\
\
[0mnr5g_gnb_mac2phy_api_error_check_use_empty_channels(DL): phyInstance[0] inc[0]  (sfn: 494 18)\
nr5g_gnb_phy2mac_api_proc_clean_late_api:\
    MsgType: 17 Len: 528 inst: 0 sfn: (494, 17, 0)\
        DlConfig: 0 0 0 (Pdu: 17031 17031)\
    MsgType: 17 Len: 528 inst: 0 sfn: (494, 18, 0)\
        DlConfig: 0 0 0 (Pdu: 1 1)\
[1;31m[err] file[nr5g/api/mac2phy/gnb_mac2phy_api_error_check.c] func[nr5g_gnb_mac2phy_api_error_check] line[1014]: [50856]Something wrong in API (UL): 0x00000004\
\
\
[0mnr5g_gnb_mac2phy_api_error_check_use_empty_channels(UL): 0 0  (sfn: 494 17)\
nr5g_gnb_phy2mac_api_proc_clean_late_api:\
    MsgType: 18 Len: 524 inst: 0 sfn: (494, 16, 0)\
    MsgType: 18 Len: 524 inst: 0 sfn: (494, 17, 14)\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    245.56    270.00 |       44%       49%       54%\
    UL_LINK  MU1  |     190.00    208.06    235.00 |       38%       42%       47%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       98,001 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,208 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,188 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|      693,533 |\
    |[1;32m Num_Rx_On_Time      [0m|      693,533 |\
    |[1;31m Num_Rx_Duplicate    [0m|            5 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|      428,378 |\
    |[1;31m Num_Rx_Err_Drop     [0m|      428,378 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|      428,373 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       28,005 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       28,005 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       28,005 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       28,005 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        6,005 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        6,005 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        6,007 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        6,005 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |        101         640 |          3 /          3      0.00%          14 |      1   2.29      4  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   6.07  6.38  6.42  6.78  6.25  6.42  6.38  6.31    6.38\
     Intr % :   0.31  0.30  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.56  0.57  0.57  0.57  0.57    0.57\
    Sleep % :  93.05 92.73 92.69 92.35 92.86 92.69 92.73 92.81   92.74\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      5     5     6     6     5     6     6     5\
    TTI Max :     51    52    52    56    56    53    59    52\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     225.00    251.43    280.00 |       45%       50%       56%\
    UL_LINK  MU1  |     230.00    267.11    315.00 |       46%       53%       63%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       98,021 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,212 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,063 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|      829,594 |\
    |[1;32m Num_Rx_On_Time      [0m|      829,594 |\
    |[1;31m Num_Rx_Duplicate    [0m|            5 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|      512,404 |\
    |[1;31m Num_Rx_Err_Drop     [0m|      512,404 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|      512,399 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       28,009 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       28,009 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       28,008 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       28,009 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        6,007 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        6,007 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        6,005 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        6,007 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |        603       1,144 |      3,272 /      3,388      1.43%       2,098 |      1   2.79      6  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   7.75  7.71  8.22  7.82  7.71  7.64  7.92  7.75    7.82\
     Intr % :   0.30  0.30  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.56  0.57  0.56  0.57  0.56    0.56\
    Sleep % :  91.37 91.41 90.90 91.30 91.40 91.47 91.20 91.38   91.30\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :  10002 10002 10002 10002 10002 10002 10002 10002\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      7     7     7     7     7     7     7     7\
    TTI Max :     76    66    72    88    88    84    87    89\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  0Min 35Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    247.68    270.00 |       44%       50%       54%\
    UL_LINK  MU1  |     225.00    247.13    280.00 |       45%       49%       56%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       97,999 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,200 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,188 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|      965,594 |\
    |[1;32m Num_Rx_On_Time      [0m|      965,594 |\
    |[1;31m Num_Rx_Duplicate    [0m|            5 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|      596,404 |\
    |[1;31m Num_Rx_Err_Drop     [0m|      596,404 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|      596,399 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       28,000 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        6,000 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |        101         653 |      3,276 /      3,276      0.00%       2,000 |      1   1.88      3  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   7.66  7.38  8.10  8.06  7.28  7.47  7.87  7.53    7.67\
     Intr % :   0.31  0.30  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.56  0.57  0.56  0.57  0.56    0.56\
    Sleep % :  91.46 91.73 91.02 91.06 91.83 91.64 91.25 91.60   91.45\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      7     7     7     7     6     7     7     7\
    TTI Max :     64    65    67    64    64    64    65    64\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  0Min 40Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    245.40    265.00 |       44%       49%       53%\
    UL_LINK  MU1  |     210.00    245.10    270.00 |       42%       49%       54%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       97,978 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,183 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,188 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    1,101,511 |\
    |[1;32m Num_Rx_On_Time      [0m|    1,101,511 |\
    |[1;31m Num_Rx_Duplicate    [0m|            5 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|      680,370 |\
    |[1;31m Num_Rx_Err_Drop     [0m|      680,370 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|      680,365 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       27,989 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       27,988 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       27,989 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       27,989 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        5,990 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        5,990 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        5,991 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        5,991 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |        102         659 |         30 /         30      0.00%          20 |      1   1.95      2  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   6.52  6.06  6.25  6.75  6.26  6.30  6.38  6.65    6.40\
     Intr % :   0.31  0.30  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.57  0.56  0.56  0.57  0.57  0.57  0.56    0.57\
    Sleep % :  92.60 93.05 92.86 92.37 92.85 92.81 92.74 92.47   92.72\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :   9998  9998  9998  9998  9998  9998  9998  9998\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      6     5     5     6     5     5     5     6\
    TTI Max :     63    52    52    52    51    53    65    52\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  0Min 45Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    246.90    270.00 |       44%       49%       54%\
    UL_LINK  MU1  |     225.00    257.96    300.00 |       45%       52%       60%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       98,009 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,215 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,185 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    1,237,590 |\
    |[1;32m Num_Rx_On_Time      [0m|    1,237,590 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|      764,405 |\
    |[1;31m Num_Rx_Err_Drop     [0m|      764,405 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|      764,398 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       28,010 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       28,012 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       28,011 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       28,010 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        6,010 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        6,010 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        6,009 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        6,009 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |        117         680 |      2,147 /      2,150      0.15%       1,316 |      1   2.49      6  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   7.13  7.15  7.69  7.49  7.02  6.87  7.44  7.29    7.26\
     Intr % :   0.31  0.30  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.56  0.57  0.57  0.57  0.56    0.56\
    Sleep % :  91.98 91.97 91.42 91.62 92.09 92.24 91.67 91.84   91.85\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      6     6     7     7     6     6     7     6\
    TTI Max :     64    64    67    66    64    67    65    65\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  0Min 50Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    246.91    270.00 |       44%       49%       54%\
    UL_LINK  MU1  |     235.00    263.87    310.00 |       47%       53%       62%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       97,989 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,179 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,188 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    1,373,488 |\
    |[1;32m Num_Rx_On_Time      [0m|    1,373,488 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|      848,364 |\
    |[1;31m Num_Rx_Err_Drop     [0m|      848,364 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|      848,357 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       27,986 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       27,986 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       27,987 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       27,986 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        5,988 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        5,988 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        5,989 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        5,988 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |         96         624 |      3,224 /      3,276      1.60%       2,000 |      1   2.95      6  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   7.72  8.02  7.99  7.95  7.34  7.56  7.89  7.50    7.75\
     Intr % :   0.31  0.30  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.56  0.57  0.57  0.57  0.56    0.56\
    Sleep % :  91.40 91.11 91.13 91.17 91.77 91.55 91.23 91.63   91.37\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      7     7     7     7     6     7     7     7\
    TTI Max :     64    64    64    65    64    64    67    65\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  0Min 55Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    246.68    270.00 |       44%       49%       54%\
    UL_LINK  MU1  |     235.00    267.43    315.00 |       47%       53%       63%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       98,020 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,220 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,188 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    1,509,590 |\
    |[1;32m Num_Rx_On_Time      [0m|    1,509,590 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|      932,405 |\
    |[1;31m Num_Rx_Err_Drop     [0m|      932,405 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|      932,398 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       28,014 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       28,014 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       28,013 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       28,014 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        6,012 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        6,012 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        6,011 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        6,012 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |        140         699 |      3,259 /      3,277      0.55%       2,003 |      2   3.11      6  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   7.63  7.55  8.07  8.05  7.32  7.84  7.95  7.77    7.77\
     Intr % :   0.31  0.30  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.56  0.57  0.56  0.57  0.56    0.56\
    Sleep % :  91.48 91.57 91.04 91.07 91.80 91.28 91.16 91.36   91.34\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :  10002 10002 10002 10002 10002 10002 10002 10002\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      7     7     7     7     6     7     7     7\
    TTI Max :     65    67    64    64    64    64    65    64\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  1Min  0Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    246.63    270.00 |       44%       49%       54%\
    UL_LINK  MU1  |     235.00    262.87    300.00 |       47%       53%       60%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       97,988 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,200 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,191 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    1,645,590 |\
    |[1;32m Num_Rx_On_Time      [0m|    1,645,590 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|    1,016,405 |\
    |[1;31m Num_Rx_Err_Drop     [0m|    1,016,405 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|    1,016,398 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       28,000 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        6,000 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |        102         660 |      3,276 /      3,276      0.00%       1,999 |      1   2.84      6  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   7.87  7.62  7.73  8.26  7.32  7.49  7.91  7.75    7.74\
     Intr % :   0.31  0.30  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.55  0.57  0.57  0.57  0.56    0.56\
    Sleep % :  91.25 91.50 91.38 90.86 91.79 91.63 91.21 91.38   91.38\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      7     7     7     7     6     7     7     7\
    TTI Max :     62    64    65    66    64    64    66    64\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  1Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    247.74    270.00 |       44%       50%       54%\
    UL_LINK  MU1  |     225.00    252.93    290.00 |       45%       51%       58%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       97,992 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,182 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,191 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    1,781,501 |\
    |[1;32m Num_Rx_On_Time      [0m|    1,781,501 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|    1,100,369 |\
    |[1;31m Num_Rx_Err_Drop     [0m|    1,100,369 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|    1,100,362 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       27,988 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       27,987 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       27,988 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       27,988 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        5,990 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        5,989 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        5,990 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        5,990 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |        232         775 |      3,295 /      3,297      0.05%       2,019 |      1   2.22      6  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   7.67  7.68  7.74  7.92  7.46  7.51  7.92  7.72    7.70\
     Intr % :   0.31  0.30  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.56  0.57  0.57  0.57  0.56    0.56\
    Sleep % :  91.44 91.44 91.38 91.20 91.65 91.60 91.20 91.40   91.41\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      7     7     7     7     7     7     7     7\
    TTI Max :     64    83    65    64    64    65    65    74\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  1Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    246.77    270.00 |       44%       49%       54%\
    UL_LINK  MU1  |     230.00    249.52    280.00 |       46%       50%       56%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       98,005 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,215 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,188 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    1,917,578 |\
    |[1;32m Num_Rx_On_Time      [0m|    1,917,578 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|    1,184,396 |\
    |[1;31m Num_Rx_Err_Drop     [0m|    1,184,396 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|    1,184,389 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       28,009 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       28,010 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       28,009 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       28,009 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        6,010 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        6,011 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        6,010 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        6,010 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |        106         665 |      3,276 /      3,276      0.00%       2,000 |      1   2.04      3  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   7.36  7.28  7.95  7.98  7.47  7.74  7.92  7.68    7.67\
     Intr % :   0.31  0.30  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.56  0.57  0.56  0.57  0.56    0.56\
    Sleep % :  91.75 91.84 91.16 91.15 91.65 91.38 91.19 91.44   91.45\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      6     6     7     7     7     7     7     7\
    TTI Max :     64    66    65    64    64    64    65    67\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  1Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    246.16    270.00 |       44%       49%       54%\
    UL_LINK  MU1  |     235.00    251.44    280.00 |       47%       50%       56%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       97,994 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,186 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,188 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    2,053,510 |\
    |[1;32m Num_Rx_On_Time      [0m|    2,053,510 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|    1,268,372 |\
    |[1;31m Num_Rx_Err_Drop     [0m|    1,268,372 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|    1,268,365 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       27,992 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       27,992 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       27,992 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       27,992 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        5,991 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        5,991 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        5,991 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        5,991 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |         96         598 |      3,276 /      3,276      0.00%       2,000 |      1   2.16      4  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   7.33  7.49  7.94  8.04  7.38  7.68  7.69  7.92    7.68\
     Intr % :   0.31  0.30  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.56  0.57  0.56  0.57  0.56    0.56\
    Sleep % :  91.78 91.63 91.18 91.08 91.74 91.44 91.42 91.21   91.44\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      6     7     7     7     6     7     7     7\
    TTI Max :     64    65    64    65    64    64    66    66\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  1Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    246.04    270.00 |       44%       49%       54%\
    UL_LINK  MU1  |     235.00    259.74    305.00 |       47%       52%       61%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       98,004 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,211 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,188 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    2,189,569 |\
    |[1;32m Num_Rx_On_Time      [0m|    2,189,569 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|    1,352,393 |\
    |[1;31m Num_Rx_Err_Drop     [0m|    1,352,393 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|    1,352,386 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       28,007 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       28,007 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       28,007 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       28,007 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        6,008 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        6,007 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        6,008 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        6,008 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |        102         656 |      3,270 /      3,276      0.20%       2,001 |      1   2.68      6  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   7.56  7.54  8.13  7.94  7.28  7.82  7.89  7.63    7.72\
     Intr % :   0.31  0.30  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.56  0.57  0.56  0.57  0.56    0.56\
    Sleep % :  91.55 91.57 90.99 91.18 91.83 91.29 91.23 91.50   91.39\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      7     7     7     7     6     7     7     7\
    TTI Max :     64    67    65    66    64    64    67    64\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  1Min 25Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    247.25    270.00 |       44%       49%       54%\
    UL_LINK  MU1  |     235.00    263.63    315.00 |       47%       53%       63%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       98,012 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,204 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,188 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    2,325,590 |\
    |[1;32m Num_Rx_On_Time      [0m|    2,325,590 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|    1,436,405 |\
    |[1;31m Num_Rx_Err_Drop     [0m|    1,436,405 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|    1,436,398 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       28,004 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       28,004 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       28,004 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       28,004 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        6,001 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        6,002 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        6,001 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        6,001 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |        102         659 |      3,260 /      3,276      0.50%       2,001 |      2   2.92      6  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   7.70  7.56  8.05  7.92  7.46  7.53  8.05  7.60    7.73\
     Intr % :   0.31  0.30  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.56  0.57  0.57  0.57  0.56    0.56\
    Sleep % :  91.41 91.56 91.07 91.20 91.65 91.58 91.07 91.53   91.38\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      7     7     7     7     7     7     7     7\
    TTI Max :     64    64    66    65    65    64    66    64\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  1Min 30Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    245.78    270.00 |       44%       49%       54%\
    UL_LINK  MU1  |     235.00    262.14    315.00 |       47%       52%       63%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       98,001 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,200 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,188 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    2,461,590 |\
    |[1;32m Num_Rx_On_Time      [0m|    2,461,590 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|    1,520,405 |\
    |[1;31m Num_Rx_Err_Drop     [0m|    1,520,405 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|    1,520,398 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       28,000 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        6,000 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |        102         658 |      3,268 /      3,276      0.25%       2,000 |      2   2.83      6  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   7.70  7.64  8.05  7.89  7.49  7.57  7.72  7.78    7.73\
     Intr % :   0.31  0.30  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.56  0.57  0.56  0.57  0.56    0.56\
    Sleep % :  91.42 91.48 91.06 91.24 91.63 91.55 91.39 91.35   91.39\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      7     7     7     7     7     7     7     7\
    TTI Max :     64    65    64    64    64    64    65    67\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  1Min 35Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    247.09    270.00 |       44%       49%       54%\
    UL_LINK  MU1  |     235.00    263.73    320.00 |       47%       53%       64%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       97,998 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,200 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,188 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    2,597,590 |\
    |[1;32m Num_Rx_On_Time      [0m|    2,597,590 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|    1,604,405 |\
    |[1;31m Num_Rx_Err_Drop     [0m|    1,604,405 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|    1,604,398 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       28,000 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        6,000 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |        103         660 |      3,262 /      3,276      0.45%       2,001 |      2   2.92      6  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   7.65  7.56  8.37  8.00  7.13  7.87  7.78  7.57    7.74\
     Intr % :   0.30  0.30  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.55  0.56  0.56  0.56  0.57  0.56  0.57  0.56    0.56\
    Sleep % :  91.47 91.55 90.75 91.12 91.98 91.24 91.33 91.56   91.38\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      7     7     7     7     6     7     7     7\
    TTI Max :     65    64    67    64    64    64    65    65\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  1Min 40Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    247.48    270.00 |       44%       49%       54%\
    UL_LINK  MU1  |     235.00    264.86    325.00 |       47%       53%       65%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       97,984 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,184 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,188 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    2,733,510 |\
    |[1;32m Num_Rx_On_Time      [0m|    2,733,510 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|    1,688,372 |\
    |[1;31m Num_Rx_Err_Drop     [0m|    1,688,372 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|    1,688,365 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       27,989 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       27,989 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       27,989 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       27,989 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        5,991 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        5,991 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        5,991 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        5,991 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |         97         628 |      3,258 /      3,276      0.55%       1,999 |      2   2.97      6  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   7.58  7.60  7.85  8.06  7.59  7.57  7.81  7.95    7.75\
     Intr % :   0.31  0.30  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.56  0.56  0.56  0.57  0.56    0.56\
    Sleep % :  91.54 91.51 91.27 91.07 91.52 91.54 91.31 91.18   91.37\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :   9998  9998  9998  9998  9998  9998  9998  9998\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      7     7     7     7     7     7     7     7\
    TTI Max :     64    66    65    64    64    64    65    65\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  1Min 45Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    247.21    270.00 |       44%       49%       54%\
    UL_LINK  MU1  |     235.00    260.62    305.00 |       47%       52%       61%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       98,019 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,216 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,191 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    2,869,590 |\
    |[1;32m Num_Rx_On_Time      [0m|    2,869,590 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|    1,772,405 |\
    |[1;31m Num_Rx_Err_Drop     [0m|    1,772,405 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|    1,772,398 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       28,011 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       28,011 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       28,011 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       28,011 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        6,009 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        6,009 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        6,009 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        6,009 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |        114         676 |      3,321 /      3,329      0.25%       2,040 |      1   2.64      6  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   7.98  7.74  7.92  7.96  7.35  7.79  7.71  7.44    7.74\
     Intr % :   0.31  0.30  0.31  0.30  0.30  0.30  0.30  0.30    0.30\
    Spare % :   0.55  0.56  0.56  0.56  0.57  0.56  0.57  0.56    0.56\
    Sleep % :  91.13 91.38 91.19 91.17 91.76 91.33 91.41 91.68   91.38\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :  10002 10002 10002 10002 10002 10002 10002 10002\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      7     7     7     7     6     7     7     7\
    TTI Max :     90    90    91    91    64    90    64    67\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  1Min 50Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    247.61    270.00 |       44%       50%       54%\
    UL_LINK  MU1  |     235.00    255.97    295.00 |       47%       51%       59%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       97,986 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,197 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,188 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    3,005,578 |\
    |[1;32m Num_Rx_On_Time      [0m|    3,005,578 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|    1,856,396 |\
    |[1;31m Num_Rx_Err_Drop     [0m|    1,856,396 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|    1,856,389 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       27,997 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       27,997 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       27,997 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       27,997 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        6,000 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |        101         655 |      3,276 /      3,276      0.00%       1,999 |      2   2.46      6  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   7.62  7.51  8.10  7.99  7.39  7.53  7.96  7.57    7.71\
     Intr % :   0.31  0.30  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.55  0.57  0.56  0.57  0.56    0.56\
    Sleep % :  91.50 91.61 91.02 91.13 91.72 91.58 91.16 91.56   91.41\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      7     7     7     7     7     7     7     7\
    TTI Max :     64    64    64    64    64    64    65    65\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  1Min 55Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    245.70    265.00 |       44%       49%       53%\
    UL_LINK  MU1  |     235.00    257.55    295.00 |       47%       52%       59%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       98,004 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,202 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,188 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    3,141,590 |\
    |[1;32m Num_Rx_On_Time      [0m|    3,141,590 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|    1,940,405 |\
    |[1;31m Num_Rx_Err_Drop     [0m|    1,940,405 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|    1,940,398 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       28,003 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       28,003 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       28,003 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       28,003 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        6,000 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |        101         655 |        834 /        834      0.00%         512 |      1   2.58      5  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   6.75  6.44  6.82  6.96  6.64  6.71  6.77  6.62    6.71\
     Intr % :   0.31  0.30  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.56  0.57  0.57  0.57  0.56    0.56\
    Sleep % :  92.36 92.67 92.29 92.16 92.47 92.41 92.35 92.50   92.40\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      6     6     6     6     6     6     6     6\
    TTI Max :     62    64    62    64    63    64    65    63\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  2Min  0Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    245.51    265.00 |       44%       49%       53%\
    UL_LINK  MU1  |     210.00    220.02    235.00 |       42%       44%       47%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       97,991 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,189 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,188 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    3,277,537 |\
    |[1;32m Num_Rx_On_Time      [0m|    3,277,537 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|    2,024,381 |\
    |[1;31m Num_Rx_Err_Drop     [0m|    2,024,381 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|    2,024,374 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       27,992 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       27,992 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       27,992 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       27,992 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        5,995 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        5,994 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        5,995 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        5,995 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |        101         656 |          1 /          1      0.00%           5 |      2   2.00      2  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   6.34  6.22  6.73  6.58  6.12  6.20  6.77  6.07    6.38\
     Intr % :   0.31  0.30  0.31  0.30  0.30  0.30  0.30  0.30    0.30\
    Spare % :   0.56  0.56  0.56  0.56  0.57  0.57  0.57  0.57    0.57\
    Sleep % :  92.77 92.90 92.39 92.54 92.99 92.91 92.34 93.05   92.74\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      5     5     6     6     5     5     6     5\
    TTI Max :     51    52    53    52    51    52    52    52\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  2Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    245.03    270.00 |       44%       49%       54%\
    UL_LINK  MU1  |     200.00    219.25    235.00 |       40%       44%       47%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       98,013 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,210 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,188 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    3,413,590 |\
    |[1;32m Num_Rx_On_Time      [0m|    3,413,590 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|    2,108,405 |\
    |[1;31m Num_Rx_Err_Drop     [0m|    2,108,405 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|    2,108,398 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       28,008 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       28,008 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       28,008 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       28,008 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        6,005 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        6,006 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        6,005 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        6,005 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |        101         656 |          1 /          1      0.00%           6 |      2   2.00      2  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   6.33  6.34  6.54  6.49  6.01  6.33  6.58  6.36    6.37\
     Intr % :   0.31  0.30  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.56  0.57  0.57  0.57  0.56    0.56\
    Sleep % :  92.78 92.78 92.57 92.62 93.10 92.78 92.53 92.77   92.74\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :  10002 10002 10002 10002 10002 10002 10002 10002\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      5     5     6     6     5     5     6     5\
    TTI Max :     51    51    53    52    60    52    52    53\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  2Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    246.81    270.00 |       44%       49%       54%\
    UL_LINK  MU1  |     300.00    570.60    650.00 |       60%      114%      130%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       97,993 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,199 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,188 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    3,549,589 |\
    |[1;32m Num_Rx_On_Time      [0m|    3,549,589 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|    2,192,405 |\
    |[1;31m Num_Rx_Err_Drop     [0m|    2,192,405 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|    2,192,398 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       27,999 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       28,000 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        6,000 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |         96         601 |      5,744 /      5,744      0.00%       3,865 |      2   2.67      4  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   7.31  6.87  7.77  7.70  7.02  7.72  7.33  7.82    7.44\
     Intr % :   0.31  0.30  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.56  0.57  0.56  0.57  0.56    0.56\
    Sleep % :  91.81 92.24 91.35 91.42 92.10 91.39 91.79 91.31   91.68\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      6     6     7     7     6     7     6     7\
    TTI Max :     92    92    92    92    92    92    92    96\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  2Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    249.15    270.00 |       44%       50%       54%\
    UL_LINK  MU1  |     520.00    586.73    670.00 |      104%      117%      134%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       98,006 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,200 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,188 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    3,685,590 |\
    |[1;32m Num_Rx_On_Time      [0m|    3,685,590 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|    2,276,405 |\
    |[1;31m Num_Rx_Err_Drop     [0m|    2,276,405 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|    2,276,398 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       28,001 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       28,000 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        6,000 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |        101         657 |     17,111 /     17,111      0.00%      11,500 |      1   2.66      6  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   9.53  9.29  9.98  9.70  9.07  9.55  9.50  9.27    9.49\
     Intr % :   0.31  0.30  0.31  0.30  0.30  0.30  0.30  0.30    0.30\
    Spare % :   0.55  0.56  0.55  0.55  0.56  0.56  0.56  0.55    0.56\
    Sleep % :  89.60 89.83 89.14 89.42 90.05 89.57 89.62 89.86   89.64\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      8     8     9     9     8     8     8     8\
    TTI Max :     96    93    97    94    92    97    94    97\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  2Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     225.00    248.73    270.00 |       45%       50%       54%\
    UL_LINK  MU1  |     225.00    484.26    590.00 |       45%       97%      118%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       97,992 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,199 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,185 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    3,821,589 |\
    |[1;32m Num_Rx_On_Time      [0m|    3,821,589 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|    2,360,405 |\
    |[1;31m Num_Rx_Err_Drop     [0m|    2,360,405 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|    2,360,398 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       27,999 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       28,000 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        6,000 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |        106         673 |     14,632 /     14,632      0.00%       9,798 |      1   2.11      4  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   9.35  8.69  8.73  9.15  8.57  8.99  9.05  9.15    8.96\
     Intr % :   0.31  0.31  0.31  0.30  0.30  0.30  0.30  0.30    0.30\
    Spare % :   0.55  0.56  0.56  0.55  0.56  0.56  0.56  0.55    0.56\
    Sleep % :  89.77 90.43 90.38 89.98 90.55 90.13 90.07 89.99   90.16\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      8     8     8     8     8     8     8     8\
    TTI Max :     96    94    96    96    93    93    92    93\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  2Min 25Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    247.84    270.00 |       44%       50%       54%\
    UL_LINK  MU1  |     220.00    238.49    270.00 |       44%       48%       54%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       98,011 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,200 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,188 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    3,957,590 |\
    |[1;32m Num_Rx_On_Time      [0m|    3,957,590 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|    2,444,405 |\
    |[1;31m Num_Rx_Err_Drop     [0m|    2,444,405 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|    2,444,398 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       28,001 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       28,000 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        6,000 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |        124         686 |      3,279 /      3,279      0.00%       2,008 |      1   1.37      4  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   7.20  7.71  7.63  7.98  7.41  7.54  7.78  7.72    7.62\
     Intr % :   0.31  0.31  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.56  0.57  0.57  0.57  0.56    0.56\
    Sleep % :  91.91 91.40 91.49 91.14 91.71 91.57 91.34 91.40   91.50\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      6     7     7     7     7     7     7     7\
    TTI Max :     64    67    65    64    65    65    64    65\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  2Min 30Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    246.89    270.00 |       44%       49%       54%\
    UL_LINK  MU1  |     230.00    257.11    295.00 |       46%       51%       59%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       97,986 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,196 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,188 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    4,093,570 |\
    |[1;32m Num_Rx_On_Time      [0m|    4,093,570 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|    2,528,393 |\
    |[1;31m Num_Rx_Err_Drop     [0m|    2,528,393 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|    2,528,386 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       27,996 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       27,996 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       27,996 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       27,996 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        5,999 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        5,999 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        5,999 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        5,999 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |        120         675 |      3,259 /      3,277      0.55%       2,001 |      1   2.51      6  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   7.57  7.42  7.97  8.05  7.42  7.58  7.81  7.91    7.72\
     Intr % :   0.31  0.30  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.56  0.57  0.56  0.57  0.56    0.56\
    Sleep % :  91.54 91.70 91.14 91.07 91.70 91.53 91.30 91.22   91.40\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      7     7     7     7     7     7     7     7\
    TTI Max :     64    64    67    66    64    64    65    65\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  2Min 35Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    246.54    270.00 |       44%       49%       54%\
    UL_LINK  MU1  |     235.00    253.86    285.00 |       47%       51%       57%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       97,995 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,188 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,185 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    4,229,513 |\
    |[1;32m Num_Rx_On_Time      [0m|    4,229,513 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|    2,612,373 |\
    |[1;31m Num_Rx_Err_Drop     [0m|    2,612,373 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|    2,612,366 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       27,994 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       27,993 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       27,994 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       27,993 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        5,992 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        5,992 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        5,993 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        5,992 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |         96         625 |      3,276 /      3,276      0.00%       2,000 |      1   2.33      6  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   7.80  7.57  7.88  7.99  7.29  7.64  7.91  7.41    7.69\
     Intr % :   0.30  0.30  0.30  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.56  0.57  0.56  0.57  0.56    0.56\
    Sleep % :  91.32 91.55 91.24 91.14 91.83 91.48 91.20 91.71   91.43\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      7     7     7     7     6     7     7     7\
    TTI Max :     64    64    64    64    64    65    65    64\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  2Min 40Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    246.48    270.00 |       44%       49%       54%\
    UL_LINK  MU1  |     235.00    252.93    285.00 |       47%       51%       57%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       98,015 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,215 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,188 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    4,365,590 |\
    |[1;32m Num_Rx_On_Time      [0m|    4,365,590 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|    2,696,405 |\
    |[1;31m Num_Rx_Err_Drop     [0m|    2,696,405 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|    2,696,398 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       28,010 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       28,011 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       28,010 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       28,011 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        6,009 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        6,009 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        6,008 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        6,009 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |        101         655 |      3,276 /      3,276      0.00%       2,001 |      1   2.26      5  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   7.63  7.56  7.92  8.05  7.37  7.85  7.60  7.56    7.69\
     Intr % :   0.31  0.30  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.56  0.57  0.56  0.57  0.56    0.56\
    Sleep % :  91.49 91.56 91.20 91.07 91.74 91.26 91.51 91.57   91.42\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :  10002 10002 10002 10002 10002 10002 10002 10002\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      7     7     7     7     6     7     7     7\
    TTI Max :     64    64    64    64    64    64    65    64\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  2Min 45Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    247.11    270.00 |       44%       49%       54%\
    UL_LINK  MU1  |     235.00    253.96    285.00 |       47%       51%       57%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       97,984 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,179 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,191 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    4,501,486 |\
    |[1;32m Num_Rx_On_Time      [0m|    4,501,486 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|    2,780,363 |\
    |[1;31m Num_Rx_Err_Drop     [0m|    2,780,363 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|    2,780,356 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       27,986 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       27,986 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       27,986 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       27,986 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        5,988 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        5,988 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        5,988 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        5,988 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |        101         657 |      3,276 /      3,276      0.00%       1,999 |      2   2.31      5  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   7.98  7.55  7.69  7.91  7.71  7.30  7.68  7.73    7.69\
     Intr % :   0.31  0.30  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.56  0.56  0.57  0.57  0.56    0.56\
    Sleep % :  91.14 91.57 91.43 91.21 91.41 91.81 91.43 91.40   91.42\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :   9998  9998  9998  9998  9998  9998  9998  9998\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      7     7     7     7     7     6     7     7\
    TTI Max :     64    64    66    64    64    64    67    65\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  2Min 50Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    247.41    270.00 |       44%       49%       54%\
    UL_LINK  MU1  |     230.00    252.31    285.00 |       46%       50%       57%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       98,004 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,215 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,191 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    4,637,561 |\
    |[1;32m Num_Rx_On_Time      [0m|    4,637,561 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|    2,864,390 |\
    |[1;31m Num_Rx_Err_Drop     [0m|    2,864,390 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|    2,864,383 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       28,009 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       28,009 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       28,009 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       28,009 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        6,010 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        6,009 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        6,010 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        6,010 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |        101         655 |      3,276 /      3,276      0.00%       2,000 |      1   2.20      4  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   7.67  7.41  7.86  7.94  7.31  7.73  8.14  7.48    7.69\
     Intr % :   0.30  0.30  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.56  0.57  0.56  0.57  0.56    0.56\
    Sleep % :  91.45 91.71 91.25 91.18 91.80 91.39 90.98 91.64   91.42\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      7     7     7     7     6     7     7     7\
    TTI Max :     64    64    65    64    64    64    66    65\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  2Min 55Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    245.87    270.00 |       44%       49%       54%\
    UL_LINK  MU1  |     235.00    250.78    280.00 |       47%       50%       56%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       98,006 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,205 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,191 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    4,773,590 |\
    |[1;32m Num_Rx_On_Time      [0m|    4,773,590 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|    2,948,405 |\
    |[1;31m Num_Rx_Err_Drop     [0m|    2,948,405 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|    2,948,398 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       28,005 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       28,005 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       28,005 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       28,005 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        6,002 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        6,003 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        6,002 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        6,002 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |        101         657 |      3,276 /      3,276      0.00%       2,000 |      1   2.11      4  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   7.70  7.46  7.94  7.91  7.54  7.52  7.86  7.57    7.69\
     Intr % :   0.31  0.30  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.56  0.57  0.57  0.57  0.56    0.56\
    Sleep % :  91.41 91.66 91.17 91.21 91.57 91.60 91.25 91.56   91.43\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      7     7     7     7     7     7     7     7\
    TTI Max :     64    64    64    64    64    65    65    67\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  3Min  0Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    320.54    505.00 |       44%       64%      101%\
    UL_LINK  MU1  |     235.00    253.31    285.00 |       47%       51%       57%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       98,000 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,200 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,188 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    4,909,590 |\
    |[1;32m Num_Rx_On_Time      [0m|    4,909,590 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|    3,032,405 |\
    |[1;31m Num_Rx_Err_Drop     [0m|    3,032,405 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|    3,032,398 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       28,000 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        6,000 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |     13,385       8,675 |      3,273 /      3,276      0.10%       2,000 |      1   2.22      6  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   7.76  7.86  8.23  8.23  7.51  8.05  8.13  7.97    7.97\
     Intr % :   0.31  0.30  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.56  0.57  0.56  0.57  0.56    0.56\
    Sleep % :  91.36 91.26 90.88 90.89 91.60 91.06 90.98 91.16   91.15\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      7     7     7     7     7     7     7     7\
    TTI Max :     80    82    78    74    85    82    79    87\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  3Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     245.00    419.04    520.00 |       49%       84%      104%\
    UL_LINK  MU1  |     235.00    266.51    320.00 |       47%       53%       64%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       97,997 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,200 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,188 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    5,045,590 |\
    |[1;32m Num_Rx_On_Time      [0m|    5,045,590 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|    3,116,405 |\
    |[1;31m Num_Rx_Err_Drop     [0m|    3,116,405 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|    3,116,398 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       28,000 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        6,000 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |    110,961      67,252 |      3,224 /      3,276      1.60%       2,000 |      2   2.76      6  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   9.87  9.52 10.09 10.27 10.07 10.15  9.93 10.28   10.02\
     Intr % :   0.31  0.30  0.31  0.30  0.30  0.30  0.30  0.30    0.30\
    Spare % :   0.55  0.56  0.55  0.55  0.56  0.56  0.56  0.55    0.56\
    Sleep % :  89.25 89.60 89.03 88.85 89.04 88.97 89.18 88.85   89.10\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      9     9     9     9     9     9     9     9\
    TTI Max :     82    96    82    96    90    93    85    82\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  3Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     235.00    411.43    520.00 |       47%       82%      104%\
    UL_LINK  MU1  |     225.00    255.76    310.00 |       45%       51%       62%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       98,004 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,200 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,191 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    5,181,590 |\
    |[1;32m Num_Rx_On_Time      [0m|    5,181,590 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|    3,200,405 |\
    |[1;31m Num_Rx_Err_Drop     [0m|    3,200,405 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|    3,200,398 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       28,000 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        6,000 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |     98,570      59,879 |      3,216 /      3,276      1.85%       2,001 |      1   2.13      6  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   9.69  9.13 10.00  9.68  9.59  9.48  9.88 10.24    9.71\
     Intr % :   0.31  0.30  0.30  0.30  0.30  0.30  0.30  0.30    0.30\
    Spare % :   0.55  0.56  0.55  0.56  0.56  0.56  0.56  0.55    0.56\
    Sleep % :  89.43 89.99 89.12 89.44 89.53 89.63 89.23 88.89   89.41\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      9     8     9     9     9     9     9     9\
    TTI Max :     99    88    93    82    82    82    82    85\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  3Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    247.80    270.00 |       44%       50%       54%\
    UL_LINK  MU1  |     225.00    250.09    285.00 |       45%       50%       57%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       97,998 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,200 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,188 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    5,317,590 |\
    |[1;32m Num_Rx_On_Time      [0m|    5,317,590 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|    3,284,405 |\
    |[1;31m Num_Rx_Err_Drop     [0m|    3,284,405 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|    3,284,398 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       28,000 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       28,000 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        6,000 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        6,000 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |        101         655 |      3,004 /      3,004      0.00%       1,833 |      1   2.07      5  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   7.43  7.28  8.04  7.80  7.29  7.46  7.86  7.39    7.57\
     Intr % :   0.31  0.30  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.56  0.57  0.56  0.57  0.56    0.56\
    Sleep % :  91.68 91.84 91.07 91.32 91.82 91.65 91.25 91.73   91.55\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      7     6     7     7     6     7     7     7\
    TTI Max :     64    67    64    67    64    64    67    65\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  3Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    245.98    270.00 |       44%       49%       54%\
    UL_LINK  MU1  |     235.00    263.53    310.00 |       47%       53%       62%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       97,991 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,191 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,191 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    5,453,545 |\
    |[1;32m Num_Rx_On_Time      [0m|    5,453,545 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|    3,368,384 |\
    |[1;31m Num_Rx_Err_Drop     [0m|    3,368,384 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|    3,368,377 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       27,993 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       27,993 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       27,993 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       27,993 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        5,996 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        5,995 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        5,996 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        5,996 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |        102         656 |        131 /        131      0.00%          83 |      2   2.54      5  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   6.44  6.38  6.75  6.53  6.10  6.44  6.57  6.27    6.44\
     Intr % :   0.31  0.30  0.31  0.31  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.56  0.57  0.57  0.57  0.57    0.57\
    Sleep % :  92.67 92.73 92.36 92.58 93.01 92.67 92.53 92.86   92.68\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      6     5     6     6     5     6     6     5\
    TTI Max :     58    56    64    67    57    52    52    66\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  3Min 25Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    248.54    270.00 |       44%       50%       54%\
    UL_LINK  MU1  |     235.00    260.51    300.00 |       47%       52%       60%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       98,006 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,208 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,188 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    5,589,589 |\
    |[1;32m Num_Rx_On_Time      [0m|    5,589,589 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|    3,452,405 |\
    |[1;31m Num_Rx_Err_Drop     [0m|    3,452,405 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|    3,452,398 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       28,006 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       28,007 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       28,007 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       28,007 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        6,004 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        6,005 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        6,004 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        6,004 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |        101         654 |      3,276 /      3,276      0.00%       2,000 |      1   2.71      6  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   7.55  7.60  8.38  7.88  7.49  7.74  7.70  7.53    7.73\
     Intr % :   0.31  0.30  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.56  0.57  0.56  0.57  0.56    0.56\
    Sleep % :  91.56 91.51 90.73 91.24 91.63 91.38 91.40 91.59   91.38\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      7     7     7     7     7     7     7     7\
    TTI Max :     64    64    65    65    64    64    64    64\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  3Min 30Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    245.98    270.00 |       44%       49%       54%\
    UL_LINK  MU1  |     235.00    255.77    285.00 |       47%       51%       57%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       97,992 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,187 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,188 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    5,725,525 |\
    |[1;32m Num_Rx_On_Time      [0m|    5,725,525 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|    3,536,378 |\
    |[1;31m Num_Rx_Err_Drop     [0m|    3,536,378 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|    3,536,371 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       27,992 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       27,991 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       27,991 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       27,991 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        5,993 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        5,992 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        5,993 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        5,993 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |         96         622 |      3,276 /      3,276      0.00%       2,000 |      2   2.43      4  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   7.75  7.43  7.80  8.07  7.22  7.60  7.81  7.88    7.70\
     Intr % :   0.31  0.30  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.55  0.56  0.56  0.56  0.57  0.56  0.57  0.56    0.56\
    Sleep % :  91.37 91.68 91.32 91.05 91.90 91.52 91.31 91.25   91.42\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      7     7     7     7     6     7     7     7\
    TTI Max :     64    66    65    65    64    64    64    65\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-\
==== l1app [Time:    0Hr  3Min 35Sec ] NumActiveCarrier: 1 NumBbuCores: 8. Tti2Tti Time: [495.00..500.03..505.00] usces\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                  |                usecs           |           % of TTI\
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max\
 -----------------|--------------------------------|------------------------------\
    DL_LINK  MU1  |     220.00    246.49    270.00 |       44%       49%       54%\
    UL_LINK  MU1  |     235.00    257.00    290.00 |       47%       51%       58%\
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
ORAN STATS num_o_ru[1]:\
    |                     |          VF0 |\
    | ------------------- |--------------|\
    |[1;33m Tx_Packets_Per_Sec  [0m|       98,016 |\
    |[1;33m Tx_Tput (kbps)      [0m|    5,306,848 |\
    |[1;33m Rx_Packets_Per_Sec  [0m|       27,213 |\
    |[1;33m Rx_Tput (kbps)      [0m|    1,386,188 |\
    | ------------------- |--------------|\
    |[1;33m Total_Rx_Packets    [0m|    5,861,590 |\
    |[1;32m Num_Rx_On_Time      [0m|    5,861,590 |\
    |[1;31m Num_Rx_Duplicate    [0m|            7 |\
    |[1;31m Num_Rx_Err_UPlane   [0m|    3,620,405 |\
    |[1;31m Num_Rx_Err_Drop     [0m|    3,620,405 |\
    |[1;31m Num_Rx_Err_Pusch    [0m|    3,620,398 |\
    | ------------------- |--------------|\
    |[1;32m Num_Pusch[ANT  0]   [0m|       28,009 |\
    |[1;32m Num_Pusch[ANT  1]   [0m|       28,009 |\
    |[1;32m Num_Pusch[ANT  2]   [0m|       28,009 |\
    |[1;32m Num_Pusch[ANT  3]   [0m|       28,009 |\
    |[1;32m Num_Prach[ANT  0]   [0m|        6,007 |\
    |[1;32m Num_Prach[ANT  1]   [0m|        6,008 |\
    |[1;32m Num_Prach[ANT  2]   [0m|        6,007 |\
    |[1;32m Num_Prach[ANT  3]   [0m|        6,007 |\
    |[1;32m Num_Srs [ALL_ANT]   [0m|            0 |\
    | ------------------- |--------------|\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
                          |  MAC |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |\
   Cell (MU / DL,UL MHz)  | Inst |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  |      SRS SNR\
 -------------------------|------|------------------------|------------------------------------------------|-----------------------|--------------\
       0 (MU 1 / 100,100) |   0  |        101         654 |      3,276 /      3,276      0.00%       2,001 |      1   2.53      6  |      0 Db\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
Core Utilization [8 BBU core(s)]:\
    Core Id :      4     5     6     7    52    53    54    55     Avg\
  Numa Node :      0     0     0     0     0     0     0     0\
     Util % :   7.67  7.68  7.91  7.87  7.43  7.74  7.75  7.61    7.71\
     Intr % :   0.30  0.30  0.31  0.30  0.30  0.30  0.30  0.29    0.30\
    Spare % :   0.56  0.56  0.56  0.56  0.57  0.56  0.57  0.56    0.56\
    Sleep % :  91.45 91.44 91.20 91.25 91.68 91.38 91.36 91.52   91.41\
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00\
    TTI Cnt :  10002 10002 10002 10002 10002 10002 10002 10002\
    TTI Min :      0     0     0     0     0     0     0     0\
    TTI Avg :      7     7     7     7     7     7     7     7\
    TTI Max :     64    64    67    66    64    64    64    65\
    Active Cores : Min[     0] Avg[  0.00] Max[     0]\
     Xran Id:  12  11     Master Core Util:  67 %\
-------------------------------------------------------------------------------------------------------------------------------------------------------\
wls_rx_process: More 5GNR APIs dequeued after WLS_TF_FIN msgType(8)\
[1;32m\
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]\
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 0, phyIdStart: 0, phyIdStop: 1\
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[8] nPhyDiStateCount[1]\
Disable RU0 CC0 [0000000000000000:0]\
Closing timing source thread...\
XRAN_timing_thread STOPPED.. [6]\
phydi_stop[from 0]: phyInstance: 0, sendStop: 0, phyIdStart: 0, phyIdStop: 1\
MLogPrint: ext_filename((null).bin)\
    Opening MLog File: l1mlog_wls0-c0.bin\
    MLog file l1mlog_wls0-c0.bin closed\
    Mlog Print with Time successful\
\
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[4] nPhyDiStateCount[0]\
XRAN Stop! RU0 [1]\
  Received total number of stops! Stopping......\
fh_rx_bbdev-11 worker thread finished on core 11 [worker id 0]\
\
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!\
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 5 successfully!\
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 6 successfully!\
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 7 successfully!\
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 52 successfully!\
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 53 successfully!\
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 6 in core 54 successfully!\
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 7 in core 55 successfully!\
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!\
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!\
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!\
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!\
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!\
\
XRAN Close RU0 [0:00000000]\
    Send PHY_SHUTDOWN_CONF[0]\
----------------------------------------------------------------------------\
mem_mgr_display_size:\
    Num Memory Alloc:               13\
    Total Memory Size:     189,891,828\
----------------------------------------------------------------------------\
\
\
[1;35m\
wls_print_stats\
[0m[1;35mnWlsInst[0] nCellMapping[0x0000010000ffffff]\
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff\
   0     220783     220687     220687         96          0\
   1         96          0          0         96          0\
   2         96          0          0         96          0\
   3         96          0          0         96          0\
   4         96          0          0         96          0\
   5         96          0          0         96          0\
   6         96          0          0         96          0\
   7         96          0          0         96          0\
   8         96          0          0         96          0\
   9         96          0          0         96          0\
  10         96          0          0         96          0\
  11         96          0          0         96          0\
  12         96          0          0         96          0\
  13         96          0          0         96          0\
  14         96          0          0         96          0\
  15         96          0          0         96          0\
  16         96          0          0         96          0\
  17         96          0          0         96          0\
  18         96          0          0         96          0\
  19         96          0          0         96          0\
  20         96          0          0         96          0\
  21         96          0          0         96          0\
  22         96          0          0         96          0\
  23         96          0          0         96          0\
  40     435237     435142     435142         95          0\
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]\
      Processed in:                           1,197.91 milli-secs\
      From API Arrival:                       1,197.92 milli-secs\
Script done.\
}