Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto a829804c95304e19bc899aa81fd30f9e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_4_bit_tb_behav xil_defaultlib.counter_4_bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/study/zybo_z7_20/01_dut_sim_test/01_4bit_counter/01_4bit_counter.srcs/sources_1/new/counter_4_bit.v" Line 21. Module counter_4_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/study/zybo_z7_20/01_dut_sim_test/01_4bit_counter/01_4bit_counter.srcs/sources_1/new/counter_4_bit.v" Line 21. Module counter_4_bit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_4_bit
Compiling module xil_defaultlib.counter_4_bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_4_bit_tb_behav
