

================================================================
== Vivado HLS Report for 'my_ip_hls'
================================================================
* Date:           Wed May 29 09:54:39 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        my_ip_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.80|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    1|    1| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------+-------------------+-----+-----+-----+-----+----------+
        |                                      |                   |  Latency  |  Interval | Pipeline |
        |               Instance               |       Module      | min | max | min | max |   Type   |
        +--------------------------------------+-------------------+-----+-----+-----+-----+----------+
        |grp_core_fu_166                       |core               |    1|    1|    1|    1| function |
        |grp_ps2ip_fifo_fu_191                 |ps2ip_fifo         |    1|    1|    1|    1| function |
        |grp_ip2ps_fifo_fu_207                 |ip2ps_fifo         |    2|    2|    1|    1| function |
        |StgValue_18_my_ip_hls_entry3_fu_223   |my_ip_hls_entry3   |    0|    0|    0|    0|   none   |
        |StgValue_20_my_ip_hls_entry83_fu_236  |my_ip_hls_entry83  |    0|    0|    0|    0|   none   |
        |StgValue_31_counters_out_fu_246       |counters_out       |    0|    0|    0|    0|   none   |
        |call_ret_rules_in_fu_259              |rules_in           |    0|    0|    0|    0|   none   |
        +--------------------------------------+-------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 

* FSM state operations: 

 <State 1> : 4.40ns
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%rule2_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %rule2_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%rule1_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %rule1_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%rule0_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %rule0_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rule2_V_c3 = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%rule1_V_c2 = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%rule0_V_c1 = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%rule2_V_c = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%rule1_V_c = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%rule0_V_c = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 18 [1/1] (3.40ns)   --->   "call void @my_ip_hls.entry3(i32 %rule0_V_read, i32 %rule1_V_read, i32 %rule2_V_read, i32* %rule0_V_c1, i32* %rule1_V_c2, i32* %rule2_V_c3)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 19 [2/2] (0.00ns)   --->   "call fastcc void @ps2ip_fifo(i32* %slaveIn_V_data_V, i4* %slaveIn_V_strb_V, i1* %slaveIn_V_last_V)" [my_ip_hls/my_ip_hls.cpp:43]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 0.00ns
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call fastcc void @my_ip_hls.entry83(i32* nocapture %rule0_V_c1, i32* nocapture %rule1_V_c2, i32* nocapture %rule2_V_c3, i32* %rule0_V_c, i32* %rule1_V_c, i32* %rule2_V_c)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 21 [1/2] (0.00ns)   --->   "call fastcc void @ps2ip_fifo(i32* %slaveIn_V_data_V, i4* %slaveIn_V_strb_V, i1* %slaveIn_V_last_V)" [my_ip_hls/my_ip_hls.cpp:43]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 3> : 2.14ns
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%call_ret = call fastcc { i32, i32, i32 } @rules_in(i32* %rule0_V_c, i32* %rule1_V_c, i32* %rule2_V_c)" [my_ip_hls/my_ip_hls.cpp:40]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%rule0Reg_V_channel = extractvalue { i32, i32, i32 } %call_ret, 0" [my_ip_hls/my_ip_hls.cpp:40]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%rule1Reg_V_channel = extractvalue { i32, i32, i32 } %call_ret, 1" [my_ip_hls/my_ip_hls.cpp:40]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%rule2Reg_V_channel = extractvalue { i32, i32, i32 } %call_ret, 2" [my_ip_hls/my_ip_hls.cpp:40]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_3 : Operation 26 [2/2] (2.14ns)   --->   "%core_ret = call fastcc { i32, i32, i32 } @core(i32 %rule0Reg_V_channel, i32 %rule1Reg_V_channel, i32 %rule2Reg_V_channel)" [my_ip_hls/my_ip_hls.cpp:40]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 4> : 0.00ns
ST_4 : Operation 27 [1/2] (0.00ns)   --->   "%core_ret = call fastcc { i32, i32, i32 } @core(i32 %rule0Reg_V_channel, i32 %rule1Reg_V_channel, i32 %rule2Reg_V_channel)" [my_ip_hls/my_ip_hls.cpp:40]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%cnt0Reg_V = extractvalue { i32, i32, i32 } %core_ret, 0" [my_ip_hls/my_ip_hls.cpp:40]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%cnt1Reg_V = extractvalue { i32, i32, i32 } %core_ret, 1" [my_ip_hls/my_ip_hls.cpp:40]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%cnt2Reg_V = extractvalue { i32, i32, i32 } %core_ret, 2" [my_ip_hls/my_ip_hls.cpp:40]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call fastcc void @counters_out(i32 %cnt0Reg_V, i32 %cnt1Reg_V, i32 %cnt2Reg_V, i32* %rule0cnt_V, i32* %rule1cnt_V, i32* %rule2cnt_V)" [my_ip_hls/my_ip_hls.cpp:40]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 5> : 0.00ns
ST_5 : Operation 32 [3/3] (0.00ns)   --->   "call fastcc void @ip2ps_fifo(i32* %masterOut_V_data_V, i4* %masterOut_V_strb_V, i1* %masterOut_V_last_V)" [my_ip_hls/my_ip_hls.cpp:47]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 6> : 3.40ns
ST_6 : Operation 33 [2/3] (3.40ns)   --->   "call fastcc void @ip2ps_fifo(i32* %masterOut_V_data_V, i4* %masterOut_V_strb_V, i1* %masterOut_V_last_V)" [my_ip_hls/my_ip_hls.cpp:47]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 7> : 0.00ns
ST_7 : Operation 34 [1/3] (0.00ns)   --->   "call fastcc void @ip2ps_fifo(i32* %masterOut_V_data_V, i4* %masterOut_V_strb_V, i1* %masterOut_V_last_V)" [my_ip_hls/my_ip_hls.cpp:47]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 8> : 0.00ns
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str7) nounwind" [my_ip_hls/my_ip_hls.cpp:9]
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @ip2psFifo_OC_V_OC_da, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 64, i32 64, i32* @ip2psFifo_V_data_V, i32* @ip2psFifo_V_data_V)"
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @ip2psFifo_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @ip2psFifo_OC_V_OC_la, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 64, i32 64, i1* @ip2psFifo_V_last_V, i1* @ip2psFifo_V_last_V)"
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @ip2psFifo_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @ip2psFifo_OC_V_OC_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 64, i32 64, i4* @ip2psFifo_V_strb_V, i4* @ip2psFifo_V_strb_V)"
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* @ip2psFifo_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @ps2ipFifo_OC_V_OC_da, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 64, i32 64, i32* @ps2ipFifo_V_data_V, i32* @ps2ipFifo_V_data_V)"
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @ps2ipFifo_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @ps2ipFifo_OC_V_OC_la, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 64, i32 64, i1* @ps2ipFifo_V_last_V, i1* @ps2ipFifo_V_last_V)"
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @ps2ipFifo_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @ps2ipFifo_OC_V_OC_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 64, i32 64, i4* @ps2ipFifo_V_strb_V, i4* @ps2ipFifo_V_strb_V)"
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* @ps2ipFifo_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %slaveIn_V_data_V), !map !71"
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %slaveIn_V_strb_V), !map !75"
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %slaveIn_V_last_V), !map !79"
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %masterOut_V_data_V), !map !83"
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %masterOut_V_strb_V), !map !87"
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %masterOut_V_last_V), !map !91"
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rule0_V), !map !95"
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rule1_V), !map !101"
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rule2_V), !map !105"
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %rule0cnt_V), !map !109"
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %rule1cnt_V), !map !113"
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %rule2cnt_V), !map !117"
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @my_ip_hls_str) nounwind"
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %slaveIn_V_data_V, i4* %slaveIn_V_strb_V, i1* %slaveIn_V_last_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [my_ip_hls/my_ip_hls.cpp:10]
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %masterOut_V_data_V, i4* %masterOut_V_strb_V, i1* %masterOut_V_last_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [my_ip_hls/my_ip_hls.cpp:11]
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [my_ip_hls/my_ip_hls.cpp:12]
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rule0_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [10 x i8]* @p_str5, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [my_ip_hls/my_ip_hls.cpp:18]
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rule1_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [10 x i8]* @p_str5, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [my_ip_hls/my_ip_hls.cpp:19]
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rule2_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [10 x i8]* @p_str5, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [my_ip_hls/my_ip_hls.cpp:20]
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule0cnt_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [10 x i8]* @p_str5, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [my_ip_hls/my_ip_hls.cpp:22]
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule1cnt_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [10 x i8]* @p_str5, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [my_ip_hls/my_ip_hls.cpp:23]
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule2cnt_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [10 x i8]* @p_str5, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [my_ip_hls/my_ip_hls.cpp:24]
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @rule0_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule0_V_c, i32* %rule0_V_c)"
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule0_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @rule1_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule1_V_c, i32* %rule1_V_c)"
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule1_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @rule2_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule2_V_c, i32* %rule2_V_c)"
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule2_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @rule0_OC_V_c1_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule0_V_c1, i32* %rule0_V_c1)"
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule0_V_c1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @rule1_OC_V_c2_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule1_V_c2, i32* %rule1_V_c2)"
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule1_V_c2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @rule2_OC_V_c3_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %rule2_V_c3, i32* %rule2_V_c3)"
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule2_V_c3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "ret void" [my_ip_hls/my_ip_hls.cpp:51]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ slaveIn_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ slaveIn_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ slaveIn_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ masterOut_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ masterOut_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ masterOut_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rule0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rule1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rule2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rule0cnt_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ rule1cnt_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ rule2cnt_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ ps2ipFifo_V_data_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ ps2ipFifo_V_strb_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ ps2ipFifo_V_last_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ cnt0Reg_core_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cnt1Reg_core_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cnt2Reg_core_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ip2psFifo_V_data_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ ip2psFifo_V_strb_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ ip2psFifo_V_last_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rule2_V_read       (read                ) [ 000000000]
rule1_V_read       (read                ) [ 000000000]
rule0_V_read       (read                ) [ 000000000]
rule2_V_c3         (alloca              ) [ 011111111]
rule1_V_c2         (alloca              ) [ 011111111]
rule0_V_c1         (alloca              ) [ 011111111]
rule2_V_c          (alloca              ) [ 001111111]
rule1_V_c          (alloca              ) [ 001111111]
rule0_V_c          (alloca              ) [ 001111111]
StgValue_18        (call                ) [ 000000000]
StgValue_20        (call                ) [ 000000000]
StgValue_21        (call                ) [ 000000000]
call_ret           (call                ) [ 000000000]
rule0Reg_V_channel (extractvalue        ) [ 000000000]
rule1Reg_V_channel (extractvalue        ) [ 000000000]
rule2Reg_V_channel (extractvalue        ) [ 000000000]
core_ret           (call                ) [ 000000000]
cnt0Reg_V          (extractvalue        ) [ 000000000]
cnt1Reg_V          (extractvalue        ) [ 000000000]
cnt2Reg_V          (extractvalue        ) [ 000000000]
StgValue_31        (call                ) [ 000000000]
StgValue_34        (call                ) [ 000000000]
StgValue_35        (specdataflowpipeline) [ 000000000]
empty              (specchannel         ) [ 000000000]
StgValue_37        (specinterface       ) [ 000000000]
empty_5            (specchannel         ) [ 000000000]
StgValue_39        (specinterface       ) [ 000000000]
empty_6            (specchannel         ) [ 000000000]
StgValue_41        (specinterface       ) [ 000000000]
empty_7            (specchannel         ) [ 000000000]
StgValue_43        (specinterface       ) [ 000000000]
empty_8            (specchannel         ) [ 000000000]
StgValue_45        (specinterface       ) [ 000000000]
empty_9            (specchannel         ) [ 000000000]
StgValue_47        (specinterface       ) [ 000000000]
StgValue_48        (specbitsmap         ) [ 000000000]
StgValue_49        (specbitsmap         ) [ 000000000]
StgValue_50        (specbitsmap         ) [ 000000000]
StgValue_51        (specbitsmap         ) [ 000000000]
StgValue_52        (specbitsmap         ) [ 000000000]
StgValue_53        (specbitsmap         ) [ 000000000]
StgValue_54        (specbitsmap         ) [ 000000000]
StgValue_55        (specbitsmap         ) [ 000000000]
StgValue_56        (specbitsmap         ) [ 000000000]
StgValue_57        (specbitsmap         ) [ 000000000]
StgValue_58        (specbitsmap         ) [ 000000000]
StgValue_59        (specbitsmap         ) [ 000000000]
StgValue_60        (spectopmodule       ) [ 000000000]
StgValue_61        (specinterface       ) [ 000000000]
StgValue_62        (specinterface       ) [ 000000000]
StgValue_63        (specinterface       ) [ 000000000]
StgValue_64        (specinterface       ) [ 000000000]
StgValue_65        (specinterface       ) [ 000000000]
StgValue_66        (specinterface       ) [ 000000000]
StgValue_67        (specinterface       ) [ 000000000]
StgValue_68        (specinterface       ) [ 000000000]
StgValue_69        (specinterface       ) [ 000000000]
empty_10           (specchannel         ) [ 000000000]
StgValue_71        (specinterface       ) [ 000000000]
empty_11           (specchannel         ) [ 000000000]
StgValue_73        (specinterface       ) [ 000000000]
empty_12           (specchannel         ) [ 000000000]
StgValue_75        (specinterface       ) [ 000000000]
empty_13           (specchannel         ) [ 000000000]
StgValue_77        (specinterface       ) [ 000000000]
empty_14           (specchannel         ) [ 000000000]
StgValue_79        (specinterface       ) [ 000000000]
empty_15           (specchannel         ) [ 000000000]
StgValue_81        (specinterface       ) [ 000000000]
StgValue_82        (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="slaveIn_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slaveIn_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="slaveIn_V_strb_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slaveIn_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="slaveIn_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slaveIn_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="masterOut_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="masterOut_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="masterOut_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="masterOut_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="masterOut_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="masterOut_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rule0_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule0_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rule1_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule1_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rule2_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule2_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="rule0cnt_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule0cnt_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="rule1cnt_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule1cnt_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="rule2cnt_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule2cnt_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ps2ipFifo_V_data_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps2ipFifo_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ps2ipFifo_V_strb_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps2ipFifo_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ps2ipFifo_V_last_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps2ipFifo_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="cnt0Reg_core_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnt0Reg_core_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="cnt1Reg_core_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnt1Reg_core_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="cnt2Reg_core_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnt2Reg_core_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="ip2psFifo_V_data_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip2psFifo_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="ip2psFifo_V_strb_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip2psFifo_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="ip2psFifo_V_last_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip2psFifo_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_ip_hls.entry3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps2ip_fifo"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_ip_hls.entry83"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rules_in"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="core"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counters_out"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip2ps_fifo"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip2psFifo_OC_V_OC_da"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip2psFifo_OC_V_OC_la"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip2psFifo_OC_V_OC_st"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps2ipFifo_OC_V_OC_da"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps2ipFifo_OC_V_OC_la"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps2ipFifo_OC_V_OC_st"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_ip_hls_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule0_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule1_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule2_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule0_OC_V_c1_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule1_OC_V_c2_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule2_OC_V_c3_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="rule2_V_c3_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rule2_V_c3/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="rule1_V_c2_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rule1_V_c2/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="rule0_V_c1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rule0_V_c1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="rule2_V_c_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rule2_V_c/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="rule1_V_c_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rule1_V_c/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="rule0_V_c_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rule0_V_c/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="rule2_V_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rule2_V_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="rule1_V_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rule1_V_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="rule0_V_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rule0_V_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_core_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="96" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="32" slack="0"/>
<pin id="170" dir="0" index="3" bw="32" slack="0"/>
<pin id="171" dir="0" index="4" bw="32" slack="0"/>
<pin id="172" dir="0" index="5" bw="4" slack="0"/>
<pin id="173" dir="0" index="6" bw="1" slack="0"/>
<pin id="174" dir="0" index="7" bw="32" slack="0"/>
<pin id="175" dir="0" index="8" bw="32" slack="0"/>
<pin id="176" dir="0" index="9" bw="32" slack="0"/>
<pin id="177" dir="0" index="10" bw="32" slack="0"/>
<pin id="178" dir="0" index="11" bw="4" slack="0"/>
<pin id="179" dir="0" index="12" bw="1" slack="0"/>
<pin id="180" dir="1" index="13" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="core_ret/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_ps2ip_fifo_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="0" index="2" bw="4" slack="0"/>
<pin id="195" dir="0" index="3" bw="1" slack="0"/>
<pin id="196" dir="0" index="4" bw="32" slack="0"/>
<pin id="197" dir="0" index="5" bw="4" slack="0"/>
<pin id="198" dir="0" index="6" bw="1" slack="0"/>
<pin id="199" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_19/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_ip2ps_fifo_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="0" index="2" bw="4" slack="0"/>
<pin id="211" dir="0" index="3" bw="1" slack="0"/>
<pin id="212" dir="0" index="4" bw="32" slack="0"/>
<pin id="213" dir="0" index="5" bw="4" slack="0"/>
<pin id="214" dir="0" index="6" bw="1" slack="0"/>
<pin id="215" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_32/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="StgValue_18_my_ip_hls_entry3_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="0" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="0" index="2" bw="32" slack="0"/>
<pin id="227" dir="0" index="3" bw="32" slack="0"/>
<pin id="228" dir="0" index="4" bw="32" slack="0"/>
<pin id="229" dir="0" index="5" bw="32" slack="0"/>
<pin id="230" dir="0" index="6" bw="32" slack="0"/>
<pin id="231" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_18/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="StgValue_20_my_ip_hls_entry83_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="0" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="1"/>
<pin id="239" dir="0" index="2" bw="32" slack="1"/>
<pin id="240" dir="0" index="3" bw="32" slack="1"/>
<pin id="241" dir="0" index="4" bw="32" slack="1"/>
<pin id="242" dir="0" index="5" bw="32" slack="1"/>
<pin id="243" dir="0" index="6" bw="32" slack="1"/>
<pin id="244" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_20/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="StgValue_31_counters_out_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="0" index="2" bw="32" slack="0"/>
<pin id="250" dir="0" index="3" bw="32" slack="0"/>
<pin id="251" dir="0" index="4" bw="32" slack="0"/>
<pin id="252" dir="0" index="5" bw="32" slack="0"/>
<pin id="253" dir="0" index="6" bw="32" slack="0"/>
<pin id="254" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_31/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="call_ret_rules_in_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="96" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="2"/>
<pin id="262" dir="0" index="2" bw="32" slack="2"/>
<pin id="263" dir="0" index="3" bw="32" slack="2"/>
<pin id="264" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="rule0Reg_V_channel_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="96" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="rule0Reg_V_channel/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="rule1Reg_V_channel_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="96" slack="0"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="rule1Reg_V_channel/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="rule2Reg_V_channel_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="96" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="rule2Reg_V_channel/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="cnt0Reg_V_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="96" slack="0"/>
<pin id="283" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="cnt0Reg_V/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="cnt1Reg_V_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="96" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="cnt1Reg_V/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="cnt2Reg_V_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="96" slack="0"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="cnt2Reg_V/4 "/>
</bind>
</comp>

<comp id="296" class="1005" name="rule2_V_c3_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rule2_V_c3 "/>
</bind>
</comp>

<comp id="302" class="1005" name="rule1_V_c2_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rule1_V_c2 "/>
</bind>
</comp>

<comp id="308" class="1005" name="rule0_V_c1_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rule0_V_c1 "/>
</bind>
</comp>

<comp id="314" class="1005" name="rule2_V_c_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rule2_V_c "/>
</bind>
</comp>

<comp id="320" class="1005" name="rule1_V_c_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rule1_V_c "/>
</bind>
</comp>

<comp id="326" class="1005" name="rule0_V_c_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rule0_V_c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="44" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="44" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="44" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="44" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="44" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="44" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="42" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="42" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="42" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="181"><net_src comp="54" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="182"><net_src comp="24" pin="0"/><net_sink comp="166" pin=4"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="166" pin=5"/></net>

<net id="184"><net_src comp="28" pin="0"/><net_sink comp="166" pin=6"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="166" pin=7"/></net>

<net id="186"><net_src comp="32" pin="0"/><net_sink comp="166" pin=8"/></net>

<net id="187"><net_src comp="34" pin="0"/><net_sink comp="166" pin=9"/></net>

<net id="188"><net_src comp="36" pin="0"/><net_sink comp="166" pin=10"/></net>

<net id="189"><net_src comp="38" pin="0"/><net_sink comp="166" pin=11"/></net>

<net id="190"><net_src comp="40" pin="0"/><net_sink comp="166" pin=12"/></net>

<net id="200"><net_src comp="48" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="2" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="203"><net_src comp="4" pin="0"/><net_sink comp="191" pin=3"/></net>

<net id="204"><net_src comp="24" pin="0"/><net_sink comp="191" pin=4"/></net>

<net id="205"><net_src comp="26" pin="0"/><net_sink comp="191" pin=5"/></net>

<net id="206"><net_src comp="28" pin="0"/><net_sink comp="191" pin=6"/></net>

<net id="216"><net_src comp="58" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="6" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="8" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="207" pin=4"/></net>

<net id="221"><net_src comp="38" pin="0"/><net_sink comp="207" pin=5"/></net>

<net id="222"><net_src comp="40" pin="0"/><net_sink comp="207" pin=6"/></net>

<net id="232"><net_src comp="46" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="160" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="154" pin="2"/><net_sink comp="223" pin=2"/></net>

<net id="235"><net_src comp="148" pin="2"/><net_sink comp="223" pin=3"/></net>

<net id="245"><net_src comp="50" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="255"><net_src comp="56" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="18" pin="0"/><net_sink comp="246" pin=4"/></net>

<net id="257"><net_src comp="20" pin="0"/><net_sink comp="246" pin=5"/></net>

<net id="258"><net_src comp="22" pin="0"/><net_sink comp="246" pin=6"/></net>

<net id="265"><net_src comp="52" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="274"><net_src comp="259" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="279"><net_src comp="259" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="166" pin=3"/></net>

<net id="284"><net_src comp="166" pin="13"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="289"><net_src comp="166" pin="13"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="294"><net_src comp="166" pin="13"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="246" pin=3"/></net>

<net id="299"><net_src comp="124" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="223" pin=6"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="236" pin=3"/></net>

<net id="305"><net_src comp="128" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="223" pin=5"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="311"><net_src comp="132" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="223" pin=4"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="317"><net_src comp="136" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="236" pin=6"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="259" pin=3"/></net>

<net id="323"><net_src comp="140" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="236" pin=5"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="329"><net_src comp="144" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="236" pin=4"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="259" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: masterOut_V_data_V | {7 }
	Port: masterOut_V_strb_V | {7 }
	Port: masterOut_V_last_V | {7 }
	Port: rule0cnt_V | {4 }
	Port: rule1cnt_V | {4 }
	Port: rule2cnt_V | {4 }
	Port: ps2ipFifo_V_data_V | {2 }
	Port: ps2ipFifo_V_strb_V | {2 }
	Port: ps2ipFifo_V_last_V | {2 }
	Port: cnt0Reg_core_V | {3 }
	Port: cnt1Reg_core_V | {3 }
	Port: cnt2Reg_core_V | {3 }
	Port: ip2psFifo_V_data_V | {4 }
	Port: ip2psFifo_V_strb_V | {4 }
	Port: ip2psFifo_V_last_V | {4 }
 - Input state : 
	Port: my_ip_hls : slaveIn_V_data_V | {1 }
	Port: my_ip_hls : slaveIn_V_strb_V | {1 }
	Port: my_ip_hls : slaveIn_V_last_V | {1 }
	Port: my_ip_hls : rule0_V | {1 }
	Port: my_ip_hls : rule1_V | {1 }
	Port: my_ip_hls : rule2_V | {1 }
	Port: my_ip_hls : ps2ipFifo_V_data_V | {3 }
	Port: my_ip_hls : ps2ipFifo_V_strb_V | {3 }
	Port: my_ip_hls : ps2ipFifo_V_last_V | {3 }
	Port: my_ip_hls : cnt0Reg_core_V | {3 }
	Port: my_ip_hls : cnt1Reg_core_V | {3 }
	Port: my_ip_hls : cnt2Reg_core_V | {3 }
	Port: my_ip_hls : ip2psFifo_V_data_V | {5 }
	Port: my_ip_hls : ip2psFifo_V_strb_V | {5 }
	Port: my_ip_hls : ip2psFifo_V_last_V | {5 }
  - Chain level:
	State 1
		StgValue_18 : 1
	State 2
	State 3
		rule0Reg_V_channel : 1
		rule1Reg_V_channel : 1
		rule2Reg_V_channel : 1
		core_ret : 2
	State 4
		cnt0Reg_V : 1
		cnt1Reg_V : 1
		cnt2Reg_V : 1
		StgValue_31 : 2
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|          |            grp_core_fu_166           |   329   |   171   |
|          |         grp_ps2ip_fifo_fu_191        |    38   |    0    |
|          |         grp_ip2ps_fifo_fu_207        |    38   |    0    |
|   call   |  StgValue_18_my_ip_hls_entry3_fu_223 |    0    |    0    |
|          | StgValue_20_my_ip_hls_entry83_fu_236 |    0    |    0    |
|          |    StgValue_31_counters_out_fu_246   |    0    |    0    |
|          |       call_ret_rules_in_fu_259       |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |       rule2_V_read_read_fu_148       |    0    |    0    |
|   read   |       rule1_V_read_read_fu_154       |    0    |    0    |
|          |       rule0_V_read_read_fu_160       |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |       rule0Reg_V_channel_fu_266      |    0    |    0    |
|          |       rule1Reg_V_channel_fu_271      |    0    |    0    |
|extractvalue|       rule2Reg_V_channel_fu_276      |    0    |    0    |
|          |           cnt0Reg_V_fu_281           |    0    |    0    |
|          |           cnt1Reg_V_fu_286           |    0    |    0    |
|          |           cnt2Reg_V_fu_291           |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |   405   |   171   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|rule0_V_c1_reg_308|   32   |
| rule0_V_c_reg_326|   32   |
|rule1_V_c2_reg_302|   32   |
| rule1_V_c_reg_320|   32   |
|rule2_V_c3_reg_296|   32   |
| rule2_V_c_reg_314|   32   |
+------------------+--------+
|       Total      |   192  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   405  |   171  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   192  |    -   |
+-----------+--------+--------+
|   Total   |   597  |   171  |
+-----------+--------+--------+
