// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_2_HH_
#define _dense_2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cnn_mac_muladd_9sncg.h"
#include "dense_2_dense_2_wlbW.h"
#include "dense_2_dense_2_bmb6.h"

namespace ap_rtl {

struct dense_2 : public sc_module {
    // Port declarations 40
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<4> > dense_1_out_0_V_address0;
    sc_out< sc_logic > dense_1_out_0_V_ce0;
    sc_in< sc_lv<13> > dense_1_out_0_V_q0;
    sc_out< sc_lv<4> > dense_1_out_0_V_address1;
    sc_out< sc_logic > dense_1_out_0_V_ce1;
    sc_in< sc_lv<13> > dense_1_out_0_V_q1;
    sc_out< sc_lv<4> > dense_1_out_1_V_address0;
    sc_out< sc_logic > dense_1_out_1_V_ce0;
    sc_in< sc_lv<13> > dense_1_out_1_V_q0;
    sc_out< sc_lv<4> > dense_1_out_1_V_address1;
    sc_out< sc_logic > dense_1_out_1_V_ce1;
    sc_in< sc_lv<13> > dense_1_out_1_V_q1;
    sc_out< sc_lv<4> > dense_1_out_2_V_address0;
    sc_out< sc_logic > dense_1_out_2_V_ce0;
    sc_in< sc_lv<13> > dense_1_out_2_V_q0;
    sc_out< sc_lv<4> > dense_1_out_2_V_address1;
    sc_out< sc_logic > dense_1_out_2_V_ce1;
    sc_in< sc_lv<13> > dense_1_out_2_V_q1;
    sc_out< sc_lv<4> > dense_1_out_3_V_address0;
    sc_out< sc_logic > dense_1_out_3_V_ce0;
    sc_in< sc_lv<13> > dense_1_out_3_V_q0;
    sc_out< sc_lv<4> > dense_1_out_3_V_address1;
    sc_out< sc_logic > dense_1_out_3_V_ce1;
    sc_in< sc_lv<13> > dense_1_out_3_V_q1;
    sc_out< sc_lv<4> > dense_1_out_4_V_address0;
    sc_out< sc_logic > dense_1_out_4_V_ce0;
    sc_in< sc_lv<13> > dense_1_out_4_V_q0;
    sc_out< sc_lv<4> > dense_1_out_4_V_address1;
    sc_out< sc_logic > dense_1_out_4_V_ce1;
    sc_in< sc_lv<13> > dense_1_out_4_V_q1;
    sc_out< sc_lv<5> > dense_2_out_V_address0;
    sc_out< sc_logic > dense_2_out_V_ce0;
    sc_out< sc_logic > dense_2_out_V_we0;
    sc_out< sc_lv<13> > dense_2_out_V_d0;


    // Module declarations
    dense_2(sc_module_name name);
    SC_HAS_PROCESS(dense_2);

    ~dense_2();

    sc_trace_file* mVcdFile;

    dense_2_dense_2_wlbW* dense_2_weights_V_U;
    dense_2_dense_2_bmb6* dense_2_bias_V_U;
    cnn_mac_muladd_9sncg<1,1,9,13,22,22>* cnn_mac_muladd_9sncg_U32;
    cnn_mac_muladd_9sncg<1,1,9,13,22,22>* cnn_mac_muladd_9sncg_U33;
    cnn_mac_muladd_9sncg<1,1,9,13,22,22>* cnn_mac_muladd_9sncg_U34;
    cnn_mac_muladd_9sncg<1,1,9,13,22,22>* cnn_mac_muladd_9sncg_U35;
    cnn_mac_muladd_9sncg<1,1,9,13,22,22>* cnn_mac_muladd_9sncg_U36;
    cnn_mac_muladd_9sncg<1,1,9,13,22,22>* cnn_mac_muladd_9sncg_U37;
    cnn_mac_muladd_9sncg<1,1,9,13,22,22>* cnn_mac_muladd_9sncg_U38;
    cnn_mac_muladd_9sncg<1,1,9,13,22,22>* cnn_mac_muladd_9sncg_U39;
    cnn_mac_muladd_9sncg<1,1,9,13,22,22>* cnn_mac_muladd_9sncg_U40;
    cnn_mac_muladd_9sncg<1,1,9,13,22,22>* cnn_mac_muladd_9sncg_U41;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<11> > dense_2_weights_V_address0;
    sc_signal< sc_logic > dense_2_weights_V_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_q0;
    sc_signal< sc_lv<11> > dense_2_weights_V_address1;
    sc_signal< sc_logic > dense_2_weights_V_ce1;
    sc_signal< sc_lv<9> > dense_2_weights_V_q1;
    sc_signal< sc_lv<11> > dense_2_weights_V_address2;
    sc_signal< sc_logic > dense_2_weights_V_ce2;
    sc_signal< sc_lv<9> > dense_2_weights_V_q2;
    sc_signal< sc_lv<11> > dense_2_weights_V_address3;
    sc_signal< sc_logic > dense_2_weights_V_ce3;
    sc_signal< sc_lv<9> > dense_2_weights_V_q3;
    sc_signal< sc_lv<11> > dense_2_weights_V_address4;
    sc_signal< sc_logic > dense_2_weights_V_ce4;
    sc_signal< sc_lv<9> > dense_2_weights_V_q4;
    sc_signal< sc_lv<5> > dense_2_bias_V_address0;
    sc_signal< sc_logic > dense_2_bias_V_ce0;
    sc_signal< sc_lv<9> > dense_2_bias_V_q0;
    sc_signal< sc_lv<4> > indvars_iv34_reg_367;
    sc_signal< sc_lv<4> > indvars_iv14_reg_379;
    sc_signal< sc_lv<14> > p_Val2_0_reg_391;
    sc_signal< sc_lv<6> > j_0_0_reg_403;
    sc_signal< sc_lv<9> > reg_415;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln13_reg_1350;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<9> > reg_419;
    sc_signal< sc_lv<9> > reg_423;
    sc_signal< sc_lv<9> > reg_427;
    sc_signal< sc_lv<9> > reg_431;
    sc_signal< sc_lv<1> > icmp_ln9_fu_435_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<5> > i_fu_441_p2;
    sc_signal< sc_lv<5> > i_reg_1325;
    sc_signal< sc_lv<64> > zext_ln14_fu_447_p1;
    sc_signal< sc_lv<64> > zext_ln14_reg_1330;
    sc_signal< sc_lv<12> > zext_ln13_fu_451_p1;
    sc_signal< sc_lv<12> > zext_ln13_reg_1336;
    sc_signal< sc_lv<1> > icmp_ln13_fu_455_p2;
    sc_signal< sc_lv<1> > icmp_ln13_reg_1350_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln1116_3_fu_694_p1;
    sc_signal< sc_lv<64> > zext_ln1116_3_reg_1404;
    sc_signal< sc_lv<13> > dense_1_out_0_V_loa_reg_1421;
    sc_signal< sc_lv<13> > dense_1_out_1_V_loa_reg_1426;
    sc_signal< sc_lv<13> > dense_1_out_2_V_loa_reg_1431;
    sc_signal< sc_lv<13> > dense_1_out_3_V_loa_reg_1436;
    sc_signal< sc_lv<13> > dense_1_out_4_V_loa_reg_1441;
    sc_signal< sc_lv<13> > dense_1_out_0_V_loa_1_reg_1451;
    sc_signal< sc_lv<13> > dense_1_out_1_V_loa_1_reg_1461;
    sc_signal< sc_lv<6> > add_ln13_8_fu_930_p2;
    sc_signal< sc_lv<6> > add_ln13_8_reg_1481;
    sc_signal< sc_lv<4> > add_ln13_9_fu_936_p2;
    sc_signal< sc_lv<4> > add_ln13_9_reg_1486;
    sc_signal< sc_lv<4> > add_ln13_10_fu_942_p2;
    sc_signal< sc_lv<4> > add_ln13_10_reg_1491;
    sc_signal< sc_lv<14> > tmp_19_reg_1496;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_lv<5> > i_0_reg_356;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<4> > ap_phi_mux_indvars_iv34_phi_fu_371_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_indvars_iv14_phi_fu_383_p4;
    sc_signal< sc_lv<6> > ap_phi_mux_j_0_0_phi_fu_407_p4;
    sc_signal< sc_lv<64> > sext_ln1117_fu_496_p1;
    sc_signal< sc_lv<64> > zext_ln1116_fu_501_p1;
    sc_signal< sc_lv<64> > sext_ln1117_1_fu_551_p1;
    sc_signal< sc_lv<64> > sext_ln1117_2_fu_597_p1;
    sc_signal< sc_lv<64> > sext_ln1117_3_fu_643_p1;
    sc_signal< sc_lv<64> > sext_ln1117_4_fu_689_p1;
    sc_signal< sc_lv<64> > sext_ln1117_5_fu_741_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > sext_ln1117_6_fu_787_p1;
    sc_signal< sc_lv<64> > sext_ln1117_7_fu_833_p1;
    sc_signal< sc_lv<64> > sext_ln1117_8_fu_879_p1;
    sc_signal< sc_lv<64> > sext_ln1117_9_fu_925_p1;
    sc_signal< sc_lv<11> > tmp_s_fu_461_p3;
    sc_signal< sc_lv<7> > tmp_2_fu_473_p3;
    sc_signal< sc_lv<12> > zext_ln1117_fu_469_p1;
    sc_signal< sc_lv<12> > zext_ln1117_1_fu_481_p1;
    sc_signal< sc_lv<12> > sub_ln1117_fu_485_p2;
    sc_signal< sc_lv<12> > add_ln1117_fu_491_p2;
    sc_signal< sc_lv<6> > or_ln13_fu_510_p2;
    sc_signal< sc_lv<11> > tmp_3_fu_516_p3;
    sc_signal< sc_lv<7> > tmp_4_fu_528_p3;
    sc_signal< sc_lv<12> > zext_ln1117_2_fu_524_p1;
    sc_signal< sc_lv<12> > zext_ln1117_3_fu_536_p1;
    sc_signal< sc_lv<12> > sub_ln1117_1_fu_540_p2;
    sc_signal< sc_lv<12> > add_ln1117_1_fu_546_p2;
    sc_signal< sc_lv<6> > add_ln13_fu_556_p2;
    sc_signal< sc_lv<11> > tmp_7_fu_562_p3;
    sc_signal< sc_lv<7> > tmp_8_fu_574_p3;
    sc_signal< sc_lv<12> > zext_ln1117_4_fu_570_p1;
    sc_signal< sc_lv<12> > zext_ln1117_5_fu_582_p1;
    sc_signal< sc_lv<12> > sub_ln1117_2_fu_586_p2;
    sc_signal< sc_lv<12> > add_ln1117_2_fu_592_p2;
    sc_signal< sc_lv<6> > add_ln13_1_fu_602_p2;
    sc_signal< sc_lv<11> > tmp_11_fu_608_p3;
    sc_signal< sc_lv<7> > tmp_12_fu_620_p3;
    sc_signal< sc_lv<12> > zext_ln1117_6_fu_616_p1;
    sc_signal< sc_lv<12> > zext_ln1117_7_fu_628_p1;
    sc_signal< sc_lv<12> > sub_ln1117_3_fu_632_p2;
    sc_signal< sc_lv<12> > add_ln1117_3_fu_638_p2;
    sc_signal< sc_lv<6> > add_ln13_2_fu_648_p2;
    sc_signal< sc_lv<11> > tmp_14_fu_654_p3;
    sc_signal< sc_lv<7> > tmp_15_fu_666_p3;
    sc_signal< sc_lv<12> > zext_ln1117_8_fu_662_p1;
    sc_signal< sc_lv<12> > zext_ln1117_9_fu_674_p1;
    sc_signal< sc_lv<12> > sub_ln1117_4_fu_678_p2;
    sc_signal< sc_lv<12> > add_ln1117_4_fu_684_p2;
    sc_signal< sc_lv<6> > add_ln13_3_fu_700_p2;
    sc_signal< sc_lv<11> > tmp_17_fu_706_p3;
    sc_signal< sc_lv<7> > tmp_18_fu_718_p3;
    sc_signal< sc_lv<12> > zext_ln1117_10_fu_714_p1;
    sc_signal< sc_lv<12> > zext_ln1117_11_fu_726_p1;
    sc_signal< sc_lv<12> > sub_ln1117_5_fu_730_p2;
    sc_signal< sc_lv<12> > add_ln1117_5_fu_736_p2;
    sc_signal< sc_lv<6> > add_ln13_4_fu_746_p2;
    sc_signal< sc_lv<11> > tmp_20_fu_752_p3;
    sc_signal< sc_lv<7> > tmp_21_fu_764_p3;
    sc_signal< sc_lv<12> > zext_ln1117_12_fu_760_p1;
    sc_signal< sc_lv<12> > zext_ln1117_13_fu_772_p1;
    sc_signal< sc_lv<12> > sub_ln1117_6_fu_776_p2;
    sc_signal< sc_lv<12> > add_ln1117_6_fu_782_p2;
    sc_signal< sc_lv<6> > add_ln13_5_fu_792_p2;
    sc_signal< sc_lv<11> > tmp_23_fu_798_p3;
    sc_signal< sc_lv<7> > tmp_24_fu_810_p3;
    sc_signal< sc_lv<12> > zext_ln1117_14_fu_806_p1;
    sc_signal< sc_lv<12> > zext_ln1117_15_fu_818_p1;
    sc_signal< sc_lv<12> > sub_ln1117_7_fu_822_p2;
    sc_signal< sc_lv<12> > add_ln1117_7_fu_828_p2;
    sc_signal< sc_lv<6> > add_ln13_6_fu_838_p2;
    sc_signal< sc_lv<11> > tmp_26_fu_844_p3;
    sc_signal< sc_lv<7> > tmp_27_fu_856_p3;
    sc_signal< sc_lv<12> > zext_ln1117_16_fu_852_p1;
    sc_signal< sc_lv<12> > zext_ln1117_17_fu_864_p1;
    sc_signal< sc_lv<12> > sub_ln1117_8_fu_868_p2;
    sc_signal< sc_lv<12> > add_ln1117_8_fu_874_p2;
    sc_signal< sc_lv<6> > add_ln13_7_fu_884_p2;
    sc_signal< sc_lv<11> > tmp_29_fu_890_p3;
    sc_signal< sc_lv<7> > tmp_30_fu_902_p3;
    sc_signal< sc_lv<12> > zext_ln1117_18_fu_898_p1;
    sc_signal< sc_lv<12> > zext_ln1117_19_fu_910_p1;
    sc_signal< sc_lv<12> > sub_ln1117_9_fu_914_p2;
    sc_signal< sc_lv<12> > add_ln1117_9_fu_920_p2;
    sc_signal< sc_lv<22> > grp_fu_1231_p3;
    sc_signal< sc_lv<14> > tmp_5_fu_970_p4;
    sc_signal< sc_lv<22> > grp_fu_1240_p3;
    sc_signal< sc_lv<14> > tmp_10_fu_994_p4;
    sc_signal< sc_lv<22> > grp_fu_1249_p3;
    sc_signal< sc_lv<14> > tmp_13_fu_1018_p4;
    sc_signal< sc_lv<22> > grp_fu_1258_p3;
    sc_signal< sc_lv<14> > tmp_16_fu_1042_p4;
    sc_signal< sc_lv<22> > grp_fu_1267_p3;
    sc_signal< sc_lv<22> > grp_fu_1276_p3;
    sc_signal< sc_lv<14> > tmp_22_fu_1089_p4;
    sc_signal< sc_lv<22> > grp_fu_1285_p3;
    sc_signal< sc_lv<14> > tmp_25_fu_1114_p4;
    sc_signal< sc_lv<22> > grp_fu_1294_p3;
    sc_signal< sc_lv<14> > tmp_28_fu_1139_p4;
    sc_signal< sc_lv<22> > grp_fu_1303_p3;
    sc_signal< sc_lv<14> > tmp_31_fu_1164_p4;
    sc_signal< sc_lv<22> > grp_fu_1312_p3;
    sc_signal< sc_lv<9> > sext_ln1265_fu_1190_p0;
    sc_signal< sc_lv<9> > sext_ln703_fu_1198_p0;
    sc_signal< sc_lv<14> > sext_ln1265_fu_1190_p1;
    sc_signal< sc_lv<13> > sext_ln703_fu_1198_p1;
    sc_signal< sc_lv<13> > trunc_ln703_fu_1194_p1;
    sc_signal< sc_lv<14> > add_ln703_fu_1202_p2;
    sc_signal< sc_lv<1> > tmp_6_fu_1214_p3;
    sc_signal< sc_lv<13> > add_ln203_fu_1208_p2;
    sc_signal< sc_lv<13> > grp_fu_1231_p1;
    sc_signal< sc_lv<22> > grp_fu_1231_p2;
    sc_signal< sc_lv<13> > grp_fu_1240_p1;
    sc_signal< sc_lv<22> > grp_fu_1240_p2;
    sc_signal< sc_lv<13> > grp_fu_1249_p1;
    sc_signal< sc_lv<22> > grp_fu_1249_p2;
    sc_signal< sc_lv<13> > grp_fu_1258_p1;
    sc_signal< sc_lv<22> > grp_fu_1258_p2;
    sc_signal< sc_lv<13> > grp_fu_1267_p1;
    sc_signal< sc_lv<22> > grp_fu_1267_p2;
    sc_signal< sc_lv<13> > grp_fu_1276_p1;
    sc_signal< sc_lv<22> > grp_fu_1276_p2;
    sc_signal< sc_lv<13> > grp_fu_1285_p1;
    sc_signal< sc_lv<22> > grp_fu_1285_p2;
    sc_signal< sc_lv<13> > grp_fu_1294_p1;
    sc_signal< sc_lv<22> > grp_fu_1294_p2;
    sc_signal< sc_lv<13> > grp_fu_1303_p1;
    sc_signal< sc_lv<22> > grp_fu_1303_p2;
    sc_signal< sc_lv<13> > grp_fu_1312_p1;
    sc_signal< sc_lv<22> > grp_fu_1312_p2;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<22> > grp_fu_1231_p10;
    sc_signal< sc_lv<22> > grp_fu_1240_p10;
    sc_signal< sc_lv<22> > grp_fu_1249_p10;
    sc_signal< sc_lv<22> > grp_fu_1258_p10;
    sc_signal< sc_lv<22> > grp_fu_1267_p10;
    sc_signal< sc_lv<22> > grp_fu_1276_p10;
    sc_signal< sc_lv<22> > grp_fu_1285_p10;
    sc_signal< sc_lv<22> > grp_fu_1294_p10;
    sc_signal< sc_lv<22> > grp_fu_1303_p10;
    sc_signal< sc_lv<22> > grp_fu_1312_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_state2;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage1;
    static const sc_lv<6> ap_ST_fsm_state7;
    static const sc_lv<6> ap_ST_fsm_state8;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<6> ap_const_lv6_32;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_2;
    static const sc_lv<6> ap_const_lv6_3;
    static const sc_lv<6> ap_const_lv6_4;
    static const sc_lv<6> ap_const_lv6_5;
    static const sc_lv<6> ap_const_lv6_6;
    static const sc_lv<6> ap_const_lv6_7;
    static const sc_lv<6> ap_const_lv6_8;
    static const sc_lv<6> ap_const_lv6_9;
    static const sc_lv<6> ap_const_lv6_A;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<13> ap_const_lv13_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1117_1_fu_546_p2();
    void thread_add_ln1117_2_fu_592_p2();
    void thread_add_ln1117_3_fu_638_p2();
    void thread_add_ln1117_4_fu_684_p2();
    void thread_add_ln1117_5_fu_736_p2();
    void thread_add_ln1117_6_fu_782_p2();
    void thread_add_ln1117_7_fu_828_p2();
    void thread_add_ln1117_8_fu_874_p2();
    void thread_add_ln1117_9_fu_920_p2();
    void thread_add_ln1117_fu_491_p2();
    void thread_add_ln13_10_fu_942_p2();
    void thread_add_ln13_1_fu_602_p2();
    void thread_add_ln13_2_fu_648_p2();
    void thread_add_ln13_3_fu_700_p2();
    void thread_add_ln13_4_fu_746_p2();
    void thread_add_ln13_5_fu_792_p2();
    void thread_add_ln13_6_fu_838_p2();
    void thread_add_ln13_7_fu_884_p2();
    void thread_add_ln13_8_fu_930_p2();
    void thread_add_ln13_9_fu_936_p2();
    void thread_add_ln13_fu_556_p2();
    void thread_add_ln203_fu_1208_p2();
    void thread_add_ln703_fu_1202_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_block_state6_pp0_stage1_iter1();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvars_iv14_phi_fu_383_p4();
    void thread_ap_phi_mux_indvars_iv34_phi_fu_371_p4();
    void thread_ap_phi_mux_j_0_0_phi_fu_407_p4();
    void thread_ap_ready();
    void thread_dense_1_out_0_V_address0();
    void thread_dense_1_out_0_V_address1();
    void thread_dense_1_out_0_V_ce0();
    void thread_dense_1_out_0_V_ce1();
    void thread_dense_1_out_1_V_address0();
    void thread_dense_1_out_1_V_address1();
    void thread_dense_1_out_1_V_ce0();
    void thread_dense_1_out_1_V_ce1();
    void thread_dense_1_out_2_V_address0();
    void thread_dense_1_out_2_V_address1();
    void thread_dense_1_out_2_V_ce0();
    void thread_dense_1_out_2_V_ce1();
    void thread_dense_1_out_3_V_address0();
    void thread_dense_1_out_3_V_address1();
    void thread_dense_1_out_3_V_ce0();
    void thread_dense_1_out_3_V_ce1();
    void thread_dense_1_out_4_V_address0();
    void thread_dense_1_out_4_V_address1();
    void thread_dense_1_out_4_V_ce0();
    void thread_dense_1_out_4_V_ce1();
    void thread_dense_2_bias_V_address0();
    void thread_dense_2_bias_V_ce0();
    void thread_dense_2_out_V_address0();
    void thread_dense_2_out_V_ce0();
    void thread_dense_2_out_V_d0();
    void thread_dense_2_out_V_we0();
    void thread_dense_2_weights_V_address0();
    void thread_dense_2_weights_V_address1();
    void thread_dense_2_weights_V_address2();
    void thread_dense_2_weights_V_address3();
    void thread_dense_2_weights_V_address4();
    void thread_dense_2_weights_V_ce0();
    void thread_dense_2_weights_V_ce1();
    void thread_dense_2_weights_V_ce2();
    void thread_dense_2_weights_V_ce3();
    void thread_dense_2_weights_V_ce4();
    void thread_grp_fu_1231_p1();
    void thread_grp_fu_1231_p10();
    void thread_grp_fu_1231_p2();
    void thread_grp_fu_1240_p1();
    void thread_grp_fu_1240_p10();
    void thread_grp_fu_1240_p2();
    void thread_grp_fu_1249_p1();
    void thread_grp_fu_1249_p10();
    void thread_grp_fu_1249_p2();
    void thread_grp_fu_1258_p1();
    void thread_grp_fu_1258_p10();
    void thread_grp_fu_1258_p2();
    void thread_grp_fu_1267_p1();
    void thread_grp_fu_1267_p10();
    void thread_grp_fu_1267_p2();
    void thread_grp_fu_1276_p1();
    void thread_grp_fu_1276_p10();
    void thread_grp_fu_1276_p2();
    void thread_grp_fu_1285_p1();
    void thread_grp_fu_1285_p10();
    void thread_grp_fu_1285_p2();
    void thread_grp_fu_1294_p1();
    void thread_grp_fu_1294_p10();
    void thread_grp_fu_1294_p2();
    void thread_grp_fu_1303_p1();
    void thread_grp_fu_1303_p10();
    void thread_grp_fu_1303_p2();
    void thread_grp_fu_1312_p1();
    void thread_grp_fu_1312_p10();
    void thread_grp_fu_1312_p2();
    void thread_i_fu_441_p2();
    void thread_icmp_ln13_fu_455_p2();
    void thread_icmp_ln9_fu_435_p2();
    void thread_or_ln13_fu_510_p2();
    void thread_sext_ln1117_1_fu_551_p1();
    void thread_sext_ln1117_2_fu_597_p1();
    void thread_sext_ln1117_3_fu_643_p1();
    void thread_sext_ln1117_4_fu_689_p1();
    void thread_sext_ln1117_5_fu_741_p1();
    void thread_sext_ln1117_6_fu_787_p1();
    void thread_sext_ln1117_7_fu_833_p1();
    void thread_sext_ln1117_8_fu_879_p1();
    void thread_sext_ln1117_9_fu_925_p1();
    void thread_sext_ln1117_fu_496_p1();
    void thread_sext_ln1265_fu_1190_p0();
    void thread_sext_ln1265_fu_1190_p1();
    void thread_sext_ln703_fu_1198_p0();
    void thread_sext_ln703_fu_1198_p1();
    void thread_sub_ln1117_1_fu_540_p2();
    void thread_sub_ln1117_2_fu_586_p2();
    void thread_sub_ln1117_3_fu_632_p2();
    void thread_sub_ln1117_4_fu_678_p2();
    void thread_sub_ln1117_5_fu_730_p2();
    void thread_sub_ln1117_6_fu_776_p2();
    void thread_sub_ln1117_7_fu_822_p2();
    void thread_sub_ln1117_8_fu_868_p2();
    void thread_sub_ln1117_9_fu_914_p2();
    void thread_sub_ln1117_fu_485_p2();
    void thread_tmp_10_fu_994_p4();
    void thread_tmp_11_fu_608_p3();
    void thread_tmp_12_fu_620_p3();
    void thread_tmp_13_fu_1018_p4();
    void thread_tmp_14_fu_654_p3();
    void thread_tmp_15_fu_666_p3();
    void thread_tmp_16_fu_1042_p4();
    void thread_tmp_17_fu_706_p3();
    void thread_tmp_18_fu_718_p3();
    void thread_tmp_20_fu_752_p3();
    void thread_tmp_21_fu_764_p3();
    void thread_tmp_22_fu_1089_p4();
    void thread_tmp_23_fu_798_p3();
    void thread_tmp_24_fu_810_p3();
    void thread_tmp_25_fu_1114_p4();
    void thread_tmp_26_fu_844_p3();
    void thread_tmp_27_fu_856_p3();
    void thread_tmp_28_fu_1139_p4();
    void thread_tmp_29_fu_890_p3();
    void thread_tmp_2_fu_473_p3();
    void thread_tmp_30_fu_902_p3();
    void thread_tmp_31_fu_1164_p4();
    void thread_tmp_3_fu_516_p3();
    void thread_tmp_4_fu_528_p3();
    void thread_tmp_5_fu_970_p4();
    void thread_tmp_6_fu_1214_p3();
    void thread_tmp_7_fu_562_p3();
    void thread_tmp_8_fu_574_p3();
    void thread_tmp_s_fu_461_p3();
    void thread_trunc_ln703_fu_1194_p1();
    void thread_zext_ln1116_3_fu_694_p1();
    void thread_zext_ln1116_fu_501_p1();
    void thread_zext_ln1117_10_fu_714_p1();
    void thread_zext_ln1117_11_fu_726_p1();
    void thread_zext_ln1117_12_fu_760_p1();
    void thread_zext_ln1117_13_fu_772_p1();
    void thread_zext_ln1117_14_fu_806_p1();
    void thread_zext_ln1117_15_fu_818_p1();
    void thread_zext_ln1117_16_fu_852_p1();
    void thread_zext_ln1117_17_fu_864_p1();
    void thread_zext_ln1117_18_fu_898_p1();
    void thread_zext_ln1117_19_fu_910_p1();
    void thread_zext_ln1117_1_fu_481_p1();
    void thread_zext_ln1117_2_fu_524_p1();
    void thread_zext_ln1117_3_fu_536_p1();
    void thread_zext_ln1117_4_fu_570_p1();
    void thread_zext_ln1117_5_fu_582_p1();
    void thread_zext_ln1117_6_fu_616_p1();
    void thread_zext_ln1117_7_fu_628_p1();
    void thread_zext_ln1117_8_fu_662_p1();
    void thread_zext_ln1117_9_fu_674_p1();
    void thread_zext_ln1117_fu_469_p1();
    void thread_zext_ln13_fu_451_p1();
    void thread_zext_ln14_fu_447_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
